GUI for evaluation module (EVM)
SMART-DAC-EVM-GUI — Smart DAC and smart AFE evaluation module software
This GUI interfaces with the on board controller of the smart DAC and smart AFE EVM ecosystem.
DAC539E4W
Four-channel 10-bit smart analog front end (AFE) with IF-THEN-ELSE control in WCSP package
Data sheet
DAC539E4W
- Quad comparator inputs
- 10-bit independent comparator thresholds
- 1 LSB DNL
- Gains of 1 ×, 1.5 ×, 2 ×, 3 ×, and 4 ×
- Quad general-purpose output (GPO)
- Look-up table (LUT) based comparator-to-GPO mapping
- Automatically detected SPI and I 2C interface
- 1.62-V V IH with V DD = 5.5 V
- MODE pin to select between programming and standalone modes
- User-programmable nonvolatile memory (NVM)
- Reference: internal, external, VDD
- Wide operating range
- Power supply: 1.8 V to 5.5 V
- Temperature range: –40˚C to +125˚C
- Tiny package:
- 16-pin DSBGA: 1.72 mm × 1.72 mm, nominal
The DAC539E4W is 10-bit smart digital-to-analog converters (DACs) with quad programmable comparator inputs and quad general-purpose outputs. A look-up table maps the comparator inputs to the GPOs. The DAC539E4W also supports a programmable delay to allow the input transitions to settle. These devices provide NVM for storing the configurations. This smart DAC functions without the need for a processor ( processor-less operation) using LUT and NVM.
This device has an automatically detected SPI and I 2C interface and an internal reference. The feature set combined with the tiny package and low power make the smart DAC an excellent choice for applications in fault management.
Technical documentation
No results found. Please clear your search and try again.
View all 1 | Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | DAC539E4W 10-Bit Smart DAC for LUT-Based Standalone Fault-Management With Auto-Detected I2C or SPI datasheet | PDF | HTML | 30 Jun 2023 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
Calculation tool
ANALOG-ENGINEER-CALC — Analog engineer's calculator
The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
Simulation tool
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool
TINA-TI — SPICE-based analog simulation program
TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
| Package | Pins | Download |
|---|---|---|
| DSBGA (YBH) | 16 | View options |
Ordering & quality
Information included:
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Information included:
- Fab location
- Assembly location
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.