

* * *
 * * *
 BLACK / PRIO
 H U E
 B R I G H T N E S S

R
G
B
PRIO

0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

0	0	1	1	0	0	1	1
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0
1	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0

B G B
 R, G, B
 で指定された色相

フルミリアン
 濃明
 濃灰
 濃黒
 X 黒

赤
 淡明
 灰明
 濃明
 濃灰
 濃明
 濃明

緑
 濃明

黄

* * *
 * * *
 BLACK / PRIO
 H U E
 B R I G H T N E S S

R
G
B
PRIO

0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

0	0	1	1	0	0	1	1
0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0
1	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0

淡明
 濃明
 濃明
 濃明
 濃明
 濃明
 濃明

青
 青
 ミリアン
 ミリアン

マゼンタ
 マゼンタ

オレンジ
 淡明
 濃明
 濃明
 濃明

白
 X 明
 X 灰
 X 明

オレンジ
 淡明

白
 X 明

[/ 表示区間に隣接できる色相の組合せ]

[背景表示]


	R		0
	G		0
	B		0
	PRIO		0
** BLACK/PRIO	0 0 0 0 0 0 0 0	/	/ / / / / / / /
* BG R	0 / 0 / 0 / 0 /	0	/ 0 / 0 / 0 /
* BG G	0 0 / / 0 0 / /	0	0 / / 0 0 / /
* BG B	0 0 0 0 / / / /	0	0 0 0 / / / /
*** *** BACKGROUND *** H L F	赤 緑 黄 青 ニラン マゼンタ オレニシ 黒	赤 緑 黄 青 ニラン マゼンタ オレニシ 黒	白 赤 緑 黄 青 ニラン マゼンタ オレニシ 黒
0 0 0 / / 0 / /	淡, 灰 淡, 明 濃, 灰 濃, 明	X・黒	淡, 灰 淡, 灰 濃, 灰 濃, 灰
			X・灰
			総度(濃, 淡, X) 明度(明, 灰, 黒)

R, G, B, PRIO 出力 All "0" のとき背景表示


*, ** は 表示開始時に設定される モード切替 F/F

** は 図形表示にも影響を与える


背景として"黒"又は"白"を使用した場合は BLACK/PRIO F/F = 1/0



$5H/2$ をカント



Xリポートエンド位置




Xリポートパターンの図

P	P
N	N
2	1
0	0
0	1
1	0
1	1


7 6 5 4 3 2 1

M0 ↔ A1




Y Co-ordinate , priority

M1 ↔ A2




X Co-ordinate

M2 ↔ A3



pattern address


M3 ↔ A4




pattern address

color information


↑
4HBLK 2717





ゲート配線示図
T



CROMA LEVEL




VIDEO LEVEL




PTN N	Y 1, 2, 3	PTN 7, 6, 5, 4															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0, 1	7															
1	2	7															
2	3	7															
3	0, 1	7															
4	2	7															
5	3	7															
6	0, 1	7															
			7	7	7	7	7	7	7	7	7	7	7	7	7	7	7

X
リ
ピ
ー
ト
パ
タ
ー
ン



通常文字図形パターン (7x7ドット構成)
98 パターン max.






X方向リピート原形パターン (8x7ドット構成)
14 パターン max.

- (1) X方向リピートパターンはキャラクタROMによって上図の14パターンに固定
- (2) Y方向リピートパターン数, ROMアドレスはソフトによって設定する。
(X, Y両方向へのリピートパターン定義可能)
- (3) ベントパターン数, ROMアドレスはデコーダハードを交換する事によって設定変更可能
- (4) Xリピートパターンは1走着線につき1種類迄可能

[キャラクタ・ジェネレータ-ROM構成]


PTN		PTN 7, 6, 5, 4																
	y	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
1, 2, 3	1, 2, 3	<div style="display: flex; justify-content: space-between;"> <div style="width: 45%; text-align: center;">正常出力パターン</div> <div style="width: 45%; text-align: center;">ベント・パターン</div> </div>														Y	X	X
4	4															Y	X	X
5	5															Y	X	X
6	6															Y	X	X
7	7															Y	X	X
8	8															Y	X	X
9	9															Y	X	X






7ビットデータ等の処理

◎ Yリポート・パターン例




原形パターン




リポートスタート Y座標 } ヒモソフトにて
 リポートエンド Y座標 } 任意指定可

◎ Xリポート・パターン例




原形パターン





リポートスタート X座標 は ソフトにて指定
 リポート・エンド X座標 は パターンアドレス
 によりて固定

◎ XYリポート・パターン例




原形パターン





SOUND MAXIMUM TRANSITION = 25 KHz
TOTAL 6 MHz



SOUND MAXIMUM TRANSITION = 25 KHz
TOTAL 7 MHz

*

CHANNEL	1	2	3	4	5	6	7*	8	9	10	11	12	
f (MHz)	90~ 96	96~ 102	102~ 108	170~ 176	176~ 182	182~ 188	188~ 194	192~ 198	198~ 204	204~ 210	210~ 216	216~ 222	JAPAN

* *

CHANNEL	2	3	4	5	6	7	8	9	10	11	12	13	
f (MHz)	54~ 60	60~ 66	66~ 72	76~ 82	82~ 88	174~ 180	180~ 186	186~ 192	192~ 198	198~ 204	204~ ~210	210~ 216	U.S.A.

*


CHANNEL	E-1	2	3	4	5	6	7	8	9	10	E-11	
f (MHz)	40~ 47	47~ 54	54~ 61	61~ 68	174~ 181	181~ 188	188~ 195	195~ 202	202~ 209	209~ 216	216~ 223	EUROPE

ODD FRAME


EVEN FRAME



← 垂直同期はかかるが 水平同期が不安定 となる




垂直同期合致
場分割効果




SYNCH と逆位相の信号を挿入することによって 水平同期を安定に
する事ができるが 垂直同期分離出力は 各フィールドによって
異なってくる。

3H 3H 3H
第1等化パルス 垂直同期 第2等化パルス



等化パルス群を垂直同期信号の前後に挿入することによって
上記欠点を除く事ができる。




Right after architectural design, I made this block diagram (targeting 28 pin DIP (Dual In-line Package) pondering over abstract of the mask layout. In the middle of logic design, LSI test pins (Input pins of CH1, CH2, CH3, CH4, CH6 and output pins of R(I-3), G(I-2)) were added. Refer to "Test Pin Function" page more in details.

Going through the history, μ PD777 was finally encapsulated in 42 pin plastic DIP and shipped.

7 bit Polynomial Address Counter Implemented

(A) Block Diagram








(B) Address Sequence

ADDR	HEX	ADDR	HEX	ADDR	HEX	ADDR	HEX	ADDR	HEX	ADDR	HEX	ADDR	HEX	ADDR	HEX
000 0000	00	111 0011	73	000 1101	0D	001 0101	15	111 0001	71	010 0101	25	011 1001	39	000 1100	0C
000 0001	01	110 0111	67	001 1011	1B	010 1011	2B	110 0011	63	100 1010	4A	111 0010	72	001 1001	19
000 0011	03	100 1111	4F	011 0111	37	101 0110	56	100 0111	47	001 0100	14	110 0101	65	011 0011	33
000 0111	07	001 1110	1E	110 1110	6E	010 1100	2C	000 1110	0E	010 1001	29	100 1011	4B	110 0110	66
000 1111	0F	011 1101	3D	101 1101	5D	101 1000	58	001 1101	1D	101 0010	52	001 0110	16	100 1101	4D
001 1111	1F	111 1010	7A	011 1010	3A	011 0000	30	011 1011	3B	010 0100	24	010 1101	2D	001 1010	1A
011 1111	3F	111 0101	75	111 0100	74	110 0000	60	111 0110	76	100 1000	48	101 1010	5A	011 0101	35
111 1110	7E	110 1011	6B	110 1001	69	100 0001	41	110 1101	6D	001 0000	10	011 0100	34	110 1010	6A
111 1101	7D	101 0111	57	101 0011	53	000 0010	02	101 1011	5B	010 0001	21	110 1000	68	101 0101	55
111 1011	7B	010 1110	2E	010 0110	26	000 0101	05	011 0110	36	100 0010	42	101 0001	51	010 1010	2A
111 0111	77	101 1100	5C	100 1100	4C	000 1011	0B	110 1100	6C	000 0100	04	010 0010	22	101 0100	54
110 1111	6F	011 1000	38	001 1000	18	001 0111	17	101 1001	59	000 1001	09	100 0100	44	010 1000	28
101 1111	5F	111 0000	70	011 0001	31	010 1111	2F	011 0010	32	001 0011	13	000 1000	08	101 0000	50
011 1110	3E	110 0001	61	110 0010	62	101 1110	5E	110 0100	64	010 0111	27	001 0001	11	010 0000	20
111 1100	7C	100 0011	43	100 0101	45	011 1100	3C	100 1001	49	100 1110	4E	010 0011	23	100 0000	40
111 1001	79	000 0110	06	000 1010	0A	111 1000	78	001 0010	12	001 1100	1C	100 0110	46		

Address Sequence (Available addresses = 2^7 (128) - 1 = 127)

(C) Verilog HDL Simulation Result



- The forth row exhibits the address generated by simulation which is the same as (B) Address Sequence.
- The fifth row exhibits μ PD778 Program ROM codes and the seventh row exhibits μ PD778 Pattern ROM codes.
- To verify, refer to "[μPD778 Program ROM Contents](#)" and "[μPD778 Pattern ROM Contents](#)".

(C-2) Verilog HDL Simulation Files

```
//~~~~~  
// Testbench for Address Counter + Program ROM + Pattern ROM  
//  prgrom_sys.v  
//~~~~~  
`timescale 1ns / 1ns  
  
module  prgrom_sys;  
  
// regs/wires/integers  
reg     clk2, load;  
reg     [10:0]initd;  
wire    [10:0]prgroma;  
wire    [12:1]prgromo;  
wire    [10:0]ptnroma;  
wire    [7:0]ptnromo;  
  
// Simulation target  
prgrom prgrom(clk2, load, initd, prgroma, prgromo, ptnroma, ptnromo);  
  
//-----  
// Simulation vector  
//-----  
initial  
begin  
    clk2      = 1'b0;  
    load      = 1'b0;  
    initd[10:0] = 11'b0;  
#50  load      = 1'b1;  
#50  load      = 1'b0;  
  
#6400 $finish;  
end  
  
// 20MHz clock generator  
always #25  clk2 = ~clk2;  
  
endmodule
```



```

//~~~~~
// Address Counter + Program ROM + Pattern ROM
//  prgrom.v
//~~~~~
module  prgrom(clk2, load, initd, prgroma, prgromo, ptnroma, ptnromo);

// I/O definition
input  clk2;                // Phi2 clock                (H/L)
input  load;                // Load initial value        (H)
input  [10:0] initd;        // Initial data to be loaded (H/L)

output [10:0] prgroma;      // Program ROM address        (H/L)
output [12:1] prgromo;      // Program ROM output         (H/L)
output [10:0] ptnroma;      // Pattern ROM address        (H/L)
output [7:0]  ptnromo;      // Pattern ROM output         (H/L)

// Regs for random logic
wire  clk2, load;
wire  [10:0] initd;
reg   feedb;
reg   [10:0] prgroma;
wire  [11:0] prgromo;
reg   [10:0] ptnroma;
wire  [7:0]  ptnromo;

//-----
// Random logic
//-----

always @*
begin
    feedb = ~(prgroma[5] ^ prgroma[6]);
end

//-----
// DFF
//-----
always @ (posedge clk2)
begin
    if (load)
    begin
        prgroma[10:0] <= initd[10:0];
        ptnroma[10:0] <= initd[10:0];
    end
    else
    begin
        prgroma[6:1]  <= prgroma[5:0];
        prgroma[0]    <= feedb;
        ptnroma[10:0] <= ptnroma[10:0] + 1;
    end
end

//-----
// ROM
//-----
prgrom_mod  prgrom_1 (.prgromo(prgromo), .prgroma(prgroma));
ptnrom_mod  ptnrom_1 (.ptnromo(ptnromo), .ptnroma(ptnroma));

endmodule

```

μPD777 Instruction Table

ROM Out		Mnemonic	Judge	Hex Coding (N=0)	Function
11100 21098	0000000 7654321				
00000	0000000	NOP	--	000	No Operation
00000	0000100	GPL	J	004	Skip if (Gun Port Latch) = 1
	0001000	H→NRM	--	008	Move H[5:1] to Line Buffer Register[5:1]
	0011000	H↔X	--	018	H[5:1]↔X4[5:1], 0→X4[7:6], 0→X3[7:1], 0→X1'[1], 0→A1'[1], L[2:1]↔L'[2:1]
	0100000	SRE	--	020	Subroutine End, Pop down address stack
	010100N	N→STB	--	028	Shift STB[4:1], N→STB[1]

ROM Out			Mnemonic	Judge	Hex Coding	Function
11100 21098	0000 7654	000 321				
00000	1001	001	4H BLK	J	049	Skip if (4H Horizontal Blank) = 1
		010	VBLK	J	04A	Skip if (Vertical Blank) = 1, 0→M[[18:00],[3]][1]
		100	GPSW/	J	04C	Skip if (GP&SW/ input) = 1

ROM Out		Mnemonic	Hex Coding	Function
11100 21098	0000000 7654321			
00000	1010100	A→MA	054	Move (A4[7:1],A3[7:1],A2[7:1],A1[7:1]) to M[H[5:1]][28:1]
	1011000	MA→A	058	Move M[H[5:1]][28:1] to (A4[7:1],A3[7:1],A2[7:1],A1[7:1])
	1011100	MA↔A	05C	Exchange (A4[7:1],A3[7:1],A2[7:1],A1[7:1]) and M[H[5:1]][28:1]

ROM Out				Mnemonic	Judge	Hex Coding	Function
1110000 2109876	0 5	00 43	00 21				
0000011	0	00	00	SRE+1	--	060	Subroutine End, Pop down address stack, Skip

ROM Out					Mnemonic	Judge	Hex Coding	Function
11100 21098	0 7	00 65	00 43	00 21				
00000	0	11	00	00	PD1	J	030	Skip if (PD1 input) = 1
					PD2		034	Skip if (PD2 input) = 1
					PD3		038	Skip if (PD3 input) = 1
					PD4		03C	Skip if (PD4 input) = 1
	1	11	00	00	PD1	J/	070	Skip if (PD1 input) = 0
					PD2		074	Skip if (PD2 input) = 0
					PD3		078	Skip if (PD3 input) = 0
					PD4		07C	Skip if (PD4 input) = 0

ROM Out		Mnemonic	Judge	Hex Coding (K=0)	Function
11100 21098	0000000 7654321				
00001	KKKKKKK	M-K	BOJ	080	Skip if (M[H[5:1],L[2:1]][7:1]-K[7:1]) makes borrow

ROM Out				Mnemonic	Judge	Hex Coding (N=K=0)	Function
1110 2109	0 8	00 76	00000 54321				
0001	0	NN	KKKKK	M+K→M, N→L	CAJ	100	M[H[5:1],L[2:1]][7:1]+K[7:1]→M[H[5:1],L[2:1]][7:1], Skip if carry, N→L[2:1]
	1			M-K→M, N→L	BOJ	180	M[H[5:1],L[2:1]][7:1]-K[7:1]→M[H[5:1],L[2:1]][7:1], Skip if borrow, N→L[2:1]

ROM Out						Mnemonic	Judge	Hex Coding (N=0)	Function	
1110 2109	00 87	0 6	0 5	00 43	00 21					
0010	00	0	0	00	NN	A1·A1, N→L	EQJ	200	Skip if (A1[7:1]·A1[7:1]) makes zero, N→L[2:1]	
						A1·A1, N→L	EQJ/	220	Skip if (A1[7:1]·A1[7:1]) makes non zero, N→L[2:1]	
		1	0	10	NN	A1=A1, N→L	EQJ	208	Skip if (A1[7:1]-A1[7:1]) makes zero, N→L[2:1]	
						A1=A1, N→L	EQJ/	228	Skip if (A1[7:1]-A1[7:1]) makes non zero, N→L[2:1]	
		0	1	11	NN	A1-A1, N→L	BOJ	20C	Skip if (A1[7:1]-A1[7:1]) makes borrow, N→L[2:1]	
						A1-A1, N→L	BOJ/	22C	Skip if (A1[7:1]-A1[7:1]) makes non borrow, N→L[2:1]	
	01	0	0	00	NN	A1·A2, N→L	EQJ	210	Skip if (A1[7:1]·A2[7:1]) makes zero, N→L[2:1]	
						A1·A2, N→L	EQJ/	230	Skip if (A1[7:1]·A2[7:1]) makes non zero, N→L[2:1]	
		1	0	10	NN	A1=A2, N→L	EQJ	218	Skip if (A1[7:1]-A2[7:1]) makes zero, N→L[2:1]	
						A1=A2, N→L	EQJ/	238	Skip if (A1[7:1]-A2[7:1]) makes non zero, N→L[2:1]	
		0	1	11	NN	A1-A2, N→L	BOJ	21C	Skip if (A1[7:1]-A2[7:1]) makes borrow, N→L[2:1]	
						A1-A2, N→L	BOJ/	23C	Skip if (A1[7:1]-A2[7:1]) makes non borrow, N→L[2:1]	
	01	0	0	00	NN	A2·A1, N→L	EQJ	240	Skip if (A2[7:1]·A1[7:1]) makes zero, N→L[2:1]	
						A2·A1, N→L	EQJ/	260	Skip if (A2[7:1]·A1[7:1]) makes non zero, N→L[2:1]	
			1	0	10	NN	A2=A1, N→L	EQJ	248	Skip if (A2[7:1]-A1[7:1]) makes zero, N→L[2:1]
							A2=A1, N→L	EQJ/	268	Skip if (A2[7:1]-A1[7:1]) makes non zero, N→L[2:1]
			0	1	11	NN	A2-A1, N→L	BOJ	24C	Skip if (A2[7:1]-A1[7:1]) makes borrow, N→L[2:1]
							A2-A1, N→L	BOJ/	26C	Skip if (A2[7:1]-A1[7:1]) makes non borrow, N→L[2:1]
		1	0	00	NN	A2·A2, N→L	EQJ	250	Skip if (A2[7:1]·A2[7:1]) makes zero, N→L[2:1]	
						A2·A2, N→L	EQJ/	270	Skip if (A2[7:1]·A2[7:1]) makes non zero, N→L[2:1]	
			1	0	10	NN	A2=A2, N→L	EQJ	258	Skip if (A2[7:1]-A2[7:1]) makes zero, N→L[2:1]
							A2=A2, N→L	EQJ/	278	Skip if (A2[7:1]-A2[7:1]) makes non zero, N→L[2:1]
			0	1	11	NN	A2-A2, N→L	BOJ	25C	Skip if (A2[7:1]-A2[7:1]) makes borrow, N→L[2:1]
							A2-A2, N→L	BOJ/	27C	Skip if (A2[7:1]-A2[7:1]) makes non borrow, N→L[2:1]

ROM Out						Mnemonic	Judge	Hex Coding (N=0)	Function	
1110 2109	00 87	0 6	0 5	00 43	00 21					
0010	10	0	0	00	NN	M·A1, N→L	EQJ	280	Skip if (M[H[5:1],L[2:1]][7:1]·A1[7:1]) makes zero, N→L[2:1]	
						M·A1, N→L	EQJ/	2A0	Skip if (M[H[5:1],L[2:1]][7:1]·A1[7:1]) makes non zero, N→L[2:1]	
		1	0	10		M=A1, N→L	EQJ	288	Skip if (M[H[5:1],L[2:1]][7:1]-A1[7:1]) makes zero, N→L[2:1]	
						M=A1, N→L	EQJ/	2A8	Skip if (M[H[5:1],L[2:1]][7:1]-A1[7:1]) makes non zero, N→L[2:1]	
		0	1	11		M-A1, N→L	BOJ	28C	Skip if (M[H[5:1],L[2:1]][7:1]-A1[7:1]) makes borrow, N→L[2:1]	
						M-A1, N→L	BOJ/	2AC	Skip if (M[H[5:1],L[2:1]][7:1]-A1[7:1]) makes non borrow, N→L[2:1]	
		1	0	00		M·A2, N→L	EQJ	290	Skip if (M[H[5:1],L[2:1]][7:1]·A2[7:1]) makes zero, N→L[2:1]	
						M·A2, N→L	EQJ/	2B0	Skip if (M[H[5:1],L[2:1]][7:1]·A2[7:1]) makes non zero, N→L[2:1]	
		0	1	10		M=A2, N→L	EQJ	298	Skip if (M[H[5:1],L[2:1]][7:1]-A2[7:1]) makes zero, N→L[2:1]	
						M=A2, N→L	EQJ/	2B8	Skip if (M[H[5:1],L[2:1]][7:1]-A2[7:1]) makes non zero, N→L[2:1]	
		1	0	11		M-A2, N→L	BOJ	29C	Skip if (M[H[5:1],L[2:1]][7:1]-A2[7:1]) makes borrow, N→L[2:1]	
						M-A2, N→L	BOJ/	2BC	Skip if (M[H[5:1],L[2:1]][7:1]-A2[7:1]) makes non borrow, N→L[2:1]	
	11	0	0	00		H·A1, N→L	EQJ	2C0	Skip if (H[5:1]·A1[5:1]) makes zero, N→L[2:1]	
						H·A1, N→L	EQJ/	2E0	Skip if (H[5:1]·A1[5:1]) makes non zero, N→L[2:1]	
			1	0		10	H=A1, N→L	EQJ	2C8	Skip if (H[5:1]-A1[5:1]) makes zero, N→L[2:1]
							H=A1, N→L	EQJ/	2E8	Skip if (H[5:1]-A1[5:1]) makes non zero, N→L[2:1]
			0	1		11	H-A1, N→L	BOJ	2CC	Skip if (H[5:1]-A1[5:1]) makes borrow, N→L[2:1]
							H-A1, N→L	BOJ/	2EC	Skip if (H[5:1]-A1[5:1]) makes non borrow, N→L[2:1]
		1	0	00		H·A2, N→L	EQJ	2D0	Skip if (H[5:1]·A2[5:1]) makes zero, N→L[2:1]	
						H·A2, N→L	EQJ/	2F0	Skip if (H[5:1]·A2[5:1]) makes non zero, N→L[2:1]	
			1	0		10	H=A2, N→L	EQJ	2D8	Skip if (H[5:1]-A2[5:1]) makes zero, N→L[2:1]
							H=A2, N→L	EQJ/	2F8	Skip if (H[5:1]-A2[5:1]) makes non zero, N→L[2:1]
			0	1		11	H-A2, N→L	BOJ	2DC	Skip if (H[5:1]-A2[5:1]) makes borrow, N→L[2:1]
							H-A2, N→L	BOJ/	2FC	Skip if (H[5:1]-A2[5:1]) makes non borrow, N→L[2:1]

ROM Out				Mnemonic	Judge	Hex Coding (N=0)	Function	
1110 2109	00 87	0000 6543	00 21					
0011	00	0000	NN	N→L	--	300	N→L[2:1]	
		0100	NN	A2→A1, N→L	--	310	Move A2[7:1] to A1[7:1], N→L[2:1]	
		00	00	A1→FLS, 0→L	--	308	Move A1[7:1] to FLS[7:1], 0→L[2:1]	
		0010	01	A1→FRS, 1→L	--	309	Move A1[7:1] to FRS[7:1], 1→L[2:1]	
			1N	A1→MODE, 1N→L	--	30A	Move A1[7:1] to MODE[7:1], 1N→L[2:1]	
		0110	NN	A1→RS, N→L	--	318	Right shift A1[7:1], 0→A1[7], N→L[2:1]	
	01	0010	0000	NN	A1→A2, N→L	--	340	Move A1[7:1] to A2[7:1], N→L[2:1]
				00	A2→FLS, 0→L	--	348	Move A2[7:1] to FLS[7:1], 0→L[2:1]
				01	A2→FRS, 1→L	--	349	Move A2[7:1] to FRS[7:1], 1→L[2:1]
				1N	A2→MODE, 1N→L	--	34A	Move A2[7:1] to MODE[7:1], 1N→L[2:1]
			0110	NN	A2→RS, N→L	--	358	Right shift A2[7:1], 0→A2[7], N→L[2:1]
	10	0010	00		M→FLS, 0→L	--	388	Move M[H[5:1],L[2:1]][7:1] to FLS[7:1], 0→L[2:1]
			01		M→FRS, 1→L	--	389	Move M[H[5:1],L[2:1]][7:1] to FRS[7:1], 1→L[2:1]
			1N		M→MODE, 1N→L	--	38A	Move M[H[5:1],L[2:1]][7:1] to MODE[7:1], 1N→L[2:1]
			0110	NN	M→RS, N→L	--	398	Right shift M[H[5:1],L[2:1]][7:1], 0→M[H[5:1],L[2:1]][7], N→L[2:1]

ROM Out				Mnemonic	Judge	Hex Coding (N=0)	Function
11100 21098	000 765	00 43	00 21				
00110	010	<u>00</u>	NN	A1·A1→A1, N→L	--	320	AND A1[7:1] and A1[7:1], store to A1[7:1], N→L[2:1]
		<u>01</u>		A1+A1→A1, N→L	CAJ	324	Add A1[7:1] and A1[7:1], store to A1[7:1], N→L[2:1]
		<u>10</u>		A1vA1→A1, N→L	--	328	OR A1[7:1] and A1[7:1], store to A1[7:1], N→L[2:1]
		<u>11</u>		A1-A1→A1, N→L	BOJ	32C	Subtract A1[7:1] and A1[7:1], store to A1[7:1], Skip if borrow, N→L[2:1]
	011	<u>00</u>		A1·A2→A1, N→L	--	330	AND A1[7:1] and A2[7:1], store to A1[7:1], N→L[2:1]
		<u>01</u>		A1+A2→A1, N→L	CAJ	334	Add A1[7:1] and A2[7:1], store to A1[7:1], N→L[2:1]
		<u>10</u>		A1vA2→A1, N→L	--	338	OR A1[7:1] and A2[7:1], store to A1[7:1], N→L[2:1]
		<u>11</u>		A1-A2→A1, N→L	BOJ	33C	Subtract A1[7:1] and A2[7:1], store to A1[7:1], Skip if borrow, N→L[2:1]
	110	<u>00</u>		A2·A1→A2, N→L	--	360	AND A2[7:1] and A1[7:1], store to A2[7:1], N→L[2:1]
		<u>01</u>		A2+A1→A2, N→L	CAJ	364	Add A2[7:1] and A1[7:1], store to A2[7:1], N→L[2:1]
		<u>10</u>		A2vA1→A2, N→L	--	368	OR A2[7:1] and A1[7:1], store to A2[7:1], N→L[2:1]
		<u>11</u>		A2-A1→A2, N→L	BOJ	36C	Subtract A2[7:1] and A1[7:1], store to A2[7:1], Skip if borrow, N→L[2:1]
	111	<u>00</u>		A2·A2→A2, N→L	--	370	AND A2[7:1] and A2[7:1], store to A2[7:1], N→L[2:1]
		<u>01</u>		A2+A2→A2, N→L	CAJ	374	Add A2[7:1] and A2[7:1], store to A2[7:1], N→L[2:1]
		<u>10</u>		A2vA2→A2, N→L	--	378	OR A2[7:1] and A2[7:1], store to A2[7:1], N→L[2:1]
		<u>11</u>		A2-A2→A2, N→L	BOJ	37C	Subtract A2[7:1] and A2[7:1], store to A2[7:1], Skip if borrow, N→L[2:1]

ROM Out			Mnemonic	Hex Coding (N=0)	Function
1110000 2109876	000 543	00 21			
0011100	000	NN	A1→M, N→L	380	Move A1[7:1] to M[H[5:1],L[2:1]][7:1], N→L[2:1]
	100		A2→M, N→L	390	Move A2[7:1] to M[H[5:1],L[2:1]][7:1], N→L[2:1]
	001		M↔A1, N→L	384	Exchange M[H[5:1],L[2:1]][7:1] and A1[7:1], N→L[2:1]
	101		M↔A2, N→L	394	Exchange M[H[5:1],L[2:1]][7:1] and A2[7:1], N→L[2:1]
	011		M→A1, N→L	38C	Move M[H[5:1],L[2:1]][7:1] to A1[7:1], N→L[2:1]
	111		M→A2, N→L	39C	Move M[H[5:1],L[2:1]][7:1] to A2[7:1], N→L[2:1]

ROM Out				Mnemonic	Judge	Hex Coding (N=0)	Function
11100 21098	000 765	00 43	00 21				
00111	011	NN	00	M·A2→M, N→L	--	3B0	AND M[H[5:1],L[2:1]][7:1] and A2[7:1], store to M[H[5:1],L[2:1]][7:1], N→L[2:1]
			01	M+A2→M, N→L	CAJ	3B4	Add M[H[5:1],L[2:1]][7:1] and A2[7:1], store to M[H[5:1],L[2:1]][7:1], N→L[2:1] Skip if carry
			10	MvA2→M, N→L	--	3B8	OR M[H[5:1],L[2:1]][7:1] and A2[7:1], store to M[H[5:1],L[2:1]][7:1], N→L[2:1]
			11	M-A2→M, N→L	BOJ	3BC	Subtract M[H[5:1],L[2:1]][7:1] and A2[7:1], store to M[H[5:1],L[2:1]][7:1], N→L[2:1] Skip if borrow
			00	M·A1→M, N→L	--	3A0	AND M[H[5:1],L[2:1]][7:1] and A1[7:1], store to M[H[5:1],L[2:1]][7:1], N→L[2:1]
	010		01	M+A1→M, N→L	CAJ	3A4	Add M[H[5:1],L[2:1]][7:1] and A1[7:1], store to M[H[5:1],L[2:1]][7:1], N→L[2:1] Skip if carry
			10	MvA1→M, N→L	--	3A8	OR M[H[5:1],L[2:1]][7:1] and A1[7:1], store to M[H[5:1],L[2:1]][7:1], N→L[2:1]
			11	M-A1→M, N→L	BOJ	3AC	Subtract M[H[5:1],L[2:1]][7:1] and A1[7:1], store to M[H[5:1],L[2:1]][7:1], N→L[2:1] Skip if borrow

ROM Out			Mnemonic	Hex Coding (N=0)	Function
1110000 2109876	000 543	00 21			
<u>0011110</u>	<u>000</u>	NN	A1→H, N→L	3C0	Move A1[5:1] to H[5:1], N→L[2:1]
	<u>100</u>		A2→H, N→L	3D0	Move A2[5:1] to H[5:1], N→L[2:1]
	<u>011</u>		H→A1, N→L	3CC	Move H[5:1] to A1[5:1], 0→A1[7:6], N→L[2:1]
	<u>111</u>		H→A2, N→L	3DC	Move H[5:1] to A2[5:1], 0→A2[7:6], N→L[2:1]

ROM Out				Mnemonic	Judge	Hex Coding (N=0)	Function
11100 21098	000 765	00 43	00 21				
<u>00111</u>	<u>110</u>	NN	<u>00</u>	H·A1→H, N→L	--	3E0	AND H[5:1] and A1[5:1], store to H[5:1], N→L[2:1]
			<u>01</u>	H+A1→H, N→L	CAJ	3E4	Add H[5:1] and A1[5:1], store to H[5:1], N→L[2:1]
			<u>10</u>	HvA1→H, N→L	--	3E8	OR H[5:1] and A1[5:1], store to H[5:1], N→L[2:1]
			<u>11</u>	H-A1→H, N→L	BOJ	3EC	Subtract H[5:1] and A1[5:1], store to H[5:1], Skip if borrow, N→L[2:1]
	<u>111</u>		<u>00</u>	H·A2→H, N→L	--	3F0	AND H[5:1] and A2[5:1], store to H[5:1], N→L[2:1]
			<u>01</u>	H+A2→H, N→L	CAJ	3F4	Add H[5:1] and A2[5:1], store to H[5:1], N→L[2:1]
			<u>10</u>	HvA2→H, N→L	--	3F8	OR H[5:1] and A2[5:1], store to H[5:1], N→L[2:1]
			<u>11</u>	H-A2→H, N→L	BOJ	3FC	Subtract H[5:1] and A2[5:1], store to H[5:1], Skip if borrow, N→L[2:1]

ROM Out			Mnemonic	Hex Coding (D=G=K=S=N=0)	Function
11100 21098	000000 765432	0 1			
<u>01000</u>	<u>000000</u>	N	N→A11	400	N→A[11]
	<u>000001</u>		JPM, 0→L, N→A11	402	Jump to (000,M[H[5:1],L[2:1]][5:1],1N),0→L[2:1], N→A[11]
	<u>1DGKS0</u>		D→D, G→G, K→K, S→S, N→A11	440	Set D to DISP, G to GPE, K to KIE, S to SME, N→A[11]

ROM Out				Mnemonic	Judge	Hex Coding (K=0)	Function
11100	00	000000	21098				
<u>01001</u>	0	0	KKKKK	H-K→H	B0J	480	H[5:1]-K[5:1]→H[5:1], Skip if borrow
	1	0	KKKKK	H+K→H	CAJ	4C0	H[5:1]+K[5:1]→H[5:1], Skip if carry

ROM Out				Mnemonic	Hex Coding (K=0)	Function
111	00	0000000	210			
<u>010</u>	10	KKKKKKK		K→M	500	When (KIE=0)&(SME=0), Store K[7:1] to M[H[5:1],L[2:1]][7:1]
	11			K→L,H		580
When (SME=1), Store HCL[7:1] to M[H[5:1],L[2:1]][7:1]						
<u>011</u>	00			K→A1	600	Store K[7:1] to A1[7:1]
	01	K→A2	680	Store K[7:1] to A2[7:1]		
	10	K→A3	700	Store K[7:1] to A3[7:1]		
	11	K→A4	780	Store K[7:1] to A4[7:1]		

ROM Out		Mnemonic	Hex Coding (K=0)	Function
111000000000	210987654321			
10	KKKKKKKKKK	JP KKK	800	Move K[10:1] to A[10:1], Jump to A[11:1]
11	KKKKKKKKKK	JS KKK	C00	Move K[10:1] to A[10:1], 0 to A11, Jump to A[11:1], Push next A[11:1] up to ROM address stack

- Page address A[11] is set by "0→A11", "1→A11", or "JS".
- Maximum subroutine nesting level is three.


μPD777 ALU (Arithmetic Logic Unit)

(A) Truth Table

	Control signals				Input data			Output data	
	SUB	AND	OR	0→B	A	B	/Ca-In	S	/Ca-Out
Addition	0	0	0	0	0	0	1	0	1
							0	1	1
					0	1	1	1	1
							0	0	0
					1	0	1	1	1
							0	0	0
1	1	1	0	0					
		0	1	0					
Subtraction	1	0	0	0	0	0	1	0	1
							0	1	0
					0	1	1	1	0
							0	0	0
					1	0	1	1	1
							0	0	1
1	1	1	0	1					
		0	1	0					
AND	0	1	0	0	0	0	1	0	1
					0	1		0	
					1	0		0	
					1	1		1	
OR	0	0	1	0	0	0	1	0	1
					0	1		1	
					1	0		1	
					1	1		1	
Addition	0	0	0	1	0	0	1	0	1
								1	
Subtraction	1	0	0	1	0	0	1	0	1
								1	
AND	0	1	0	1	0	0	1	0	1
								1	
OR	0	0	1	1	0	0	1	0	1
								1	

- Same value of S (Sum) is output regardless of addition and subtraction.
- Carry output differs between addition and subtraction.
- ALU works as an adder if ALU control signals ("Subtraction", "AND", and "OR") are not asserted.
- "0→B" functions as ALU disable.


(B) Logic







One bit ALU (Arithmetic Logic Unit; Enclosed by dashed lines) implemented on μPD777

The carry propagation method applied to the ALU does not accumulate delay by addition and subtraction (The delay converges inside one bit ALU not affected by the operation and the result). Therefore, the operation speed is amazingly fast.

(C) MOS Transistor Interconnects vs. Logic Symbol




D: Depletion type silicon gate MOS transistor
E: Enhancement type silicon gate MOS transistor




Combinational Logic used in ALU

(D) Verilog HDL Simulation Result



0→B (/alu_sys/zerob) = L



0→B (/alu_sys/zerob) = H (Since /Ca-in (/alu_sys/cainn) is always high in actual application, /Ca-out (/alu_sys/caon) is always high.)

Simulation wave form above exhibits the same as (A) Truth Table.

(D-2) Verilog HDL Simulation Files

```
// ~~~~~  
// Testbench for ALU  
// alu_sys.v  
// ~~~~~  
`timescale 1ns / 1ns  
  
module alu_sys;  
  
reg clk;  
reg sub, andi, ori, zerob, cainn, a, b;  
wire caon, s;  
  
integer i1, i2, i3;  
  
// Simulation target  
alu alu(sub, andi, ori, zerob, cainn, a, b, caon, s);  
  
initial  
begin  
clk = 1'b1;  
  
// Signal generation  
for(i3 = 0; i3 < 2; i3 = i3 + 1)  
begin  
for(i2 = 0; i2 < 4; i2 = i2 + 1)  
begin  
for(i1 = 0; i1 < 8; i1 = i1 + 1)  
begin  
#50 case (i1)  
3'b000 : begin cainn = 1'b1; a = 1'b0; b = 1'b0; end  
3'b001 : begin cainn = 1'b1; a = 1'b0; b = 1'b1; end  
3'b010 : begin cainn = 1'b1; a = 1'b1; b = 1'b0; end  
3'b011 : begin cainn = 1'b1; a = 1'b1; b = 1'b1; end  
3'b100 : begin cainn = 1'b0; a = 1'b0; b = 1'b0; end  
3'b101 : begin cainn = 1'b0; a = 1'b0; b = 1'b1; end  
3'b110 : begin cainn = 1'b0; a = 1'b1; b = 1'b0; end  
3'b111 : begin cainn = 1'b0; a = 1'b1; b = 1'b1; end  
endcase  
case (i2)  
2'b00 : begin sub = 1'b0; andi = 1'b0; ori = 1'b0; end  
2'b01 : begin sub = 1'b1; andi = 1'b0; ori = 1'b0; end  
2'b10 : begin sub = 1'b0; andi = 1'b1; ori = 1'b0; end  
2'b11 : begin sub = 1'b0; andi = 1'b0; ori = 1'b1; end  
endcase  
case (i3)  
1'b0 : zerob = 1'b0;  
1'b1 : zerob = 1'b1;  
endcase  
end  
end  
end  
#100 $finish;  
end  
  
// 20MHz clock generator  
always #25 clk = ~clk;  
  
endmodule
```

```

//~~~~~
// 1 bit ALU
// alu.v
//~~~~~
module alu(sub, andi, ori, zerob, cainn, a, b, caon, s);

// I/O definition
input  sub;           // Subtraction (H)
input  andi;         // AND (H)
input  ori;          // OR (H)
input  zerob;        // 0 --> B (H)
input  cainn;        // Carry in (L)
input  a;            // A (H)
input  b;            // B (H)

output caon;         // Carry out (L)
output s;           // Sum (H)

// Regs for random logic
wire sub, andi, ori, zerob, cainn, a, b;
reg  caon, s;
reg  g1, g2, g3, g4, g5, g6, bb;

//-----
// Random logic
//-----
always @*
begin
    g1 = (sub) ? (~a) : (a);
    bb = ~(zerob | ~b);
    g5 = ~(cainn | ori);
    g2 = ~(g1 | bb);
    g3 = ~((g1 & bb) | g2);
    g4 = ~(g2 | g3);
    g6 = ~(((a | bb) & g5) | (a & bb) | andi);
    s  = (((a | bb | g5) & (ori | g6)) | ((andi | g5) & a & bb));
end


always @*
begin
    casex ({g2, g3, g4})
        3'b1xx : caon = 1'b1;
        3'bx1x : caon = cainn;
        3'bxx1 : caon = 1'b0;
    endcase
end

endmodule

```


7 bit Parallel ALU Implemented on μ PD777

(A) Verilog HDL Simulation Result



- ("abus[7:1]" + "bbus[7:1]") = "sbus[7:1]" (Addition) when "sub" = 0, "andi" = 0, and "ori" = 0.
- ("abus[7:1]" - "bbus[7:1]") = "sbus[7:1]" (Subtraction) when "sub" = 1, "andi" = 0, and "ori" = 0.
- ("abus[7:1]" & "bbus[7:1]") = "sbus[7:1]" (Bitwise AND) when "sub" = 0, "andi" = 1, and "ori" = 0.
- ("abus[7:1]" | "bbus[7:1]") = "sbus[7:1]" (Bitwise OR) when "sub" = 0, "andi" = 0, and "ori" = 1.
- When "zerob" = 1, "bbus[7:1]" becomes zero.

(A-2) Verilog HDL Simulation Files

Omitted

Physical Structure of Program ROM

Memory Cells ()																A[11:7]	Out	
								---								1dh --- 00h	①	
								---								1dh --- 00h	②	
								---								1dh --- 00h	③	
								---								1dh --- 00h	④	
								---								1dh --- 00h	⑤	
								---								1dh --- 00h	⑥	
								---								1dh --- 00h	⑦	
								---								1dh --- 00h	⑧	
								---								1dh --- 00h	⑨	
								---								1dh --- 00h	⑩	
								---								1dh --- 00h	⑪	
								---								1dh --- 00h	⑫	
3Fh	3Eh	3Dh	3Ch	3Bh	3Ah	39h	38h	---	07h	06h	05h	04h	03h	02h	01h	00h		
A[6:1]																		

Physically, $128 \times 15 \times 12 = 23,040$ bits

Logically, $127 \times 15 \times 12 = 22,860$ bits (A[7:1] = 7Fh is not present. Refer to "7 bit polynomial address counter")

Physical Structure of Pattern ROM




A3[3:1]	y'[3:1]															O[2]	O[8]	
110	00x																---	
	010																---	
	011																---	
	100																---	
	101																---	
	110																---	
	111																---	
101	111																---	
	110																---	
	101																---	
	100																---	
	011																---	
	010																---	
100	00x																---	
	00x																---	
	010																---	
	011																---	
	100																---	
	101																---	
011 - 010	110																---	
	111																---	
001	111																---	
	110																---	
	101																---	
	100																---	
	011																---	
	010																---	
	00x																---	
000	00x																---	
	010																---	
	011																---	
	100																---	
	101																---	
	110																---	
	111																---	
O[1]														O[2] - O[7]	O[8]			
A3[7:4]														----	A3[7:4]			
0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	----	1110	1111

Usage of Pattern ROM

A3[7:1] (PTN[7:1])	Patterns	Types	Matrix (X x Y)
00h ~ 06h	42 (7 x 6)	Normal	7 x 7
08h ~ 0Eh			
10h ~ 16h			
18h ~ 1Eh			
20h ~ 26h			
28h ~ 2Eh			
30h ~ 36h	49 (7 x 7)	(Bent)	
38h ~ 3Eh			
40h ~ 46h			
48h ~ 4Eh			
50h ~ 56h			
58h ~ 5Eh			
60h ~ 66h	7	Y Repeat	
68h ~ 6Eh			
70h ~ 76h			7
78h ~ 7Eh	7	X Repeat	
Grand Total			112 (7 x 16)

"A3[7:1] = x7h & xFh" are not implemented.


Normal & Bent Patterns

Normal Patterns	Bent Patterns	
	PTN[1] = 0	PTN[1] = 1
		


Bent pattern provides more attractive slanted figures by shifting display start timing in each scan line. It results in four times higher horizontal resolution in one X coordinate.

See the actual example at next page.


Example of Bent Pattern




PTN[1] = 0 (For example, PTN = 60h)



PTN[1] = 1 (For example, PTN = 61h)





Overwrapped PTN = 60h & 61h



Overwrapped PTN = 60h & 61h (Bent display result)

UFO



PTN[1] = 0

PTN[1] = 1

Overwrapped PTN[1] = 0 & 1


Normal

Bent pattern


X & Y coordinate are the same in this example.

Bent Display Effect

UFO



Overwrapped PTN = 60h & 61h (Normal; No bent)



Overwrapped PTN = 60h & 61h (Bent display result)

Data RAM & Register Files

32 x 4 x 7 (896 bits)

RAM Address				Registers		
H[5:1]		L[2:1]				
00h - 1Fh	MA[7]	M0[7]	00h	A1[7]		
		M1[7]	01h	A2[7]		
		M2[7]	02h	A3[7]	X3[7]	
		M3[7]	03h	A4[7]	X4[7]	
	MA[6]	M0[6]	00h	A1[6]		
		M1[6]	01h	A2[6]		
		M2[6]	02h	A3[6]	X3[6]	
		M3[6]	03h	A4[6]	X4[6]	
	MA[5]	M0[5]	00h	A1[5]		
		M1[5]	01h	A2[5]		
		M2[5]	02h	A3[5]	X3[5]	
		M3[5]	03h	A4[5]	X4[5]	H[5]
	MA[4]	M0[4]	00h	A1[4]		
		M1[4]	01h	A2[4]		
		M2[4]	02h	A3[4]	X3[4]	
		M3[4]	03h	A4[4]	X4[4]	H[4]
	MA[3]	M0[3]	00h	A1[3]		
		M1[3]	01h	A2[3]		
		M2[3]	02h	A3[3]	X3[3]	
		M3[3]	03h	A4[3]	X4[3]	H[3]
	MA[2]	M0[2]	00h	A1[2]		
		M1[2]	01h	A2[2]		
		M2[2]	02h	A3[2]	X3[2]	
		M3[2]	03h	A4[2]	X4[2]	H[2]
	MA[1]	M0[1]	00h	A1[1]		
				A1'[1]	X1'[1]	
		M1[1]	01h	A2[1]		
		M2[1]	02h	A3[1]	X3[1]	
M3[1]	03h	A4[1]	X4[1]	H[1]		


(A) Usage of Data RAM

L[2:1]	Registers	Function	
		H[5:1] = 00h to 18h	H[5:1] = 19h - 1Fh
00h	A1[7:1]	Y[6:1], PRIO	General purpose flags and counters (See next page)
01h	A2[7:1]	X[7:1]	
02h	A3[7:1]	PTN[7:1]	
03h	A4[7:1]	y[3:1], R, G, B, ySUB	


(B) Address Assignment of General Purpose Flags and Counters on Data RAM

L[2:1]	H[5:1]	Coding K (K→L, H)	Flags & Counters						
			[7]	[6]	[5]	[4]	[3]	[2]	[1]
0h	19h	19h							
1h		39h							
2h		59h							
3h		79h							
0h	1Ah	1Ah							
1h		3Ah							
2h		5Ah							
3h		7Ah							
0h	1Bh	1Bh							
1h		3Bh							
2h		5Bh							
3h		7Bh							
0h	1Ch	1Ch							
1h		3Ch							
2h		5Ch							
3h		7Ch							
0h	1Dh	1Dh							
1h		3Dh							
2h		5Dh							
3h		7Dh							
0h	1Eh	1Eh							
1h		3Eh							
2h		5Eh							
3h		7Eh							
0h	1Fh	1Fh							
1h		3Fh							
2h		5Fh							
3h		7Fh							

(C) Verilog HDL Simulation Result



- Zero clear to RAM (not displayed)
- Initialize A1, A2, A3, and A4 (already done)
- 7 bit write to upper (67h), upper middle (48h), lower middle (5ah), and lower (18) RAM bit location updating address 0 through 3
- 28 bit simultaneous write (67h, 48h, 5ah, 18h; cf22d18h) to RAM address 4
- Read back all the data written (RAM address 0 through 4)




- "vblkj" clears "ysub" bits from address H[5:1] = 00h to 18h, L[2:1] = 03h in one clock period.
 Compare two simulation result above. "ce0000" at address 3 becomes "cc00000" and "cf22d18" at address 4 becomes "cd22d18".


(C-2) Verilog HDL Simulation Files

Omitted

NTSC (National Television System Committee) Television



Interlace, Equalizing Pulse Interval, Vertical SYNC, Vertical Blank, Horizontal SYNC




See page 11 & 12 as well.

Horizontal Counter (HC) Sequence

(A) Truth Table

HC[7:1]	X	Timing Signals							
		HC4T	HBLK	H SYNC	EQUAL H/				
0000000	0	0	1	0	0				
0000001	1			1	0				
0000010	2			0					
0000011	3					0			
0000100	4						0		
0000101	5							0	
0000110	6								0
0000111	7								
0001000	8	1	0						
0001001	9								
--	--								
0001110	14								
0001111	15								
0010000	16			0	0				
0010001	17								
--	--								
0100111	39								
0101000	40								
--	--								
0101110	46	1 every 8 clocks	0			1			
0101111	47								
--	--								
0110010	50								
0110011	51								
--	--								
1010101	85			0	0				
1010110	86								
--	--								
1011010	90								
0000000	0	1	--			--			
--	--	--	--			--			
1011010	90	0	0			0			
0000000	0	1	0			0			

(B) Verilog HDL Simulation Result



- Two horizontal periods (2H)
- "hc[7:1]" are negative outputs (high level = 0, low level = 1) of horizontal counter.
- The timing of "hblk" (horizontal blank), "hsync" (horizontal sync), "equ" (equalization pulse), "fh2" (horizontal frequency / 2), "hc4t" (pulse every 4 clocks), and "vcnt" (count pulse for vertical counter) are exhibited.

The result is same as (A) Truth Table.

(B-2) Verilog HDL Simulation Files


Omitted

Vertical Counter (VC) Sequence

(A) Truth table


VC[10:1]	Dec	Timing Signals						
		Field	V Blank	EQUAL V	V SYNC			
0000000000	0	0	1	1	0			
--								
<u>0000000101</u>	5							
0000000110	6				1	1		
--								
<u>0000001011</u>	11							
0000001100	12				1	0		
--								
<u>0000010001</u>	17							
0000010010	18						0	0
--								
<u>0000101111</u>	47							
0000110000	48						0	0
--								
<u>1000001100</u>	524							
0000000001	1	1	1	0				
--								
<u>0000000110</u>	6							
0000000111	7			1			1	
--								
<u>0000001100</u>	12							
0000001101	13			1	0			
--								
<u>0000010010</u>	18							
0000010011	19					0	0	
--								
<u>0000110000</u>	48							
0000110001	49					0	0	
--								
<u>1000001101</u>	525							
0000000000	0	0	1			1	0	
--								

(B) Verilog HDL Simulation Result



- Two vertical periods (2V)
- "vc[10:1]" are negative outputs (high level = 0, low level = 1) of vertical counter.
- The timing of "vblk" (vertical blank), "vsync" (vertical sync), "fld" (odd/even field), "vequ" (vertical equalization), "vc[10:1]" (vertical counter), and "vcntn" (count pulse for vertical counter) are exhibited.

The result is same as (A) Truth Table.



"_4h_1" is used for 4HBLK judge. "_4h_1", "_4h_2", "_4h_3", and "_4h_4" are used as bent pattern shift positioning signals combining with ϕ_1 , ϕ_2 , ϕ_3 , and ϕ_4 .

(B-2) Verilog HDL Simulation Files

Omitted

Test Pin Function

CH2	CH1	Function																																																				
0	0	Normal operation																																																				
0	1	Program ROM code feed from I/O pins <table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th colspan="12">Program ROM</th> </tr> </thead> <tbody> <tr> <td>I/O Pin</td> <td>K 1</td> <td>K 2</td> <td>K 3</td> <td>K 4</td> <td>K 5</td> <td>K 6</td> <td>K 7</td> <td>G P</td> <td>P D</td> <td>P D</td> <td>P D</td> <td>P D</td> </tr> <tr> <td></td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td></td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> <tr> <td>Bit</td> <td>1 2</td> <td>1 1</td> <td>1 0</td> <td>0 9</td> <td>0 8</td> <td>0 7</td> <td>0 6</td> <td>0 5</td> <td>0 4</td> <td>0 3</td> <td>0 2</td> <td>0 1</td> </tr> </tbody> </table>		Program ROM												I/O Pin	K 1	K 2	K 3	K 4	K 5	K 6	K 7	G P	P D	P D	P D	P D		/	/	/	/	/	/	/		4	3	2	1	Bit	1 2	1 1	1 0	0 9	0 8	0 7	0 6	0 5	0 4	0 3	0 2	0 1
	Program ROM																																																					
I/O Pin	K 1	K 2	K 3	K 4	K 5	K 6	K 7	G P	P D	P D	P D	P D																																										
	/	/	/	/	/	/	/		4	3	2	1																																										
Bit	1 2	1 1	1 0	0 9	0 8	0 7	0 6	0 5	0 4	0 3	0 2	0 1																																										
1	0	Program ROM code dump to I/O pins <table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th colspan="12">Program ROM</th> </tr> </thead> <tbody> <tr> <td>Bit</td> <td>1 2</td> <td>1 1</td> <td>1 0</td> <td>0 9</td> <td>0 8</td> <td>0 7</td> <td>0 6</td> <td>0 5</td> <td>0 4</td> <td>0 3</td> <td>0 2</td> <td>0 1</td> </tr> <tr> <td>I/O Pin</td> <td>K 1</td> <td>K 2</td> <td>K 3</td> <td>K 4</td> <td>K 5</td> <td>K 6</td> <td>K 7</td> <td>G P</td> <td>P D</td> <td>P D</td> <td>P D</td> <td>P D</td> </tr> <tr> <td></td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td></td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> </tbody> </table>		Program ROM												Bit	1 2	1 1	1 0	0 9	0 8	0 7	0 6	0 5	0 4	0 3	0 2	0 1	I/O Pin	K 1	K 2	K 3	K 4	K 5	K 6	K 7	G P	P D	P D	P D	P D		/	/	/	/	/	/	/		4	3	2	1
	Program ROM																																																					
Bit	1 2	1 1	1 0	0 9	0 8	0 7	0 6	0 5	0 4	0 3	0 2	0 1																																										
I/O Pin	K 1	K 2	K 3	K 4	K 5	K 6	K 7	G P	P D	P D	P D	P D																																										
	/	/	/	/	/	/	/		4	3	2	1																																										
1	1	Initialization of on-chip prescaler																																																				

CH3	Function
0	Normal operation
1	<ul style="list-style-type: none"> - Force horizontal blank always off. - Force vertical counter counts up every clock.

CH6	CH4	CH3	CH2	CH1	Function																																			
0	0	0	0	0	Normal operation																																			
0	1	1	0	1	Data RAM dump to I/O pins <table border="1" style="margin-left: 20px;"> <thead> <tr> <th colspan="8">RAM</th> </tr> <tr> <th>Bit</th> <td>I 7</td> <td>I 6</td> <td>I 5</td> <td>I 4</td> <td>I 3</td> <td>I 2</td> <td>I 1</td> </tr> <tr> <th>I/O Pin</th> <td>S 4</td> <td>S 3</td> <td>S 2</td> <td>S 1</td> <td>R</td> <td>G</td> <td>B</td> </tr> <tr> <td></td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td></td> <td></td> <td></td> </tr> </thead></table> <p>B = CROMA</p>	RAM								Bit	I 7	I 6	I 5	I 4	I 3	I 2	I 1	I/O Pin	S 4	S 3	S 2	S 1	R	G	B		/	/	/	/						
					RAM																																			
Bit	I 7	I 6	I 5	I 4	I 3	I 2	I 1																																	
I/O Pin	S 4	S 3	S 2	S 1	R	G	B																																	
	/	/	/	/																																				
1	0	1	0	1	Pattern ROM dump to I/O pins <table border="1" style="margin-left: 20px;"> <thead> <tr> <th colspan="11">ROM</th> </tr> <tr> <th>Bit</th> <td colspan="11">000-7-6-5-4-3-2-1-0</td> </tr> <tr> <th>I/O Pin</th> <td colspan="3">R</td> <td colspan="3">G</td> <td colspan="5">B</td> </tr> </thead></table> <p>B = CROMA, 11 bit serial out</p>	ROM											Bit	000-7-6-5-4-3-2-1-0											I/O Pin	R			G			B				
					ROM																																			
Bit	000-7-6-5-4-3-2-1-0																																							
I/O Pin	R			G			B																																	
1	1	1	0	1	Data RAM dump to I/O pins <table border="1" style="margin-left: 20px;"> <thead> <tr> <th colspan="8">RAM</th> </tr> <tr> <th>Bit</th> <td>I 7</td> <td>I 6</td> <td>I 5</td> <td>B E N T /</td> <td>I 3</td> <td>I 2</td> <td>I 1</td> </tr> <tr> <th>I/O Pin</th> <td>S 4</td> <td>S 3</td> <td>S 2</td> <td>S 1</td> <td>R</td> <td>G</td> <td>B</td> </tr> <tr> <td></td> <td>/</td> <td>/</td> <td>/</td> <td>/</td> <td></td> <td></td> <td></td> </tr> </thead></table> <p>B = CROMA</p>	RAM								Bit	I 7	I 6	I 5	B E N T /	I 3	I 2	I 1	I/O Pin	S 4	S 3	S 2	S 1	R	G	B		/	/	/	/						
					RAM																																			
Bit	I 7	I 6	I 5	B E N T /	I 3	I 2	I 1																																	
I/O Pin	S 4	S 3	S 2	S 1	R	G	B																																	
	/	/	/	/																																				


Other combinations of CH[6]+CH[4:1] are not specifically defined.

(A) Data RAM address and Pattern ROM address are specified by feeding program ROM code externally.

(B) Taking advantage of μ PD777 instructions by feeding the program ROM code through I/O pins (CH[2:1] = 01) as well as syncing the timing for each purpose, all the dump of program & pattern ROM code and R/W test of data RAM and register files are achieved.

(C) These functions were originally implemented for purely LSI test purpose. Therefore, the function of pattern ROM code feed through I/O pins was not implemented.

On-chip Prescaler



On-chip prescaler generates two on-chip clocks which one clock cycle consists of $\phi 1$ and $\phi 2$ every five external CLOCKS.

The condition of $CH1=CH2=1$ initializes the prescaler (minimum 4 CLOCKS period) and the timing of releasing from $CH1=CH2=1$ determines the timing relationship between CLOCK and on-chip clock to ease LSI test.

	NTSC (National Television System Committee)	PAL (Phase Alternating Line)
Lines / Frame	525 / 60	625 / 50
Horizontal Frequency	15.734 KHz	15.625 KHz
Vertical Frequency	60 Hz	50 Hz
Color Sub-carrier Frequency	3.579545 MHz	4.433618 MHz

In case of connecting to NTSC (National Television System Committee) television, the color sub-carrier which frequency is 3.579545 MHz is provided to the CLOCK input. The prescaler scales down the frequency to $1/2.5$ which is 1.431818 MHz.

Maximum X co-ordinate can be calculated by 1431818 Hz divided by horizontal frequency (15734 Hz). It becomes 91.

16 X co-ordinates are occupied by horizontal blank period.

Accordingly, horizontal displayable dots of μ PD777 becomes 75.

$$f_{\text{Sub}} / f_{\text{H}} / 2.5 = 91$$

$$91 (1\text{H}) - 16 (\text{Horizontal blank}) = 75$$

The total number of scan lines is 525. Vertical blank occupies 48 scan lines in it. Displayable scan lines becomes 477. μ PD777 specifies 8 scan lines (4 scan lines for each odd & even field judging "4 Horizontal blank" by firmware) per minimum unit of Y co-ordinate.


$$(525 - 48) / 8 = 60 \quad \text{Accordingly, the maximum Y co-ordinate becomes 60.}$$

Implementation of 7 bits processor and registers on μ PD777 is derived from the scale of X-Y co-ordinate system.

The co-ordinate allocation definition of X-75 & Y-60 realizes bunch of square (not rectangular) dots display on television which aspect ratio is 4:3 as well. (See Page 3)

μPD777 On-chip Clock Generator with Prescaler Function

(A) Logic




- (1) 3 bit delayed flip-flops with NOR2 consists of a polynomial counter that produces 5 different values of "6, 4, 0, 1, 3" repeatedly.
- (2) The polynomial counter enters an infinite loop of "6, 4, 0, 1, 3" and generates stable $\Phi[4:1]$ based upon the value.
- (3) Instruction cycle (on-chip clock cycle) is defined as a cycle of rising edge of $\Phi 2$ to next rising edge of $\Phi 2$.
- (4) One instruction cycle is equivalent of CLOCK (3.579545MHz) level transition of "0-1-0-1-0" or "1-0-1-0-1".
- (5) Two instruction cycles (on-chip clocks) are equivalent of five CLOCKS as function of a prescalar implemented.
- (6) On-chip logic is working at 1.431818MHz (one instruction cycle).

(B) Clock Timing

15	16	17	18	19	20	$\Phi 2$	$\Phi 3$	$\Phi 1$	$\Phi 4$
x	0	x	1	x	x	1	0	0	0
0	x	1	x	x	x	1	0	0	0
1	x	x	x	1	x	0	0	1	0
x	x	x	1	x	0	0	0	1	0
x	0	0	x	x	x	0	1	0	0
0	0	x	x	x	x	0	1	0	0
x	x	x	x	1	1	0	0	0	1
x	x	x	1	1	x	0	0	0	1

Truth table of clock generation logic




On-chip clock ($\Phi 2, \Phi 3, \Phi 1, \Phi 4$) waveform

(C) Truth Table

CLOCK	clock		Polynomial counter								On-chip clock				Polynomial counter sequence
	6	11	14	15	16	17	18	19	20	[20,18,16]	$\Phi 2$	$\Phi 3$	$\Phi 1$	$\Phi 4$	
0	1	0	1	1	0	1	0	1	0	0	1	1	0	0	<Any sequence possible>
1	0	1	1	1	0	1	0	1	0	0	0	0	1	0	
0	1	0	1	0	0	1	0	1	0	0	1	1	0	0	
1	0	1	1	0	1	1	0	1	0	1	0	0	0	0	
0	1	0	1	0	1	0	0	1	0	0	0	0	0	0	
1	0	1	0	0	1	0	1	1	0	3	0	0	1	1	
0	1	0	0	1	1	0	1	0	0	0	0	0	1	0	
1	0	1	0	1	0	0	1	0	1	6	1	1	0	0	<Sequence fixed> 2 on-chip clocks = 5 external CLOCKS
0	1	0	0	1	0	1	1	0	1	0	1	0	0	0	
1	0	1	0	1	0	1	0	0	1	4	0	0	0	0	
0	1	0	0	1	0	1	0	1	1	0	0	0	1	1	
1	0	1	1	1	0	1	0	1	0	0	0	0	1	0	
0	1	0	1	0	0	1	0	1	0	1	1	0	0	0	
1	0	1	1	0	1	1	0	1	0	0	0	0	0	0	
0	1	0	1	0	1	0	0	1	0	1	0	0	0	0	
1	0	1	0	0	1	0	1	1	0	3	0	0	1	1	
0	1	0	0	1	1	0	1	0	0	0	0	0	1	0	
1	0	1	0	1	0	0	1	0	1	6	1	1	0	0	<Sequence fixed> 2 on-chip clocks = 5 external CLOCKS
0	1	0	0	1	0	1	1	0	1	0	1	0	0	0	
1	0	1	0	1	0	1	0	0	1	4	0	0	0	0	
0	1	0	0	1	0	1	0	1	1	0	0	0	1	1	
1	0	1	1	1	0	1	0	1	0	0	0	0	1	0	
0	1	0	1	0	0	1	0	1	0	1	1	0	0	0	
1	0	1	1	0	1	1	0	1	0	0	0	0	0	0	
0	1	0	1	0	1	0	0	1	0	1	0	0	0	0	
1	0	1	0	0	1	0	1	1	0	3	0	0	1	1	
0	1	0	0	1	1	0	1	0	0	0	0	0	1	0	

(D) Verilog HDL Simulation Result



Simulation wave form above exhibits the same as (B) Clock Timing & (C) Truth Table.

(D-2) Verilog HDL Simulation Files

```
// ~~~~~  
// Testbench for Clock Generator  
// clockgen_sys.v  
// ~~~~~  
`timescale 1ns / 1ns  
  
module clockgen_sys;  
  
// regs/wires/integers  
reg clk_org, clk_init;  
wire clk1, clk2, clk3, clk4;  
  
// Simulation target  
clockgen clockgen(clk_org, clk_init, clk1, clk2, clk3, clk4);  
  
//-----  
// Simulation vector  
//-----  
initial  
begin  
    clk_org = 1'b0;  
    clk_init = 1'b1;  
    #200 clk_init = 1'b0;  
  
    #550 $finish;  
end  
  
// 20MHz clock generator  
always #25 clk_org = ~clk_org;  
  
endmodule
```

```

//~~~~~
// Clock Generator
// clockgen.v
//~~~~~
module clockgen(clk_org, clk_init, clk1, clk2, clk3, clk4);

// I/O definition
input  clk_org;           // Original clock (H/L)
input  clk_init;         // Clock initialization (H)

output clk1;             // Phi 1 (clock) (H/L)
output clk2;             // Phi 2 (clock) (H/L)
output clk3;             // Phi 3 (clock) (H/L)
output clk4;             // Phi 4 (clock) (H/L)

// Regs for random logic
wire  clk_org, clk_init;
reg   clk1, clk2, clk3, clk4;
reg   g6, g11, g14, g15, g16, g17, g18, g19, g20;

//-----
// Random logic
//-----
always @*
begin
    g6   = ~clk_org;
    g11  = ~g6;
    g14  = ~(g18 | g20 | clk_init);
    clk1 = ((g18 & ~g20) | (g15 & g19));
    clk2 = ~(~((~g16 & g18) | (~g15 & g17)) | clk1 );
    clk3 = ~((g16 | g17) & (g15 | g16));
    clk4 = ((g18 & g19) | (g19 & g20));
end

//-----
// DFF
//-----
always @ (posedge g6)
begin
    g15 <= ~g14;
    g17 <= ~g16;
    g19 <= ~g18;
end

always @ (posedge g11)
begin
    g16 <= ~g15;
    g18 <= ~g17;
    g20 <= ~g19;
end

endmodule

```

X Y Coordinate

Coordinate	Registers	Range
X	X[7:1]	0 - 90
Y	Y[6:1], y[3:1]	0 - 59, 0 - 7

MODE Registers

MODE[7:1]	Name	Function	Function	
			1	0
7	REV	Reverberated sound effect	Enabled	Disabled
6	BRIGHTNESS	Brightness	High	Low
5	HUE	Hue	Dense	Thin
4	BLACK/PRIO	Black&White	Enabled	Color only
3	BG R	Background color Red bit	See color combination table (page 2)	
2	BG G	Background color Green bit		
1	BG B	Background color Blue bit		

ySUB

y[3:1]	ySUB	y'[3:1] = y[3:1] - ySUB
000	0	000
001	0	001
010	0	010
011	0	011
100	0	100
101	0	101
110	0	110
111	0	111
000	1	111
001	1	000
010	1	001
011	1	010
100	1	011
101	1	100
110	1	101
111	1	110


y'[3:1] is provided to pattern ROM address.

Program ROM Address Counter and Stack Registers

11 bits address counter contents can be stored at three levels of address stack registers as return addresses when jump subroutine instruction (JS) is executed.

The return addresses stored in the stack registers is popped down and returned to address counter when subroutine end instruction (SRE) is executed.

(A) Verilog HDL Simulation Result



- ACL asserts JS instruction forcing program ROM outputs to zero to initialize address counter and address stack registers.
- "a11s" sets A11 to LSB of "prgromo" (Switch program ROM address bank).
- SRE ("sre") pops down address stack register contents ("prgstk3", "prgstk2", and "prgstk1") to address counter ("prgroma").
- JMP ("jps") sets "prgromo" to address counter.
- JS ("js" and "jjs") sets "prgromo" to address counter, stacks next address to "prgstk1", and pushes up to "prgstk2" and "prgstk3".

(A-2) Verilog HDL Simulation Files

Omitted

Pattern ROM Parallel-Serial Shift Registers

8 bits of pattern ROM contents are read in parallel and converted to serial signal by parallel-serial conversion registers.

To allow pattern overlapping up to five patterns including the patterns with same X co-ordinate;

- Pattern position allocation logic controlled by dly[4:0] is implemented.
- The number of stages is 11 (7 + 5 - 1).

(A) Verilog HDL Simulation Result

(1) Pattern position allocation logic


/psr_sys/dly	5'h10	00	01	02	04	08	10	00	01	02	04	08	10
/psr_sys/psr/ptnroma	10'h3c0	000					3c0						
/psr_sys/psr/ptnromto	12'hff0	000	078	0f0	1e0	3c0	780	000	0ff	1fe	3fc	7f8	ff0

(2) μPD778 "Baseball" Pattern ROM


/psr_sys/dly	5'h00	01	00					01	00									01	00		
/psr_sys/psr/ptnroma	10'h0f1	0f1	0f2							0f3									0f4		
/psr_sys/psr/ptnromto	11'h000	07f	000							03e	000								01c	000	
/psr_sys/psr/psraprio	10'h3ff	380	301	203	007	00f	01f	03f	07f	0ff	1c1	383	307	20f	01f	03f	07f	0ff	1ff	3e3	3c7
/psr_sys/psr/psrbr	10'h000	07f	0fe	1fc	3f8	3f0	3e0	3c0	380	300	23e	07c	0f8	1f0	3e0	3c0	380	300	200	01c	038

PTN address = 0f1h (y=1; 7fh), 0f2h (y=2; 3eh)


- "ptnroma" is pattern ROM address.
- "ptnromto" is pattern ROM output.
- "dly" is load timing with delay 0.
- Lower 6 rows ("bl", "bpo", "bp01", "rr", "gg", and "bb") are serial output signals. In this simulation, they are the same.




PTN address = 0f3h (y=3; 1ch), 0f4h (y=4; 08h)



PTN address = 0f5h (y=5; 00h), 0f6h (y=6; 55h)




PTN address = 0f7h (y=7; 2ah)



Pattern applied

(3) "dly[4:0]" generation logic



- The case that 5 sprites are positioned at the same X coordinate (10h) is shown.
- They can be overlapped and displayed cooperating with pattern position allocation logic (see (1)).

(A-2) Verilog HDL Simulation Files

Omitted

Line Buffer Registers

Line buffer registers consist of two register blocks ("lba" and "lbb") of 12 stages by 5 bits register files which store upper 5 bits of pattern ROM address (H[5:1]).

"H→NRM" instruction writes H[5:1] into one of "lba" and "lbb" without obstructing normal display.


When "lba" is in use for display, H[5:1] is written into "lbb".

When "lbb" is in use for display, H[5:1] is written into "lba".

Up to 12 sprites' H[5:1] must be written by software in 4H (4 scan lines display time; 360 clocks) into line buffer.

This line buffer resolves strict time constraint as well as provides the capability of up to 12 different sprites display in one scan line.

(A) Verilog HDL Simulation Result




- "H→NRM" instruction writes "01h, 04h, 07h, 0ah, 0dh, 10h, 13h, 16h, 19h, 1ch, 1fh, 02h" into "lba".

- "H→NRM" instruction writes "05h, 08h, 0bh, 0eh, 11h, 14h, 17h, 1ah, 1dh, 00h, 03h, 06h" into "lbb".


(A-2) Verilog HDL Simulation Files

Omitted

<Continued>



Reading H[5]s from "lba" for display in realtime.



Reading H[5]s from "lbb" for display in realtime.

Sound Generator

Sound suppression is performed by setting 01h to sound frequency registers (FLS[7:1] & FRS[7:1]).
01→M

M→FLS, 0→L or M→FRS, 1→L


A counter which initial value is FLS[7:1] or FRS[7:1] down-counts every horizontal period (15.734 KHz). Two sets of sound down-counters are implemented and the sounds generated are mixed together. Therefore, SOUND pin outputs monaural sound superimposed the two sound sources.

(A) FLS/FRS vs. Frequency

FLS[7:1] or FRS[7:1]	Frequency (Hz)
01h (01d)	0 (No sound)
02h (02d)	15,734
03h (03d)	7,867
--	
0Bh (11d)	1,573
--	
24h (36d)	787
--	
3Ch (60d)	450
--	
7fh (127d)	125

Sound can be reverberated in conformity to REV input when REV mode (MODE[7]) is set to 1.

(B) Verilog HDL Simulation Result



- The cycle of count pulse ("vcntn") is shortened.
- "01h" is set to "rs" and "ls" (sound is suppressed).
- "02h" is set to "rs" and "14h" is set to "ls".
- Right channel sound output, "rso", altered every two count pulses (15,734KHz).
- Left channel sound output, "lso", altered every 20 count pulses.

(D-2) Verilog HDL Simulation Files

Ommited

Sequence of Entire Program ROM Code Dump (Abstract)

11 bit program ROM address can be specified by feeding ROM code of "JP xxx" and "1→A11" through 12 I/O pins under CH[2:1] = 1. Under CH[2:1] = 2, the program ROM code appears on the 12 I/O pins updating the lower 7 bit address counter contents from 000h to 040h automatically (See "7 bit polynomial address counter implemented"). "JP xxx" specifies lower 10 bit addresses and "1→A11" sets A11 (MSB (Most Significant Bit) of ROM page address) to 1. Each instruction takes one clock and then the ROM code updated is output one clock later. Needs (129x16 + 1) on-chip clocks.

Beforehand, put prescaler initialization sequence (gray zone) below along with feeding AC/.

Feeding instruction codes and dumping ROM code must be synchronized with on-chip clock, not CLOCK (See "On-chip Prescaler").

CLOCK	On-chip clocks			A C /	Instruction	ROM Address	CH		I/O Pin											
	φ2	φ1	Cycle				2	1	K1	K2	K3	K4	K5	K6	K7	G	P4	P3	P2	P1
1	0	1	x	0	NOP	xxx xxxx xxxx	1	0	0	0	0	0	0	0	0	0	0	0	0	
0																				
1																				
0																				
1																				
0																				
1																				
0																				
1	0	0	1	1	JP 000	xxx xxxx xxxx	0	1	1	0	0	0	0	0	0	0	0	0	0	
0																				
1																				
0																				
1	0	0	1	1		000 0000 0000	1	0	x	x	x	x	x	x	x	x	x	x	x	
0																				
1																				
0																				

(Continued)

On-chip Clocks	Instruction	ROM Address	CH		I/O Pin														
			2	1	K1	K2	K3	K4	K5	K6	K7	GP	PD4	PD3	PD2	PD1			
					/	/	/	/	/	/	/	/	/						
1	1→A11	011 1000 0001	0	1	0	1	0	0	0	0	0	0	0	0	0	0	1		
1	JP 000	111 1000 0011			1	0	0	0	0	0	0	0	0	0	0	0	0	0	
1		100 0000 0000	1	0	x	x	x	x	x	x	x	x	x	x	x	x	x		
127		100 0000 0001			*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
		-																	
		100 0100 0000 100 0000 0000																	
1	JP 080	100 0000 0001	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0		
1		100 1000 0000	1	0	x	x	x	x	x	x	x	x	x	x	x	x	x		
127		100 1000 0001			*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
		-																	
		100 1100 0000 100 1000 0000																	
1	JP 100	100 1000 0001	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0		
1		101 0000 0000	1	0	x	x	x	x	x	x	x	x	x	x	x	x	x		
127		101 0000 0001			*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
		-																	
		101 0100 0000 101 0000 0000																	
1	JP 180	101 0000 0001	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0		
1		101 1000 0000	1	0	x	x	x	x	x	x	x	x	x	x	x	x	x		
127		101 1000 0001			*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
		-																	
		101 1100 0000 101 1000 0000																	
1	JP 200	101 0000 0001	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0		
1		110 0000 0000	1	0	x	x	x	x	x	x	x	x	x	x	x	x	x		
127		110 0000 0001			*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
		-																	
		110 0100 0000 110 0000 0000																	
1	JP 280	110 0000 0001	0	1	1	0	1	0	1	0	0	0	0	0	0	0	0		
1		110 1000 0000	1	0	x	x	x	x	x	x	x	x	x	x	x	x	x		
127		110 1000 0001			*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
		-																	
		110 1100 0000 110 1000 0000																	
1	JP 300	110 0000 0001	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0		
1		111 0000 0000	1	0	x	x	x	x	x	x	x	x	x	x	x	x	x		
127		111 0000 0001			*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
		-																	
		111 0100 0000 111 0000 0000																	
1	JP 380	111 0000 0001	0	1	1	0	1	1	1	0	0	0	0	0	0	0	0		
1		111 1000 0000	1	0	x	x	x	x	x	x	x	x	x	x	x	x	x		
127		111 1000 0001			*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
		-																	
		111 1100 0000 111 1000 0000																	

This function was originally implemented for purely LSI test purpose, not for replacing on-chip ROM code by external ROM code generator (emulator).

On-chip Clocks	Instruction	I/O Pin (ROM Code)												CH6	CH4	CH3	CH2	CH1	R (A4[4])	P R I O	M O D E	Pattern Register		Out R
		K1	K2	K3	K4	K5	K6	K7	G P	P D	P D	P D	P D									PTN (A3[7:1])	y (A4[7:5])	
1	00→A1	0	1	1	0	0	0	0	0	0	0	0	0							x	xx	x	x	
	00→A2	0	1	1	0	1	0	0	0	0	0	0	0											
	00→A3	0	1	1	1	0	0	0	0	0	0	0	0											
	18→A4	0	1	1	1	1	0	0	1	1	0	0	0	0						x				
	40→L,H	0	1	0	1	1	1	0	0	0	0	0	0											
	A→MA	0	0	0	0	0	1	0	1	0	1	0	0											
	M→MODE, 3→L	0	0	1	1	1	0	0	0	1	0	1	1											
	NOP	0	0	0	0	0	0	0	0	0	0	0	1								1			
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0									000-7-6-5-4-3-2-1-0 1 bit serial MSB first		
1	28→A4	0	1	1	1	1	0	1	0	1	0	0	0											
1	NOP	0	0	0	0	0	0	0	0	0	0	0	1								2			
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0									000-7-6-5-4-3-2-1-0 1 bit serial MSB first		
1	38→A4	0	1	1	1	1	0	1	1	1	0	0	0											
1	NOP	0	0	0	0	0	0	0	0	0	0	0	1											
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0								3			
1	48→A4	0	1	1	1	1	1	0	0	1	0	0	0							00		000-7-6-5-4-3-2-1-0 1 bit serial MSB first		
1	NOP	0	0	0	0	0	0	0	0	0	0	0	1											
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0											
1	58→A4	0	1	1	1	1	1	0	1	1	0	0	0											
1	NOP	0	0	0	0	0	0	0	0	0	0	0	1	0								000-7-6-5-4-3-2-1-0 1 bit serial MSB first		
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0											
1	68→A4	0	1	1	1	1	1	1	0	1	0	0	0											
1	NOP	0	0	0	0	0	0	0	0	0	0	0	1									000-7-6-5-4-3-2-1-0 1 bit serial MSB first		
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0											
1	78→A4	0	1	1	1	1	1	1	1	1	0	0	0											
1	NOP	0	0	0	0	0	0	0	0	0	0	0	1									000-7-6-5-4-3-2-1-0 1 bit serial MSB first		
8	NOP	0	0	0	0	0	0	0	0	0	0	0	0											
1	01→A3	0	1	1	1	0	0	0	0	0	0	1	0											
	18→A4	0	1	1	1	1	0	0	1	1	0	0	0									000-7-6-5-4-3-2-1-0 1 bit serial MSB first		
	NOP	0	0	0	0	0	0	0	0	0	0	1												
9	NOP	0	0	0	0	0	0	0	0	0	0	0												
1	28→A4	0	1	1	1	1	0	1	0	1	0	0	0									000-7-6-5-4-3-2-1-0 1 bit serial MSB first		
1	NOP	0	0	0	0	0	0	0	0	0	0	1												
9	NOP	0	0	0	0	0	0	0	0	0	0	0												
1	38→A4	0	1	1	1	1	0	1	1	1	0	0	0							01		000-7-6-5-4-3-2-1-0 1 bit serial MSB first		
1	NOP	0	0	0	0	0	0	0	0	0	0	1												
9	NOP	0	0	0	0	0	0	0	0	0	0	0												
1	48→A4	0	1	1	1	1	1	0	0	1	0	0	0											
1	NOP	0	0	0	0	0	0	0	0	0	0	1									000-7-6-5-4-3-2-1-0 1 bit serial MSB first			
Repeat																								

Repeat from PTN[7:1]=01 & y=5 to PTN[7:1]=7E & y=4 and concatenate next page sequence.

(Continued)

Repeat																
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0	7E	5	000-7-6-5-4-3-2-1-0 1 bit serial MSB first
1	68→A4	0	1	1	1	1	1	1	0	1	0	0	0			
1	NOP	0	0	0	0	0	0	0	0	0	0	0	1			
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0			
1	78→A4	0	1	1	1	1	1	1	1	1	0	0	0			
1	NOP	0	0	0	0	0	0	0	0	0	0	0	1			
8	NOP	0	0	0	0	0	0	0	0	0	0	0	0			
1	7F→A3	0	1	1	1	0	1	1	1	1	1	1	1		0	
	18→A4	0	1	1	1	1	0	0	1	1	0	0	0		0	
	NOP	0	0	0	0	0	0	0	0	0	0	0	0		1	
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0			
1	28→A4	0	1	1	1	1	0	1	0	1	0	0	0	0		
1	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1		
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	38→A4	0	1	1	1	1	0	1	1	1	0	0	0	0		
1	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1		
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	48→A4	0	1	1	1	1	1	0	0	1	0	0	0	0		
1	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1		
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	58→A4	0	1	1	1	1	1	0	1	1	0	0	0	0		
1	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1		
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	68→A4	0	1	1	1	1	1	1	0	1	0	0	0	0		
1	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1		
9	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	78→A4	0	1	1	1	1	1	1	1	1	0	0	0	0		
1	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1		
11	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0		

Concerning program ROM & pattern ROM dump, refer to the working ROM dump system approach below.


Under <https://www.oguchi-rd.com/LSI%20products.php>,


- [System Design of ROM dump](#)
- Dump Pattern Creation
 - [Dump source pattern \(PA.txt\)](#)
 - [Source code of "rom_dump.cpp"](#)
- Dump Analysis
 - [Source code of "dump_analysis.cpp"](#)

"PA.txt" (1,723KB) introduces the actual dump pattern for both program ROM and pattern ROM to be provided to μPD777s.

051	670	0D1	300	151	D28	1D1	64A	251	020	2D1	060	351	600	3D1	76B	451	E3C	4D1	617	551	681	5D1	5DD	651	59B	6D1	A33	751	029	7D1	000
022	3AA	0A2	104	122	F1F	1A2	E6D	222	605	2A2	5BD	322	6D4	3A2	78C	422	1CC	4A2	E00	522	238	5A2	677	622	108	6A2	610	722	070	7A2	000
044	5FE	0C4	182	144	946	1C4	9A8	244	289	2C4	540	344	768	3C4	62E	444	28E	4C4	61F	544	923	5C4	3A1	644	8B8	6C4	308	744	028	7C4	000
008	500	088	8C2	108	018	188	303	208	020	288	6B8	308	78C	388	BD0	408	83E	488	288	508	E1B	588	9C2	608	548	688	309	708	074	788	000
011	600	091	5DC	111	302	191	08E	211	A4D	291	602	311	F7C	391	611	411	E15	491	101	511	A51	591	5BD	611	E00	691	D80	711	029	791	000
023	68C	0A3	610	123	510	1A3	502	223	303	2A3	2A1	323	610	3A3	B8C	423	085	4A3	67C	523	E76	5A3	082	623	A19	6A3	D80	723	078	7A3	000
046	E49	0C6	282	146	D35	1C6	126	246	397	2C6	6BC	346	764	3C6	601	446	0FB	4C6	3A0	546	A7E	5C6	0A0	646	59B	6C6	D80	746	028	7C6	000
00C	020	08C	9F8	10C	AD2	18C	F01	20C	3BF	28C	348	30C	788	38C	761	40C	833	48C	D14	50C	018	58C	501	60C	538	68C	601	70C	07C	78C	000
019	301	099	D28	119	5DD	199	6BD	219	086	299	301	319	FD0	399	78E	419	83E	499	C5D	519	5D9	599	121	619	AAD	699	308	719	029	799	000
033	616	0B3	301	133	3AA	1B3	299	233	020	2B3	601	333	656	3B3	BD0	433	D28	4B3	864	533	666	5B3	620	633	64C	6B3	80D	733	04A	7B3	000
066	289	0E6	0C8	166	020	1E6	9AA	266	060	2E6	281	366	765	3E6	659	466	6CC	4E6	302	566	E5B	5E6	688	666	6ED	6E6	5DC	766	451	7E6	000
04D	C6A	0CD	020	14D	D28	1CD	643	24D	0BC	2CD	308	34D	5FF	3CD	BD0	44D	29E	4CD	B38	54D	A7E	5CD	2A9	64D	E12	6CD	684	74D	004	7CD	000
01A	F1F	09A	5DC	11A	923	19A	E6D	21A	020	29A	34A	31A	FD0	39A	38C	41A	0EA	49A	E73	51A	E61	59A	9C9	61A	8BF	69A	2B2	71A	B51	79A	000
035	832	0B5	150	135	67E	1B5	020	235	656	2B5	D32	335	627	3B5	68F	435	807	4B5	59D	535	E3C	5B5	38F	635	0D0	6B5	AA8	735	445	7B5	000
06A	AD0	0EA	020	16A	690	1EA	548	26A	E00	2EA	A88	36A	6D3	3EA	333	46A	0CD	4EA	A0D	56A	144	5EA	39F	66A	0D6	6EA	59E	76A	500	7EA	000
055	68C	0D5	640	155	73F	1D5	B9F	255	664	2D5	601	355	740	3D5	687	455	6C5	4D5	0D6	555	3AE	5D5	501	655	A54	6D5	603	755	441	7D5	000
02A	E12	0AA	6C6	12A	780	1AA	642	22A	301	2AA	020	32A	788	3AA	337	42A	609	4AA	550	52A	088	5AA	283	62A	A33	6AA	6BB	72A	028	7AA	000
054	903	0D4	E12	154	B7C	1D4	2BD	254	289	2D4	302	354	F7C	3D4	327	454	0CD	4D4	018	554	A01	5D4	327	654	E61	6D4	282	754	449	7D4	000
028	301	0A8	020	128	5DA	1A8	648	228	121	2A8	A69	328	63B	3A8	327	428	603	4A8	A62	528	A1F	5A8	337	628	0E0	6A8	6B8	728	500	7A8	000
050	09D	0D0	E61	150	39E	1D0	5D8	250	020	2D0	5D9	350	741	3D0	6D6	450	0E0	4D0	59A	550	082	5D0	994	650	0E4	6D0	34A	750	441	7D0	000
020	903	0A0	060	120	3D2	1A0	B80	220	692	2A0	600	320	F7C	3A0	B7C	420	602	4A0	183	520	AF0	5A0	604	620	B56	6A0	80D	720	028	7A0	000
040	900	0C0	000	140	020	1C0	000	240	B7C	2C0	855	340	880	3C0	000	440	F6D	4C0	80D	540	9E4	5C0	958	640	B00	6C0	000	740	028	7C0	000

Example of Pattern ROM Dump Result (μ PD777-010 for Epoch Video Cassette "Astro Command")





70h	71h	72h	73h	74h	75h	76h

78h	79h	7Ah	7Bh	7Ch	7Dh	7Eh

7 x 7 Pattern Matrix (PTN[7:1] = 00h - 6Eh)

0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0

8 x 7 Pattern Matrix (PTN[7:1] = 70h - 7Eh)

0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0

NEC μPD777 Related PDF Files (Extracted)

- [777 Logic Schematics](#)
- [777 Mask Layout](#)
- [777 Die Micrograph](#)
- [μPD777 On-chip ROM Code Dump System Design](#)
- [777 to YUV System Design](#)
- [Epoch Cassette Vision Cartridge](#)
- [Anatomy of Cassette Vision](#)