



# INTEL<sup>®</sup> VTUNE<sup>™</sup> AMPLIFIER

## PERFORMANCE PROFILER


Kevin O'Leary – Intel Developer Products Division

# Intel® VTune™ Amplifier

## Tune Applications for Scalable Multicore Performance

### Agenda

- Introduction
- Data Collection –  
Rich set of performance data
- Data Analysis -  
Find answers fast
- Flexible workflow –
  - User i/f and command line
  - Compare results
  - Remote collection
- Performance Analysis  
Details
- Summary



# Faster, Scalable Code, Faster

## Intel® VTune™ Amplifier Performance Profiler

### Accurate Data - Low Overhead

- CPU, GPU, FPU, threading, bandwidth...

### Meaningful Analysis


- Threading, OpenMP region efficiency
- Memory access, storage device

### Easy

- Data displayed on the source code
- Easy set-up, no special compiles

“Last week, Intel® VTune™ Amplifier helped us find almost 3X performance improvement. This week it helped us improve the performance another 3X.”

Claire Cates  
Principal Developer  
SAS Institute Inc.



# Setting up a profile is easy

2. Choose Analysis Type

3. Collection options

**WHERE**

Local Host

**WHAT**

Launch Application

Specify and configure your analysis target: an application or a script to execute. Press F1 for more details.

**Application:**

/localdisk/temp/matrix/linux/matrix.gcc

**Application parameters:**

Use application directory as working directory

**Working directory:**

/localdisk/jmarusar/temp/matrix/linux

Advanced ▸

1. What/where to profile

INTEL VTUNE AMPLIFIER 2019

Find your analysis direction

**Hotspots**  
Want to find out where your app spends time and optimize your algorithms?

**Microarchitecture**  
Want to see how efficiently your code is using the underlying hardware?

**Parallellism**  
Want to assess the compute efficiency of your multi-threaded app?

Basic Hotspots  
Advanced Hotspots  
Memory Consumption

General Exploration  
Memory Access

Concurrency  
Locks and Waits  
HPC Performance Characterization

▶ ▶ ▶ ▶ ▶

4. Push Start

**Memory Access**

Measure a set of metrics to identify memory access related issues (for example, specific for NUMA architectures). This analysis type is based on the hardware event-based sampling collection. [Learn more \(F1\)](#)

**CPU sampling interval, ms**

1

Analyze dynamic memory objects

**Minimal dynamic memory object size to track, in bytes**

1024

Evaluate max DRAM bandwidth

Analyze OpenMP regions

**Details**

Analyze I/O waits

**Collect I/O API data**

No

Collect stacks

**Stack size, in bytes**

Stack type

\* Full command-line also available


## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.

Intel Confidential – NDA Use Only



# Full Visual Studio\* Integration



## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Two Great Ways to Collect Data

## Intel® VTune™ Amplifier

Software Collector	Hardware Collector
Uses OS interrupts	Uses the on chip Performance Monitoring Unit (PMU)
Collects from a single process tree	Collect system wide or from a single process tree.
~10ms default resolution	~1ms default resolution (finer granularity - finds small functions)
Either an Intel® or a compatible processor	Requires a genuine Intel® processor for collection
Call stacks show calling sequence	Optionally collect call stacks
Works in virtual environments	Works in a VM only when supported by the VM (e.g., vSphere*, KVM)
No driver required	Requires a driver <ul style="list-style-type: none"><li>- Easy to install on Windows</li><li>- Linux requires root (or use default perf driver)</li></ul>

**No special recompiles - C, C++, C#, Fortran, Java, Assembly**


### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Example: Hotspots Analysis

## Summary View



### Optimization Notice


Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Example: Threading Analysis

## Bottom-up View

INTEL VTUNE AMPLIFIER 2019



### Optimization Notice


Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.





# Example: Memory Access Analysis

## Bottom-up View



Over-Time DRAM Bandwidth

Over-Time QPI/UPI Bandwidth

Grid Breakdown by Function (configurable)

### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Find Answers Fast

## Intel® VTune™ Amplifier


### Adjust Data Grouping


- Function - Call Stack
- Module - Function - Call Stack
- Source File - Function - Call Stack
- Thread - Function - Call Stack
- ... (Partial list shown)

### Double Click Function to View Source

### Click > for Call Stack

### Filter by Timeline Selection (or by Grid Selection)

- Zoom In And Filter On Selection
- Filter In by Selection 
- Remove All Filters



Filter by Process & Other Controls

Tuning Opportunities Shown in Pink. Hover for Tips

# See Profile Data On Source / Asm

Double Click from Grid or Timeline

View Source / Asm or both

CPU Time

Right click for instruction reference manual

Quick Asm navigation:  
Select source to highlight Asm

The screenshot shows the Intel VTune profiler interface. On the left, the 'Source' pane displays C++ code with a red bar indicating a hot spot at line 581. On the right, the 'Assembly' pane shows the corresponding assembly instructions, with a red bar indicating a hot spot at instruction 0x418b92. A scroll bar on the right side of the assembly pane features a 'Heat Map' visualization. Several orange arrows point to specific features: one points to the 'Source' tab, another to the 'Assembly' tab, a third to the 'CPU Time' column, a fourth to the 'Heat Map' scroll bar, and a fifth to a jump link in the assembly pane.

Address	Source Line	Assembly	CPU Time: Total
0x418b6d	580	cmp dword ptr [ebp-0x190], 0x	0.120s
0x418b74	580	jz 0x418be6 <Block 58>	0.379s
0x418b76		Block 54:	
0x418b76	581	mov edx, dword ptr [ebp-0x190]	0.090s
0x418b7c	581	mov eax, dword ptr [edx+0x4]	0.020s
0x418b7f	581	mov ecx, dword ptr [eax]	3.853s
0x418b81	581	mov edx, dword ptr [ebp+0xc]	2.500s
0x418b84	581	mov eax, dword ptr [edx+0x10]	0.030s
0x418b87	581	mov edx, dword ptr [ebp+0xc]	
0x418b8a	581	mov eax, dword ptr [eax+ecx*4]	0.040s
0x418b8d	581	cmp eax, dword ptr [edx+0xc]	1.262s
0x418b90	581	jz 0x418bd6 <Block 57>	
0x418b92		Block 55:	
0x418b92	582	mov ecx, dword ptr [ebp-0x190]	0.331s
0x418b98	582	mov edx, dword ptr [eax+ecx*4]	0.116s

Scroll Bar "Heat Map" is an overview of hot spots


Click jump to scroll Asm

# Timeline Visualizes Thread Behavior

Intel® VTune™ Amplifier

## 🔑🔑 Transitions

Locks & Waits



Hovers:


**Frame**  
Frame  
Start: 29.858s Duration: 0.017s  
Frame: 72  
Frame Domain: Smoke::Framework::execute()  
Frame Type: Good  
Frame Rate: 59.8242179

**Transition**  
Transition  
wWinMainCRTStartup (0x12d4) to Thread (0x138c) (29.899s to 29.899s)  
Sync Object: TBB Scheduler  
Object Creation File: taskmanagertbb.cpp  
Object Creation Line: 318

## 🏠 CPU Time

Basic Hotspots

Advanced Hotspots



**User Task**  
User Task  
Start: 29.958s Duration: 0.018s  
Task Type: Smoke::Framework::execute()::Other  
Task End Call Stack: Framework::Execute  
  
CPU Time  
94.233472%

Optional: Use API to mark frames and user tasks



Optional: Add a mark during collection



### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Tune OpenMP for Efficiency and Scalability

## Fast Answers: Is My OpenMP Scalable? How Much Faster Could It Be?

1) **OpenMP Analysis. Collection Time:** 14.490

Serial Time (outside any parallel region): 4.020s (27.7%)  
Serial Time of your application is high. It directly impacts application Elapsed Time and scalability. Explore options for parallelization, algorithm or microarchitecture tuning of the serial part of the application.

2) **Parallel Region Time:** 10.469s (72.3%)  
Estimated Ideal Time: 7.115s (49.1%)  
Potential Gain: 3.354s (23.1%)  
The time wasted on load imbalance or parallel work arrangement is significant and negatively impacts the application performance and scalability. Explore OpenMP regions with the highest metric values. Make sure the workload of the regions is enough and the loop schedule is..

3) **Top OpenMP Regions by Potential Gain**

This section lists OpenMP regions with the highest potential for performance improvement. The Potential Gain metric shows the elapsed time that could be saved if the region was optimized to have no load imbalance assuming no runtime overhead.

OpenMP Region	Potential Gain (%)	Elapsed Time
<a href="#">conjunction_omp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:514:695</a>	3.294s 22.7%	10.208s
<a href="#">MAIN__omp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:185:231</a>	0.059s 0.4%	0.260s

4)

The summary view shown above gives fast answers to four important OpenMP tuning questions:

- 1) Is the serial time of my application significant enough to prevent scaling?
- 2) How much performance can be gained by tuning OpenMP?
- 3) Which OpenMP regions / loops / barriers will benefit most from tuning?
- 4) What are the inefficiencies with each region? (click the link to see details)

# Command Line Interface

Automate analysis

amplxe-cl is the command line:


-**windows:** C:\Program Files (x86)\IntelSWTools\VTune Amplifier\bin[32|64]\amplxe-cl.exe

-**Linux:** /opt/intel/vtune\_amplifier/bin[32|64]/amplxe-cl

**Help:** amplxe-cl -help

**Use UI to setup**

- 1) Configure analysis in UI
- 2) Press “Command Line...” button
- 3) Copy & paste command



**Great for regression analysis – send results file to developer**  
**Command line results can also be opened in the UI**

# Compare Results Quickly - Sort By Difference


Intel® VTune™ Amplifier

Quickly identify cause of regressions.

- Run a command line analysis daily
- Identify the function responsible so you know who to alert

Compare 2 optimizations – What improved?

Compare 2 systems – What didn't speed up as much?



The screenshot shows a table with the following columns: Function / Call Stack, CPU Time:Difference, Module, CPU Time:r007hs, and CPU Time:r006hs. The table is sorted by CPU Time:Difference. The first three rows are visible:

Function / Call Stack	CPU Time:Difference	Module	CPU Time:r007hs	CPU Time:r006hs
FireObject::checkCollision	4.850s	SystemProceduralFire.DLL	6.281s	1.431s
FireObject::ProcessFireCollisionsRange	4.644s	SystemProceduralFire.DLL	5.643s	0.999s
dllStopPlugin	3.765s	RenderSystem_Direct3D9.DLL	9.184s	5.419s

# Optimize Memory Access

## Memory Access Analysis - Intel® VTune™ Amplifier 2017

### Tune data structures for performance


- Attribute cache misses to data structures (not just the code causing the miss)
- Support for custom memory allocators

### Optimize NUMA latency & scalability

- True & false sharing optimization
- Auto detect max system bandwidth
- Easier tuning of inter-socket bandwidth

### Easier install, Latest processors

- No special drivers required on Linux\*
- Intel® Xeon Phi™ processor MCDRAM (high bandwidth memory) analysis



Bandwidth Domain / Bandwidth Utiliz...	CPU Time	L2 Miss Count
▼ DRAM, GB/sec	840.803s	6,000,180
▼ High	508.635s	4,000,120
▶ stream.c:100 (381 MB)		2,000,060
▶ stream.c:98 (381 MB)		2,000,060
▶ Medium	241.638s	0
▶ Low	90.529s	2,000,060
▶ MCDRAM Flat, GB/sec	840.803s	6,000,180



# Memory Object Identification

**Microarchitecture Analysis**

General Exploration

**Memory Access**

TSX Exploration

TSX Hotspots

1

Analyze dynamic memory objects

**Minimal dynamic memory object size to track, in bytes**

1024

View allocated objects

Sort by LLC Miss Count

Grouping: Memory Object / Function / Call Stack

Memory Object / Function / Call Stack	CPU Time	Memory Bound	Loads	Stores	LLC Miss Count	Average Latency (cycles)	Module	Function
▶ memTest.out!main ( 2 MB )			236,276,88...	20,334,310,011	83,705,022	9		
▶ memTest.cpp:10 ( 4 KB )			0	108,903,267	0	0		
▶ memTest.cpp:20 ( 4 KB )			0	66,601,998	0	0		
▶ memTest.cpp:11 ( 4 KB )			0	64,801,944	0	0		
▶ memTest.cpp:21 ( 4 KB )			0	58,501,755	0	0		
▶ memTest.cpp:25 ( 4 KB )			0	53,101,593	0	0		
▶ memTest.cpp:18 ( 4 KB )			0	53,101,593	0	0		


FILTER 0.0% Any Process Thread Any Thread Module Any Module Show inline functions Functions only

## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Memory Object Identification



The screenshot shows an IDE window titled "Memory Access Memory Usage viewpoint (change)". The window contains a source code editor with the following C++ code:

```
1 #define SZ 1024
2
3 #include <iostream>
4 #include "omp.h"
5
6 using namespace std;
7
8 int main() {
9     omp_set_num_threads(16);
10    int * a0= new int[SZ];
11    int * a1= new int[SZ];
12    int * a2= new int[SZ];
13    int * a3= new int[SZ];
14    int * a4= new int[SZ];
15    int * a5= new int[SZ];
16    int * a6= new int[SZ];
17    int * a7= new int[SZ];
```

Line 11 is highlighted in blue, and a yellow arrow cursor is positioned at the start of the line. The IDE interface includes a menu bar with options like "Source", "Assembly", and "Assembly grouping: Address".

Assembly view also available

Double-click to see allocation site in source view

# Storage Device Analysis (HDD, SATA or NVMe SSD)

Intel® VTune™ Amplifier


## Are You I/O Bound or CPU Bound?

- Explore imbalance between I/O operations (async & sync) and compute
- Storage accesses mapped to the source code
- See when CPU is waiting for I/O
- Measure bus bandwidth to storage

## Latency analysis

- Tune storage accesses with latency histogram
- Distribution of I/O over multiple devices

### Disk Input and Output Histogram



Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# A Quick Question for the Audience

The screenshot displays the Intel VTune Amplifier 2019 interface within a Visual Studio environment. The main window is titled 'Configure Analysis' and is divided into two main sections: 'WHERE' and 'HOW'.

- WHERE:** Shows 'Local Host' as the analysis target.
- WHAT:** Shows 'Launch Application' as the analysis type. Below this, there are configuration options:
  - Inherit settings from Visual Studio\* project:
  - Application: `E:\HEAD\instal\release\bin\fl\ampire-gui-exp.exe`
  - Application parameters: `-bsl`
  - Use application directory as working directory
  - Working directory: `E:\HEAD\instal\release\bin\04`
- HOW:** Shows 'Hotspots' as the analysis method. It includes a warning: 'Highly accurate CPU time collection is disabled for this analysis. To enable this feature, run the product with the administrative privileges.' Below the warning are two sampling options:
  - User-Mode Sampling
  - Hardware Event-Based SamplingA bar chart titled 'Overhead' is visible, showing a series of bars of increasing height. There is also a checkbox for 'Show additional performance insights' which is checked, and a 'Details' button below it.

The Solution Explorer on the right side of the interface shows the project structure for 'apisevice' (1 project), including folders like 'External Dependencies', 'include', 'message', 'My Amplifier Results - apisevice', 'src', 'libst', 'VTune Amplifier Results', 'x64', and files like 'apisevice.parts' and 'apisevice.VClib'.

## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.





# TANGENT ON A COUPLE OTHER TOOLS



# INTEL<sup>®</sup> ADVISOR 2019

## VECTORIZATION OPTIMIZATION AND THREAD PROTOTYPING

- Vectorization Advisor
- Threading Advisor
- Flow Graph Analyzer

# Get Faster Code Faster! Intel® Advisor

## Thread Prototyping


### Have you:

- Threaded an app, but seen little benefit?
- Hit a “scalability barrier”?
- Delayed release due to sync. errors?

### Data Driven Threading Design:

- Quickly prototype multiple options
- Project scaling on larger systems
- Find synchronization errors before implementing threading
- Design without disrupting development

**Add Parallelism with Less Effort,  
Less Risk and More Impact**



**“Intel® Advisor has allowed us to quickly prototype ideas for parallelism, saving developer time and effort”**

*Simon Hammond*  
Senior Technical Staff  
Sandia National Laboratories

# Get Faster Code Faster! Intel® Advisor

## Vectorization Optimization

Have you:

- Recompiled for AVX2 with little gain
- Wondered where to vectorize?
- Recoded intrinsics for new arch.?
- Struggled with compiler reports?

Data Driven Vectorization:

- What vectorization will pay off most?
- What's blocking vectorization? Why?
- Are my loops vector friendly?
- Will reorganizing data increase performance?
- Is it safe to just use pragma simd?

The screenshot shows the Intel Advisor 2019 Vectorization Advisor interface. The top bar indicates 'Elapsed time: 125.72s' and 'Vectorized' status. The 'FILTER:' section shows 'All Modules', 'All Sources', 'Loops And Functions', and 'All Threads'. The 'Summary' tab is active, displaying a table of optimization opportunities.

Function Call Sites and Loops	Perfor... Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops	Instruction Set
						Vect... Efficiency Gain... VL... Com...	Traits
[+] loop in main at roofline.cpp:295	<input type="checkbox"/>	18.538s	18.538s	Vectorized (Bo...		AVX ~100% 5.34x 4 5.34x	Flo
[+] loop in main at roofline.cpp:310	<input type="checkbox"/>	18.394s	18.394s	Vectorized (Bo...		AVX ~100% 5.34x 4 5.34x	Flo
[+] loop in main at roofline.cpp:221	<input checked="" type="checkbox"/>	14.741s	14.741s	Scalar	novector dire...		Flo
[+] loop in main at roofline.cpp:234	<input type="checkbox"/>	11.117s	11.117s	Scalar	inner loop w...		Flo
[+] loop in main at roofline.cpp:247	<input type="checkbox"/>	6.967s	6.967s	Vectorized (Bo...		AVX ~31% 1.22x 4 1.22x	Inserts; U...
[+] loop in main at roofline.cpp:138	<input type="checkbox"/>	6.949s	6.949s	Scalar	novector dire...		Flo
[+] loop in main at roofline.cpp:260	<input type="checkbox"/>	3.285s	3.285s	Vectorized (Bo...		AVX ~100% 5.09x 4 5.09x	Flo
[+] loop in main at roofline.cpp:199	<input type="checkbox"/>	2.454s	2.454s	Vectorized (Bo...		AVX ~100% 5.14x 4 5.14x	Flo
[+] loop in main at roofline.cpp:273	<input type="checkbox"/>	2.258s	2.258s	Vectorized (Bo...		AVX2 ~100% 4.73x 4 4.73x	FMA Flo
[+] loop in main at roofline.cpp:151	<input type="checkbox"/>	1.899s	1.899s	Vectorized (Bo...		AVX ~100% 4.80x 4 4.80x	Flo
[+] loop in main at roofline.cpp:256	<input type="checkbox"/>	0.042s	3.327s	Scalar	inner loop w...		Flo
[+] loop in main at roofline.cpp:304	<input type="checkbox"/>	0.040s	18.434s	Scalar	inner loop w...		Flo

"Intel® Advisor's Vectorization Advisor permitted me to focus my work where it really mattered. When you have only a limited amount of time to spend on optimization, it is invaluable."

*Gilles Civario*  
Senior Software Architect  
Irish Centre for High-End Computing

### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.






# What is a Roofline Chart?

A Roofline Chart plots application performance against hardware limitations.

- Where are the bottlenecks?
- How much performance is being left on the table?
- Which bottlenecks can be addressed, and which *should* be addressed?
- What's the most likely cause?
- What are the next steps?



Roofline first proposed by University of California at Berkeley:  
[Roofline: An Insightful Visual Performance Model for Multicore Architectures](#), 2009  
Cache-aware variant proposed by University of Lisbon:  
[Cache-Aware Roofline Model: Upgrading the Loft](#), 2013



# INTEL<sup>®</sup> INSPECTOR 2019

## MEMORY & THREAD DEBUGGER

# Debug Memory & Threading with Intel® Inspector

Find & Debug Memory Leaks, Corruption, Data Races, Deadlocks

The screenshot shows the Intel Inspector 2019 interface. The title bar reads "Locate Deadlocks and Data Races" and "INTEL INSPECTOR 2019". Below the title bar are navigation icons for Target, Analysis Type, Collection Log, and Summary. The main area is titled "Problems" and contains a table of detected issues:

ID	Type	Sources	Modules	State
P1	Data race	find_and_fix_threading_errors.cpp	find_and_fix_threading_errors.exe	New
P2	Data race	winvideo.h	find_and_fix_threading_errors.exe	Confirmed

Below the table, the "Code Locations: Data race" section shows two code snippets. The first is a "Read" operation at line 201 in winvideo.h:201, function loop\_once, module find\_and\_fix\_threading\_errors.exe, variable g\_updates. The code snippet is:

```
199 {
200 // screen update notify
201 if(int updates = g_updates) {
202     g_updates = 0;
203     if(g_video->updating) { g_skips += up
```

The second is a "Write" operation at line 270 in winvideo.h:270, function next\_frame, module find\_and\_fix\_threading\_errors.exe, variable g\_updates. The code snippet is:

```
268 {
269 if(!running) return false;
270 g_updates++; // Fast but inaccurate count
271 if(!threaded) while(loop_once(this));
272 else if(g_handles[1]) {
```

Correctness Tools Increase ROI by 12%-21%<sup>1</sup>

- Errors found earlier are less expensive to fix
- Races & deadlocks not easily reproduced
- Memory errors are hard to find without a tool

Debugger Integration Speeds Diagnosis

- Breakpoint set just before the problem
- Examine variables and threads with the debugger

What's New in 2019 Release

Find Persistent Memory Errors

- Missing / redundant cache flushes
- Missing store fences
- Out-of-order persistent memory stores
- PMDK transaction redo logging errors

Learn More: [bit.ly/intel-inspector](https://bit.ly/intel-inspector)

<sup>1</sup>Cost Factors – Square Project Analysis - CERT: U.S. Computer Emergency Readiness Team, and Carnegie Mellon CyLab NIST: National Institute of Standards & Technology: Square Project Results

Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.

\*Other names and brands may be claimed as the property of others.



# Debug Memory & Threading Errors


Intel® Inspector

Find and eliminate errors

- Memory leaks, invalid access...
- Races & deadlocks
- C, C++ and Fortran (or a mix)

Simple, Reliable, Accurate

- No special recompiles  
Use any build, any compiler<sup>1</sup>
- Analyzes dynamically generated or linked code
- Inspects 3<sup>rd</sup> party libraries without source
- Productive user interface + debugger integration
- Command line for automated regression analysis



Clicking an error instantly displays source code snippets and the call stack


**Fits your existing process**

<sup>1</sup>That follows common OS standards.



# DIVING DEEPER INTO ANALYSIS

# Introduction to Performance Tuning




**H/W tuning:**  
BIOS (TB, HT)  
Memory  
Network I/O  
Disk I/O




**OS tuning:**  
Page size  
Swap file  
RAM Disk  
Power settings  
Network protocols

**Better application design:**  
Parallelization  
Fast algorithms / data bases  
Programming language and RT libs  
Performance libraries  
Driver tuning

**Tuning for Microarchitecture:**  
Compiler settings/Vectorization  
Memory/Cache usage  
CPU pitfalls




# System-Level Profiling – High-level Overviews



## Optimization Notice

# System-Level Profiling – Process/Module Breakdowns



## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.





# System-Level Profiling – Disk I/O Analysis

Are You I/O Bound or CPU Bound?

- Explore imbalance between I/O operations (async & sync) and compute
- Storage accesses mapped to the source code


See when CPU is waiting for I/O

- Measure bus bandwidth to storage
- Latency analysis
- Tune storage accesses with latency histogram
- Distribution of I/O over multiple devices


```
> ampxe-cl -collect disk-io -d 10
```

## Disk Input and Output Histogram

Operation Type: write



Slow task with I/O Wait



# System-Level Profiling – HPC Characterization

## Three Metric Classes

### • CPU Utilization

- Logical core % usage
- Includes parallelism and OpenMP information

### • Memory Bound

- Break down each level of the memory hierarchy

### • FPU Utilization

- Floating point GFLOPS and density

```
> ampxe-cl -collect hpc-performance -d 10
```

▼ CPU Utilization <sup>Ⓢ</sup>: **60.9%**

Average CPU Usage <sup>Ⓢ</sup>: 14.611 Out of 24 logical CPUs  
Serial Time <sup>Ⓢ</sup>: 0.013s (0.1%)

▼ Parallel Region Time <sup>Ⓢ</sup>: **11.986s (99.9%)**

Estimated Ideal Time <sup>Ⓢ</sup>: 8.205s (68.4%)  
OpenMP Potential Gain <sup>Ⓢ</sup>: **3.781s (31.5%)**

The time wasted on load imbalance or parallel work arrangement is significant and negatively impacts the application performance and scalability. Explore OpenMP regions with the highest metric values. Make sure the workload of the regions is enough and the loop schedule is optimal.

▼ Top OpenMP Regions by Potential Gain

This section lists OpenMP regions with the highest potential for performance improvement. The Potential Gain metric shows the elapsed time that could be saved if the region were executed serially.

▼ Memory Bound <sup>Ⓢ</sup>: **91.8%**

Cache Bound <sup>Ⓢ</sup>: 0.185

DRAM Latency Bound <sup>Ⓢ</sup>:  
DRAM Bandwidth Bound <sup>Ⓢ</sup>:

This metric represents a fraction of main memory (DRAM). This metric does not include cache memory. Consider improving data locality in NUMA nodes.

NUMA: % of Remote Accesses <sup>Ⓢ</sup>:  
A significant amount of DRAM loads are on the same core, or at least the same package.

▼ FPU Utilization <sup>Ⓢ</sup>: **1.3%** ⬇

SP FLOPs per Cycle <sup>Ⓢ</sup>: 0.211 Out of 16 ⬇  
Vector Capacity Usage <sup>Ⓢ</sup>: 48.3% ⬇

▼ FP Instruction Mix:

- ▼ % of Packed FP Instr. <sup>Ⓢ</sup>: 93.1%
  - % of 128-bit <sup>Ⓢ</sup>: 93.1% ⬇
  - % of 256-bit <sup>Ⓢ</sup>: 0.0%
  - % of Scalar FP Instr. <sup>Ⓢ</sup>: 6.9%
- FP Arith/Mem Rd Instr. Ratio <sup>Ⓢ</sup>: 0.264 ⬇
- FP Arith/Mem Wr Instr. Ratio <sup>Ⓢ</sup>: 6.298

▼ Top 5 hotspot loops (functions) by FPU usage

This section provides information for the most time consuming loops/functions with floating point operations.

Function	CPU Time <sup>Ⓢ</sup>	FPU Utilization <sup>Ⓢ</sup>	Vector Instruction Set <sup>Ⓢ</sup>	Loop Type <sup>Ⓢ</sup>
<a href="#">[Loop at line 575 in conj_grad_omp\$parallel@517]</a>	126.149s	1.6% ⬇	SSE2(128) ⬇	Body
<a href="#">[Loop at line 678 in conj_grad_omp\$parallel@517]</a>	5.004s	1.7%	SSE2(128)	Body
<a href="#">[Loop at line 575 in conj_grad_omp\$parallel@517]</a>	2.678s	2.1%	[Unknown]	Remainder
<a href="#">[Loop at line 573 in conj_grad_omp\$parallel@517]</a>	0.995s	4.0%	SSE2(128)	Body
<a href="#">[Loop at line 661 in conj_grad_omp\$parallel@517]</a>	0.952s	1.3%	SSE(128); SSE2(128)	Body
[Others]	2.437s	N/A*	N/A*	N/A*

\*N/A is applied to non-summable metrics.

#### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# System-Level Profiling – Memory Bandwidth

**HPC Performance Characterization**

Analyze important aspects of your application performance, including CPU utilization with additional details on OpenMP efficiency analysis, memory usage, and FPU utilization with vectorization information. For vectorization optimization data, such as trip counts, data dependencies, and memory access patterns, try [Intel Advisor](#). It identifies the loops that will benefit the most from refined vectorization and gives tips for improvements. The HPC Performance Characterization analysis type is best used for analyzing intensive compute applications. [Learn more](#) (F1)

CPU sampling interval, ms:


Collect stacks

Analyze memory bandwidth

Evaluate max DRAM bandwidth

Find areas of high and low bandwidth usage. Compare to max system bandwidth based on Stream benchmarks.

```
-knob collect-memory-bandwidth=true
```




## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Application Performance Tuning Process




## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Find Hotspots



**Basic Hotspots** Hotspots by CPU Usage viewpoint (change)

Analysis Target Analysis Type Collection Log Summary Bottom-up Caller/Callee Top-down Tree Platform

Grouping: Function / Call Stack

Function / Call Stack	CPU Time	Module	Function (Full)	Source File	Start Address
grid_intersect	6.063s	1_tachyon_serial.exe	grid_intersect	grid.cpp	0x40bee0
▶ sphere_intersect	2.943s	1_tachyon_serial.exe	sphere_intersect	sphere.cpp	0x408a70
▶ MsgWaitForMultipleObjects	0.450s	user32.dll	MsgWaitForMultipleObjects		0x6ba8dbc0
▶ grid_bounds_intersect	0.411s	1_tachyon_serial.exe	grid_bounds_intersect	grid.cpp	0x40c2f0
▶ GdiDrawImagePointRectl	0.172s	gdiplus.dll	GdiDrawImagePointRectl		0x1003a2b0
▶ SwitchToThread	0.121s	KernelBase.dll	SwitchToThread		0x10021460
▶ shader	0.092s	1_tachyon_serial.exe	shader(struct ray *)	shade.cpp	0x406e60
▶ tri_intersect	0.070s	1_tachyon_serial.exe	tri_intersect	triangle.cpp	0x408d60
▶ pos2grid	0.070s	1_tachyon_serial.exe	pos2grid	grid.cpp	0x40d1b0
▶ CreateWindowExA	0.060s	user32.dll	CreateWindowExA		0x6ba91cb0
▶ libm_sse2_sqrt_precise	0.060s	msvcr120.dll	libm_sse2_sqrt_precise		0x10042608
▶ Raypnt	0.050s	1_tachyon_serial.exe	Raypnt(struct ray *, double)	vector.cpp	0x4034d0
▶ libm_sse2_pow_precise	0.050s	msvcr120.dll	libm_sse2_pow_precise		0x1003d6f3

Viewing: 1 of 19 · selected stack(s)

33.5% (2.033s of 6.063s)

1\_tachyon\_serial.exe!grid\_intersect - ...  
1\_tachyon\_serial.exe!intersect\_obje...  
1\_tachyon\_serial.exe!shader+0x346 ...  
1\_tachyon\_serial.exe!trace+0x2e - tr...  
1\_tachyon\_serial.exe!render\_one\_pi...  
1\_tachyon\_serial.exe!parallel\_thread...  
1\_tachyon\_serial.exe!thread\_trace+...  
1\_tachyon\_serial.exe!trace\_shm+0x...  
1\_tachyon\_serial.exe!trace\_region+0...  
1\_tachyon\_serial.exe!renderscene+0...  
1\_tachyon\_serial.exe!rt\_renderscene...  
1\_tachyon\_serial.exe!tchyon\_video+...  
1\_tachyon\_serial.exe!thread\_video+...

Thread: thread\_video (TID: 171...)  
WinMainCRTStartup (...)

0.5s 1s 1.5s 2s 2.5s 3s 3.5s 4s 4.5s 5s 5.5s 6s 6.5s 7s 7.5s 8s 8.5s 9s 9.5s 10s 10.5s 11s 11.5s 12s 12.5s

Thread: Running CPU Time Spin and Ov... CPU Sample CPU Usage CPU Time Spin and Ov...

Functions

Call Stacks


```
> amplxe-cl -collect hotspots -- ./myapp.out
```

## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.




# Find Hotspots



- Drill to source or assembly
- Hottest areas easy to ID
- Is this the expected behavior
- Pay special attention to loops and memory accesses
- Learn how your code behaves
- What did the compiler generate
- What are the expensive statements

Source Line	Source	CPU Time: Total			CPU Time: Self	Source File
		Effective Time by Utilization	Spin Time	Overhead Time		
562	break;					
563	voxindex += step.x;					
564	tmax.x += tdelta.x;					
565	curpos = nXp;					
566	nXp.x += pdeltaX.x;					
567	nXp.y += pdeltaX.y;					
568	nXp.z += pdeltaX.z;					
569	}					
570	else if (tmax.z < tmax.y) {	0.4%	0.0%	0.0%	0.040s	grid.cpp
571	cur = g->cells[voxindex];	2.9%	0.0%	0.0%	0.321s	grid.cpp
572	while (cur != NULL) {					
573	if (ry->mbox[cur->obj->id] != ry->ser;	22.4%	0.0%	0.0%	2.497s	grid.cpp
574	ry->mbox[cur->obj->id] = ry->serial;	7.3%	0.0%	0.0%	0.817s	grid.cpp
575	cur->obj->methods->intersect(cur->ob	7.9%	0.0%	0.0%	0.406s	grid.cpp
576	}					
577	cur = cur->next;	6.3%	0.0%	0.0%	0.699s	grid.cpp
578	}					
579	curvox.z += step.z;	0.3%	0.0%	0.0%	0.038s	grid.cpp
580	if (ry->maxdist < tmax.z    curvox.z ==	0.2%	0.0%	0.0%	0.021s	grid.cpp
581	break;					
582	voxindex += step.z*g->xsize*g->ysize;					
583	tmax.z += tdelta.z;	0.5%	0.0%	0.0%	0.060s	grid.cpp
584	curpos = nZp;					
585	nZp.x += pdeltaZ.x;					
586	nZp.y += pdeltaZ.y;					
---						
Sele...		22.4%	0.0%	0.0%	2.497s	

# Determine Efficiency



General Exploration Hotspots viewpoint (change)

Analysis Target Analysis Type Collection Log Summary Bottom-up Caller/Callee Top

Grouping: Function / Call Stack

Function / Call Stack	CPU Time			Spin Time	Overhead Time
	Effective Time by Utilization				
	Idle	Poor	Ok		
grid_intersect	5.915s			0s	0s
sphere_intersect	3.685s			0s	0s
grid_bounds_intersect	0.434s			0s	0s
shader	0.101s			0s	0s
tri_intersect	0.098s			0s	0s
pos2grid	0.094s			0s	0s
Raypnt	0.073s			0s	0s

General Exploration General Exploration viewpoint (change)

Analysis Target Analysis Type Collection Log Summary Bottom-up

Grouping: Function / Call Stack

Function / Call Stack	CPI Rate	Retiring	Fro
grid_intersect	1.200	22.5%	
sphere_intersect	1.049	23.9%	
grid_bounds_intersect	1.714	16.5%	
shader	1.414	16.3%	
pos2grid	1.213	50.9%	
tri_intersect	1.105	23.8%	
Raypnt	1.308	39.2%	
func@0x140150ef0	9.714	80.9%	
libm_sse2_sqrt_precise	2.241	0.0%	


Look for Parallelism, Cycles-per-Instruction (CPI), and Retiring %

## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Address Parallelism Issues




Coarse-Grain Locks


- Use Concurrency Analysis to ensure you're using all your threads as often as possible.
- Common concurrency problems can often be diagnosed in the timeline.
- Switch to the Locks And Waits viewpoint or run a Locks and Waits analysis to investigate contention.



Thread Imbalance




High Lock Contention




## Optimization Notice





# Address Hardware Issues



The X86 Processor Pipeline (simplified)


## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Pipeline Slot Categorization

- Pipeline slots can be sorted into one of four categories on a given cycle by what happens to the uop in that slot.
  - Retiring
  - Bad Speculation
  - Back End Bound
  - Front End Bound
- Each category has an expected range of values in a well tuned application.



Category	App. Type:	Client/Desktop	Server/Database/ Distributed	High Performance Computing
Retiring	▲	20-50%	10-30%	30-70%
Bad Speculation	▼	5-10%	5-10%	1-5%
Front End Bound	▼	5-10%	10-25%	5-10%
Back End Bound	▼	20-40%	20-60%	20-40%

# The uop Pipeline

## Categorizing the hotspots


- Modern CPUs “pipeline” instructions. This pipeline can be generally divided into two sections.
  - The Front End fetches instructions, decodes them into uops, and allocates them to...
  - The Back End, which is responsible for executing the uops. Once successfully completed, a uop is considered “retired”.
- A Pipeline Slot is an abstract representation of the hardware resources needed to process a uop.
- The front end can only allocate so many uops per cycle, and the same is true of the back end and retiring them. This determines the number of Pipeline Slots. As a general rule, this number is four.



# Pipeline Slot Categorization

## Retiring

This is the good category! You want as many of your slots in this category as possible. However, even here there may be room for optimization.



### Optimization Notice


Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Pipeline Slot Categorization

## Bad Speculation

This occurs when a uop is removed from the back end without retiring; effectively, it's cancelled, most often because a branch was mispredicted.



### Optimization Notice


Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Pipeline Slot Categorization

## Back End Bound

This is when the back end can't accept uops, even if the front end can send them, because it already contains uops waiting on data or long execution.



### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.






# Pipeline Slot Categorization

## Front End Bound

This is when the front end can't deliver uops even though the back end can take them, usually due to delays in fetching code or decoding instructions.



### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.


# Identifying and Diagnosing Inefficiency

## Microarchitecture Analysis

```
> ampxe-cl -collect uarch-exploration -- ./myapp.out
```

- Microarchitecture Exploration (previously General Exploration) is a hardware events analysis. It is preconfigured to sample the appropriate events on your architecture and calculates the proper metrics from them.
- Potential tuning opportunities are highlighted in pink.
- To check the efficiency of a hotspot, look at the Retiring metric. If it's less than the expected number for your application type, it's probably inefficient.
  - Hotspots with high retiring values may still have room for improvement.

App Type	Expected
Client/ Desktop	20-50%
Server/ Database/ Distributed	10-30%
HPC	30-70%



Grouping: Function / Call Stack

Function / Call Stack	Instructions Retired	CPI Rate	Front-End Bound	Bad Speculation	Back-End Bound	Retiring
▶ initialize_2D_buffer	85,219,200,000	0.266	0.5%	0.0%	0.0%	100.0%
▶ grid_intersect	10,963,200,000	0.706	4.6%	15.1%	46.4%	33.9%
▶ sphere_intersect	10,946,400,000	0.601	2.1%	1.6%	47.5%	48.8%
▶ grid_bounds_intersect	480,000,000	1.105	13.0%	2.2%	52.3%	32.5%
▶ tri_intersect	216,000,000	0.789	0.0%	20.2%	39.3%	40.5%

### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.





# Categorizing and Correcting Inefficiencies

## Microarchitecture Exploration Analysis

- Intel® VTune™ Amplifier has hierarchical expanding metrics categorized by the four slot types.
- You can expand your way down, following the hotspot, to identify the root cause of the inefficiency.
  - Sub-metrics highlight pink on their own merits, just like top level metrics.
- Hovering over a metric produces a helpful, detailed tooltip (not shown).
  - There are tooltips on Summary tabs too: hover over any ⓘ icon.

The screenshot shows the Intel VTune Amplifier interface with the following tabs: Collection Log, Analysis Target, Analysis Type, Summary, Bottom-up, and Events. The 'Summary' tab is active, and the 'Function / Call Stack' view is selected. The 'grid\_intersect' function is highlighted in blue. The metrics are organized into a hierarchy: Back-End Bound, Memory Bound, L1 Bound, L2, L3, DRAM, and Storage. The 'DTLB Over...' metric is highlighted in pink, indicating a hotspot.

Function / Call Stack	Back-End Bound									
	Memory Bound									
	L1 Bound						L2 ...	L3 ...	DRAM...	Stor...
	DTLB Over...	Lo...	Lo...	Spl...	4K A...	FB ...				
▶ grid_intersect	13.5%	0...	0...	0...	2.3%	0.0...	4...	4.8%	3.6%	0...

# Categorizing and Correcting Inefficiencies

Retiring: *Microarchitecture Exploration Analysis, Intel® Advisor*

- High Retiring percentage is generally good, but may be inefficient if you're doing work that doesn't need to be done at all, or could be done faster.
- Retiring can be split based on whether the uops being retired came from the microcode sequencer or not.
- **Yes?** Try reworking code to avoid microcode assists.
- **No?** Make sure the code is well vectorized.

Retiring		
General Retirement		Microc...
FP Arithmetic	Other	Assists
0.0%	100.0%	0.0%
24.6%	75.4%	0.0%
19.0%	81.0%	0.0%
0.0%	100.0%	0.0%
16.7%	83.3%	0.0%
20.0%	80.0%	0.0%
10.0%	90.0%	0.0%

## Tip:

Use Vectorization Advisor to fine-tune your vectorization.

# HPC Characterization: FPU Utilization

## FPU utilization

% of FPU load (100% - FPU is fully loaded, threshold 50%)

Calculation based on PMU events representing scalar and packed single and double precision SIMD instructions

## Metrics in FPU utilization section

FLOPs broken down by scalar and packed

Instruction Mix

Top 5 loops/functions by FPU usage

- Detected with static binary analysis

Vectorized vs. Non-vectorized, ISA, and characterization detected by static analysis and Intel Compiler diagnostics

🔍 **FPU Utilization** <sup>?</sup>: **0.3%** 📉

SP FLOPs per Cycle <sup>?</sup>: **0.097** Out of 32 📉

Vector Capacity Usage <sup>?</sup>: **25.0%** 📉

🔍 FP Instruction Mix:

FP Arith/Mem Rd Instr. Ratio <sup>?</sup>: 0.928

FP Arith/Mem Wr Instr. Ratio <sup>?</sup>: 1.954

🔍 **Top Loops/Functions with FPU Usage by CPU Time**

🔍 **Collection and Platform Info**

% of Scalar FP Instr. <sup>?</sup>: 6.9%

FP Arith/Mem Rd Instr. Ratio <sup>?</sup>: **0.264** 📉

FP Arith/Mem Wr Instr. Ratio <sup>?</sup>: 6.298

🔍 **Top 5 hotspot loops (functions) by FPU usage**

This section provides information for the most time consuming loops/functions w/

A significant fraction of floating point arithmetic vector instructions executed with partial vector load. A possible reason is compilation with legacy instruction set. Check the compiler options. Another possible reason is compiler code generation specifics. Use Intel Advisor to learn more.

Function	CPU Time <sup>?</sup>	FPU Utilization <sup>?</sup>	Vector Instruction Set <sup>?</sup>	Loop Type <sup>?</sup>
<a href="#">[Loop at line 575 in conj_grad_omp\$parallel@517]</a>	126.149s	<b>1.6%</b> 📉	SSE2(128) 📉	Body
<a href="#">[Loop at line 678 in conj_grad_omp\$parallel@517]</a>	5.004s	1.7%	SSE2(128)	Body
<a href="#">[Loop at line 575 in conj_grad_omp\$parallel@517]</a>	2.678s	2.1%	[Unknown]	Remainder
<a href="#">[Loop at line 573 in conj_grad_omp\$parallel@517]</a>	0.995s	4.0%	SSE2(128)	Body
<a href="#">[Loop at line 661 in conj_grad_omp\$parallel@517]</a>	0.952s	1.3%	SSE(128); SSE2(128)	Body
[Others]	2.437s	N/A*	N/A*	N/A*

\*N/A is applied to non-summable metrics.

# HARDWARE IS BECOMING MORE VECTORIZED, SO SHOULD YOU!

### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Categorizing and Correcting Inefficiencies

## Bad Speculation: *Microarchitecture Exploration Analysis*

- Bad Speculation is caused by either Machine Clears or Branch Mispredicts.
  - **Machine Clears** can be caused by self-modifying code, etc.
  - **Branch mispredicts** are more common. These occur when the paths taken by `if`, `switch`, `for`, `do-while`, and other conditional branches are incorrectly predicted and the uops have to be thrown out.
- Use Intel® VTune™ Amplifier's Source Viewer to identify problematic branches.
- Avoid unnecessary branching:
  - Remove branches entirely if possible
  - Move branches outside of loops if possible.

Bad Speculation	
Branch Mispredict	Machine Clears
0.0%	0.0%
15.1%	0.0%
0.0%	1.6%
2.2%	0.0%
0.0%	20.2%

Source	Assembly	Bad Spec...
S. Li. ^	Source	Bad Spec...
580	<code>while (cur != NULL) {</code>	0.1%
581	<code>if (ry-&gt;mbox[cur-&gt;obj-&gt;id] != ry-&gt;serial) {</code>	4.3%
582	<code>ry-&gt;mbox[cur-&gt;obj-&gt;id] = ry-&gt;serial;</code>	1.3%

# Categorizing and Correcting Inefficiencies

## Front End: *Microarchitecture Exploration Analysis*

Front-End Bound								
Front-End Latency						Front-End Bandwidth		
ICache Misses	ITLB Overhead	Branch Resteers	DSB Switches	Length ...	MS Switches	Front-End Bandwidth MITE	Front-End Bandwidth DSB	Front-End Bandwidth LSD
0.0%	0.0%	0.2%	0.6%	0.0%	0.0%	0.6%	6.5%	0.0%
0.0%	0.1%	1.8%	1.2%	0.0%	0.0%	1.2%	10.1%	1.8%

- Front End Bound pipeline slots are common in JIT or interpreted code.
- Front End Bound can be bandwidth or latency:
  - **Bandwidth** issues are caused by inefficient instruction decoding, or restrictions in caching decoded instructions, etc.
  - **Latency** is caused by instruction cache misses, delays in instruction fetching after branch mispredicts, switching to the microcode sequencer too often, etc.


# Categorizing and Correcting Inefficiencies

## Back End: *Microarchitecture Exploration Analysis, Memory Bandwidth*

Back-End Bound													
Memory Bound												Core Bound	
L1 Bound	L2 Bound	L3 Bound				DRAM Bound		Store Bound				Divider	Port Utilization
		Contested Acc...	Data Sharing	L3 Latency	SQ Full	Memory Band...	Memory Lat... LLC Miss	Store Latency	False Shari...	Split Sto...	DTLB Store ...		
3.2%		0.0%	0.0%	0.0%	0.0%	0.2%	0.0%	3.3%	0.0%	0.0%	0.2%	0.0%	26.6%
11.3%	4.8%	0.0%	0.0%	100.0%	0.0%	9.5%	0.0%	1.1%	0.0%	0.2%	0.2%	4.8%	17.2%

- Back End bound is the most common bottleneck type for most applications.
- It can be split into Core Bound and Memory Bound
  - **Core Bound** includes issues like not using execution units effectively and performing too many divides.
  - **Memory Bound** involves cache misses, inefficient memory accesses, etc.
    - Store Bound is when load-store dependencies are slowing things down.
    - The other sub-categories involve caching issues and the like. Memory Access Analysis may provide additional information for resolving this performance bottleneck.

# Rebuild and Compare Results



Compare... r002hs primes.cpp r001hs r000hs primes\_omp.cpp

### Choose Results to Compare

Result 1: r003ah.amplxe

Result 2: r004ah.amplxe


INTEL VTUNE AMPLIFIER XE

These results can be compared. Click the Compare button to continue.

Summary Bottom-up Caller/Callee Top-down Tree

## Elapsed Time <sup>?</sup>: 7.420s - 5.541s = 1.879s

Instructions Retired:	24,654,400,000 - 22,868,400,000 = 1,786,000,000
CPI Rate <sup>?</sup> :	1.326 - 1.363 = -0.037
CPU Frequency Ratio <sup>?</sup> :	1.040 - 1.042 = -0.003
Total Thread Count:	Not changed, 4
Paused Time <sup>?</sup> :	Not changed, 0s
<b>CPU Time <sup>?</sup>:</b>	<b>12.603s - 11.987s = 0.616s</b>




#### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Example: Poor NUMA Utilization




If Memory Bound is high and local caches are not the problem

Focus on "Remote" metrics



# Example: Poor NUMA Utilization



Look for areas of high QPI/UPI bandwidth

**QPI/UPI BANDWIDTH IS COMMUNICATION BETWEEN THE SOCKETS. THIS MAY INDICATE SOME SORT OF NUMA ISSUE.**

## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.

## EXAMPLE: POOR NUMA UTILIZATION

### Common causes of poor NUMA utilization

- Allocation vs. first touch memory location
- False sharing of cache lines
  - Use padding when necessary
- Arbitrary array accesses
- Poor thread affinity

**WHERE IS YOUR MEMORY ALLOCATED AND WHERE ARE YOUR THREADS RUNNING?**

# Tuning Guides Available Online

- <http://intel.com/vtune-tuning-guides>

## Intel® VTune™ Amplifier Tuning Guides

Our tuning guides explain how to identify common software performance issues using VTune Amplifier and give suggestions for optimization.

Microarchitecture Code Name	Processors Covered	Tuning Guide
Apollo Lake	Intel Atom® Processor E3900 Series, and Intel® Pentium® and Celeron® Processor N- and J-Series	<a href="#">Download PDF</a>
Skylake-X	Intel® Xeon Processor Scalable Family 1st Gen	<a href="#">Download New PDF</a> <a href="#">Download Old PDF</a>
Knights Landing	Intel® Xeon Phi™ Processor	<a href="#">Download PDF</a>
Broadwell-E* (Server)	Intel® Xeon Processor E5 v4 Family	<a href="#">Download PDF</a>
Skylake	6th Generation Intel® Core™ Processor Family	<a href="#">Download PDF</a>
Broadwell	5th Generation Intel® Core™ Processor Family	<a href="#">Download PDF</a>
Haswell-E* (Server)	Intel® Xeon® Processor E5 v3 Family	<a href="#">Download PDF</a>
Ivy Bridge-E* (Server)	Intel® Xeon® Processor E5/E7 v2 Family	<a href="#">Download PDF</a>
Haswell	4th Generation Intel® Core™ Processor Family	<a href="#">Download PDF</a>
Sandy Bridge-EP/EX/EN (Server)	Intel® Xeon® Processor E5 Family	<a href="#">Download PDF</a>
Ivy Bridge	3rd Generation Intel® Core™ Processor Families	<a href="#">Download PDF</a>
Sandy Bridge	2nd Generation Intel® Core™ Processor Families	<a href="#">Download PDF</a>
Many Integrated Core Architecture	Intel® Xeon Phi™ coprocessor	<a href="#">Read the Article</a>

### Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Example 1 – Matrix Multiply

General Exploration General Exploration viewpoint (change) ?

Analysis Target Analysis Type Collection Log Summary Bottom-up

Elapsed Time: 6.241s

- Clockticks: 71,522,000,000
- Instructions Retired: 77,472,000,000
- CPI Rate: 0.923
- MUX Reliability: 0.984
- Front-End Bound: 3.0%
- Bad Speculation: 0.1%
- Back-End Bound: 69.5%
  - Memory Bound: 43.6%
    - L1 Bound: 0.0%
    - L2 Bound: 0.0%
    - L3 Bound: 33.8%
    - DRAM Bound: 5.5%
    - Store Bound: 0.0%
  - Core Bound: 25.9%
- Retiring: 27.4%
- Total Thread Count: 4
- Paused Time: 0s

Bound by the L3 Cache while reading arrays

S. Li.	Source	Clo.	Ins... Re...	CPI Rate	Locators										Sou... File	
					Fr. B.	B. S.	Back-End Bound						Cor. Bo.	R.		
							Memory Bound									
							L. B.	L2 Bou..	L3 Bound	D. B.	S. B.					
176	int i,j,k;															
177																
178	// Basic parallel implementation															
179	#pragma omp parallel for															
180	for(i=0; i<msize; i++) {															
181	for(j=0; j<msize; j++) {	26..	70..	3.714	0.1%	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	mu...
182	for(k=0; k<msize; k++) {	42..	46..	0.907	2.9%	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	15.0%	16..	mu...		
183	c[i][j] = c[i][j] + a[i][k] * b[k][j];	29..	31..	0.936	0.1%	0.1%	0.0%	0.0%	33.9%	5.5%	0.0%	11.0%	11..	mu...		
184	}															

Optimization Notice



# Example 1 – Matrix Multiply

Interchange loop indices and collapse loops

S. Li.	Source	CL	Ins... Re...	CPI Rate	Fr. B.	B. S.
203	void multiply3(int msize, int tidx, int numt, TYPE a[]					
204	{					
205	int i,j,k;					
206						
207	#pragma omp parallel for collapse (2)					
208	for(i=0; i<msize; i++) {					
209	for(k=0; k<msize; k++) {					
210	#pragma ivdep					
211	for(j=0; j<msize; j++) {	64...	24...	0.267	0.0%	0.0%
212	c[i][j] = c[i][j] + a[i][k] * b[k][j];	18...	60...	0.303	6.3%	0.5%
213	}					
214	}					

General Exploration General Exploration viewpoint (change) ?

Analysis Target Analysis Type Collection Log Summary Bottom-up

Elapsed Time ? : 1.684s



- Clockticks: 18,512,000,000
- Instructions Retired: 60,394,000,000
- CPI Rate ? : 0.307
- MUX Reliability ? : 0.887
- Front-End Bound ? : 6.3% of Pipeline Slots
- Bad Speculation ? : 0.3% of Pipeline Slots
- Back-End Bound ? : 26.9% of Pipeline Slots
  - Memory Bound ? : 15.4% of Pipeline Slots
  - Core Bound ? : 11.5% of Pipeline Slots
    - Divider ? : 0.0% of Clockticks
    - Port Utilization ? : 6.7% of Clockticks
      - Cycles of 0 Ports Utilized ? : 0.0% of Clockticks
      - Cycles of 1 Port Utilized ? : 3.1% of Clockticks
      - Cycles of 2 Ports Utilized ? : 3.6% of Clockticks
      - Cycles of 3+ Ports Utilized ? : 79.3% of Clockticks
      - Vector Capacity Usage (FPU) ? : 25.0% of Pipeline Slots
- Retiring ? : 66.6% of Pipeline Slots
- Total Thread Count: 4
- Paused Time ? : 0s

## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Example 1 – Matrix Multiply



## Optimization Notice

# Example 2 – Calculating Prime Numbers



```
41 int _tmain(int argc, _TCHAR* argv[])
42 {
43     DWORD msBegin = timeGetTime();
44
45     #pragma omp parallel for
46     for(int p = 3; p <= limit; p += 2) {
47         if (IsPrime(p)) Tick();
48     }
49     DWORD msDuration = timeGetTime() - msBegin;
50
51     printf("MS: %d\n", msDuration);
52     printf("primes = %d\n", primes);
53     return primes != correctCount;
54 }
55
```

OpenMP uses  
Static Scheduling

Load  
Imbalance

## CPU Usage Histogram

This histogram displays a percentage of the wall time the specific number of CPUs



## Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Example 2 – Calculating Prime Numbers



```
41 int _tmain(int argc, _TCHAR* argv[])
42 {
43     DWORD msBegin = timeGetTime();
44
45     #pragma omp parallel for schedule (dynamic, 1000)
46     for(int p = 3; p <= limit; p += 2) {
47         if (IsPrime(p)) Tick();
48     }
49     DWORD msDuration = timeGetTime() - msBegin;
50
51     printf("MS: %d\n", msDuration);
52     printf("primes = %d\n", primes);
53     return primes != correctCount;
54 }
```

Switch to  
Dynamic  
Scheduling

More Balanced  
Threads

## CPU Usage Histogram

This histogram displays a percentage of the wall time the specific number of CPUs



### Optimization Notice


Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.





# Summary: Top Down Tuning Method

- Make system-level optimizations
- Make algorithmic optimizations
  - Use Threading Advisor to add threading
  - Use *Concurrency Analysis* and *Locks & Waits Analysis* to tune threading
- Make microarchitectural optimizations
  - Find your hotspots
    - Use *Hotspots Analysis* or *Advanced Hotspots Analysis*
  - For each hotspot, determine efficiency.
    - Use *General Exploration Analysis* to identify inefficient hotspots.
  - If inefficient: Categorize the bottleneck, identify the cause, and optimize it!
    - Hierarchical metrics in *General Exploration Analysis* focus your attention where it's needed most and allow you to easily identify the issue.
    - *Memory Access Analysis* can help with Back End Bound code.
    - Vectorization Advisor can help improve the efficiency of Retiring code.



Function / Call Stack	CPU Time	
	Effective Time	Utilization
▶ initialize_2D_buffer	9.423s	Red bar
▼ grid_intersect	3.209s	Red bar
▶ intersect_objects	3.069s	Red bar
▶ grid_intersect	0.141s	Red bar
▼ sphere_intersect	2.424s	Red bar

Bad Speculation	
Branch Mispredict	Machine Clears
0.0%	0.0%
15.1%	0.0%
0.0%	1.6%
2.2%	0.0%

# Intel® VTune™ Amplifier

Faster, Scalable Code Faster

## Get the Data You Need

- Hotspot (Statistical call tree), Call counts (Statistical)
- Thread Profiling – Concurrency and Lock & Waits Analysis
- Cache miss, Bandwidth analysis...<sup>1</sup>
- GPU Offload and OpenCL™ Kernel Tracing

## Find Answers Fast

- View Results on the Source / Assembly
- OpenMP Scalability Analysis, Graphical Frame Analysis
- Filter Out Extraneous Data – Organize Data with Viewpoints
- Visualize Thread & Task Activity on the Timeline

## Easy to Use

- No Special Compiles – C, C++, C#, Fortran, Java, ASM
- Visual Studio\* Integration or Stand Alone
- Local & Remote Data Collection, Command Line
- Analyze Windows\* & Linux\* data on OS X\*<sup>2</sup>


## Quickly Find Tuning Opportunities

Function / Call Stack	CPU Time			Spin Time	Overhead Time	
	Effective Time by Utilization	Idle	Poor			Ok
FireObject:checkCollision	4.507s				0s	0s
FireObject:ProcessFireCollisionsRange	3.444s				0s	0s
NtWaitForSingleObject	0s				3.406s	0s
std::basic_ifstream<char,struct std::char_traits	3.359s				0s	0s
Ogre:FileSystemArchive:open	3.359s				0s	0s
CBaseDevice:Present	2.335s				0.671s	0s
Selected 1 row(s):		1,151s	0,728s		0s	


## See Results On The Source Code

Source Line	Source	CPU Time: Total by Utilization
81	for (int i = 0; i < mem_array_i_max; i++)	0.300s
82	{	
83	for (int j = 0; j < mem_array_j_max; j++)	4.936s
84	{	
85	mem_array [j*mem_array_j_max+i] = *fill_val	7.207s

## Tune OpenMP Scalability




## Visualize & Filter Data



### Optimization Notice

<sup>1</sup> Events vary by processor. <sup>2</sup> No data collection on OS X\*  
Copyright © 2018, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Legal Disclaimer & Optimization Notice

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit [www.intel.com/benchmarks](http://www.intel.com/benchmarks).

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright © 2018, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

## Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804