

INTEL® VTUNE™ AMPLIFIER PERFORMANCE PROFILER

Kevin O'Leary - Intel Developer Products Division

Intel[®] VTune[™] Amplifier

Tune Applications for Scalable Multicore Performance

Agenda

- Introduction
- Data Collection Rich set of performance data
- Data Analysis -Find answers fast
- Flexible workflow
 - User i/f and command line
 - Compare results
 - Remote collection
- Performance Analysis Details
- Summary

rouping: Function / Call Stack					~ 🛠 🔎	0.	CPU Time
, ,			CPU Time		(^	Viewing 4 1 of 18 > selected stack(s)
Function / Call Stack	Serial CPU Time	Effect	ive Time by Utilization 🔻 👘	3	2		31.9% (0.723s of 2.268s)
			Poor 📒 Ok 🛢 Ideal 🛢 Over	Spin Time	Overhead Time		3_tachyon_omp.exe!grid_intersect - grid.cpp
grid_intersect	Os	2.268s		0s	0s		3_tachyon_omp.exelintersect_objects+0x18 - intersect
sphere_intersect	Os	1.854s 📒		Os	Os		3_tachyon_omp.exelshader+0x324 - shade.cpp:132
GdiplusStartup	Os	1.203s		Os	Os		3_tachyon_omp.exe!trace+0x2e - trace_rest.cpp:71
CreateWindowExA	Os	0.516s		Os	Os		3_tachyon_omp.exe!render_one_pixel+0x8a - tachyon
RegGetValueW	Os	0.438s		Os	Os		3_tachyon_omp.exe!thread_trace\$omp\$parallel@141
func@0x1003d2b0	05	0.360s	-	0s 0s	Os		libiomp5md.dll![OpenMP dispatcher]+0x79 - kmp_run
grid_bounds_intersect GdipDrawlmagePointRectl		0.056s		05	0s 0s		libiomp5md.dll!kmp_fork_call+0xf6a - kmp_runtime.
Supprawinagerointitetti		0.0005		03	03	>	Ibiomp5md.dlll[OpenMP fork]+0x5b - kmp_csupport.c 3 tachyon_omp_exeltbread_trace+0x15b - tachyon_o
Q: + = ⊭ ⊮)s 1s	2	s 3s	4s	5s	6	6s 7s Scale Markers:
WinMainCRTStartup (TID: 1 OMP Worker Thread #1 (TID							Region Instance
OMP Worker Thread #1 (TID							The second secon
OMP Master Thread #0 (TID:							
OMP Worker Thread #2 (TID						1	
OMP Worker Thread #3 (TID					11		✓ Waits
func@0x10068430 (TID: 115							CPU Time
Thread (TID: 15524)				1			Spin and Overhea
func@0x10068430 (TID: 203							CPU Sample It Transitions
				la contra c		_	Iransitions
Thread (TID: 22124)				1			CPU Utilization



Faster, Scalable Code, Faster

Intel[®] VTune[™] Amplifier Performance Profiler

Accurate Data - Low Overhead

CPU, GPU, FPU, threading, bandwidth...

Meaningful Analysis

- Threading, OpenMP region efficiency
- Memory access, storage device

Easy

- Data displayed on the source code
- Easy set-up, no special compiles

"Last week, Intel® VTune™ Amplifier helped us find almost 3X performance improvement. This week it helped us improve the performance another 3X."

Claire Cates Principal Developer SAS Institute Inc.

Analysis Configuration C	collection Log Summary	Bottom-up Caller/Callee Top-down	Tree Platform	í			
Grouping: Function / Call Sta	ack			~ 🔨	Q	0. 	CPU Time
		CPU Time	2		×.	^	Viewing 4 1 of 18 selected stack(s)
Function / Call Stack	Serial CPU Time	Effective Time by Utilization V	Spin Time	Overhead Time	3		31.9% (0.723s of 2.268s)
		Idle Poor Ok Ideal Over				-	3_tachyon_omp.exelgrid_intersect - grid.cpp
grid_intersect		2.2685	0s	*******************	0s		3_tachyon_omp.exelintersect_objects+0x18 - intersect.
sphere_intersect GdiplusStartup	05	1.854s	Os Os		0s		3_tachyon_omp.exelshader+0x324 - shade.cpp:132 3 tachyon_omp.exeltrace+0x2e - trace_rest.cpp:71
CreateWindowExA		0.516s	05		0s		3 tachyon omp.exe!render one pixel+0x8a - tachyon
RegGetValueW		0.438s	Os		0s		3_tachyon_omp.exe!thread_trace\$omp\$parallel@141+.
func@0x1003d2b0	Os	0.360s	Os		0s		libiomp5md.dll![OpenMP dispatcher]+0x79 - kmp_runtim
grid_bounds_intersect	Os	0.126s	Os		Os		libiomp5md.dll! kmp fork call+0xf6a - kmp runtime.cp
GdipDrawlmagePointRect		0.056s	Os		0s	~	libiomp5md.dll[OpenMP fork]+0x5b - kmp_csupport.cpp
<	> <					>	3 tachvon omo exel/bread_trace+0x15b - tachvon_om
p: + = ⊭	ir 0s 1s	2s 3s	4s	5s	-		6s 7s Scale Markers:
WinMainCRTStartup (TID:	1				1		✓ [™] Region Instance
OMP Worker Thread #1 (T	1D				III	1	Company Compan
OMP Master Thread #0 (Th	D:					i i	
OMP Worker Thread #2 (T	ID.					T	Thread
OMP Worker Thread #3 (T					T		
func@0x10068430 (TID: 1						-	
	10				_	_	Spin and Overhead
Thread (TID: 15524)							CPU Sample
func@0x10068430 (TID: 2	03						Lange Att Transitions
Thread (TID: 22124)							CPU Utilization
func@0x100579b0 (TID: 2	26						CPU Time

Optimization Notice

Setting up a profile		
WHERE	INTEL VTUNE AMPLIFIER 201	9 How
Local Host	 Find your analysis direction Hotspots Want to find out where your app spends time and optimize your algorithms? Microarchitecture Want to see how efficiently your code is using the underlying hardware? 	Memory Access Contract the second secon
WHAT		example, specific for NUMA architectures). This analysis type is based on the hardware event-based sampling collection. Learn more (F1)
Launch Application	Basic Hotspots General Exploration	CPU sampling interval, ms
Specify and configure your analysis target: an application or a script to execute. Press F1 for more details.	Advanced Hotspots Memory Access	Analyze dynamic memory objects
	🛛 🕖	Minimal dynamic memory object size to track, in bytes
Application:	Memory Consumption	1024
/localdisk/temp/matrix/linux/matrix.gcc 🖻 🔊		Evaluate max DRAM bandwidth
Application parameters:	Parallelism	Analyze OpenMP regions
0	Want to assess the compute efficiency of your multi-threaded app?	
 Use application directory as working directory 		▼ Details
		Analyze I/O waits
Working directory: /localdisk/jmarusar/temp/matrix/linux 🕒 🔊	Concurrency Locks and Waits	Collect I/O API data
		No
Advanced >	HPC Performance	
	Characterization	Collect stacks
		Stack size, in bytes
1. What/where to profile	4. Push S	Start * Full command- line also available

Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. Intel Confidential – NDA Use Only

(intel)

Full Visual Studio* Integration

d tachyon_Advisor - Microsoft Visual Studio			C Quick Launch (Ct	trl+Q) 🔑 🗕 🗗 🗡
	Team Tools Test Analyze Window Help			Sign in
🛛 〇 - 〇 🖏 - 🖕 💾 🔐 ウ - ペ - Rela	ease 🔹 Win32 🔹 🕨 Local Windows Debugger 👻 🍠 🛫 🔯 👻 🔞 🐑 🛫 🔞 🐑 🖕			
Solution Explorer 👻 🕂 🔿				
	Configure Analysis			INTEL VTUNE AMPLIFIER 201
Search Solution Explorer (Ctrl+;)	WHERE		HOW	
Image: Solution 'tachyon_Advisor' (6 projects) Image: Solution 'tachyon_serial Image: Solution 'tachyon_serial Image: Solution 'tachyon_annotated Image: Solution 'tachyon_cilk (Intel C++ 18.0)	Local Host		W Hotspots	
	WHAT		Identify the most time consuming functions and drill down to see time spent on each line o optimization efforts on hot code for the greatest performance impact. Learn more	of source code. Focus
	Launch Application		Highly accurate CPU time collection is disabled for this analysis. To enable this feature administrative privileges.	e, run the product with the
			● User-Mode Sampling ⑦	Overhead
	Specify and configure your analysis target: an application or a script to execute.		Hardware Event-Based Sampling ⑦	
	✓ Inherit settings from Visual Studio* project:			
	Application:			
	C:\Users\jmarusar\Desktop\Customers\Microsoft Office - October 2018\tachyon_Advisor\Release\3_tachy	0	Show additional performance insights	
	Application parameters:		> Details	
		S	Petails	
	Use application directory as working directory			
	Working directory:			
	C:\Users\jmarusar\Desktop\Customers\Microsoft Office - October 2018\tachyon_Advisor\tachyon\projects	6 3		
	Advanced +			
	r-		0	
	Output Show output from: Intel VTune Amplifier 2019 messages · 응 함 함 전 형			- ₽ >
	4			

Optimization Notice



Two Great Ways to Collect Data

Intel[®] VTune[™] Amplifier

Software Collector	Hardware Collector				
Uses OS interrupts	Uses the on chip Performance Monitoring Unit (PMU)				
Collects from a single process tree	Collect system wide or from a single process tree.				
~10ms default resolution	~1ms default resolution (finer granularity - finds small functions)				
Either an Intel [®] or a compatible processor	Requires a genuine Intel [®] processor for collection				
Call stacks show calling sequence	Optionally collect call stacks				
Marka in virtual anvironmenta	Works in a VM only when supported by the VM				
Works in virtual environments	(e.g., vSphere*, KVM)				
No driver required	Requires a driver - Easy to install on Windows - Linux requires root (or use default perf driver)				

No special recompiles - C, C++, C#, Fortran, Java, Assembly



Example: Hotspots Analysis

Summary View

 (\sim)

4	Co	llection Log	🕀 Analysis	Target	\land Analysi	is Type	🖞 Sum	nmary	-	Bottom-up
\odot	EI	apsed Ti	me [@] : {	5.554	ls					
		CPU Time			10.504s					
		Instructions F	Retired:	21,69	98,000,000					
		CPI Rate [®] :			1.257					
		CPU Freque	ncy Ratio	D.	1.041					
		Total Thread	d Count:		9					
		Paused Tim	<u>e</u> [@] :		0s					

Top Hotspots

This section lists the most active functions in your application. Optimizing these hotspot functions typically results in improving overall application performance.

Function	Module	CPU Time 🛛
grid intersect	3_tachyon_omp.exe	5.539s
sphere intersect	3_tachyon_omp.exe	3.247s
func@0x1002e59d	libiomp5md.dll	0.148s
shader	3_tachyon_omp.exe	0.117s
KeDelayExecutionThread	ntoskrnl.exe	0.091s
[Others]	N/A*	1.361s


*N/A is applied to non-summable metrics.

Average Bandwidth

Package	Total, GB/sec	Read, GB/sec	Write, GB/sec
package 0	5.715	3.504	2.212

OPU Usage Histogram

This histogram displays a percentage of the wall time the specific number of CPUs were running simultaneously. Spin and Overhead time adds to the Idle CPU usage value.



Collection and Platform Info

This section provides information about this collection, including result set size and collection platform data.

Optimization Notice




Example: Threading Analysis Bottom-up View

	Threading Hotspots by CF	PU Utilization 🔻									IN.	TEL VTUNE AMPLIFIER 2019
A	nalysis Configuration Collection	n Log Summary Bottom	up Caller/Callee	Top-down Tree Pla	tform							
Gro	ouping: Function / Call Stack						~ 🔨	ρ 🖫	CPU Time			~
				CPU Time 《					Viewing 4 1 of 18 selected stack(s)			
	Function / Call Stack	Serial CPU Time	Effective Time		Spin Time »	Overhead Time	Wait Time by Utilizatio			31.9	% (0.723s of 2.2	(68s)
			Idle Poor Ok Ideal Over						3_tachyon_omp.exe!grid_intersect - grid.cpp			^
	grid_intersect		s 2.268s		Os	Os			3_tachyon_omp.	_		
-	sphere_intersect		s 1.854s		Os	Os			3_tachyon_omp.			
	GdiplusStartup CreateWindowExA		a 1.203s		Os	Os			3_tachyon_omp.			
-			0.516s		0s Os	Os Os						achyon_omp.cpp:90
	RegGetValueW /unc@0x1003d2b0	-	0.360s		0s 0s	0s 0s				_	1.11	1@141+0x175 - tachyon_om
-	grid_bounds_intersect	-	0.126s		05	0s				· · · · · · · · · · · · · · · · · · ·		p_runtime.cpp:7137
	GdipDrawlmagePointRectl		s 0.056s		03	03			libiomp5md.dll!_kmp_fork_call+0xf6a - kmp_ libiomp5md.dll![OpenMP fork]+0x5b - kmp_ca			
-	pos2grid		0.045s		0s	00 0s		~				yon_omp.cpp:141
<		> <						>		exeltrace_chm		
	0: + - r r	2s 2.5s	3s	3.5s 4s	4.	5s 5s	5.5s	6s	6.5s	7s	7.5s	Scale Markers: ^
ead	WinMainCRTStartup (TID: 1									للداه حط		Region Instance OpenMP Barrier-
Ę	OMP Worker Thread #1 (TID											to-Barrier Segment
	OMP Master Thread #0 (TID:							· ']]]				☑ Thread ✓
	OMP Worker Thread #2 (TID						" 1					
	OMP Worker Thread #3 (TID											✓ Waits
	func@0x10068430 (TID: 115											CPU Time
	Thread (TID: 15524)											Spin and Overhead
	func@0x10068430 (TID: 203											CPU Sample
	CPU Utilization										· · · · · · · · · · · · · · · · · · ·	CPU Utilization




Example: Memory Access Analysis Bottom-up View



Optimization Notice

Find Answers Fast

Intel[®] VTune[™] Amplifier



Milling Hotspots by CPU Utilization 🝷 🕧

Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. **INTEL VTUNE AMPLIFIER 2019**

See Profile Data On Source / Asm

Double Click from Grid or Timeline

View Source / Asm or both CPU Time Right click for instruction reference manual

	• A. A.	sis Type 📰 Collection Log 🕅 Summary	🗟 Bott 🛛 🖉 😪 Caller/	Callee 😽 T	op-down	Tree 🔣 Tasks an	rames 🚯 grid.c	pp 🕺
	Source	Assembly	Assembly grou	ping: Address				•
	Source Line	Source	CPU Time: Total 🕅 🖍	Address 🔺	Sour Line	Asse	bly	CPU Time: Total 🕅 🔺
			0.017s	0x418b6d	580	cmp dword pt	p-0x190], 0x،	0.120s
)uick Asm ı	าลงเ	idation		0x418b74	580	jz 0x418be6 <	Jck 58>	0.379s
-		-		0x418b76		Block 54:		
Salact sourc	o to	highlight Asm		0x418b76	581	mov edx, dword]	ptr [ebp-0x190	0.090s
belect sourc				0x418b7c	581	mov eax, dword p	ptr [edx+0x4]	0.020s
	579	<pre>cur = g->cells[voxindex];</pre>	0	0x418b7f	581	mov ecx, dword p	ptr [eax]	3.853s
	580	while (cur != NULL) {	0.499s 👦	0x418b81	581	mov edx, dword p	ptr [ebp+0xc]	2.500s
	581	if (ry->mbox[cur->obj->id] !	7.795s	0x418b84	581	mov eax, dword p	ptr [edx+0x10]	0.030s
	582	ry->mbox[cur->obj->id] = r	0.547s	0x418b87	581	mov edx, dword p	ptr [ebp+0xc]	
	583	cur->obj->methods->interse	1.769s	0x418b8a	581	mov eax, dword p	ptr [eax+ecx*4	0.040s
	584	}		0x418b8d	581	cmp eax, dword p	ptr [edx+0xc]	1.262s 📃
	585	<pre>cur = cur->next;</pre>	0.568s	0x418b90	581	jz 0x418bd6 <blo< td=""><td>ock 57></td><td></td></blo<>	ock 57>	
	586	}	0.070s	0x418b92		Block 55:		
	587	curvox.z += step.z;	0.070s	0x418b92	582	mov ecx, dword p	ptr [6 7x190	0.331s
	588	if (ry->maxdist < tmax.z cu	0.100s	0x418b98	582	mov edx, dword p	ptr [e x4]	0.116s
		Selected 1 row(s):	7.795s 👻			Hig	hlighted 9 rc (s):	7.795s 👻
		< >	<			•		<


Scroll Bar "Heat Map" is an overview of hot spots

Click jump to scroll Asm

Optimization Notice

Timeline Visualizes Thread Behavior

Intel[®] VTune[™] Amplifier



Optional: Use API to mark frames and user tasks **Trame User Task**

Optional: Add a mark during collection



Optimization Notice

Tune OpenMP for Efficiency and Scalability

Fast Answers: Is My OpenMP Scalable? How Much Faster Could It Be?

1) ►		OpenMP Analysis. Collection Time: 14.490 Serial Time (outside any parallel region): 4.020s (27.7%) Serial Time of your application is high. It directly impacts application Elapsed Time and scalability. Ex microarchitecture tuning of the serial part of the application.	plore options for parallelization	n, algorithm or
		⊗ Parallel Region Time: [◎] 10.469s (72.3%)		
		Estimated Ideal Time: [©] 7.115s (49.1%)		
2) 🕨		Potential Gain: 3.354s (23.1%) The time wasted on load imbalance or parallel work arrangement is significant and negatively in scalability. Explore OpenMP regions with the highest metric values. Make sure the workload o		
3) 🕨	\odot	Top OpenMP Regions by Potential Gain 🗈		
		This section lists OpenMP regions with the highest potential for performance improvement. The Potent could be saved if the region was optimized to have no load imbalance assuming no runtime overhead.	ial Gain metric shows the elaps	ed time that
		OpenMP Region	Potential Gain 💿 (%) 🔍 Elapse	d Time 💿
4)		<pre>conj_grad_\$omp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:514:695</pre>	3.294s 22.7%	10.208s
		MAIN\$omp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:185:231	0.059s 0.4%	0.260s

The summary view shown above gives fast answers to four important OpenMP tuning questions:

- 1) Is the serial time of my application significant enough to prevent scaling?
- 2) How much performance can be gained by tuning OpenMP?
- 3) Which OpenMP regions / loops / barriers will benefit most from tuning?
- 4) What are the inefficiencies with each region? (click the link to see details)

Optimization Notice

Command Line Interface


Automate analysis

amplxe-cl is the command line:

- -Windows: C:\Program Files (x86)\IntelSWTools\VTune Amplifier\bin[32|64]\amplxe-cl.exe
- -Linux: /opt/intel/vtune_amplifier/bin[32|64]/amplxe-cl

Help: amplxe-cl -help

Use UI to setup
1) Configure analysis in UI
2) Press "Command Line..." button
3) Copy & paste command



Great for regression analysis – send results file to developer Command line results can also be opened in the UI

Optimization Notice Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others

14

Compare Results Quickly - Sort By Difference

Intel[®] VTune[™] Amplifier

Quickly identify cause of regressions.

- Run a command line analysis daily
- Identify the function responsible so you know who to alert
- Compare 2 optimizations What improved?

Compare 2 systems – What didn't speed up as much?

Grouping: Function / Call Stack								
Function / Call Stack	CPU Time:Difference	Module	CPU Time:r007hs 🔺	CPU Time:r006hs	-			
■ FireObject::checkCollision	4.850s	SystemProceduralFire.DLL	6.281s	1.431s				
Image: Barrier Herrichten Bereichnen Ber	4.644s	SystemProceduralFire.DLL	5.643s	0.999s				
	3.765s	RenderSystem_Direct3D9.DLL	9.184s	5.419s				

Optimize Memory Access

Memory Access Analysis - Intel[®] VTune[™] Amplifier 2017

Tune data structures for performance


- Attribute cache misses to data structures (not just the code causing the miss)
- Support for custom memory allocators

Optimize NUMA latency & scalability

- True & false sharing optimization
- Auto detect max system bandwidth
- Easier tuning of inter-socket bandwidth

Easier install, Latest processors

- No special drivers required on Linux*
- Intel[®] Xeon Phi[™] processor MCDRAM (high bandwidth memory) analysis



Memory Object Identification

General Exploration Memory Access TSX Exploration	1 ✓ Analyze dynamic memory objects Minimal dynamic memory object size to track, in bytes 1024 Sort by LLC Miss							
View allocated objects					Count			
Grouping: Memory Object / Function / Call Sta	ack						~ ×	Q Lo
Memory Object / Function / Call Stack	CPU Time	Memory Bound 🔊	Loads	Stores 🔻	LLC Miss Count 🔊	Average Latency (cycles)	Module	Function
memTest.out!main (2 MB)			236,276,88	20,334,310,011	83,705,022	9		
memTest.cpp:10 (4 KB)			0	108,903,267	0	0		
memTest.cpp:20 (4 KB)			0	66,601,998	0	0		
▶ memTest.cpp:11 (4 KB)			0	64,801,944	0	0		
memTest.cpp:21 (4 KB)			0	58,501,755	0	0		
memTest.cpp:25 (4 KB)	_		0	53,101,593 53,101,593	0	0		
memTest.cpp:18 (4 KB)			0	55,101,593	0	0		
FILTER 🕜 0.0% 🙀 Any Proce	ss v Threa	ad Any Thread	~	Module Any Module	e v Show in	nline functions V Funct	ions only	~

Memory Object Identification

📟 M	emory Access Memory Usage viewpoint (<u>change</u>) 🕫
 Sour 	Collection Log 🙂 Analysis Target Å Analysis Type 🗉 Summary 🗞 Bottom-up 📧 Platform 🕼 memTest 🕼 memTes 🕸 rce Assembly 📰 📰 🛞 🛞 🛞 🧶 🔹 🔍 Assembly grouping: Address
S. 🔺	Source
1	#define SZ 1024
3	#include <iostream></iostream>
4	#include "omp.h"
5 6 7	using namespace std;
8	int main() {
9 10	<pre>omp_set_num_threads(16); int * a0= new int[SZ];</pre>
	<pre>> int * al= new int[SZ];</pre>
12 13	<pre>int * a2= new int[SZ]; int * a3= new int[SZ];</pre>
14	int * a4= new int[SZ];
15 16	<pre>int * a5= new int[SZ]; int * a6= new int[SZ];</pre>
17	<pre>int * a7= new int[SZ];</pre>

Optimization Notice

Storage Device Analysis (HDD, SATA or NVMe SSD) Intel® VTune™ Amplifier


Are You I/O Bound or CPU Bound?

- Explore imbalance between I/O operations (async & sync) and compute
- Storage accesses mapped to the source code
- See when CPU is waiting for I/O
- Measure bus bandwidth to storage


Latency analysis

- Tune storage accesses with latency histogram
- Distribution of I/O over multiple devices

Disk Input and Output Histogram



A Quick Question for the Audience



Optimization Notice



TANGENT ON A COUPLE OTHER TOOLS

21



INTEL® ADVISOR 2019 Vectorization optimization and thread prototyping

- Vectorization Advisor
- Threading Advisor
- Flow Graph Analyzer

Get Faster Code Faster! Intel[®] Advisor

Thread Prototyping


Have you:

- Threaded an app, but seen little benefit?
- Hit a "scalability barrier"?
- Delayed release due to sync. errors?

Data Driven Threading Design:

- Quickly prototype multiple options
- Project scaling on larger systems
- Find synchronization errors before implementing threading
- Design without disrupting development

Add Parallelism with Less Effort, Less Risk and More Impact



"Intel[®] Advisor has allowed us to quickly prototype ideas for parallelism, saving developer time and effort"

Simon Hammond Senior Technical Staff **Sandia National Laboratories**



Get Faster Code Faster! Intel® Advisor

Vectorization Optimization

Have you:

- Recompiled for AVX2 with little gain
- Wondered where to vectorize?
- Recoded intrinsics for new arch.?
- Struggled with compiler reports?

Data Driven Vectorization:

- What vectorization will pay off most?
- What's blocking vectorization? Why?
- Are my loops vector friendly?
- Will reorganizing data increase performance?
- Is it safe to just use pragma simd?

Elapsed time: 125.72s 0 Vectorized	O No	t Vectorized	C					OFF	Sm	hart M	ode®		٩
LTER: All Modules 🔻 All Sources 👻	Loops	And Functio	ns 🔻 🛛 All 1	Threads 🔻							NTELA	DVISOR	201
Summary 🏷 Survey & Roofline 📲 Ret	finemen	t Reports											
		@ Perfor			-	Why No	Vectori	zed Loops			«	Instruction	Set
+ E Function Call Sites and Loops	•	Issues	Self Time▼	Total Time	Туре	Vectorization?	Vect	Efficiency	Gain	VL	Com	Traits	Da
☑ ^O [loop in main at roofline.cpp:295]			18.538s 🗖	18.538s 0	Vectorized (B		AVX	~100%	5.34x	4	5.34x		Flo
☑ [™] [loop in main at roofline.cpp:310]			18.394s 🚥	18.394s 0	Vectorized (Bo		AVX	~100%	5.34x	4	5.34x		Flo
Iloop in main at roofline.cpp:221			14.741s 🔲	14.741s 0	Scalar	novector dire		_					Flo
☑ [™] [loop in main at roofline.cpp:234]			11.117s 🗖	11.117s I	Scalar	inner loop w							Flo
□ 🖸 [loop in main at roofline.cpp:247]			6.967s 🗖	6.967s1	Vectorized (Bo		AVX	~31%	1.22x	4	1.22x	Inserts; U	. Flo
☑ [™] [loop in main at roofline.cpp:138]			6.949s 🗖	6.949s	Scalar	novector dire		_					Flo
☑ ^O [loop in main at roofline.cpp:260]			3.285s Ø	3.285s1	Vectorized (Bo		AVX	~100%	5.09x	4	5.09x		Flo
☑ ^O [loop in main at roofline.cpp:199]			2.454s	2.454s1	Vectorized (Bo		AVX	~100%	5.14x	4	5.14x		Flo
☑ [™] [loop in main at roofline.cpp:273]			2.258s	2.258s1	Vectorized (Bo		AVX2	~100%	4.73x	4	4.73x	FMA	Flo
☑ [™] [loop in main at roofline.cpp:151]			1.899s I	1.899s I	Vectorized (Bo		AVX	~100%	4.80x	4	4.80x		Flo
☑ [™] [loop in main at roofline.cpp:256]		@ 1 Oppo	0.042s1	3.327s1	Scalar	🖬 inner loop w							
☑ [™] [loop in main at roofline.cpp:304]			0.040s I	18.434s 0	Scalar	inner loop w							· ·
↓ →	4												•

"Intel[®] Advisor's Vectorization Advisor permitted me to focus my work where it really mattered. When you have only a limited amount of time to spend on optimization, it is invaluable."

Gilles Civario Senior Software Architect Irish Centre for High-End Computing


Optimization Notice



What is a Roofline Chart?

A Roofline Chart plots application performance against hardware limitations.

- Where are the bottlenecks?
- How much performance is being left on the table?
- Which bottlenecks can be addressed, and which *should* be addressed?
- What's the most likely cause?
- What are the next steps?



Roofline first proposed by University of California at Berkeley: <u>Roofline: An Insightful Visual Performance Model for Multicore Architectures</u>, 2009 Cache-aware variant proposed by University of Lisbon: <u>Cache-Aware Roofline Model: Upgrading the Loft</u>, 2013

Optimization Notice



INTEL® INSPECTOR 2019 Memory & Thread Debugger

Debug Memory & Threading with Intel[®] Inspector Find & Debug Memory Leaks, Corruption, Data Races, Deadlocks

🔛 Locat	e Deadlock	s and Dat	a Races		INTEL	INSPECTOR 2	019
4 💮 Target	A Analysis T	ype 🔂 Coll	ection Log	Summary			Þ
Problems							2
ID 🔺 🔕	Type So	urces		Modules		State	
± P1 🛛 🔕	Data race fin	d_and_fix_thre	ading_errors.c	pp find_and_	fix_threading_errors.exe	New New	
🗉 P 2 🛛 🙆	Data race wi	nvideo.h		find_and_	fix_threading_errors.exe	P Confirmed	
₫ 1		1	of 10 D All	Code Locat	ions: Data race		8
Description	Source	Function	Module		Variable		
Read	winvideo.h:20	l loop_once	find_and_fix_	threading_err	ors.exe g_updates		
199 { 200 201 202	<pre>// screen v if(int upd g upda)</pre>				<pre>find_and_fix_thre find_and_fix_thre</pre>		
203			ing) { g s}	ips += up			
Write	winvideo.h:27	next_frame	find_and_fix_	threading_err	ors.exe g_updates		
268 { 269 270	if(!runnin	g) return f			find and fix thre find and fix thre find and fix thre	ading_errors.	ex
271 272	if(!thread		.oop_once(th		find_and_fix_thre find_and_fix_thre	ading_errors.	ex

Learn More: bit.ly/intel-inspector

Correctness Tools Increase ROI by 12%-21%¹

- Errors found earlier are less expensive to fix
- Races & deadlocks not easily reproduced
- Memory errors are hard to find without a tool

Debugger Integration Speeds Diagnosis

- Breakpoint set just before the problem
- Examine variables and threads with the debugger

What's New in 2019 Release **Find Persistent Memory Errors**

- Missing / redundant cache flushes
- Missing store fences
- Out-of-order persistent memory stores
- PMDK transaction redo logging errors

¹Cost Factors – Square Project Analysis – CERT: U.S. Computer Emergency Readiness Team, and Carneaie Mellon CyLab NIST: National Institute of Standards & Technology: Square Project Results

Optimization Notice



Debug Memory & Threading Errors

Intel[®] Inspector

- Find and eliminate errors
- Memory leaks, invalid access...
- Races & deadlocks
- C, C++ and Fortran (or a mix)

Simple, Reliable, Accurate

- No special recompiles
 Use any build, any compiler¹
- Analyzes dynamically generated or linked code
- Inspects 3rd party libraries without source
- Productive user interface + debugger integration
- Command line for automated regression analysis

Locate Memory Problems INTEL INSPECTOR 2019								
Problems						?		
I. 🕰	Туре	Sources	Object Size	State	Modules	^		
🗄 P5 🔕	Mismatched allocation/dealloc	at gdivideo.cpp		Rew New	find_a			
🖽 P6 🥝	Memory leak	find_and_fix_me	. 28672	P Confirmed	find_a			
🕀 P7 🔇	Memory leak	gdiplusgraphics.h	507904	New New	find_a			
🕀 P8 🔕	Memory leak	mlock.c	32	New New	tbb_de			
🗄 P9 🙆	Invalid memory access	dynamic_link.c		✓ Fixed	find_a			
⊞P. 🧘	Memory not deallocated	api.cpp; util.cpp	. 10376	Rew New	find_a	~		
4 1	1	of 7 D All Code Lo	ocations: Mem	ory leak		T		
Descripti	Source Funct	. Module	Object Off	Variable				
Allocat	find_and_fix_memory opera	find_and_fix_mem	224	block alloc	ated at find	I		
161	unsigned int seri	.al=1;	find_and_f	fix_memory_e	errors.ex	te		
162	unsigned int mbox			fix_memory_e				
163	unsigned int * lo	cal_mbox = (unsig		fix_memory_e				
164 165	for (unsigned int	i=0:i/= (mhoweize		fix_memory_e .dll!local w				

Clicking an error instantly displays source code snippets and the call stack

Fits your existing process




28




DIVING DEEPER INTO ANALYSIS


Introduction to Performance Tuning






System-Level Profiling – High-level Overviews





CPU Usage Histogram

This histogram displays a percentage of the wall time the specific number of CPUs were running simultaneously. Spin and Overhead time adds to the Idle CPU usage value.



Optimization Notice



System-Level Profiling – Process/Module Breakdowns

Hotspots viewpoint (<u>change</u>)						INTEL V			
💷 Collection Log 🛛 \varTheta Analysis Target 🛛 Å Analysis Type	🖞 Summary 😽 Bottom-u	up 🐼 Caller/Callee 🛛	🞗 Top-down	Tree 😤 Platform					
Grouping: Process / Module / Function / Thread / Call Stack	Grouping: Process / Module / Function / Thread / Call Stack								
Process / Module / Function / Thread / Call Stack	CPU Time 🔻 💿	Instructions Retired	CPI Rate	CPU Frequency Ratio	Module				
▶ Pid 0x544	3.889s	27.5%	0.910	0.965					
Processes	3.443s	15.4%	1.441	0.963					
▶ chrome_child.dll	3.022s	14.6%	1.301	0.944					
▶ ntdll.dll	0.242s 💧	0.6%	3.171	1.103					
ntoskrnl.exe	0.179s	0.2%	7.143	1.064					
► EXCEL.EXE	2.750s	14.3%	1.312	1.022					
Explorer.EXE	2.598s	10.3%	1.677	0.998					
Syncplicity.exe	1.140s 🛑	4.1%	1.923	1.039					
Modules	0.891s 🛑	1.5%	3.723	0.918					
Modules mso.dll	0.141s	0.2%	4.719	0.812					
▼ ntoskrnl.exe	0.080s	0.2%	2.884	1.181					
ExEnterPriorityRegionAndAcquireResourceExclusive	0.004s	0.0%		0.400	ntoskrnl.exe	ExEnterPriorityRegionAndAcquireResource			
► ExAllocatePoolWithTag	0.004s	0.0%	1.000	1.000	ntoskrnl.exe	ExAllocatePoolWithTag			
Functions KeSetEvent	0.004s	0.0%		0.200	ntoskrnl.exe	KeSetEvent			
ObReferenceObjectByHandleWithTag	0.004s	0.0%		0.800	ntoskrnl.exe	ObReferenceObjectByHandleWithTag			
 Q. Q. ↓ Q. − Q. ↔ 0.5s 1s 1.5s 2s 2.5s 1.5s 2s 2s 2s 1s 1.5s 2s 2s 2s 1s 1s	; 3s 3.5s 4s 4.5s	55 5.55 65 6	.5s 7s	7.5s 8s 8.5s 9s	9.55 105 10.55 11: (A particular de la contraction de contraction de la contractio	s 11.5s 12s 12.5s 13s 13.5s 14s 14.5s			

Optimization Notice




System-Level Profiling – Disk I/O Analysis

Are You I/O Bound or CPU Bound?

- Explore imbalance between I/O opera (async & sync) and compute
- Storage accesses mapped to the source code
- See when CPU is waiting for I/O
- Measure bus bandwidth to storage
- Latency analysis
- Tune storage accesses with latency histogram
- Distribution of I/O over multiple devices

> amplxe-cl -collect disk-io -d 10

Disk Input and Output Histogram





Optimization Notice

System-Level Profiling – HPC Characterizaton

CPUL

Avera Seria Para

0 🕢 Тор

Three Metric Classes

- CPU Utilization
 - Logical core % usage
 - Includes parallelism and • **OpenMP** information
- Memory Bound •
 - Break down each level of • the memory hierarchy
- FPU Utilization
 - Floating point GFLOPS and ٠ density

PU Utilization ⁽¹⁾ : 60.9% Average CPU Usage ⁽²⁾ : 14.611 Out of 24 logical CPUs Serial Time ⁽²⁾ : 0.013s (0.1%) Parallel Region Time ⁽²⁾ : 11.986s (99.9%) Estimated Ideal Time ⁽²⁾ : 8.205s (68.4%) OpenMP Potential Gain ⁽²⁾ : 3.781s (31.5%) The time wasted on load imbalance or parallel work arrangemen OpenMP regions with the highest metric values. Make sure the wo			ability. Explore		
 Top OpenMP Regions by Potential Gain This section lists OpenMP regions with the bished optential for operation openMP region OpenMP region OpenMP region OpenMP region Cache Bound [®]: 	pance improvement. The Potential Gain matric chows the alanc	ed time that co	uld be cauad if		
MAIN\$c	○ FPU Utilization ^② : 1.3% ►				
MAINSo DRAM Bandwidth Bound [®] :	SP FLOPs per Cycle : 0.211 Out of 16				
MAIN\$c [Others] This metric represents a fraction of main memory (DRAM). This metric d	Vector Capacity Usage ⁽⁷⁾ : 48.3% (∞) FP Instruction Mix: (∞) % of Packed FP Instr. [®] : 93.1% % of 128-bit [®] : 93.1% ▶				
•N/A is appl Consider improving data locality in N	% of 256-bit ⁽²⁾ : 0.0% % of Scalar FP Instr. ⁽²⁾ : 6.9%				
NUMA: % of Remote Accesses $^{\odot}$:	FP Arith/Mem Rd Instr. Ratio [™] : 0.264 FP Arith/Mem Wr Instr. Ratio [™] : 6.298				
A significant amount of DRAM loads	Or Top 5 hotspot loops (functions) by FPU usage This section provides information for the most time	consuming loop:	s/functions with flo	ating point operations.	
same core, or at least the same pack	Function	CPU Time ⁽²⁾	FPU Utilization ⁽²⁾	Vector Instruction Set ⁽³⁾	Loop Type ®
	[Loop at line 575 in conj_grad_\$omp\$parallel@517	126.149s	1.6% 🏲	SSE2(128) 🕅	Body
	[Loop at line 678 in conj_grad_\$omp\$parallel@517	5.004s	1.7%	SSE2(128)	Body
	[Loop at line 575 in conj_grad_\$omp\$parallel@517	2.678s	2.1%	[Unknown]	Remainder
	[Loop at line 573 in conj_grad_\$omp\$parallel@517	0.995s	4.0%	SSE2(128)	Body
rformance -d 10	[Loop at line 661 in conj_grad_\$omp\$parallel@517 [Others]	0.952s 2.437s	1.3% N/A*	SSE(128); SSE2(128) N/A*	Body N/A*
	*N/A is applied to non-summable metrics.				

amplxe-cl -collect hpc-perfo

Optimization Notice



System-Level Profiling – Memory Bandwidth

As As Ar As	HPC Performance Characterization Copy	
Algorithm Analysis A Basic Hotspots A Advanced Hotspots Concurrency Cocks and Waits Compute-Intensive Application Analyse	Analyze important aspects of your application performance, including CPU utilization with additional details on OpenMP efficiency analysis, memory usage, and FPU utilization with vectorization information. For vectorization optimization data, such as trip counts, data dependencies, and memory access patterns, try Intel Advisor. It identifies the loops that will benefit the most from refined vectorization and gives tips for improvements. The HPC Performance Characterization analysis type is best used for analyzing intensive compute applications. Learn more (F1) CPU sampling interval, ms: 1	Find areas of high and low bandwidth usage. Compare to max system bandwidth based on Stream benchmarks.
A HPC Performance Characterization Microarchitecture Analysis A General Exploration A Memory Access A TSX Exploration	 Cellect stacks ✓ Analyze memory bandwidth ✓ Evaluate max DRAM bandwidth 	-knob collect-memory-bandwidth=
Q¢Q+Q-Q .: .: .: .: .: .: .: .: .: .:	9850ms 9900ms 9950ms 10000ms 10050ms	101010124.28ms 50ms 10200ms 10250ms 10300m
₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩		package_0


ndwi	⊞ package_0	40.0 26.7 13.3	
AM Ban	⊞ package_1	40.0 26.7 13.3	package_0
>	⊞ package_0	16.5 11.0 5.5	Total, GB/sec 5.972/sec
QPI Band	⊞ package_1	16.5 11.0 5.5	Read, GB/sec 1.069/sec
	package_1 package_0	5600% ⁻ 5600% ⁻	Write, GB/sec

Optimization Notice Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.



rue


Application Performance Tuning Process



Optimization Notice



Find Hotspots



Call Stacks

	Analysis Target 🙏 Analysis Type 🔛 Collection Log 🗓 Summary 🗞 Bottom-up 🗞 Caller/Callee 🗞 Top-down Tree 🔄 Platform								
Grouping: Function / Call Stack	Grouping: Function / Call Stack							<u> </u>	
Function / Call Stack	CPU Time 🔻 🗵	Module	Function (Full)	Source File	Start Address	Viewing < 1 of 1	9 · selected stack(s)		
▶ grid_intersect	6.063s		grid_intersect	grid.cpp	0x40bee0	33.5%	(2.033s of 6.063s)		
sphere_intersect		1_tachyon_serial.exe	sphere_intersect	sphere.cpp	0x408a70	1_tachyon_seria	al.exe!grid_intersect	^	
MsgWaitForMultipleObjects		user32.dll	MsgWaitForMultipleObjects		0x6ba8dbc0	1_tachyon_seria	al.exelintersect_obje		
grid_bounds_intersect		1_tachyon_serial.exe	grid_bounds_intersect	grid.cpp	0x40cf20	1_tachyon_seria	al.exe!shader+0x346		
GdipDrawImagePointRectI	0.172s	gdiplus.dll	GdipDrawImagePointRectI		0x1003a2b0	1_tachyon_seria	al.exe!trace+0x2e - tr		
SwitchToThread		KernelBase.dll	SwitchToThread		0x10021460	1_tachyon_seri	al.exe!render_one_pi		
▶ shader		1_tachyon_serial.exe	shader(struct ray *)	shade.cpp	0x406e60		al.exe!parallel_thread		
▶ tri_intersect		1_tachyon_serial.exe	tri_intersect	triangle.cpp	0x408d60		al.exe!thread_trace+		
▶ pos2grid		1_tachyon_serial.exe	pos2grid	grid.cpp	0x40d1b0		al.exe!trace_shm+0x		
▶ CreateWindowExA		user32.dll	CreateWindowExA		0x6ba91cb0		al.exe!trace_region+0		
libm_sse2_sqrt_precise		msvcr120.dll	libm_sse2_sqrt_precise		0x10042608				
Raypnt	0.050s	1_tachyon_serial.exe	Raypnt(struct ray *,double)	vector.cpp	0x4034d0		al.exe!rt_renderscene		
libm_sse2_pow_precise	0.050s	msvcr120.dll	libm_sse2_pow_precise		0x1003d6f3		al.exe!tachyon_video:		
<	> <				>		al.exe!thread_video+	\mathbf{v}	
QPQ+Q-Q+ 0.5s 1s	1.5s 2s 2.5s	3s 3.5s 4s 4.5	s 5s 5.5s 6s 6.5s 7s 7.5s 8s 8.5s	9s 9.5s 10)s 10.5s 11s 1	1.5s 12s 12.5	✓ Thread		
thread_video (TID: 171)					1		∧ ✓ ■ Running	_	
WinMainCRTStartup (100 1 1 1					41	CPU Time		
							Spin and Ov	v	
							□ ♥ CPU Sample ✓ CPU Usage		

> amplxe-cl -collect hotspots -- ./myapp.out

Optimization Notice

Functions

Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.


(intel)

Optimization Notice Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Find Hotspots


- Drill to source or assembly
- Hottest areas easy to ID
- Is this the expected behavior
- Pay special attention to loops and memory accesses
- Learn how your code behaves
- What did the compiler generate
- What are the expensive statements

_	ic Hotspots Hotspots by CPU Usage viewpoin Analysis Target Å Analysis Type 🖃 Collection Log 🧯		🐼 Top-dow	/n Tree 🔣	Platform [👌 grid.cpp
Source	Assembly	Q Assembly grouping: Address				
		CPU Time: Total		*	CPU 🔊	1
Sour Line	Source	Effective Time by Utilization		Overhead	Time:	Source File
Line	1	Idle Poor Ok Ideal Over	Spin Time	Time	Self	
562	break;				1	
563	voxindex += step.x;	,	+			-
564	<pre>tmax.x += tdelta.x;</pre>	1				
565	curpos = nXp;	1				
566	nXp.x += pdeltaX.x;	1				
567	<pre>nXp.y += pdeltaX.y;</pre>					
568	<pre>nXp.z += pdeltaX.z;</pre>					
569	}					
570	else if (tmax.z < tmax.y) {	0.4%	0.0%			grid.cpp
571	<pre>cur = g->cells[voxindex];</pre>	2.9%	0.0%	0.0%	0.321s	s grid.cpp
572	while (cur != NULL) {					
573	if (ry->mbox[cur->obj->id] != ry->seri	1	0.0%	0.0%		s grid.cpp
574	ry->mbox[cur->obj->id] = ry->serial;		0.0%			s grid.cpp
575	cur->obj->methods->intersect(cur->ob	7.9%	0.0%	0.0%	0.406s	s grid.cpp
576			ļ			
577	<pre>cur = cur->next;</pre>	6.3%	0.0%	0.0%	0.699s	s grid.cpp
578			ļ	L		L
579	curvox.z += step.z;	0.3%	0.0%			grid.cpp
580	if (ry->maxdist < tmax.z curvox.z ==	0.2%	0.0%	0.0%	0.021s	grid.cpp
581	break;	()	ļ	L		
582	<pre>voxindex += step.z*g->xsize*g->ysize;</pre>		L			
583	<pre>tmax.z += tdelta.z;</pre>	0.5%	0.0%	0.0%	0.060s	grid.cpp
584	curpos = nZp;		ļ			
585	nZp.x += pdeltaZ.x;		ļ			
586	nZp.y += pdeltaZ.y;					
Sele		22.4%	6 0.0%	0.0%	2.497s	1





Determine Efficiency



General Exploration Hotspots viewpoint (change)									
🕘 ⊕ Analysis Target 🙏 Analysis Type 🔛 Collection Log 🟦 Summary 🐼 Bottom-up 🐼 Caller/Callee 🗞 Top									
Grouping: Function / Call Stack									
	CPU Time V								
Function / Call Stack	Effective Time by Utilization Spin Time		Overhead Time						
▶ grid_intersect	5.915s 1997	0s	0s						
sphere_intersect	3.685s	0s	0s						
grid_bounds_intersect	0.434s 🔲	0s	0s						
▶ shader	0.101s	0s	0s						
▶ tri_intersect	0.098s	0s	0s						
▶ pos2grid	0.094s	0s	0s						
▶ Raypnt	0.073s	0s	0s						

General Exploration General Exploration viewpoint (<u>change</u>) 2								
Analysis Target	Å Analysis Type	🔛 Collection Log	🖞 Summary	😪 Bottom-up				
Grouping: Function / C	all Stack							

Function / Call Stack	CPI Rate	Retiring	>>	Fro
▶ grid_intersect	1.200	22.	5%	
sphere_intersect	1.049	23.	9%	
grid_bounds_intersect	1.714	16.	5%	
shader	1.414	16.3	3%	
▶ pos2grid	1.213	50.	9%	
▶ tri_intersect	1.105	23.	8%	
▶ Raypnt	1.308	39.1	2%	
func@0x140150ef0	9.714	80.	9%	
libm_sse2_sqrt_precise	2.241	0.	0%	


Look for Parallelism, Cycles-per-Instruction (CPI), and Retiring %




Address Parallelism Issues

- Use Concurrency Analysis to ensure you're using all your threads as often as possible.
- Common concurrency problems can often be diagnosed in the timeline.
- Switch to the Locks And Waits viewpoint or run a Locks and Waits analysis to investigate contention.


Coarse-Grain Locks



Thread Imbalance





High Lock Contention





Address Hardware Issues






The X86 Processor Pipeline (simplified)

Optimization Notice



Pipeline Slot Categorization

- Pipeline slots can be sorted into one of four categories on a given cycle by what happens to the uop in that slot.
 - Retiring
 Back End Bound
 - Bad Speculation
 Front End Bound
- Each category has an expected range of values in a well tuned application.



App. Category	Туре:	Client/Desktop	Server/Database/ Distributed	High Performance Computing
Retiring		20-50%	10-30%	30-70%
Bad Speculation		5-10%	5-10%	1-5%
Front End Bound		5-10%	10-25%	5-10%
Back End Bound		20-40%	20-60%	20-40%

Optimization Notice

The uop Pipeline


Categorizing the hotspots

- Modern CPUs "pipeline" instructions. This pipeline can be generally divided into two sections.
 - The Front End fetches instructions, decodes them into uops, and allocates them to...
 - The Back End, which is responsible for executing the uops. Once successfully completed, a uop is considered "retired".
- A Pipeline Slot is an abstract representation of the hardware resources needed to process a uop.
- The front end can only allocate so many uops per cycle, and the same is true of the back end and retiring them. This determines the number of Pipeline Slots. As a general rule, this number is four.



Pipeline Slot Categorization Retiring

This is the good category! You want as many of your slots in this category as possible. However, even here there may be room for optimization.




Optimization Notice



Pipeline Slot Categorization Bad Speculation


This occurs when a uop is removed from the back end without retiring; effectively, it's cancelled, most often because a branch was mispredicted.



Optimization Notice

Pipeline Slot Categorization Back End Bound

This is when the back end can't accept uops, even if the front end can send them, because it already contains uops waiting on data or long execution.




Optimization Notice



Pipeline Slot Categorization Front End Bound

This is when the front end can't deliver uops even though the back end can take them, usually due to delays in fetching code or decoding instructions.



Optimization Notice



Identifying and Diagnosing Inefficiency

Microarchitecture Analysis

> amplxe-cl -collect uarch-exploration -- ./myapp.out


- Microarchitecture Exploration (previously General Exploration) is a hardware events analysis. It is preconfigured to sample the appropriate events on your architecture and calculates the proper metrics from them.
- Potential tuning opportunities are highlighted in pink.
- To check the efficiency of a hotspot, look at the Retiring metric. If it's less than the expected number for your application type, it's probably inefficient.
 - Hotspots with high retiring values may still have room for improvement.

Арр Туре	Expected		alucia Targat		M. Summany 🖉 Patta	m un	unt 🖪 Diatform				
Client/ Desktop	20-50%		Event Count Representation Log Analysis Target A Analysis Type & Summary & Bottom-up Event Count Representation ouping: Function / Call Stack								
•	10-30%	Function / Call Stack	Instructions Retired	CPI Rate	Front-End Bound »	Bad Speculation »	Back-End Bound 🚿	Retiring 🔌 🔨			
Server/		initialize_2D_buffer	85,219,200,000	0.266	0.5%	0.0%	0.0%	100.0%			
Database/		grid_intersect	10,963,200,000	0.706	4.6%	15.1%	46.4%	33.9%			
Distributed		sphere_intersect	10,946,400,000	0.601	2.1%	1.6%	47.5%	48.8%			
НРС	30-70%	grid_bounds_intersect	480,000,000	1.105	13.0%	2.2%	52.3%	32.5%			
		tri_intersect	216,000,000	0.789	0.0%	20.2%	39.3%	40.5%			

Optimization Notice

Categorizing and Correcting Inefficiencies Microarchitecture Exploration Analysis

- Intel[®] VTune[™] Amplifier has hierarchical expanding metrics categorized by the four slot types.
- You can expand your way down, following the hotspot, to identify the root cause of the inefficiency.
 - Sub-metrics highlight pink on their own merits, just like top level metrics.
- Hovering over a metric produces a helpful, detailed tooltip (not shown).
 - There are tooltips on Summary tabs too: hover over any ② icon.



Categorizing and Correcting Inefficiencies

Retiring: Microarchitecture Exploration Analysis, Intel® Advisor

- High Retiring percentage is generally good, but may be inefficient if you're doing work that doesn't need to be done at all, or could be done faster.
- Retiring can be split based on whether the uops being retired came from the microcode sequencer or not.
 - Yes? Try reworking code to avoid microcode assists.
 - No? Make sure the code is well vectorized.

Tip:

Use Vectorization Advisor to fine-tune your vectorization.

Retiring						
General Retire	Microc «					
FP Arithmetic »	Other	Assists				
0.0%	100.0%	0.0%				
24.6%	75.4%	0.0%				
19.0%	81.0%	0.0%				
0.0%	100.0%	0.0%				
16.7%	83.3%	0.0%				
20.0%	80.0%	0.0%				
10.0%	90.0%	0.0%				

HPC Characterization: FPU Utilization

FPU utilization

% of FPU load (100% - FPU is fully loaded, threshold 50%)

Calculation based on PMU events representing scalar and packed single and double precision SIMD instructions

Metrics in FPU utilization section

FLOPs broken down by scalar and packed

Instruction Mix

Top 5 loops/functions by FPU usage

Detected with static binary analysis

Vectorized vs. Non-vectorized, ISA, and characterization detected by static analysis and Intel Compiler diagnostics

SFPU Utilization [®] : 0.3% ►
SP FLOPs per Cycle ⁽¹⁾ : 0.097 Out of 32 ^(k)
Vector Capacity Usage 🕮: 25.0% 🏲
S FP Instruction Mix:
FP Arith/Mem Rd Instr. Ratio $^{\odot}$: 0.928
FP Arith/Mem Wr Instr. Ratio $^{\odot}$: 1.954
Top Loops/Functions with FPU Usage by CPU Time
S Collection and Platform Info

% of Scalar FP Instr. [©] : 6.9% FP Arith/Mem Rd Instr. Ratio [©] : 0.264 ► FP Arith/Mem Wr Instr. Ratio [©] : 6.298 ⊙ Top 5 hotspot loops (functions) by FPU usage This section provides information for the most time consuming loops/functions wi					
CPU Time $^{\odot}$	FPU Utilization	Vector Instruction Set	Loop Type 🖤		
126.149s	1.6% 🎙	SSE2(128) 🕅	Body		
5.004s	1.7%	SSE2(128)	Body		
2.678s	2.1%	[Unknown]	Remainder		
0.995s	4.0%	SSE2(128)	Body		
0.952s	1.3%	SSE(128); SSE2(128)	Body		
2.437s	N/A*	N/A*	N/A*		
	CPU Time ⁽²⁾ 126.149s 5.004s 2.678s 0.995s 0.952s	CPU Time [©] FPU Utilization [©] 126.149s 1.6% N 5.004s 1.7% 2.678s 2.1% 0.995s 4.0% 0.952s 1.3%	CPU Time [™] FPU Utilization [™] Vector Instruction Set [™] 126.149s 1.6% k SSE2(128) k 5.004s 1.7% SSE2(128) k 2.678s 2.1% [Unknown] 0.995s 4.0% SSE2(128) 0.952s 1.3% SSE2(128); SSE2(128)		

HARDWARE IS BECOMING MORE VECTORIZED, SO SHOULD YOU!

Optimization Notice



Categorizing and Correcting Inefficiencies Bad Speculation: *Microarchitecture Exploration Analysis*

- Bad Speculation is caused by either Machine Clears or Branch Mispredicts.
 - Machine Clears can be caused by self-modifying code, etc.
 - Branch mispredicts are more common. These occur when the paths taken by if, switch, for, do-while, and other conditional branches are incorrectly predicted and the uops have to be thrown out.
- Use Intel[®] VTune[™] Amplifier's Source Viewer to identify problematic branches.
- Avoid unnecessary branching:
 - Remove branches entirely if possible
 - Move branches outside of loops if possible.

Sou	Source Assembly 🗉 📰 🐼 🐼 🧐 🔝 🔍 Assembly grouping:								
S. Li.▲	Source	Bad ≫ Spec…							
580	while (cur != NULL) {	0.1%							
581	if (ry->mbox[cur->obj->id] != ry->serial) {	4.3%							
582	ry->mbox[cur->obj->id] = ry->serial;	1.3%							



Categorizing and Correcting Inefficiencies Front End: *Microarchitecture Exploration Analysis*

	Front-End Bound									
Front-End Latency				*		Front-End Bandwidth	«			
ICache Misses	ITLB Overhead	Branch Resteers	DSB Switches	Length	MS Switches	Front-End Bandwidth MITE	Front-End Bandwidth DSB	Front-End Bandwidth LSD		
0.0%	0.0%	0.2%	0.6%	0.0%	0.0%	0.6%	6.5%	0.0%		
0.0%	0.1%	1.8%	1.2%	0.0%	0.0%	1.2%	10.1%	1.8%		

- Front End Bound pipeline slots are common in JIT or interpreted code.
- Front End Bound can be bandwidth or latency:
 - **Bandwidth** issues are caused by inefficient instruction decoding, or restrictions in caching decoded instructions, etc.
 - **Latency** is caused by instruction cache misses, delays in instruction fetching after branch mispredicts, switching to the microcode sequencer too often, etc.



Categorizing and Correcting Inefficiencies


Back End: Microarchitecture Exploration Analysis, Memory Bandwidth

	Back-End Bound												
	Memory Bound Core Bound «												
>	» L3 Bound «				DRAM Bound « Store			Store Bo	und	*		>	
L1 Bound	L2 Bound	Contested Acc	Data Sharing	12 Latency	SO Eul	Memory Band	Memory Lat«	Store Latency	Ealco Shari	Split Sto	DTI P Store	Divider	Port Utilization
		Contested Acc	Data Shanny	L3 Latency	SQTUI	Memory Banu	LLC Miss	Store Latency	Faise Shah	Spiit Sto	DILB SIDIE		
3.2%		0.0%	0.0%	0.0%	0.0%	0.2%	0.0%	3.3%	0.0%	0.0%	0.2%	0.0%	26.6%
11.3%	4.8%	0.0%	0.0%	100.0%	0.0%	9.5%	0.0%	1.1%	0.0%	0.2%	0.2%	4.8%	17.2%

- Back End bound is the most common bottleneck type for most applications.
- It can be split into Core Bound and Memory Bound
 - **Core Bound** includes issues like not using execution units effectively and performing too many divides.
 - Memory Bound involves cache misses, inefficient memory accesses, etc.
 - Store Bound is when load-store dependencies are slowing things down.
 - The other sub-categories involve caching issues and the like. Memory Access Analysis may provide additional information for resolving this performance bottleneck.

Optimization Notice

Rebuild and Compare Results




Compare	-12	× r002hs		primes.cpp	r001hs	r000hs	primes_omp.cpp		
🔛 Choo	ose	Results	to Cor	npare				INTEL	VTUNE AMPLIFIER XE
Result 1:	r003	ah.amplxe						Browse	D Compare
Result 2:	r004	ah.amplxe						V Browse	Cancel
The	se res	ults can b	e compar	ed. Click the C	ompare button to	continue.			

⊲	🖞 Summary	😪 Bottom-up	😪 Caller/Callee	😪 Top-down Tree
6	Elapse	d Time ^② :	7.420s - 5.5	541s = 1.879s 🍺
	Instruc	tions Retired:	24,654,400,000	0 - 22,868,400,000 = 1,786,000,000
	CPI Ra	ate [@] :		1.326 - 1.363 = -0.037
	CPU F	requency Ratio	3.	1.040 - 1.042 = -0.003
	Total T	hread Count:		Not changed, 4
	Pause	d Time ^② :		Not changed, 0s
	🕥 CPU T	ime [®] :		12.603s - 11.987s = 0.616s


😔 CPU Usage Histogram 🔋

This histogram displays a percentage of the wall time the specific number of CPUs were running



Optimization Notice






high and local caches are not the problem

Focus on "Remote" metrics

Optimization Notice



Example: Poor NUMA Utilization



Look for areas of high QPI/UPI bandwidth

QPI/UPI BANDWIDTH IS COMMUNICATION BETWEEN THE SOCKETS. THIS MAY INDICATE SOME SORT OF NUMA ISSUE.



EXAMPLE: POOR NUMA UTILIZATION

Common causes of poor NUMA utilization

- Allocation vs. first touch memory location
- False sharing of cache lines
 - Use padding when necessary
- Arbitrary array accesses
- Poor thread affinity

WHERE IS YOUR MEMORY ALLOCATED AND WHERE ARE YOUR THREADS RUNNING?



Tuning Guides Available Online

<u>http://intel.com/vtune-tuning-guides</u>

Intel® VTune™ Amplifier Tuning Guides


Our tuning guides explain how to identify common software performance issues using VTune Amplifier and give suggestions for optimization.

Microarchitecture Code Name	Processors Covered	Tuning Guide
Apollo Lake	Intel Atom® Processor E3900 Series, and Intel® Pentium® and Celeron® Processor N- and J-Series	Download PDF
Skylake-X	Intel® Xeon Processor Scalable Family 1st Gen	Download New PDF Download Old PDF
Knights Landing	Intel® Xeon Phi™ Processor	Download PDF
Broadwell-E* (Server)	Intel® Xeon Processor E5 v4 Family	Download PDF
Skylake	6th Generation Intel® Core™ Processor Family	Download PDF
Broadwell	5th Generation Intel® Core™ Processor Family	Download PDF
Haswell-E* (Server)	Intel® Xeon® Processor E5 v3 Family	Download PDF
Ivy Bridge-E* (Server)	Intel® Xeon® Processor E5/E7 v2 Family	Download PDF
Haswell	4th Generation Intel® Core™ Processor Family	Download PDF
Sandy Bridge- EP/EX/EN (Server)	Intel® Xeon® Processor E5 Family	Download PDF
Ivy Bridge	3rd Generation Intel® Core™ Processor Families	Download PDF
Sandy Bridge	2nd Generation Intel® Core™ Processor Families	Download PDF
Many Integrated Core Architecture	Intel® Xeon Phi™ coprocessor	Read the Article

Optimization Notice



Example 1 – Matrix Multiply



Optimization Notice



Example 1 – Matrix Multiply

Interchange loop indices and collapse loops


S. Li.	Source	¢	lns Re	CPI Rate	≫ Fr. B.	В. S.
203	<pre>void multiply3(int msize, int tidx, int numt, TYPE a[][</pre>					
204	{					
205	int i,j,k;					
206						
207	<pre>#pragma omp parallel for collapse (2)</pre>					
208	<pre>for(i=0; i<msize; i++)="" pre="" {<=""></msize;></pre>					
209	for(k=0; k <msize; k++)="" td="" {<=""><td></td><td></td><td></td><td></td><td></td></msize;>					
210	#pragma ivdep					
211	for(j=0; j <msize; j++)="" td="" {<=""><td>64,</td><td>24</td><td>0.267</td><td>0.0%</td><td>0.0</td></msize;>	64,	24	0.267	0.0%	0.0
212	c[i][j] = c[i][j] + a[i][k] * b[k][j];	18,	60,	0.303	6.3%	0.5
213	}					
214	}					

💯 General Exploration 🛛 General Ex	ploration viewpoint (<u>change</u>) ⑦
🛛 😌 Analysis Target 🖄 Analysis Type 📟 C	ollection Log 🔋 Summary 🏼 🚭 Bottom-up
📎 Elapsed Time ^② : 1.684s 🍺	
Clockticks:	18,512,000,000
Instructions Retired:	60,394,000,000
CPI Rate [®] :	0.307
MUX Reliability [®] :	0.887
Front-End Bound [®] :	6.3% of Pipeline Slots
Bad Speculation [®] :	0.3% of Pipeline Slots
Back-End Bound [™] :	26.9% Nof Pipeline Slots
Memory Bound [®] :	15.4% of Pipeline Slots
	11.5% of Pipeline Slots
Divider [®] :	0.0% of Clockticks
Port Utilization [®] :	6.7% of Clockticks
Cycles of 0 Ports Utilized ^② :	0.0% of Clockticks
<u>Cycles of 1 Port Utilized</u> $^{\odot}$:	3.1% of Clockticks
Cycles of 2 Ports Utilized ⁽²⁾ :	3.6% of Clockticks
Occupies of 3+ Ports Utilized [®] :	79.3% of Clockticks
Vector Capacity Usage (FPU)	25.0% 🏲
<u>Retiring</u> [®] :	66.6% of Pipeline Slots
Total Thread Count:	4
Paused Time [®] :	Os

Optimization Notice




Example 1 – Matrix Multiply



Optimization Notice




Example 2 – Calculating Prime Numbers



Optimization Notice



Example 2 – Calculating Prime Numbers




Optimization Notice



Summary: Top Down Tuning Method

- Make system-level optimizations
- Make algorithmic optimizations
 - Use Threading Advisor to add threading
 - Use Concurrency Analysis and Locks & Waits Analysis to tune threading
- Make microarchitectural optimizations
 - Find your hotspots
 - Use Hotspots Analysis or Advanced Hotspots Analysis
 - For each hotspot, determine efficiency.
 - Use General Exploration Analysis to identify inefficient hotspots.
 - If inefficient: Categorize the bottleneck, identify the cause, and optimize it!
 - Hierarchical metrics in *General Exploration Analysis* focus your attention where it's needed most and allow you to easily identify the issue.
 - Memory Access Analysis can help with Back End Bound code.
 - Vectorization Advisor can help improve the efficiency of Retiring code.



	CPU Time 🔻					
Function / Call Stack	Effective Time by Utilization					
initialize_2D_buffer	9.423s					
▼ grid_intersect	3.209s					
intersect_objects	3.069s					
grid_intersect	0.141s					
sphere_intersect	2.424s					

Bad Speculation							
Branch Mispredict	Machine Clears						
0.0%	0.0%						
15.1%	0.0%						
0.0%	1.6%						
2.2%	0.0%						



Optimization Notice

Intel[®] VTune[™] Amplifier

Faster, Scalable Code Faster

Get the Data You Need

- Hotspot (Statistical call tree), Call counts (Statistical)
- Thread Profiling Concurrency and Lock & Waits Analysis
- Cache miss, Bandwidth analysis...¹
- GPU Offload and OpenCL[™] Kernel Tracing

Find Answers Fast

- View Results on the Source / Assembly
- **OpenMP Scalability Analysis, Graphical Frame Analysis**
- Filter Out Extraneous Data Organize Data with Viewpoints
- Visualize Thread & Task Activity on the Timeline

Easy to Use

- No Special Compiles C, C++, C#, Fortran, Java, ASM
- Visual Studio* Integration or Stand Alone
- Local & Remote Data Collection, Command Line
- Analyze Windows* & Linux* data on OS X*²


Quickly Find Tuning Opportunities

	CPU Time+ 🛠 🗹	^
Function / Call Stack	Effective Time by Utilization 🕅 Spin Overhead	
	🔲 Idle 📕 Poor 📒 Ok 🛢 Ideal 📒 Over 🛛 Time 🛛 Time	
■ FireObject::checkCollision	4.507s 0s 0s	
■ FireObject::ProcessFireCollisionsRange	3.444s 0s 0s	
■ NtWaitForSingleObject	0s 3.406s 0s	
std::basic_ifstream <char,struct std::char_traits<="" td=""><td>3.359s 0s 0s</td><td></td></char,struct>	3.359s 0s 0s	
	3.359s 0s 0s	
CBaseDevice::Present	2.335s 0.671s 0s	
Selected 1 row(s):	1.151s 0.728s Os	~


See Results On The Source Code

Source	Assembly 📰 📰 🐼 🐼 🧶 🔮 🔍	Assembly grouping: Address
Source Line	Source	CPU Time: Total by Utilization
81	for (int i = 0; i < mem array i max; i++)	0.300s
82	{	
83	<pre>for (int j = 0; j < mem_array_j_max; j++)</pre>	4.936s
84	1	
85	<pre>mem_array [j*mem_array_j_max+i] = *fill_val</pre>	7.207s

Tune OpenMP Scalability



Visualize & Filter Data



Optimization Notice



Legal Disclaimer & Optimization Notice

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <u>www.intel.com/benchmarks</u>.

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright © 2018, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Optimization Notice

