

MPF-I/88 Reference Manual

Table of Contents

- Chapter 1 How to Use Interrupt Service Subroutines
- Chapter 2 MPF-I/88 System Reset

Chapter 3 I/O Programming

- Chapter 4 MPF-1/88 Circuit Description
- Chapter 5 Description of I/O Device Drivers
 - 5.1 Cassette Output Device Driver 5-1
 - 5.2 Cassette Input Device Driver 5-9
 - 5.3 RS-232-C Interface Driver 5-13
 - 5.4 LCD Driver 5-24
 - 5.5 Audio Interface Driver 5-55
 - 5.6 Keyboard Driver 5-58

Appendix A Introduction to 8088 Assembly Language Instruction Set — with Examples

- 1. Data Transfer Instructions A-1
- 2. Arithmetic Instructions A-9
- 3. Logical Instructions A-18
- 4. String-Manipulation Instructions A-28
- 5. Transfer-of-Control Instructions A-34
- 6. Processor-Control Instructions A-46
- Appendix B Schematic Diagrams
- Appendix C Date Sheet of LCD
- Appendix D References

Preface

The MPF-I/88 is designed as a teaching aid for you to practising 8088 assembly language programming. With the MPF-I/88, you can write 8088 assembly language programs and test the programs. You can even develop your own microcomputer system based on the MPF-I/88.

The MPF-I/88 can be used by a programmer, who is already familiar with basic computer concepts and assembly language programming yet intends to learn programming a 16-bit microprocessor such as 8088. However, this learning kit can also be used by a beginner, who has no computer background and has never used a microcomputer before, to learn some basic computer concepts and assembly language programming.

As you read this manual, it is assumed that you have finished reading MPF-I/88 User's Manual and has run the sample program presented in that manual.

The MPF-I/88 Reference Manual provides the information you need to understand the internal operations in more detail, and thus, to use the system more flexibly.

Chapter 1 describes how to use the interrupt service routines supported by the monitor program of the system.

Chapter 2 gives a closer look of the operations performed during a cold or warm system reset.

Chapter 3 introduces input/output programming concepts.

Chapter 4 gives a circuit description of the MPF-I/88.


Chapter 5 describes how i/o device drivers for the MPF-I/88 were designed and their functions. This chapter guides you to read the the MPF-I/88 Monitor Program Source Listing and teaches you some program tracing techniques. You need to refer to the Monitor Program Source Listing and some example programs while reading this chapter.

Chapter 5 also introduces to you some of the frequently used Macro Assembler directives supported by MS-DOS Macro Assembler of Microsoft, which was used for the development of the MPF-I/88 monitor program.

2

Appendix A is designed for those who are not familiar with the 8088 assembly language instruction set. Explanation is provided for each individual instruction. Some simple but useful examples are given so that you may get a quick lesson of the instruction set and how each instruction is used. For the beginners who is not familiar with the 8088 instruction set, it would be better to begin with Appendix A. Although that appendix is valuable, you should not rely totally on Appendix A as a comprehensive hardware/software tutorial. You need to refer to other documentations in order to get a thorough understanding of the 8088 microprocessor.

Appendix D provides a list of the books which should be referenced as you learn to program the 8088 microprocessor.




How to Use Interrupt Subroutines

A set of useful interrupt subroutines are built in the MPF-I/88 monitor program. Each of these subroutines performs a pre-defined function such as returning control to the monitor program, inputting a character from the current console, generating a beep sound, or outputting a character to the console, etc. You can refer to an individual chapter in the MPF-I/88 User's Guide for a detailed description of the functions performed by these useful subroutines.

Sometimes you may wish to perform a specific subroutine function within your program. In this case, there is no need to write all the instructions comprising the interrupt service subroutine. You can simply use an INT instruction in your program to invoke the desired subroutine.

To use the interrupt service subroutines, you must first read the chapter on useful subroutines in the MPF-I/88 User's Guide. Some subroutines calls for the user to supply a value (it is sometimes referred to as input parameter) to the appropriate register or registers, while others require no input parameters. After the selected subroutine is executed, some subroutines will return a value to the appropriate register(s). The contents of some registers will be affected after the execution of some interrupt subroutine. All of such information is described in detail in that chapter.

If the interrupt service subroutine you intend to use requires that input parameters be loaded into the appropriate register(s), then you have to load the register(s) to be used by the interrupt sevice subroutine accordingly prior to using the INT instruction to invoke the service subroutine. When the execution of an interrupt service subroutine affects the contents of register(s), you should save the value of the registers whose value is to be affected by the execution of the interrupt service subroutine before using the INT instruction.



MPF-I/88 System Reset

The following is a brief description of the tasks performed during system reset. The MPF-I/88 performs a cold reset (cold start) when power is turned on. A warm start is performed when the RESET key is pressed.

During a cold start, the system performs the following tasks:

- Display the sign-on message "MPF-I/88", and the version number of the monitor program.
- 2. Perform a RAM test.
- 3. Perform a ROM checksum test.

COLD START

When power is first applied to the system, the CPU will begin executing the monitor program starting from physical address FFFFØH. This 20-bit actual address is calculated by adding the segment address FFFFH and the effective address ØH in the following way.

FFFFX ---> Code segment address + 0000 ---> Effective address FFFF0 ---> Actual address

Note that the segment address is first shifted left four bits for calculating the actual address. While the segment address is left-shifted, zeroes are shifted into the four least significant bits to form a 20-bit segment address.

Since only 16 bytes of memory are available between memory locations FFFFØH and FFFFFH (not enough for a large program), a jumpto-FCØØ3H instruction is executed as the first instruction of the monitor program. Then the monitor program will determine whether a cold start or a warm start is to be performed.

RAM Test


In case a cold start is to be performed, the RAM test will be performed first. The RAM test routine will write the two word patterns "5555" and "AAAA" into each memory word and read back the contents. If the contents of the memory word read match what was written into that memory word, the RAM check routine will continue to check the next word. If a mismatch is found, then the RAM may contain bad storage cells and the routine will display an error message. Note that the RAM test routine checks contiguous memory space. If the system RAM is not configured to reside in contiguous memory space, then only the low order memory range will be checked.

ROM Checksum Test

For the ROM checksum test, the contents of memory words are added together to form a checksum which is stored in a memory word. If the value of the low order byte of the memory word is zero, then we assume the ROM is tested O.K. Otherwise, an error message will be displayed.

The ROM checksum routine works in a much more complicated manner than the RAM test routine. The complexity of the software design of the ROM checksum routine is due to considerations aiming at making the system flexible for future system expansion. Before describing the programming logic of the ROM checksum routine, we will describe the possible ROM mappings.

The standard MPF-I/88 is built with one 27128 with a 16K memory space. The memory space in such a configuration is illustrated as follows. ROMØ is the one with memory address starting from CØØØH through FFFFH. The segment address assigned to ROMØ is FØØØH.




*** ROM Memory Map ***

Although one 27128 is used as ROM chip on the system, the ROM checksum routine treats the system in such a way that two 2764s can also be inserted as ROMs on the system board.

A flowchart is illustrated as follows for the ROM checksum routine.

2-2



The ROM checksum routine starts by checking if the ROM chips on the system board are 2764 ROM chips or 27128 ROM chips. A threebyte ROM identifier is stored in the first three bytes of each ROM. The first two bytes are stored with the two characters --MT -- which represents Multitech. When the ROM checksum routine detects the two characters, it determines that the ROM is stored with the codes designed by Multitech. The third byte of a Multitech's ROM is always filled with an ASCII characters in the range from Ø through 6. The ROM checksum routine decodes the three-byte ROM idenfifier as follows:

MTØ = ROM2 (in which MPF-I/88 line assembler and disassembler are stored.) MT1 = TVB - TV interface ROM MT2 = Auto-run ROM such as a BASIC interpreter. MT3 = Printer interface ROM MT4 = ROM for EPROM programmer board

The ROM checksum routine distinguishes a 2764 and 27128 by checking if the contents of the first three bytes starting from CØØØH are MTØ. If it is, then 27128 is used as the monitor ROM. Otherwise, the routine assumes that 2764s are used as the monitor ROM. ROM.

If a 27128 is detected, the routine will proceed to perform the actual ROM testing procedure. If an error is detected, it will display the error message. Otherwise, it will proceed to perform the expansion card test.

If a 2764 is detected, the routine will proceed to perform the actual ROM testing procedure by checking ROM1 first. If an error is detected, it will display the error message and proceed to detect whether ROM2 exists. It determines whether ROM2 is inserted by checking whether the contents of the first three bytes starting from 8000H are MT0. If it is, ROM2 exists. Otherwise, it will proceed to perform the expansion card test. If an error is detected during ROM2 testing, it will display the error message and then proceed to perform the expansion card test.

If an error is detected during a RAM or ROM test, you are suggested to replace the defective RAM or ROM chip with a good one. If you don't know how to replace the ICs, consult your local distributor for service.

Expansion Card Test

Expansion cards are assigned the segment address E000H. The expansion card test routine tests memory in 4K bytes increments. The first three bytes of the ROM module on an expansion card are stored with ROM identifier as mentioned before.

When an expansion card is detected, the initialization routine for that card will be executed. The address of the initialization routine is stored starting from the fourth byte on the expansion card. However, if an auto-run ROM is detected on the expansion card, the code stored in that auto-run ROM will be executed immediately. Thus, no initialization routine is executed when an auto-run ROM is detected.

Since the initialization routine starts with a CALL FAR instruction, you must use a RET FAR instruction starting from the fourth byte on the expansion card to skip the initialization routine if you intend to design your own applications with an initialization routine. However, when designing your own applications, be careful not to change the contents of the system stack.

If auto-run ROMs are inserted on both the system board and the expansion card, the one on the expansion card is executed since it is assigned with higher priority than the auto-run ROM on the system board.


A cold reset cycle is completed when the cxpansion card test is finished.

WARM START

During a warm start, the system performs the following tasks:

- 1. Create system vector table.
- 2. Create interrupt vector table.
- 3. Initialize printer port.
- 4. Initialize keyboard.
- Initialize RS-232 port Baud rate 9600, two stop bit, even parity check, seven-bit word length.
- 6. Generate a beep sound.
- 7. Check if an AUTO-RUN ROM is inserted in the empty socket reserved for an AUTO-RUN ROM or on an expansion card. If an AUTO-RUN ROM is present, the program contained in that AUTO-RUN ROM executes automatically.

To return the control to the monitor program, you can use the interrupt instruction INT 7.



I/O Programming

This chapter is a brief introduction to input/output programming on the MPF-I/88. The information provided here allows you to gain some ideas on I/O device programming. The chapter on useful monitor subroutines gives you some information on using built-in service routines to perform a variety of I/O tasks, but curious users and those developing special applications may be interested in writing their own routines to perform I/O directly.

If you do not intend to program the the I/O devices directly, this chapter can be skipped without harm. But as you get more and more familiar with the hardware and software of 8088, you may want to refer to this chapter.

If you are interested in I/O programming, you should not rely totally on this chapter to get familiar with I/O programming concepts. The monitor program source listing and the information presented in the Software Reference Manual are also very valuable sources of information.

There is a wide variety of I/O devices on the MPF-I/88. Some of the I/O devices such as the screen and the printer can be used for output only. Others such as the keyboard are capable of inputting data. Others, such as the tape interfaces or serial interface, can both input and output data.

For an I/O device to be functional, the three following conditions must be met:

- An interface circuit must be available. An interface circuit is a communication line via which the I/O device can talk to the system.
- An I/O device driver must be available. A device driver is a program which drives the I/O device so that the I/O device can interact with the system.
- 3) The I/O device must be installed or loaded into system memory.

If you intend to design your own I/O devices in the future, you may need to write your own device drivers. You may also include a device driver in your own application program for a specific application. The best way to learn I/O programming is to trace the existing device driver programs instruction by instruction. For the MPF-I/88 system, the device drivers are all included in the Monitor Program Source Listing.

3.1 I/O PORTS

3.1.1 Memory-Mapped I/O

There are two common ways to design I/O support circuitry on microcomputers. One is that I/O devices may be memory-mapped. I/O devices may be accessed through memory locations. In a computer system, an I/O device is said to be memory-mapped if it is accessed through memory locations.

3.1.2 I/O-Mapped I/O

A more common practice in computer design is to use I/O ports for data transfer between the system and external devices. Each I/O device configured in a system is assigned with a specific I/O port address. The MPF-I/88 uses this latter method. When data is to be transferred to a device, the OUT instruction is used. When data is to be transferred from a device to the system, the IN instruction is used.

3.2 I/O Port Addresses

The I/O port addresses assigned to I/O devices attached to the MPF-I/88 are listed as follows:

LCD:

	Read	Write
Command	1A2H	laøh
Data	1A3H	lAlH

Printer:

Printer output data port: Port 1EØH Printer strobe (STB): Bit 7 of port 18ØH BUSY (printer): Bit 6 of port 1CØH.

Keyboard:

Keyboard array output: Bit 3 through Bit 0 of port 180H and bit 0 through bit 7 of port 160H.

Keyboard array intput: Bit Ø through 4 of port 1CØH. Control key: Bit 5 of port 1CØH.

TAPE-OUT (beep): Bit 6 of port 180H.

TAPE-IN: Bit 7 port 1C0H.

3.3 The Printer Driver

The printer driver is a routine which is designed to send data from the system to the printer. Data to be output to the printer is first sent to the printer port LEØH through AL register. The system will then test if the printer is busy by checking bit 6 of port LCØH. If the printer is not busy, data will then be sent to printer buffer. When a low (zero) is sensed on the STROBE line (bit 7 of 180H), data is sent from the printer buffer to the printer.

When the printer routine is called, the system will first save the system status by pushing the contents of all registers onto the stack and then alter the contents of the Data Segment register so as to point to system data. After a data transfer has been completed between the system and the printer, the STROBE line will again be pulled high and the printer driver will return the result of a data transfer via the AH register. If a data transfer is performed successfully, then a zero will be returned to the AH register. If a data transfer is not performed successfully, then a one will be returned to the AH register.

3.4 Programming the Display

The LCD is programmed through four I/O ports - 1A0H, 1A1H, 1A2H, and 1A3H. When a command is to be written to the LCD, port 1A0H is used. When a command read is to be performed, port 1A2H is used. Data is output to the LCD via port 1A1H, and input to the LCD via port 1A3H.

To program the LCD, you must refer to the data sheet of the LCD display, which is in an appendix, and the display driver, which is included in the MPF-I/88 Monitor Program Source Listing. The programming techniques for LCD is also explained in a chapter of the MPF-I/88 Reference Manual.

3.5 Keyboard

The keyboard matrix consists of 12 column lines and five row lines. The system scans the keyboard every 15 milliseconds. During a keyboard scan one of the 12 column lines connecting to the bit Ø through bit 3 of port 180H and 8 bits of I/O port 160H and is pulled low, while the other 11 column lines are high. When a key is pressed, a low pulse is sensed on one of the row lines and a code is sent to the system. Please refer to the keyboard matrix chart and a chapter of the MPF-I/88 Software Reference Manual.

3.5.1 The Control Key

Bit 5 of output port 1C0H is used by the Control key. When the Control key on the keyboard is pressed, this pin is active.

3.6 Audio Interface

When data is to be transferred from the system to tape, it is sent through bit 6 of output port 180H using the OUT instruction. Output to the buzzer is also sent through this bit.

When data is to be read from tape to system, it is sent through bit 7 of input port LCØH using the IN instruction.

3.6.1 Tape Format

Each time the system writes data to tape, data is recorded onto tape in a fixed tape format. The tape format is defined below:

- 1) Leader tone: 256 consecutive bytes of 00.
- 2) Sync bit: 1
- 3) Sync byte: Ø16H
- 4) Data: 256 bytes of data are stored as a block (data record).
- 5) CRC bytes: Each data block is followed by two CRC (Cyclic Redundancy Check) bytes.
- 6) Tailer : The tailer consists of four bytes.

The leader tone is designed to act as a signal, enabling the system or tape recorder to detect incoming data when data is to be transferred.

The sync (short for synchronization) bit is sometimes referred to as a framing bit or start-stop bit. The system outputs this bit to tell an external device (in this case the tape recorder) that a data transmission is to occur.

The sync byte is used as a data transmission protocol; i.e., when data is read from tape to system, if a correct sync byte is read, then data can be transmitted to the system. If the correct sync byte is not found, the interface driver will search for the leader again.

Data is stored on tape as a series of 256 bytes of data records. Each 256-byte data record is followed by two CRC bytes. The CRC bytes are used for checking errors during data transmission. The CRC bytes are written onto tape after each data record when data is stored onto tape. When data is read from tape to system, the system will generate two CRC bytes according to the preceding data record read. Then the two CRC bytes so generated will be compared with the CRC bytes. If the contents of CRC bytes match, this signals that a data record is transmitted correctly. Otherwise, an error occurred during the data transmission.

The tailer marks the end of a file.

The MPF-I/88 tape format is illustrated as follows:

MPF 1/88 TAPE FORMAT

File_leader 256 bytes "g"	bit	Sync byte "Ø16H"		File_leader 256 bytes "FF"	bit	Sync byte "Ø16H"	abo bytes	CRC 2 bytes	Data 256 bytes	CRC 2 bytes	Taile 4 Bytes
---------------------------------	-----	------------------------	--	----------------------------------	-----	------------------------	-----------	-------------------	-------------------	-------------------	---------------------

The cassette interface driver also allows cassette tape on which data is stored in IBM PC cassette tape format to be loaded into system memory. The IBM tape format is illustrated as follows:


IBM PC TAPE FORMAT

File_leader 256 bytes "FF"	bit	1.	Data 256 bytes	CRC 2 bytes	Data 256 bytes	CRC 2 bytes	Data 256 bytes	CRC 2 bytes	Taile 4 Bytes

1) Leader: 256 consecutive bytes of FF.

- 2) Sync bit: Ø
- 3) Sync byte: Ø16H
- 4) Filename: The filename is stored in eight bytes.
- Filename delimiter: One byte of filename delimiter ØØ is stored immediately following a filename.
- 6) Starting address: Four bytes are used for storing the starting address of file. The starting address consists of two bytes for the segment address and two bytes for the offset address.
- 5) File length : The length of a file is stored in two bytes.

The data record on an IBM formatted tape is also formed by 256 bytes, which is followed by two CRC bytes.



MPF-I/88 Circuit Description

This chapter will give you a brief circuit description of the MPF-I/88. After reading this chapter, you will have some ideas on how the hardware components function in the system. For the readers who are not interested in the hardware aspects of the system, this chapter can be skipped. However, for the readers who are interested in the hardware and intend to expand the system for their own special applications, this chapter should be read thoroughly while tracing the schematics.

We will cover the functional components of the system in the following order:

- 1. The CPU and its support circuitry, including
 - 1) System timing circuit,
 - 2) System wait logic,
 - 3) System reset circuit,
 - 4) Interrupt logic,

 - Bus buffer,
 Memory and I/O device decoders.
- 2. System memory,
- 3. Input/Output interface logic.

THE CPU AND ITS SUPPORTING LOGICS

1) System Timing Circuit

The system timing circuit consists of a 14.318 MHz crystal oscillator and the 74LSØ4 at board location U4. A frequency of 14.318 MHz is generated at pin 2 of U4. This signal is divided by three to obtain a frequency of 4.77 MHz at pin 3 after going through the divide-by-three circuit at UlØ. The clock frequency of 4.77 MHz is supplied to pin 19 of U3 (the CPU) as system clock and the 62-pin expansion slot (EXT-BUS).

2) Wait Logic

The wait state logic is necessary to pull the READY input (pin 22) of 8088 low while the system is performing an I/O read or write. The wait state logic consists of the ICs on U5, U6, U9, U13, and U14. When the system (CPU) is going to perform an I/O read or write, the outputs of 8088's $\overline{\text{RD}}$ (pin 32) and $\overline{\text{WR}}$ (pin 29) will be ANDed at the AND gate at U6, whose output will then be sent to pin 1 of the dual 2 to 4 line decoder at U14. Since the 8088's IO/M output (pin 28) is sent to pin 2 of U14, pin 4, 5, 6, 7 of U14 will generate one of such signals as MEMR, IOR, MEMW, IOW depending on the states of the two inputs of pin 1 and pin 2. The signal lines of MEMR, IOR, MEMW, IOW are connected to the pins B12, B14, B11, and B13 of EXT-BUS through the octal bus driver 74LS244 at U13.

IOR and IOW, after going through EXT-BUS, will again be ANDed at U6 and output from pin 3 of U6 to pin 13 of U5 (a quad 2 input OR gate). The output of the OR gate will be supplied to the READY input of 8088 (pin 22) through a dual D type flip flop 74LS74 at U9 in order to generate a wait cycle. (Note that the input to pin 11 of U9 is supplied by pin 2 of U10 so that the negative portion of a system clock cycle can be used for system synchronization.) In case a longer period of wait state is needed by a peripheral device, a low pulse can be sent through line A10 I/O CHANNEL READY of the EXT-BUS to pin 13 of U9 to insert extra wait states.

3) System Reset Circuit

The RESET signal is first sent to the system reset circuit at pin 1 of U8 (74LS14 - a hex inverter Schmitt Trigger) from the keyboard. After the RESET signal is squared up by the Schmitt Trigger, it is supplied through pin 3 (of the Schmitt Trigger) to pin 21 of the CPU to initialize a system reset cycle. The RESET signal is also present to line B2 of the EXT-BUS. Pin 4 of the Schmitt Trigger is connected to pin 1 of U21 and U22 (octal D type flip flop with clear) to clear the contents of the flip flop.

4) Interrupt Logic

An interrupt request generated by a peripheral device is first sent to the CPU through line B8 of EXT-BUS to pin 13 of U8. It is then sent to INTR (pin 18 of 8088) through pin 11 of U4 (a hex inverter). After the INTR signal is accepted by the 8088, it will generate an interrupt acknowledge (INTA), a low active pulse. The low pulse is sent to the interrupting device through line B5 of the EXT-BUS.

Users can apply a shorting plug (close jumper) at JP2 in order to route interrupt requests from IRQ2, IRQ3, IRQ4, and IRQ7 to the 8088. We will describe how to route interrupt requests to the 8088 later. Note the close jumper is provided in a standard MPF-I/88 package. It is illuatrated as follows:





Diagram of a Close Jumper

If you have an adapter card such as the IBM Parallel Printer Adapter (which uses IRQ7 to interrupt the 8088), you can plug this adapter card into the optional expansion unit (or a 62-pin H connector which you can solder to the position reserved for it on the main PC board) and apply the shorting plug to route IRQ7 to 8088. Note that the shorting plug is applied to the desired pair of pins as illustrated in the following chart.




The hardware design of MPF-I/88 allows the 8259 Programmable Interrupt Controller to be used to handle interrupt processing. If you intend to use an 8259 to handle interrupt processing with the system, the shorting plug is applied to JP2 in a different way.

4-3

Take for example that an adapter card using IRQ2 to interrupt the 8088 is to be used together with the 8259 interrupt controller. You can plug this adapter card into the optional expansion unit (or an on-board 62-pin H connector installed on the main PC board by yourself). And then plug the 8259 card into the expansion unit.

After you have configured the system this way, the close jumper can be applied to JP2 as follows. Note that when an 8259 is used in the system, the close jumper should only be applied to any two of the four pins on the right column, and 8259 pin 17 (INT) is connected to pin B8 (INTR) of the expansion unit.



5) Bus Buffer

The bus buffer consists of Ul (74LS373 - octal transparent latch), U2 (74LS244 - octal tri-state bus driver), Ull (74LS373), Ul2 (74LS245 - octal tri-state bus transceiver), and Ul3 (74LS244). The 74LS373 at Ul is used as a latch for the high order address/status lines A16/S3, A17/S4, A18/S5, A19/S6, DT/R, $\overline{SS0}$, and \overline{IO}/M . The 74LS244 at U2 serves as a bus driver for the eight address lines A8 through Al5. The 74LS373 at Ull acts as a latch for the eight multiplexed address/data lines ADØ through Because the system uses multiplexed bus configuration, pin AD7. 25 of 8088 (ALE - Address Latch Enable) is connected to the clock inputs (pin 11) of the two latches at board location Ul and Ull through pin 13 of the bus driver at Ul3. With the ALE line connecting to the two address latches at Ul and Ull, valid address can be latched at the first T state of a bus cycle as soon as the ALE signal is pulled high. Pin 3, 8, and 18 of Ul are connected to $\overline{10}/M$, DT/\overline{R} , and SS0; since they are combined to reflect the state of system bus cycles. They also determine the state of the red LED, which is illuminated when the system is in a HALT state.

6) Memory and I/O Device Decoders

a. The ROM/RAM Decoder

The 74LS139 (dual 2 to 4 line decoder) at Ul4, 74LS138 (3 to 8 line decoder) at U7, and the 74LS138s at U16 and U15 are used as memory and I/O device decoders. The line decoder at U14 is the RAM/ROM decoder. Pins 13 and 14 of the line decoder, together with pin 6 of U6, determine whether ROM or RAM is to be selected.

b. The ROM Decoder

The ROM decoder is located at U7. Pins 3 and 6 (address lines Al6 and Al7), pins 1 and 2 (Al4 and Al5), and pin 5 of the ROM decoder determine the states of the three outputs Y5, Y6, and Y7 (pins 7, 9, and 10) of U7, which in turn govern which ROM chip is selected. Either two 8K x 8 or 16K x 8 ROM chips can be used as system ROM. The standard MPF-I/88 is built with one 16K x 8 ROM chips. Thus, the standard MPF-I/88 has a total memory capacity of 16K.

If Al6 = 1, Al5 = 0 and Al4 = 1, then Y5 is pilled low. When Y5 is pulled low, the ROM chip installed at U20 is enabled. The starting address of this ROM chip is F4000.

If Al6 = 1, Al5 = 1 and Al4 = \emptyset , then Y6 is pulled low. When Y6 is pulled low, the ROM chip installed at U19 is enabled. The starting address of this ROM chip is F8000. If A16 = 1, A15 = 1 and A14 = 1, then Y7 is pulled low. When Y7 is pulled low, the ROM chip installed at U18 is enabled. The starting address of this ROM chip is FC000.

c. The RAM Decoder

The RAM decoder is located at Ul6. The state of pin 4 of Ul6 is determined by Al6 and Al7. The state of pin 5 of Ul6 is determined by Al3 and Al4. The outputs of Ul6, YØ, Yl, and Y2 - are determined by pins 4, 5, 2 (Al2), 1 (All), and 3 (Al5). Either 2K x 8 or 8K x 8 RAM can be used as system RAM. If 2K RAM is used, the RAM decoding is shown as follows:

If zero is present on A15, A14, A13, A12, and A11, then Y0 is selected. In this case, the starting address of the RAM selected is 00000.

If zero is present on A15, A14, A13, and A12 but with A11 = 1, then Y1 is selected. In this case, the starting address of the RAM selected is ØØ800.

If Al5 = 0, Al4 = 0, Al3 = 0, Al2 = 1 and Al1 = 0, then Y2 is selected. In this case, the starting address of the RAM selected is 01000.

If 8K RAM is used, the RAM decoding is shown as follows:

If Al5 = \emptyset , Al4 = \emptyset , and Al3 = \emptyset , then Y \emptyset is selected. In this case, the starting address of the RAM selected is $\emptyset\emptyset\emptyset\emptyset\emptyset\emptyset$.

If Al5 = \emptyset , Al4 = \emptyset , Al3 = 1, then Yl is selected. In this case, the starting address of the RAM selected is $\emptyset 2000$.

If Al5 = 0, Al4 = 1, and Al3 = 0, then Y2 is selected. In this case, the starting address of the RAM selected is 04000.

If 8K RAM is used, JP3 and JP4 should be re-routed as follows:

	JP4	JP3
2K x 8	Closed	Open
8K x 8	Open	Closed

d. The I/O Decoder

The I/O decoder is located at Ul5. Pins 1, 2, 3 (A5 through A7), 4, 6 (A8, A9), and 5 ($\overline{10R}$ or $\overline{10W}$) of the I/O decoder are used to determine the I/O decoding. Devices accessed through Ul5 are: 1) the display (I/O port address IAØ), 2) the keyboard (I/O addresses 160, 180, and 1CØ), 3)

the printer (I/O address lE0), and 4) the audio interface (I/O addresses 180 and lC0). When an I/O port is selected, the corresponding output of the decoder (Y3, Y4, Y5, Y6, Y7) is activated.

SYSTEM MEMORY

The system ROM chips are located at U18, U19, and U20, while the RAM chips are located at U23, U24, and U25. Either 8K or 16K ROMs can be installed at locations U18, U19, and U20. Either 2K or 8K RAMs can be installed at locations U23, U24, and U25. Jumper wires should be applied to U7 or U16 in order to select the type of RAM chip used.


INPUT/OUTPUT INTERFACE LOGIC

The outputs of U15 (Y3 through Y7) determine exactly which I/O port is accessed. U21 and U22 are used as the latches for keyboard output data, while U26 is used as the driver for keyboard and tape input data. U27 and U8 are used for processing input signals from the Tape. Tape output signals are sent out from the output of U21 (pin 5). This pin also determines the state of the buzzer and the green LED.

Pin 3 of U28 (555) generates a 15 ms clock as the source signal for NMI. Pin 4 of U9 is programmable. It can be strapped low to disable an NMI request from pin 4 of U9 when it is desired that an NMI from this pin not to be generated.


U17 is used as a latch for printer output data.

The 7805 is a voltage regulator that converts +9V input to +5V output. The +5V voltage needs to be supplied to the system for proper operation. A switching power supply must be used to supply the needed power when expansion card is to be installed to the system.



4-7

٠



Description of I/O Device Drivers

5.1 Cassette Output Device Driver

Without a device driver for writing data to tape, you have no way to store data onto tape even if the hardware circuit supports an audio output interface.

Before discussing the tape write device driver, we will describe the relationship between the tape write device driver and the command interpreter, which will affect the way the device driver executes.

COMMAND INTERPRETER

The MPF-I/88 monitor program contains a command interpreter, which prepares a user-entered monitor command in such a way that it becomes easier for the monitor to process the entered command.

A monitor command is always entered with the command character. For example, if a tape write is to be performed, then the command character is W. Sometimes a command is entered with addresses and user-specified information. For example, if you intend to write information to tape, the command line may appear as follows:

>W 100:00 80 /'TEST

Once this command line is entered, the command interpreter will count the number of addresses contained in the command line and store this number into CH. It will also count the number of bytes entered as user-specified information and load the number into CL. In the above example, the number of bytes is four since each of the character in a filename takes one byte.

Each time a monitor command is entered, the command interpreter will be called. When being called, the command interpreter will process the command line entered in the manner described above and then pass the necessary information of the command interpretation process and control to the individual monitor command for further processing.

SOME BASIC MACRO ASSEMBLER DIRECTIVES

Before going any further to explain the tape write device driver, it is necessary to pause for a while to study the Macro Assembler directives since the monitor program was assembled using Microsoft's Macro Assembler. In order to trace the monitor program thoroughly, you must be familiar with the use of the Macro Assembler.

The PROC Assembler Directive

The tape output driver W_CMD begins with the MS-DOS Macro Assembler directive PROC (short for procedure). The PROC direc-

tive is used to make the program more readable to users. During program assembly time, it tells the assembler that a whole PROC block is to follow. In other words, a block of assembly program instructions will follow the PROC assembler directive. A PROC is executed from a CALL or JMP instruction. For more details of the MS-DOS assembler directives, you can refer to Microsoft's Macro Assembler Manual. If you don't have that manual, consult your MPF-I/88 distributor for information on how to purchase that manual.

The W CMD procedure contains the following important procedures:

FILE_WRITE : Write MPF-I/88 tape format to tape. TAPE_WRITE : Write IBM PC tape format to tape. WRITE 1 BYTE : Write one byte to tape. WRITE 1 BIT : Write one bit to tape.

The functions of these procedures will be explained later. After reading the descriptions of these procedures, you are suggested to trace these procedures instruction by instruction. Tracing a program is the best way to learn programming.

Now you are suggested to find the W CMD procedure in the MPF-I/88 Monitor Program Source Listing. To get to know how to read the monitor source program, you need to refer to the Microsoft's MS-DOS Operating System Macro Assembler Manual and Microsoft's Cross-Reference Utility for MS-DOS Operating System. If you do not know how to get these two manuals, please consult your MPF-I/88 distributor. But even if you do not have the two manuals at hand, we will still teach you how to read the monitor source program.

To find the W_CMD procedure, you need to use the cross reference section of the monitor source program listing. The first page of the monitor source program listing comes under the heading

The Microsoft MACRO Assembler, Version 1.25 Page 1-1

That message says that the monitor source program was assembled using Microsoft's MACRO Assembler, Version 1.25. Since there are several different versions for the Macro Assembler, it is important to note the version number in order to distinguish among different versions. Page number is printed together with the heading on each page for easy reference. What comes on the next line following the heading is the date it tells when the monitor source program was assembled. A general practice is that a monitor program will have to be assembled for many times before it is finally released. From the program listing of the MPF-I/88 monitor program, you will know that the current release of the monitor program is based on the source program which was assembled on Jan. 17, 1985. Sometimes it is possible for a company to upgrade the software without prior notice.

SYMBOL TABLE

Thumbing through the monitor source program listing, you will discover that there are 78 pages which are printed under the same heading. Then you will come across the part designated as the symbol table for the source program you have just gone though. The symbol table lists all the symbols used in the program and gives such information as type, value, and attribute related to a symbol. Please refer to Microsoft's Macro Assembler Manual for details. The symbol table comes under the heading:

The Microsoft MACRO Assembler, Version 1.25 Page Symbols-1

You will find that there are a total of 14 pages of symbol table.

CROSS REFERENCE

Then comes the cross reference section which is printed under the heading:

Symbol Cross Reference (# is definition) Cref-1

You will find that there are a total of 14 pages of cross reference.

The most efficient way to find a routine in the source program such as W_CMD is to use the cross reference. The entries in the cross reference section are listed alphabetically. To find the location of the procedure W_CMD, you should go through the entries until you found W_CMD. On page 14 (Cref-14) you can locate the entry of W_CMD. It is listed as follows:

W_CMD 2940# 2991 4083

The three numbers following the procedure name W_CMD are the line numbers affixed to each program line in the monitor source program listing by the Macro Assembler. Note that each line of the monitor source program listing is prefixed with a line number. The three numbers are where you can find the name W_CMD. The line number with a # sign is where the name W_CMD is defined. To find out how W_CMD works, you should refer to line 2940 which is located on page 1-54.

The ASSUME Assembler Directive

Following the CLI instruction is the assembler directive ASSUME. This directive tells the Macro Assembler where (in which segment) symbols can be referenced. In the tape output driver program, symbols can be referenced through CS and DS registers. The code segment is pointed to by CS register and the data segment is pointed to by the DS register.

LABEL

To output a bit from the system, you must first load the DX register with the I/O port address (180H), which is specified by the label TAPE IO OUT. A label is a name which is converted to an address when the program is assembled by the assembler. A label is usually the destination for a JMP, CALL, or LOOP instruction.

For more detailed definition for LABEL and the use of the LABEL directive, please refer to Microsoft's Macro Assembler Manual.

The W CMD procedure contains the following labels:

W_CMD_1 W_CMD_2 FILE_LEADER WRITE_BLOCK WRITE_CRC_BYTE WRITE_TAILER

When a program is too complex to trace, you are suggested to trace the labels first and then you will be able to know the program logic, based on your understanding of labels and procedures.

Now we are going to introduce to you some basics on the write-totape device driver.

Bit 6 of the output port TAPE_IO_OUT is the bit from which data is written out

When information is to be output from the system, bit 6 of the port specified by TAPE_IO_OUT is used to send out the bit string.

Disable Interrupt

The DISABLE INT routine clears the interrupt flag and NMI interrupt so that a tape write operation will not be interrupted by another event.

OUTPUT A BIT 1

When information is written to tape, actually a bit string consisting of zeroes and ones are output serially from bit 6 of TAPE IO OUT port.

When a one is to be output, bit 6 of port 180H actually outputs a one ms (millisecond) pulse with a high 500 ns (nanosecond) half cycle and a low 500 ns half cycle.

OUTPUT A BIT Ø

When a zero is to be output, bit 6 of port 180H actually outputs a 0.5 ms (millisecond) pulse with a high 250 ns (nanosecond) half cycle and a low 250 ns half cycle.

FUNCTIONAL DESCRIPTION OF TAPE OUTPUT DRIVER

The following is a functional description of the tape output driver W CMD.

After the command information as processed by the command interpreter is submitted to the individual command, the individual command will examine if the command is entered according to the command syntax. If it is entered according to the command syntax, a CALL or JMP instruction will be executed to perform the desired functions. If not, the command will set the Carry flag and a RET instruction will return program control to the command interpreter, which will then display the error code telling the user that the command entered is not executable because of command syntax error. Note that when an error is detected by the individual command, it will always set the Carry flag to let the command interpreter know that an error has occurred..

For the W CMD routine, it will first check if the entered command follows the defined syntax of the command. If not, an error message will be shown. The W CMD routine assumes that a memory range will be output to tape, thus the starting address of the memory range should always be smaller than the ending address. If the starting and ending addresses are entered otherwise, then a range incorrect error will be displayed.

FILE NAME FILLER -- Filler Bytes

After W CMD has performed the command syntax and the memory range checks, it will check whether the length of filename is less than eight characters. The length of a filename should never be greater than eight bytes (characters). If it is greater than eight characters, then error message will be displayed by the command interpreter. If the filename length is less than eight characters, the W_CMD routine will continue by calling the FILE NAME FILLER.

An 8-byte memory space is reserved for the characters which make up the filename. If less than eight characters are used, FILE NAME_FILLER will fill the unused memory space with the ASCII code for the space character (20H) and execute a RET to the main program to execute W_CMD_2. W_CMD_2 will place the end of filename code (0A0H) to the position immediately following the memory space containing the filename. The remaining instructions of W_CMD_2 are designed to prepare a set of pointers and counter such as the ES, SI, and CX. The ES and SI are loaded with the segment and offset addresses of the starting address, respectively, while CX is loaded with the value of file length.

FILE WRITE -- Writing MPF-1/88 Tape Format to Tape

After loading the pointers and counter with appropriate values, the tape output driver will write the MPF-I/88 tape format to tape. MPF-I/88 tape format is described below:

MPF 1/88 TAPE FORMAT

File_leader 256 bytes "g"	Sync bit -1-		<pre>FILE MESSAGE DATA 8 bytes: filename 1 byte: filename delimiter "A@" 4 bytes: starting address; seg.:offset 2 bytes: file leng</pre>	"FF"	bit		and bytes	CRC 2 bytes	Data 256 bytes	CRC 2 bytes	Taile 4 Bytes
---------------------------------	--------------------	--	--	------	-----	--	-----------	-------------------	-------------------	-------------------	---------------------

The MPF-I/88 tape format starts with a file leader. The file leader is 256 consecutive bytes of zeroes. The file leader is designed to let the system know that a file is about to start when data is to be read back to the system. After writing the leader to tape, the tape output driver will write a sync bit 1 and a sync byte 16H, which is followed by the filename, starting address of the memory range to be output, and file length, to tape.

Writing a Ø.2 Second Delay to Tape

Since the tape input device driver is designed to be able to read information stored in IBM Personal Computer tape format, the MPF-I/88 tape output driver will also write the IBM PC tape format to tape with the TAPE_WRITE procedure. But before writing the IBM PC tape format to tape, a 0.2 second delay is output to tape to separate the MPF-I/88 and IBM PC tape format.

TAPE WRITE -- Writing Data Block to Tape

After writing the Ø.2 second delay, the tape output device driver will write data block to tape.

WRITE BLOCK

This block of instructions (sometimes a block of instructions is also called a program module) performs the actual data output operation. It calls WRITE_BYTE, and WRITE_1_BYTE in turn calls WRITE_1_BIT in order to output data to tape.

WRITE FILLER_BYTE

Data is written to tape in units of 256 bytes. In other words, 256 bytes form a data record. If the data to be recorded unto tape is less than 256 bytes, the unused bytes are filled with filler bytes, which is meaningless to the system when they are read back from tape. Since one data record is insufficient for recording the tape format, the unused area of the second data record is filled with filler bytes.

WRITE_1_BIT and WRITE_1_BYTE

Data is written to tape one bit at a time. The data bit to be output is first placed in the Carry flag and then output to bit 6 of port TAPE IO OUT. One byte of data is output by using the LOOP WRITE ALL BIT instruction.

WRITE CRC BYTE

When WRITE 1 BYTE is executed, the subroutine CRC_GEN (CRC byte generator) is called. CRC_GEN is called to generate the values to be placed in the two CRC bytes. After 256 bytes have been output to tape, WRITE_CRC_BYTE will write two CRC bytes to tape.

WRITE TAILER

After the whole memory range is output to tape, a file tailer will be output to tape by WRITE_TAILER. The file tailer consists of four bytes of 1.


A CLOSER LOOK OF WRITE 1 BIT

Although we assume that at this time you have cultivated the habit of tracing the instructions of a program in order to follow the logic flow of a program, we still feel you may be interested in some of the programming techniques applied to write the tape output driver. We will trace the WRITE_1_BIT procedure in more detail below.

DISPLAY 250

After PUSHing CX and AX onto the system stack (This is for saving the values of CX and AX) for future use, since the values of these two registers will be altered in the WRITE 1 BIT procedure), the value of the variable DISPLAY 250 ($39 = \overline{27H}$) is loaded into CX. This value and TUNING 1 (17 = 11H) make sure that when a zero is output, the pulse wave for a zero will consist of a high 250 ns half cycle and a low 250 ns half cycle as illustrated below:

F_7




PULSE WAVE FOR A BIT Ø

Note that ØCØH is loaded into AL in the first instruction of W BIT_Ø. This value represents a bit pattern of 11000000. This bit pattern is then output to port TAPE_IO_OUT which is addressed by DX. Note bits 7 and 6 are both one at this time. Bit 6 is used to access the TAPE_IO_OUT port. Bit 7 actually has nothing to do with tape output driver. However, if bit 7 is set to 0, then you won't be able to activate the printer when you intend to access the printer later. This is because that bit 7 of port 180H is used for printer strobe.

AL is ANDed with the value ØBFH in order to set bit 6 of TAPE_IO_OUT to zero. After bit 6 is set to zero as a result of the AND operation, the bit pattern 10111111 is output to TAPE_IO_OUT using the OUT instruction. This begins the low 250 ns half cycle of a zero pulse wave.

The Carry Flag

The instruction JNC W BIT 0 A in the WRITE 1 BIT procedure is used to determine if a bit 0 is to be output to tape. If it is, program execution will flow to W BIT 0 as we have just mentioned. If the carry flag is set, then a bit 1 is to be output to tape and W BIT 1 will be executed. Note that when a bit 1 is to be output to tape, the time delay for the LOOP operation will be lengthened by adding DISPLAY 250 to TUNING 2 (61 = 3DH). This is because a bit 1 takes a high 500 ns half cycle and a low 500 ns half cycle to represent. The pulse wave for a bit 1 is illustrated as follows:



The values for DISPLAY_250, TUNING 1, and TUNING 2 are caculated by summing up the execution time of each instruction involved in a WRITE 1 BIT operation. You can try to figure out how to calculate these values as an exercise.

5.2 Cassette Input Device Driver

Without a device driver for reading data from tape, you have no way to access data which is stored on tape even if the information was previously stored on tape with a tape output (write-to-tape) device driver such as the one we have mentioned in the previous chapter.

If you have already traced the instructions in the previous experiment, then the read-from-tape device driver to be discussed will be easy for you to understand.

Instead of discussing the instructions one by one, we will study the device driver modularly. In other words, the monitor command R (or the R_CMD procedure) is discussed according to the functions of each procedure used in the tape input device driver.

The device driver allows you to read MPF-I/88 or IBM PC formatted tape. However, if you intend to load a tape of IBM PC tape format to the memory of MPF-I/88, you must make sure there is enough amount of RAM for the program to be loaded.

You are suggested to read the chapter on I/O Programming of this manual in order to get some basic I/O programming concepts before reading the following paragraphs any further. You are also suggested to trace the instructions of the procedures carefully as listed in MPF-I/88 Monitor Program Source Listing in order to learn the art of 8088 assembly language programming. Tracing a program can be one of the best ways to learn programming.

After reading the chapter on I/O Programming and open up your MPF-I/88 Monitor Program Source Listing, you are ready to read further.

The device driver (procedure R_CMD) contains the following procedures:

FILE_READ TAPE_READ READ_BLOCK READ_1_BYTE READ_1_BIT READ_HALF BIT

A smart way to learn programming is to trace a program modularly. You are suggested to try to figure out the function of each procedure and then the function of labels contained in the R_CMD procedure.

If a procedure is too complex to trace, examine the functions of labels related to the procedure first and then you will have some ideas of how the procedure works to complete a specific task. This is the kind of decipline that good programmers need.

LABEL

A label is a name that serves as the target of LOOP, JUMP, and CALL instructions. In other words, a label is used as the operand for LOOP, JUMP, and CALL instructions. A label is assigned an address by the assembler. A label is entered by the program in the source program. After the source program has been assembled, labels are converted to addresses by the assembler. Please refer to Microsoft's Macro Assembler Manual for more details about label.

FUNCTIONAL DESCRIPTION OF THE TAPE-READ DEVICE DRIVER

The following is a functional description of the tape-read device driver.

Check If a Command Line Is Entered Correctly

To read data from tape, the tape input device driver first checks if the command line was entered without syntax error and whether a legal filename was entered.

As you may recall, the command interpreter will submit some data to the R command (the read-from-tape device driver). The case is similar to the W command. In case a command line is entered as follows:

>R <addr>/<filename>

The command interpreter will store the number of addresses entered in CH and the number of characters which make up the filename in CL.

Two CMP instructions are used to check if the command line was entered without syntax error and whether a legal filename was entered. If an error is detected, the command interpreter will display the corresponding error code of that error.

If the command line is entered correctly, the device driver will execute the FILE READ procedure to fetch the MPF-I/88 file leader, including the sync bit, sync byte, etc.

Since data is written to tape in a pre-defined tape format as mentioned in the previous experiment and Chapter 8, I/O Programming, of the MPF-I/88 User's Manual, data is read back into the system according to the same tape format. Thus, after MPF-I/88 file leader has been read from tape, the device driver will execute procedure TAPE READ to fetch the IBM PC tape leader.

After the IBM PC file leader has been fetched, the device driver will execute the procedure READ BLOCK to fetch the 256-byte data record and the accompanying CRC bytes.

After all the data records and the accompanying CRC bytes have been read back to system memory, the device driver will execute procedure READ_TAILER to fetch the four tailer bytes to complete the R CMD procedure.

Unlike the W CMD which writes to tape one bit at a time using procedure WRITE 1 BIT, the most critical procedure contained in the R_CMD procedure is READ HALF BIT.

A CLOSER LOOK OF READ HALF BIT

The instruction IN AL,DX is used to read data from bit 7 of input port TAPE IO IN (1CØH) to system. As you may remember, a bit Ø is the equivalent of a pulse whose pulse width is 500 ns (consisting of a low 250 ns half cycle and a high 250 ns half cycle) while a bit 1 is a pulse with a pulse width of 0.5 ms (consisting of a low 500 ns half cycle and a high 500 ns half cycle). A low is sensed from bit 7 of the tape input port 1C0H (using IN AL,DX) is when nothing is sent from tape. Once a high is sensed, it means either a bit Ø or a bit 1 is read from tape.

Detecting a High from Bit 7 of the Tape Input Port

The instruction XOR AL, TAPE STATUS does the job.

TAPE_STATUS is a memory location which is assigned with the variable name TAPE_STATUS by the DB (Define Byte) assembler directive.

The DB assembler directive tells the assember to reserve a memory space (which is identified by the variable name TAPE_STATUS) for a value, which may be altered during program execution.

TAPE STATUS, as its name implies, is used to signal the tape status. If a high is sensed from bit 7 of the tape input port, the contents of this variable are set to 1. If a low is sensed, the value of this variable is set to \emptyset .

Upon system initialization, the value of TAPE_STATUS is cleared to Ø. If AL contains a zero, then the zero flag is set and the instruction JS READ_NEXT_STATUS will cause READ_NEXT_STATUS to be executed again in order to detect a low-to-high transition of bit 7 of tape input port. If a non-zero value is stored in AL, then it means that a low-to-high transition occurs at bit 7 of the tape input port. After this low-to-high transition is detected, the value of TAPE STATUS is altered.

When a low-to-high transition is detected at bit 7 of the tape input port, it means that either a zero or a one has been read by the system. But how does the system distinguish between a bit Ø and a bit 1?

The instruction OR CX,CX does this job. CX contains the value specified by 2 x DELAY_375. This value is ORed with itself in order to detect if a zero is contained in CX. If CX contains a zero, it means the counter CX has counted to zero when TAPE_STATUS is changed. If this is the case, a one was read from tape to system. If the Sign flag is not set, it means a non-zero result is in CX (this indicates that a low-to-high transition occurred before the value in CX was decremented to zero), In this case, a bit Ø is read from tape to system.

It is the counter value stored in CX that determines if a bit 0 or bit 1 was read from tape. This value is derived from summing up the execution time of the related instructions.

By storing an appropriate value in CX, you can detect whether a bit 0 or a bit 1 is read from tape in a half cycle.

5.3 RS-232-C Interface Driver

When transmitting data, it can be transmitted serially (one bit at a time) or in parallel (eight bit a time). Data is usually transferred to a near-by printer in parallel. But data is transmitted to a remote work station or a computer network via a serial communications link such as a telephone line.

When two devices are installed next to each other, then it is much faster to transmit data in parallel than serially. However, serial data transmission is often used for data communications. This is because when data is to be transmitted to a remote place, using serial communications line is much more economical than using parallel data communications lines.

The major drawback of serial communications is that it takes a longer period of time to transmit the same amount of data as compared with parallel communications.

THE EIA RS232-C INTERFACE

Most popular microcomputers support serial communications with built-in or optional serial communications ports. Currently there are several common serial communications interfaces being used. The most popular serial communications interface is RS232-C as set forth in the Electronics Industries Association standard.

CONTROL SIGNALS

Start Bit

In a serial communications link, data is sent out one bit at a time together with control information. When the system is sending out data, it must have a way to tell the receiving device that when the data will be transmitted. In reality, the system will transmit a start bit when data is to be transmitted. A start bit is usually a logical Ø on the transmission line. In this case, the transmission line is said to be in the spacing state.

Stop Bit

When a data transmission has been completed, the system must tell the receiving device that the transmission has completed. This is done by sending stop bit(s) to the receiver. There can be 1, 1.5, or 2 bits depending on the exact data transmission environment. After stop bit has been received, the receiving device does not look forward to receive data from the transmission line unless another start bit is received. A stop bit is normally a logical high on the transmission line. When the transmission line is logical high, it is said to be in a marking state.

Parity Bit

When the data communications line is very long, you can add a parity bit for each character to be transmitted. Parity bit is added to ensure the accuracy in data transmission. The parity bit may be a \emptyset or a l. If even parity check is selected, then the number of l bits which make up the data bits and parity bit must be even. If odd parity check is selected, then the number of l bits which make up the data parity bit must be odd.

Data Bits

The data bits are transmitted to the receiving device following the start bit. There can be 5, 6, 7 or 8 data bits. The number of data bits must be consistent in the same data transmission. But the number of data bits may not be fixed in each data transmission. Data bits are transmitted least significant bit first. By not fixing the number of data bits, the transmission can be speeded up.

The Baud Rate

The data transmission speed is measured in bits per second (bps). It is referred to as the baud rate. If a device is said to operate at 9600 baud, it actually transmit or receive bit string at 9600 bits per second.

THE 8250 ASYNCHRONOUS COMMUNICATIONS ELEMENT

The job of converting data into a bit string together with control information would be quite time consuming and difficult for human beings. Thus, a special-purpose microprocessor is designed to handle serial data communications - the 8250.

The 8250 can be programmed easily to handle serial data communications. The 8250 must be initialized before being used. That is to say you have to tell the 8250 (by using the OUT instruction) the desired baud rate, the number of data bits and stop bits, and the type of parity check. such information is generally known as serial communications protocol.

Please refer to the data sheet provided by the manufacturer of the 8250 async communications element for more details.

The following is a description of a routine for doing RS232-C serial communications. It is a subroutine contained in MPF-I/88 monitor program. You can use that routine in your own program in order to perform RS232-C serial communications. Or, you can design your own RS232-C serial communications routine after you become familiar with RS232-C serial have communications programming. You can use the instruction INT 13H to use that routine. But before invoking that routine by entering the INT 13H instruction, you should load appropriate values (usually referred to as input parameters) into the proper 8088 registers. The input parameters are then passed to the appropriate registers in the 8250.

The RS232-C routine, also called RS232-C device driver, performs the following four functions:

Initializes the 8250.
 Transmits data - one character at a time.
 Receives data - one character at a time.
 Read the status of the 8250.

The RS232-C device driver can be divided into four modules or blocks. Each module performs a specific function as described above. The initialization function is identified by the lable FUNØ in the program listing. The character transmission function is identified by the label FUN_1, while the character receive function by FUN_2. The status read function is identified by the label FUN 3.

The device driver starts with saving the current state of DX, BX, and DS registers by pushing their contents onto the stack. The fourth instruction CALL CDS sets the contents of data segment to zero. By setting the value of DS to zero, the data stored in the first 2K system memory for system use (0:0 to 0:7FF) can then be accessed by the RS232-C device driver. The sixth instruction loads zero into the counter TIME COUNT. Since the counter is located in memory location 0:510, the device driver won't be able to access the counter unless DS points to zero.

Since the AX register will be used for passing input parameters to the asynchronous communications element 8250, the contents are loaded into the BX register for temporary storage in the fifth instruction, which is located in the offset address FCE0H in the code segment.

The seventh and eighth instructions - CMP AH,3 and JA R20 - are designed to determine if a legal function call is made. If the value stored in AH is greater than 3, than a jump instruction is executed to return the control to the calling program.

If the zero flag is set, it means that the value of AH is 3. When AH = 3, the module (function) for returning 8250 status will be executed.

The 10th and 11th instructions test if 0 is stored in AH. If it

is, the sign status is set to 1 and a jump instruction will cause the function FUNØ to be executed.

The 12th and 13th instructions test if 1 is stored in AH. If it is, the sign status is set to 1 and a jump instruction will cause the function FUN1 to be executed.

If the above jump instructions are not executed, then it is obvious 2 is stored in AH. If this is the case, FUN 2 is executed. As you may still remember, FUN 2 is responsible for receiving data from a RS232-C device. Let's examine how this is done by the RS232-C device driver.

INPUT A CHARACTER FROM AN RS232-C DEVICE

When data is to be input from an RS232-C device, a message should be output to the transmission device telling the transmission device that the system is ready to receive data. The message should be sent to the modem control register of the transmitting 8250.

To send information to a register inside 8250, you must know the address of that register. Two sets of I/O port addresses can be assigned to the registers inside 8250. The first set of I/O port addresses that can be assigned to 8250 registers ranges from 3F8H through 3FEH, while the second set of I/O port addresses which can be assigned to 8250 registers from 2F8H through 2FEH. The I/O port addresses assigned to 8250 registers are listed as follows:

I/O Port Address	Input or Output	Register
3F8H	Output	Transmitter holding register
3F8H	Input	Receiver data register
3F8H	Output	Baud rate divisor (LSB)
3F9H	Output	Baud rate divisor (MSB)
3F9H	Output	Interrupt-enable register
3FAH	Input	Interrupt-identification register
3FBH	Output	Line-control register
3FCH	Output	Modem-control register
3FDH	Input	Line-status register
3FEH	Input	Modem-status register


As you can see from the above table, the I/O port address for the modem control register is 3FCH. Since the DX is loaded with the lowest port address assigned to 8250 registers, the first instruction in the FUN 2 module adds 4 to DX (which contains 3F8H) in order to access the modem control register.

Actually two signals are sent to the modem control register -data terminal ready (DTR) and request to send (RTS). The two signals are sent to the modem control register by outputing the value 3 through AL register. After sending the two signals to the transmitting device, bit Ø and bit 1 of the modem control register are set to 1. This is illustrated as follows:




*** Modem Control Register ***

Before receiving information from the transmitting device, you must also make sure that the transmitting device is ready to send information. This can be done by reading the modem status register, which is assigned port address 3FEH. The modem status register contains eight bits with each bit signaling a specific status. The modem status register is illustrated as follows:



*** Modem Status Register ***

To make sure if the transmitting device is ready, we check whether bits 4 and 5 are set to 1. If they are set, i.e., data set ready and clear to send, the device driver will check the next condition - if bit \emptyset of the line status register is set. If it is set, then a character can be input from the transmitting device. If bit \emptyset of the line status register is not set, the device driver will keep testing bit \emptyset of the line status register until it is set to 1. The line status register is shown as follows:



*** Line Status Register ***

If bits 4 and 5 are not set, the RS232-C device driver will call the CHK TIME subroutine. The counter TIME COUNT is decremented by CHK TIME subroutine. If the counter is not decremented to zero, the device driver will loop back to check bits 4 and 5 of modem status register. If bits 4 and 5 are set, the device driver will check bit Ø of line status register, if that bit is set, then a character will be transmitted from the transmitting device to the system.

If the counter TIME COUNT is decremented to zero, it is assumed that no data will be sent to the receiving device and a jump instruction will cause CHK_TIME_1 to be executed. This subroutine will set the Carry flag and then execute a RET instruction. After the RET instruction has been executed, the TIMEOUT subroutine will be excuted. The TIMEOUT subroutine will make another jump to IN_STATUS before returning the control to the calling program.

READ THE STATUS OF 8250

FUN_3 is used to examine the status of 8250. After making this function call, AH will contain the contents of line status register, and AL will contain the contents of modem status register.

The first few instructions load zero into CH, and then add 4 to DX so that DX will point to the line status register. Note that the instruction MOV CH, \emptyset is used to clear the contents of CH to \emptyset . This instruction, together with OR AL,CH and MOV AH,AL, sets bit 7 of the line status register to zero. When bit 7 of the line status register are first input to AL. After the line statuses are ORed with the contents of CH (zero), the results are moved to AH. At this time, AH contains the line statuses.

The contents of CH is then ORed with themselves. This instruction is here in order to set the zero flag for future use by the JNZ RTS instruction. If the zero flag is set, the original contents of AL, which was moved to BL in the fifth instruction of the RS232-C device driver, are loaded from BL to AL. Then program control will be returned to the calling program. If the zero flag is not set by the OR instruction, DX will be incremented to point to the modem status register. The IN AL,DX instruction is then used to return modem statuses to AL.

INITIALIZE THE 8250

To initialize 8250, you have to load AH with zero, AL with the desired parameters, and DX with port address 3F8H.

An AND instruction is placed in the beginning of FUN \emptyset to isolate the three most significant bits. In other words, this instruction ignores the state of bit \emptyset through bit 4 contained in AL. Then CL, which is used as a counter here, is loaded with five. The contents of AL are then shifted right five times. After the shift operation, the contents of AL are loaded into CL.

We will pause here for a while to study how serial communications protocol is loaded into 8250. The initialization will affect the following registers in 8250:

Baud rate divisor (LSB) - Port address 3F8H
 Baud rate divisor (MSB) - Port address 3F9H

- 3) Line control register Port address 3FBH
- 4) Interrupt enable register Port address 3F9H

Initializing the Baud Rate Divisor Registers


After the initialization, each of the baud rate divisor registers is loaded with a specific value. The value is called baud rate divisor value. For example, if a baud rate of 110 is desired, 04H is loaded into baud rate divisor register (MSB) and 17H is loaded into baud rate divisor register (LSB). If a baud rate of 150 is desired, 03H is loaded into baud rate divisor register (MSB) and 00H is loaded into baud rate divisor register (LSB). The relationship of the desired baud rates and their corresponding baud rate divisor values are listed as follows:

	Value for Baud-Rate-Divisor Registers						
Desired Baud Rate	MSB	LSB					
50	Ø9H	ØØ H					
75	Ø6H	ØØH					
110	Ø4 H	17H					
134.5	Ø3H	59H					
150	ØЗН	ØØH					
300	ØlH	8ØH					
600	. ØØН	СØН					
1200	ØØH	6ØH					
1800	ØØH	4 Ø H					
2000	ØØH	ЗАН					
2400	ØØH	30H					
3600	ØØH	2ØH					
4800	ØØH	18H					
7200	ØØH	10H					
9600	ØØH	ØCH					

*** Table of Baud Rate Divisor Values ***

Initializing the Line Control Register

The function call FUN Ø will also load information on the type of parity, stop bit, and character length to the line control register. The function of each bit in the line control register is briefly described in the following diagram.



*** Diagram of Line Control Register ***

The line control register is initialized in our function call with the OUT DX,AL instruction. Before this instruction is executed, the contents of AL is anded with a bit mask 1FH in order to zero out the first three most significant bits.

Initializing the Interrupt Enable Register

After the line control register is initialized, the function call will initialize (disable) the interrupt enable register. Handling serial communications with interrupt would be very complex. Since the use of interrupts is not necessary for serial communications, the interrupt enable register is usually disabled.

We will continue explaining the function call FUNØ. After shifing AL and loading the contents of AL to CL, the routine will determine if CL contains Ø using the OR CL,CL instruction. If it is, a jump to BAUD_OUT will be executed. Note that before the OR instruction, AX is loaded with the baud rate divisor value Ø417H = 1047 (in decimal). The baud rate divisor value is then loaded into CX in preparation for use by two MOV instructions which will move the value to the baud rate divisor registers.

To access the baud rate divisor registers, bit 7 of the line control register should be set to 1. To achieve this goal, we use the instruction ADD DX,3 to make DX points to the line control register. Then the MOV AL,80 instruction and OUT DX,AL is used to set bit 7 of the line control register.

To load the baud rate divisor value to the baud rate divisor registers, we POP DX so that DX points to the baud rate divisor register (LSB). Now the LSB value is loaded to AL and OUT to DX. Then DX is incremented and the MOV and OUT instructions are used again to load the MSB baud rate value to the MSB baud rate divisor register.

Now the baud rate divisor registers have been set properly. The following five instructions are used to initialize the line control register so that 8250 will know the number of stop bits, the parity type, and character length. As you may remember, BL is actually stored with the original value of AL -- the input parameter. We will move this value to AL and use a bit mask lFH to eliminate the first three most significant bits -- those bits used to specify the baud rate. The AND operation performs this job. After the AND operation, AL only contains such information as the number of stop bits, the parity type, and character length. After incrementing DX so that DX points to the line control register, an OUT instruction is used to load the line control register with appropriate serial communications protocol.

Now we are going to disable the interrupt enable register, which can be disabled by setting its value to zero. We first decrement DX so that the value of DX points to the interrupt enable register. Then we use the XOR instruction to zero out AL. By using the OUT DX,AL instruction, zero are sent to the interrupt enable register.

Now that the 8250 has been initialized, the IN STATUS routine will be executed to return serial communications statuses to AX.

OUTPUT A CHARACTER -- FUNCTION 1

When you intend to output a character through the serial communications line, you must load AH, AL, and DX with appropriate values. This is listed as follows:

- 1) AH = 1
- 2) AL = The character to be transmitted.
- 3) DX = Port address.

Function 1 will return the contents of line status register in AH if a character is transmitted successfully. If the character is not transmitted successfully, then bit 7 of AH is set to 1.

FUN_1 will first output the status of the transmitting device to modem control register. If bits \emptyset and 1 of the modem control register are set, it means that the transmitting device is ready to send out information.

Then it will read the status of modem status register. If both bits 4 (clear to send) and 5 (data set ready) are set, it means that the receiving device is ready to receive information.

Even after you have ensured that both the transmitting and receiving devices are ready, character still will not be transmitted unless bit 5 (transmitter holding register empty) of line status register is set. If it is set, then a character will be output to the receiving device, and program control will be returned to the calling program with the contents of line status register stored in AH.

Things may not be going that smoothly sometimes. What will happen if bits 4 and 5 of the modem status register are not set? What if bit 5 of line status register is not set as expected?

If bits 4 and 5 of the modem status register are not set

A time counter (TIME_COUNT) is designed to solve this problem. As you may remember, a zero was loaded into the counter when the RS232-C device driver was first invoked. Once FUN_1 finds out that bits 4 and 5 are not set, it will call the CHK_TIME subroutine. The CHK_TIME subroutine will decrement the time counter TIME_COUNT by one from FFFFH and check if the counter has counted to zero. If the counter has not counted to zero, FUN_1 will go back and check bits 4 and 5 again. If these two bits are set, FUN_1 will check bit 5 of the line status register. Otherwise, it will call CHK_TIME again.

If bits 4 and 5 are not set when TIME COUNT has counted to zero, FUN_1 will jump to CHK_TIME_1, set the carry flag, and then execute TIMEOUT and jumpt to IN_STATUS so as to load the contents of line status register to AH and return program control to caller. The counter is designed for returning program control to the calling program if bits 4 and 5 of the modem status register are not set.

If bit 5 of line status register is not set

If bit 5 of line status register is not set, FUN_1 will also call CHK_TIME, decrement the time counter TIME_OUT, and check if the contents of time counter is decremented to zero. If the counter has not counted to zero, FUN_1 will go back and check bits 4 and 5 again. If these two bits are set, FUN_1 will check bit 5 of the line status register. Otherwise, it will call CHK_TIME again.

If bits 4 and 5 are not set when TIME COUNT has counted to zero, FUN_1 will jump to CHK_TIME_1, set the carry flag, and then execute TIMEOUT and jumpt to IN_STATUS so as to load the contents of line status register to AH and return program control to calling program.

5.4 LCD Driver

The MPF-I/88 supports a 20-column by 2-line physical LCD display. Therefore, 20 by 2, or 40 characters can be displayed on the LCD at one time.

Each character can be one of the characters supported by the MPF- I/88. It takes a byte to represent a single character.

A memory space of 480 bytes in the system RAM is used as a display buffer so that MPF-I/88 supports a logical display screen of 20 columns by 24 rows. You can scroll the logical screen freely to view the desired portion of the logical display. Refer to MPF-I/88 User's Manual for how to scroll the display. In other words, with the buffer you are faciliated to see totally 24 rows of memory contents by pressing the ALT A or the ALT Z key.

There are 40 display positions on the physical LCD with each one has a physical address corresponding to it. However, each display position of the LCD is not addressable by the 8088.

The leftmost position of the first row is assigned with the address 80H, the rightmost of the first row is 93H, the leftmost of the second row is C0H, and the rightmost of the second row is D3H. We can view the 40 display positions on the LCD screen as memory locations separately ranging from 80H to 93H and from C0H to D3H.

The 8088 CPU can not directly access the 40 display positions on the LCD screen. Instead, it accesses the 40 display positions through four I/O ports in order to display and read characters on desired positions on the LCD. The four I/O port addresses are: 1A0H, 1A1H, 1A2H, and 1A3H.

Port 1A0H is used exclusively for receiving the write command from the CPU and transfering it to the LCD driver; port 1A1H is used for receiving data to be output the LCD and transfering it to the LCD driver. If you intend to know more about the functions of the LCD, please refer to the data sheet supplied by the LCD manufacturer.

Port 1A2 is used for receiving the read command from the CPU and tranfering it to the LCD driver; port 1A3 is used for receiving data to be input from the LCD and transfering it to the CPU.

Each LCD read or write operation involve many actions. For example, if you want to display a character on a certain display position, first you have to tell the CPU the display position you require; next, have the CPU check if the LCD is busy performing some operations; third, issue a display command through the CPU to the Command Write I/O port; and finally transfer the data you want to display on the screen to the Data Write I/O port. This holds true for reading data from the LCD screen. The LCD device driver is identified by the procedure name OUT_LCD in MPF-I/88 Monitor Program Source Listing. You can refer to the procedure OUT_LCD in order to know how the LCD is driven. In order to find the OUT_LCD procedure, you must first refer to the cross reference section of the monitor source program to find the entry with OUT_LCD and then use the line number to locate the OUT_LCD procedure.

In order to let you trace the OUT_LCD procedure easier, an example program which is slightly different from the OUT_LCD procedure is provided as follows. Now let us look at our example program on LCD.

We will explain some of the frequently used assembler directives using examples in the example program.

Page 1-1 12-21-84

.

.

1			PAGE	60,132	
2	0000	STACK	SEGMENT	PARA STACK 'STACK'	
3	0000 0100 [DB	256 DUP (20H)	
4	20				
	1				
5 6					
7	0100	STACK	ENDS		
8		;			
9	0000	DATA	SEGMENT	PARA PUBLIC 'DATA'	
10		;			
11		; I/O PORTS			
12		;			
13	= 01A0	CMD_PORTW	EQU	Ølaøh	
14	= Ø1A1	DATA_PORTW	EQU	Ølalh	
15	= Ø1A2	CMD_PORTR	EQU	Øla2h	
16	= Ø1A3	DATA_PORTR	EQU	Ølajh	
17		1			
18		; CONTROL C	ODE		
19		;		12 200	
20	= ØØ8Ø	ALT	=	8ØH	
21	= 0007	BELL	·=	Ø7H	
22	= 000A	LINEFEED	=	ØAH	
23	= ØØØD	RETURN	=	ØDH	
24	= 000C	FORMFEED	=	ØCH	
25	= 0008	BACKSPACE	=	Ø8H	
26	= 00C4	RIGHTARROW	-	44H+ALT	;ALT-D
27	= ØØD3	LEFTARROW	=	53H+ALT	;ALT-S
28	= ØØC1	UPCODE	-	41H+ALT	;ALT-A
29	= ØØDA	DOWNCODE	=	5AH+ALT	;ALT-Z
3Ø		;			
31		; CONSTANTS	AND VARIA	BLES	
32		;			
33	0000 14	TWENTY	DB	20	
34	0001 0016	ROW	DW	22	
35	0003 ??	ADDRESSA	DB	?	
36	0004 ??	ADDRESSB	DB	?	
37	0005 ??	R_DATA	DB	?	
38	0006 80	COUNT	DB	8ØH	
39	0007 000D	AREAAX	DW	ØØØDH	
40	0009 FFFF	AREACX	DW	ØFFFFH	
41	000B ??	KEEP_CUR	DB	?	
42	000C ??	COL_VALUE	DB	?	
43	000D ??	COLEND	DB	?	
44		;			
45		; THE LCD B	UFFER IN M	EMORY (20 COLUMNS E	Y 24 ROWS)
46	1999 B. 1997 B.	;	*		
47	000E 14 [ROWØØ	DB	20 DUP(0)	
48	00				
49	1				
50		B 01 107		07 000 (0)	
51	0022 14 [ROWØ1	DB	20 DUP (0)	
52	ØØ				
53	1				
54 55	0036 14 [ROW#2	DB	20 DUP (0)	
	101007-013 (TT-0411-1)	0.500.000			

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	The	MICLOSOIT	MACHO	ABSCH	Ster	, version 1.25	12-21	-84		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	56			640						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					1					
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$										
	59	004A	14	1		ROWØ3	DB	20	DUP (Ø)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				90						
					1					
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	62									
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		ØØ5£	14			ROWØ4	DB	20	DUP (Ø)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				80	1					
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					1					
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		0070	14	T		DOURE	100	20	0000 (0)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		0012	14			ROWDD	DB	20	DOP(0)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				99	1					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					1					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		0086	14	1		DOMAG	DB	20	D(10 (0)	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	72	0000	14			NORDO	00	20	001 (0)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	73				1					
75 009A 14 [ROW07 DB 20 DUP(0) 76 00 1 ROW08 DB 20 DUP(0) 80 000 1 ROW09 DB 20 DUP(0) 81 000 1 1 ROW09 DB 20 DUP(0) 82 00C2 14 [ROW09 DB 20 DUP(0) 83 00C2 14 [ROW10 DB 20 DUP(0) 84 00 1 1 1 1 1 1 1 85 1 60 1 <td></td>										
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		009A	14	[ROW07	DB	20	DUP(0)	
77 1 78 00 AE 14 0 79 00 AE 14 0 80 00 B 20 DUP (0) 81 1 1 82 00 C2 14 1 83 00 C2 14 1 84 00 1 1 85 1 1 1 86 00 1 1 87 00 D6 14 1 ROW10 DB 20 DUP (0) 88 00 1 10 10 10 10 10 10 91 00 EA 14 1 ROW11 DB 20 DUP (0) 10 92 00 FE 14 1 ROW12 DB 20 DUP (0) 10 93 1 1 10 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 <td>76</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	76									
79 00 AE 14 [ROW08 DB 20 DUP (0) 80 00]]	77				1					
80 90 81 1 82 1 83 00C2 14 00 84 00 85 1 86 1 87 00D6 14 00 88 000 00 00 89 1 00 00 90 1 00 00 91 00EA 14 00 92 00FE 14 00 93 1 00 00 94 - 00 00 95 00FE 14 [ROW12 DB 20 DUP (0) 96 - 00 - - - - 95 00FE 14 [ROW13 DB 20 DUP (0) - 97 1 - - - - - - 98 - - - - - - - - - - - - </td <td></td>										
81] 82 00C2 14 [83 00C2 14 [ROW09 DB 20 DUP (0) 84 00 1 00 1 1 1 1 1 85 1 00 1 1 ROW10 DB 20 DUP (0) 86 00 14 [ROW11 DB 20 DUP (0) 87 000EA 14 [ROW11 DB 20 DUP (0) 90 91 00EA 14 [ROW12 DB 20 DUP (0) 92 93 94 . <td< td=""><td></td><td>ØØAE</td><td>14</td><td></td><td></td><td>ROWØ8</td><td>DB</td><td>20</td><td>DUP(Ø)</td><td></td></td<>		ØØAE	14			ROWØ8	DB	20	DUP(Ø)	
82 83 00C2 14 I ROW09 DB 20 DUP (0) 84 00 1 1 ROW10 DB 20 DUP (0) 85 1 86 1 86 1 1 1 86 00 14 1 ROW10 DB 20 DUP (0) 88 00 00 1 1 1 1 1 1 90 91 00EA 14 1 ROW11 DB 20 DUP (0) 92 00 00 1 1 1 1 1 1 94 - - - - 0 1 1 94 -<				00	1.0					
83 00C2 14 [ROW09 DB 20 DUP(0) 84 00 1 00 1 1 ROW10 DB 20 DUP(0) 85 0 1 ROW10 DB 20 DUP(0) 86 00 14 [ROW10 DB 20 DUP(0) 89 0 1 1 ROW11 DB 20 DUP(0) 90 00EA 14 [ROW11 DB 20 DUP(0) 91 00EA 14 [ROW12 DB 20 DUP(0) 92 00 0 0 0 0 0 0 0 93 14 [ROW12 DB 20 DUP(0) - 94 - - - - - - - - 96 0012 14 [ROW13 DB 20 DUP(0) - 162 14 [ROW14 DB 20 <td< td=""><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td><td></td><td></td><td></td></td<>					1					
84 00 85 1 86 1 87 00D6 14 [ROW10 DB 20 DUP (0) 89 1 00 90 90 91 00EA 14 [ROW11 DB 20 DUP (0) 91 00EA 14 [ROW11 DB 20 DUP (0) 92 00 93 1 94 - 99 91 20 DUP (0) - 93 1 9 99 9112 14 [ROW12 DB 20 DUP (0) - 96 90 112 14 [ROW13 DB 20 DUP (0) - 97 1<			22				1000			
85] 86		ØØC2	14			ROWØ9	DB	20	DUP (Ø)	
86 87 00006 14 [ROW10 DB 20 DUP (0) 88 00 1 00 1 00 00 00 90 91 00EA 14 [ROW11 DB 20 DUP (0) 92 00 00 00 00 00 00 00 93 00FE 14 [ROW12 DB 20 DUP (0) - 94 -				00	4					
87 0006 14 [ROW10 DB 20 DUP(0) 88 00]]]]]] 90 91 00EA 14 [ROW11 DB 20 DUP(0) 92 00]]]]]] 93]]]]]]]] 94 .]										
88 60 89 1 90 91 60 EA 92 60 93 1 94 - 95 60 FE 96 14 97 1 98 - 99 6112 14 14 F ROW12 DB 26 DUP (0) 98 - - - - - - 99 6112 14 [ROW13 DB 20 DUP (0) - 160 - - - - - - - 161 - - - - - - - 162 - <t< td=""><td></td><td>aans</td><td>14</td><td>T</td><td></td><td>POW1 (A</td><td>DB</td><td>20</td><td>DUD (A)</td><td></td></t<>		aans	14	T		POW1 (A	DB	20	DUD (A)	
89] 96 91 ØØEA 14 [ROW11 DB 20 DUP (Ø) 91 92 00]]]]] 93]]]]]] 94]]]] 95 ØØFE 14 [ROW12 DB 20 DUP (Ø) 96 90]		0000	14			ROWID	DB	20	DOP(0)	
90 91 00EA 14 [ROW11 DB 20 DUP (0) 92 00 0 0 0 0 0 93 0 0 0 0 0 0 94 - - 0 0 0 0 - 95 00FE 14 [ROW12 DB 20 DUP (0) - 96 00 00 0 0 0 - - - 98 0112 14 [ROW13 DB 20 DUP (0) - 104 0 00 0 - - - - - 105 0 0 0 -					1					
91 ØØEA 14 [ROW11 DB 20 DUP(0) 92 00]]]]] 93]]]]]] 95 00FE 14 [ROW12 DB 20 DUP(0) ~ 96 00] <t< td=""><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td><td></td><td></td><td></td></t<>					1					
92 00 93] 94] 95 00FE 14 [ROW12 DB 20 DUP(0) ~ 96 00 97] 98] 99 0112 14 [ROW13 DB 20 DUP(0) [100 00] 101] 102] 103 0126 14 [ROW14 DB 20 DUP(0) [104 00] 105] 106] 107 013A 14 [ROW15 DB 20 DUP(0) [108 00]		ØØEA	14	1		ROW11	DB	20	DUP (Ø)	
94 - 95 00FE 14 [96 00 97] 98] 99 0112 14 00 00 101] 102] 103 0126 14 [ROW13 DB 20 DUP(0) 101] 102] 103 0126 14 [ROW14 DB 20 DUP(0) 106 107 013A 14 [00]										
95 00FE 14 [ROW12 DB 20 DUP(0) - 96 00 -	93				1					
96 00 97] 98 9 99 0112 14 [ROW13 DB 20 DUP(0) 100 00 101] 102 1 103 0126 14 [ROW14 DB 20 DUP(0) 104 00 105] 106 1 107 013A 14 [ROW15 DB 20 DUP(0) 108 00 109]										
97] 98 99 0112 14 [ROW13 DB 20 DUP(0) 100 00 101] 102 103 0126 14 [ROW14 DB 20 DUP(0) 104 00 105] 106 107 013A 14 [ROW15 DB 20 DUP(0) 108 00 109]		ØØFE	14			ROW12	DB	20	DUP (Ø)	*
98 99 Ø112 14 [ROW13 DB 20 DUP(0) 100 00 101] 102 103 Ø126 14 [ROW14 DB 20 DUP(0) 104 00 105] 106 107 Ø13A 14 [ROW15 DB 20 DUP(0) 108 00 109]				00						
99 Ø112 14 [ROW13 DB 20 DUP (Ø) 100 ØØ 101] 102 103 Ø126 14 [ROW14 DB 20 DUP (Ø) 104 ØØ 105] 106 107 Ø13A 14 [ROW15 DB 20 DUP (Ø) 108 ØØ 109]					1					
100 00 101] 102] 103 0126 14 [104 00 105] 106 107 013A 14 [ROW15 108 00 109]		0110				20172		22	505 (0)	
101] 102		0112	14			ROW13	DB	20	DOB (0)	
102 103 0126 14 [ROW14 DB 20 DUP(0) 104 00 105] 106 107 013A 14 [ROW15 DB 20 DUP(0) 108 00 109]				00						
103 0126 14 [ROW14 DB 20 DUP(0) 104 00 105] 106 107 013A 14 [ROW15 DB 20 DUP(0) 108 00 109]					1					
104 00 105] 106 107 013A 14 [ROW15 DB 20 DUP(0) 108 00 109]		a126	14	ſ		DO613.4	DD	20	DUD (G)	
105] 106 107 013A 14 [ROW15 DB 20 DUP(0) 108 00 109]			14			ROW14	DB	20	DOP(0)	
106 107 013A 14 [ROW15 DB 20 DUP(0) 108 00 109]		1		00	1					
107 013A 14 [ROW15 DB 20 DUP(0) 108 00 109]										
108 00 109]		Ø13A	14	1		ROW15	DB	20	DUP (Ø)	
109)								122122		
110					1					
	110									

Page 1-2

.

The Microsoft MACRO Assembler , Version 1.25

The M	icrosoft	MACR	UA	ssem	prer	, vers	1.25	Page 12-21-8	1-3 4		
111	Ø14E	1	4 [ROW16	DB	20	DUP (Ø)	
112			•	ØØ							
113					1						*
14					,						
15	0162	ĩ	4 [ROW17	DB	20	DUP (Ø)	
16	0102	-		ØØ			non 1				
117					1						
118					<u>.</u>						
119	Ø176	1	4 [ROW18	DB	20	DUP (Ø)	
20	0110	-	-	00			Romzo			001 (0)	
21				00	1						
22					- t						
23	Ø18A	1	4 [ROW19	DB	20	DUP (Ø)	
	DIOA		- L	00			ROWLD		20	DOL (D)	
.24				00							
25				4	1						
.26	a	12					DOUDA	50	20	DUD (Q)	
27	Ø19E	1	4 [ROW2Ø	DB	20	DUP (Ø)	
.28				ØØ							
.29					1						
130		1.6								000 (0)	
.31	Ø1B2	1	4 [ROW21	DB	20	OUP (Ø)	
.32				ØØ							
.33					1						
.34											
.35	Ø1C6	1	4 [ROW22	DB	2Ø	DUP (Ø)	
136				ØØ							
137]						
.38											
.39	Ølda	1	4 [ROW23	DB	20	DUP (Ø)	
40				ØØ							
41					1						
.42											
.43	Ølee						DATA	ENDS			
44							;				
45											
46							;******	***********	*****	******	*****
47							;	LCD ST			*
48							*******	********	******	**********	*****
L49							; INPUT	REQUIREMENT:			
150											
151							: AL -	CONTAINS THE A	SCII C	ODE OF A CHARAC	TER TO BE OUTPUT
152											LACED ON THE SCREEN.
153											D ON THE SCREEN.
.54										NOT TO BE ABLE	
L55										RSE OF "CL = 0 "	
156							,	5. Theorem 1			
.57							<u>'</u>				
	aaaa						CODE	SEGMENT PARA	DUDT TO	ICODE!	
58	0000						CODE			CODE	FUNCTION- CONTRACTO
.59	0000						OUT_LCD	PROC	FAR		;FUNCTION-> CONTRAL LC
60	0000	-		-				ASSUME		DE,DS:DATA	-DUCU STE MUD DEGIÓNEDO
.61	0000	E8 Ø	346	R				CALL	PUSH_	к	; PUSH ALL THE REGISTERS
L62	-										
6.2	0003	BB -		R				MOV	BX, DA	TA	
L63 L64	0006	8E D						MOV	DS,BX		

100

			The M	lcrosoft	MACRO Assembler , Ver	rsion 1.25	Page 12-21-	84 1-4	
				100000000000000000000000000000000000000		17.	Chestiak		
			166		A3 0007 R		MOV	AREAAX,AX	; AREAAX = AX
			167		89 ØE ØØØ9 R		MOV	AREACX,CX	; $AREACX = CX$
			168	ØØØF	E8 Ø32F R		CALL	CUR_ONOFF	CURSOR ON OR OFF
			/ 169			;::::::::		•	
			170			; CONTROL CO	DE TEST :	:	
			171			;::::::::			
			172	0012		FF:			FORMFEED
			173		3C ØC		CMP	AL, FORMFEED	; ?
			174		75 Ø6		JNZ	UDTEST	···
			175		E8 0088 R		CALL	FF SUB	ACTIVE
			176		EB 62 90		JMP	RIGHT	;OK1
			177	001C	ED 02 76	UDTEST:	OTIE	NIGHT	TEST WINDOW POSITION
			178		83 3E 0001 R 16	UDIEDI.	CMP	DOM 33	
								ROW,22	;FIRST ROW = 22
			179	0021	74 06		JZ	BELL1	
			180	0023	E8 Ø3Ø4 R		CALL	TEST_UD	; TEST UP OR DOWN
			181	0026	EB 55 90		JMP	RIGHT	
			182	0029	12011221	BELL1:	1		;BELL
			183		3C Ø7		CMP	AL, BELL	; ?
			184	ØØ2B	75 Ø5		JNZ	BKSP	7
			185	ØØ2D	CD ØC		INT	ØCH	; ACTIVE
			186	ØØ2F	EB 4C 90		JMP	RIGHT	;OK
			187	0032		BKSP:			BACKSPACE
			188	0032	3C Ø8	1000000000	CMP	AL, BACKSPACE	; ?
			189	0034	75 Ø6		JNZ	LF	j
1			190		E8 ØØB3 R		CALL	BS SUB	ACTIVE
			191		EB 42 90		JMP	RIGHT	OK
>			192	ØØ3C		LF:	UIII	RIGHT	LINEFEED
			192		20.03	LLE .	CMD	M CINEPPOD	
					3C ØA		CMP	AL, LINEFEED	; ?
			194	003E	75 06		JNZ	RT	···
			195	0040	E8 ØØD2 R		CALL	LF_SUB	; ACTIVE
			196	0043	EB 38 90		JMP	RIGHT	;OK
			197	0046		RT:			; RETURN
	×		198	ØØ46	3C ØD		CMP	AL, RETURN	; ?
			199	0048	75 Ø6		JNZ	UU	···
			200	004A	E8 Ø136 R		CALL	RT SUB	;ACTIVE
			201	004D	EB 2E 90		JMP	RIGHT	;OK
			202	0050		UU:			; UPCODE
			203	0050	3C C1		CMP	AL, UPCODE	; ?
			204	0052	00 00 00 00		JNZ	DD	···
			205	0056	E8 0272 R		CALL	UP LCD	
			205	0059	EB 22 90		JMP	RIGHT	
			200	0059 005C	LL 22 70		une	IVENULT.	-DOWNCODE
					20 08	DD:	00	AL DOUBLOODE	DOWNCODE
			208	005C	3C DA		CMP	AL, DOWNCODE	; ?
			209	ØØ5E	75 Ø6		JNZ	RA	···
			210	0060	E8 Ø29B R		CALL	DOWN_LCD	200
			211		EB 18 90		JMP '	RIGHT	;OK
			212	ØØ66		RA:			; RIGHT
			213	0066	3C C4		CMP	AL, RIGHTARROW	; ?
			214	0068	75 06		JNZ	LA	·
			215	006A	E8 Ø14B R		CALL	RA SUB	ACTIVE
			216		EB ØE 9Ø		JMP	RIGHT	;OK
			217	0070		LA:	100000		LEFTARROW
			218		3C D3	Line	CMP	AL, LEFTARROW	; ?
			219		75 06		JNZ	DISPLAY	DISPLAY
			220		E8 Ø176 R		CALL		ACTIVE
			220	200/4	DO DITO K		CALL	LA_SUB	INCITAD

The Microsoft MACRO Assembler , Version 1.25

Page 1-5 12-21-84

0077	EB Ø4 9Ø		JMP	RIGHT	;OK
ØØ7A		DISPLAY:			;DISPLAY
007A	E8 Ø17A R		CALL	DISP SUB	ACTIVE
007D	50 51/1 N	RIGHT:	1.2.3.5.2.2.3	499 898 7 Fe -1 6 7 7 7 7	·····
007D	A1 0007 R	ite can a f	MOV	AX, AREAAX	RESTORE AX
			MOV	CX, AREACX	RESTORE CX
0080	8B ØE ØØØ9 R		CALL	POP R	; POP
0084	E8 Ø359 R		RET	FOF_R	5.0 (2) (2)
ØØ87	CB				;·····
0088		OUT_LCD	ENDP		7
		;			
		· · · · · · · · · · · · · · · · · · ·	FC	RMFEED SUBROUTINE	
0088		FF SUB	PROC	NEAR	FUNCTION FOREFEED
	50 30		MOV	AL, 38H	RESET CODE
0088	BØ 38		CALL	OUT FUN	
ØØ8A	E8 01D0 R				; TWICE
ØØ8D	E8 Ø1DØ R		CALL	OUT_FUN	FUNCTION SET TWICE
ØØ9Ø	BØ ØD		MOV	AL, ØDH	;SET ON DISPLAY AND BLINK
0092	E8 Ø1DØ R		CALL	OUT_FUN	;ACTIVE
0095	BØ Ø6		MOV	AL,6	;SET CURSOR MOVE DIRECTIVE (RIGHT)
0097	E8 Ø1DØ R		CALL	OUT FUN	;ACTIVE
009A	BØ Ø1		MOV	AL, I	CLEAR DISPLAY, CURSOR TO HOME
009C	E8 Ø1DØ R		CALL	OUT FUN	ACTIVE
ØØ9F	C6 Ø6 ØØØ6 R 8Ø		MOV	COUNT, 80H	INITIAL
ØØA4	C7 06 0001 R 0016		MOV	ROW, 22	INITIALIZE ROW TO 20
ØØAA			MOV	TWENTY, 20	TWENTY EQUALS TO 20
			CALL	CLRTAB	
ØØAF	E8 Ø31E R			CLRIAD	CLEAR LCD TABLE
ØØB2	C3		RET		·····
ØØB3		FF_SUB	ENDP		;
			BACKSP	ACE SUBROUTINE	1
		;			
ØØB3		BS SUB	PROC	NEAR	;FUNCTION> BACK SPACE
ØØB3	AØ ØØØ6 R	N70 - 1975	MOV	AL, COUNT	CURSOR IN ADDRESS Ø (ROW 1)
ØØB6	3C 8Ø		CMP	AL,80H	; ?
ØØB8	74 17		JZ	SUBRIGHT	OK
			CMP	AL,0C0H	CURSOR IN ADDRESS 21 (ROW 2)
ØØBA	3C CØ		JZ		이 있는 것은 것은 것은 가슴을 가슴을 가슴을 가슴다. 이 가슴을 가슴을 가슴다.
ØØBC	74 06		CALL	BKSPB	
ØØBE	E8 Ø1B4 R			BACKSP	ACTIVE
ØØC1	EB ØE 90		JMP	SUBRIGHT	; OK
ØØC4	BØ 94	BKSPB:	MOV	AL,94H	CURSOR TO ADDRESS 20
ØØC6	E8 Ø1DØ R		CALL	OUT_FUN	ACTIVE
0009	E8 Ø1B4 R		CALL	BACKSP	;BACK SPACE
00CC	C6 Ø6 ØØØ6 R 93		MOV	COUNT, 93H	;ON ROW1 COL20
ØØD1		SUBRIGHT:			;OK
00D1	C3		RET		7
00D2	05	BS SUB	ENDP		
0002		:			
			LINEFE	ED SUBROUTINE	
		;			
		;			
0050		LF SUB	PROC	NEAR	;LINE FEED
ØØD2		-			
ØØD2	AØ 0006 R	-	MOV	AL, COUNT	;CURSOR IN ROW(1) OR ROW(2)
	AØ 0006 R 3C CØ 7C 33		MOV CMP JL	AL, COUNT AL, ØCØH CLR_ROW2	CURSOR IN ROW(1) OR ROW(2) ROW2 ? CURSOR IN ROW(1)

.

The I	Microsoft	MACRO Asse	mbler , Ver	rsion 1.25	Page 12-21-	1-6 84		
276	ØØD9	E8 Ø1F9 R			CALL	SCROLLER	SCROLL TABLE	
			D 00	10 0000-			 The second s	
277	ØØDC	C6 Ø6 ØØØ3		LF_ROW2:	MOV	ADDRESSA, 80H	;CURSOR IN ROW(2)	
278	ØØEl	C6 Ø6 ØØØ4	R CØ	Weather States and	MOV	ADDRESSB, ØCØH	; ROW2 COL1	
279	ØØE6	AØ ØØØ4 R		NEX DATA:	MOV	AL, ADDRESSB	;	
280	ØØE9	3C D4			CMP	AL,ØD4H	; ROW2 COL 20	
281	ØØEB	74 lF			JZ	CLR ROW2	CLEAR ROW 2	
282	ØØED	E8 Ø1DØ R			CALL	OUT FUN	ACTIVE	
283	ØØFØ	E8 Ø1F3 R			CALL	IN DATA	INPUT DATA	
284	ØØF3	A2 0005 R			MOV	R DATA, AL	R DATA AL	
285	ØØF6	AØ ØØØ3 R			MOV	AL, ADDRESSA	ON LCD ADDRESS	
286	ØØF9	E8 Ø1DØ R			CALL	OUT_FUN	ACTIVE	
287	ØØFC	AØ ØØØ5 R			MOV	AL, R DATA	;AL = R_DATA	
288	ØØFF	E8 ØlED R			CALL	OUT_VAL	; ACTIVE -	
289	0102	FE Ø6 ØØØ3	R		INC	ADDRESSA	;MOVE CURSOR POSITION	
290	0106	FE 06 0004	R		INC	ADDRESSB	J	
291	010A	EB DA			JMP	NEX DATA	;NEXT DATA	
292	Ø10C	C6 Ø6 ØØØ4	R CØ	CLR ROW2:	MOV	ADDRESSB, ØCØH	ROW2 LCD LOCATION	
293	0111			CLR SPA:	MOV	AL, ADDRESSB		
294	Ø114	3C D4		Children.	CMP	AL,ØD4H	END ROW 2 ?	
295	0116	74 ØE			JZ	OUT_POSITION		
296	Ø118	E8 Ø1DØ R			CALL	OUT FUN	; ACTIVE	
297	Ø11B	BØ 2Ø			MOV	AL,20H	; SHOW " "	
298	Ø11D	E8 ØlED R			CALL	OUT_VAL	; ACTIVE	
299	0120	FE Ø6 ØØØ4	R		INC	ADDRESSB	;NEXT LOCATION	
300	Ø124	EB EB			JMP	CLR SPA	CLEAR SPACE	
301	0126			OUT POSITION:			OUT POSITION	
302	Ø126	AØ ØØØ6 R		-	MOV	AL, COUNT	COMPARE CURSOR POSITION	
	0120	3C CØ			CMP		ON ROW2 COLL ?	
303						AL, ØCØH		
3Ø4	Ø12B	7D Ø5			JGE	NO_CHANG	3	
305	Ø12D	04 40			ADD	AL,40H	CURSOR ON ROWL	
306		A2 0006 R			MOV	COUNT, AL	;	
307	0132	E8 Ø1DØ R		NO CHANG:	CALL	OUT_FUN	;ACTIVE	
3Ø8	Ø135	C3		_	RET		;	
309	Ø136			LF SUB	ENDP		·····	
310				;				
311							1	
312					RETHIRN	SUBROUTINE		
313				1	ILDI OIL	Debleoring		
314				1				
	01.26			,	0000	1010		
315	Ø136			RT_SUB	PROC	NEAR	;FUNCTION -> RETURN CURSOR	
316	Ø136	8Ø 3E ØØØ6	R CØ		CMP	COUNT, ØCØH	;COMPARE ROW ?	
317	Ø13B	7D Ø5			JGE	RT_ROW2	7	
318	Ø13D	BØ 8Ø			MOV	AL,8ØH	; RETURN ROW 1 COL 1	
319	Ø13F	EB Ø3 9Ø			JMP	RT ROWL	1	
320	0142	BØ CØ		RT ROW2:	MOV	AL, ØCØH	; ØCØH IS ROW2 COL1 LOCATION	•
321	0144	A2 0006 R		RT ROW1:	MOV	COUNT, AL		
322	0147	E8 Ø1DØ R		RI_ROWI.		OUT FUN		
					CALL	COT_FOM	ACTIVE	
323	014A	03			RET		3	
324	Ø14B		14	RT_SUB	ENDP		;	
325				;				
326				;				
327				;	RIGHTA	RROW SUBROUTINE		
328								
329				;				
330	Ø14B			RA SUB	PROC	NEAR	;FUNCTION> MOVE CURSOR TC RIGHT	i.
300	0210				1100		production - Fibris Solubolt to Richard	

5-31

Micros	soft MACRO Assembler , Ve	rsion 1.25	Page 12-21-	1-7 84	
01 01 01 01 01 01 01 01 01 01 01 01 01 0	14B 80 3E 0006 R D3 150 74 1B 152 80 3E 0006 R 93 157 75 08 159 B0 C0 158 A2 0006 R 159 B0 C0 158 EB 07 96 161 B0 14 163 FE 06 0006 R 167 E8 01D0 R 164 164 EB 09 90 160 160 C6 06006 R C0 172 E8 00D2 R 175 175 C3 176 175 176	RA_CTN: RA_ROW2: NEX_ROW: RA_RET: RA_SUB	CMP JZ CMP JNZ MOV JMP MOV INC CALL JMP MOV CALL RET ENDP	COUNT, ØD3H NEX ROW COUNT, 93H RA_CTN AL, ØC0H COUNT, AL RA_ROW2 AL, 14H COUNT OUT_FUN RA_RET COUNT, ØC0H LF_SUB	;CURSOR ON ROW2 COL20 ? ;CURSOR ON ROW1 COL20 ? ;MOVE CURSOR ROW2 COL1 ;RIGHT CONTINUE ;LCD TO RIGHT FUNCTION ;ON ROW2 TO RIGHT ;ACTIVE ;OK ;NEXT ROW ;ROW2 ;LINE FEED ;RETURN
Ø1 Ø1	176 176 E8 ØØB3 R 179 C3 17A	; ; LA_SUB ; ; ;	PROC CALL RET ENDP	ROW SUBROUTINE NEAR BS_SUB	;FUNCTION> TO LEFT ;EQUIMENT BACK SPACE ;
01 01 01 01 01 01 01 01 01 01 01 01 01 0	17A E8 Ø1ED R 17D FE Ø6 ØØØ6 R 181 AØ ØØØ6 R 184 3C D4 186 74 ØF 188 3C 94 188 75 ØE 18C BØ CØ 18E A2 ØØØ6 R 191 E8 Ø1DØ R 194 EB Ø4 9Ø 197 197 197 197 E8 Ø19B R 19A C3 19B	DISP_SUB DISPSCROLL: DISPRIGHT: DISP_SUB	PROC CALL INC MOV CMP JZ CMP JNZ MOV CALL JMP CALL RET ENDP	NEAR OUT_VAL COUNT AL,COUNT AL,0D4H DISPSCROLL AL,094H DISPRIGHT AL,0C0H COUNT,AL OUT FUN DISPRIGHT SCROLL	;FUNCTION> DISPLAY ;ACTIVE ;IF CURSOR OVER ROW<2> ;SCROLL ;IF CURSOR OVER ROW<1> ;SET CURSOR ON ROW2 COLL ;ACTIVE ;OK ;DISPLAY SCROLL ;ACTIVE ;OK
		;		Ø THEN NO SCROLL Ø THEN SCROLL	

The Microsoft MACRO Assembler , Version 1.25

5-32

.

M	licrosoft	MACRO	Assembler	, Version	1.25	Page 12-21		
					;			
	Ø19B				SCROLL	PROC	NEAR	;FUNCTION> SCROLL LCD
		8Ø F9				CMP	CL,Ø	;CL = 0 ?
		75 ØB				JNZ	ASCROLL	·····
		BØ D3				MOV	AL,ØD3H	;DONOT SCROLL
	Ø1A2	A2 00	26 R			MOV	COUNT, AL	7
	Ø1A5	E8 Ø11	00 R			CALL	OUT_FUN	; ACTIVE
	ØLAS	EB Ø9	90			JMP	SCRRIGHT	;OK
	Ø1AB				ASCROLL:			·····
	Ø1AB	C6 Ø6	0006 R CØ	225		MOV	COUNT, ØCØH	CL NOT EQU Ø ,S FLAG
		E8 000				CALL	LF SUB	LINE FEED
	Ø1B3				SCRRIGHT:			SCROLL RIGHT
	Ø1B3	C3				RET		
	Ø1B4	0.0			SCROLL	ENDP		
	0104				;;	DUDY		······
						BACKO	PACE ROUTINE	
					<u>;;</u>		UTINE	
					······	SUBRU	UTINE	
					??			
	Ø1B4				;;BACKSP	PROC	NEAR	;FUNCTION> BACK SPACE
	Ø1B4	BØ 1Ø			DOM DE	MOV	AL,10H	CUROR SHIFT LEFT
	Ø1B4	E8 Ø10	DA D			CALL	OUT FUN	ACTIVE
		A1 00	07 R			MOV	AX, AREAAX	GET CHARACTER VALUE
	Ø1BC	3C D3				CMP	AL, LEFTARROW	COMPARE LEFTAROW CODE ?
	Ø1BE	74 ØA				JZ	FINISH	;OK
	ØlCØ	BØ 20				MOV	AL,20H	;20H = '
		E8 Ø11	ED R			CALL	OUT_VAL	; ACTIVE
		BØ 10				MOV	AL, 10H	;LCD CURSOR TO LEFT
		E8 Ø11	00 R			CALL	OUT_FUN	;ACTIVE
	ØlCA				FINISH:			;
	Ø1CA	8Ø 2E	0006 R 01			SUB	COUNT, 1	;
	Ø1CF	C3				RET		; RETURN
	Øldø				BACKSP	ENDP		;
					2			:
							FUNCTION	
	ØLDØ				OUT FUN	PROC	NEAR	;FUNCTION> DO LCD FUNCTION
	Øldø	52				PUSH	DX	;
	Ø1D1	BA Ø1	AØ			MOV	DX, CMD PORTW	CMD PORTW = 1A0H
	Ø1D4				OUTA:			1
	Ø1D4	52				PUSH	DX	PUSH REGIST
	Ø1D5	50				PUSH	AX	
	Ø1D6	BA ØL	12			MOV	DX, CMD PORTR	CMD PORTR = 1A2H
		EC			WAIT:	IN	AL,DX	DX = PORT
	0109					OR	AL,AL	;SET (SF)=1
	Ø1D9					U.S.		1001 (01) ±
	Ø1DA	ØA CØ				TS	TATA T T	ICO BUSY ?
	Ø1DA Ø1DC	ØA CØ 78 FB				JS	WAIT	;LCD BUSY ?
	Ø1DA Ø1DC Ø1DE	ØA CØ 78 FB 58				POP	AX	·····
	Ø1DA Ø1DC Ø1DE Ø1DF	ØA CØ 78 FB 58 5A	A1 32			POP	AX DX	}
	Ø1DA Ø1DC Ø1DE Ø1DF Ø1EØ	ØA CØ 78 FB 58 5A 81 FA	Ø1A3			POP POP CMP	AX DX DX,DATA_PORTR	;DATA_PORTR = 1A3H
	Ø1DA Ø1DC Ø1DE Ø1DF Ø1EØ Ø1E4	ØA CØ 78 FB 58 5A 81 FA 74 Ø4	Ø1A3			POP POP CMP JZ	AX DX DX,DATA_PORTR READ_DATA	DATA_PORTR = 1A3H
	Ø1DA Ø1DC Ø1DE Ø1EØ Ø1EØ Ø1E4 Ø1E6	ØA CØ 78 FB 58 5A 81 FA 74 Ø4 EE				POP POP CMP JZ OUT	AX DX DX, DATA PORTR READ DATA DX, AL	;DATA_PORTR = 1A3H ;ACTIVE
	Ø1DA Ø1DC Ø1DE Ø1EØ Ø1E4 Ø1E6 Ø1E7	ØA CØ 78 FB 58 5A 81 FA 74 Ø4				POP POP CMP JZ	AX DX DX,DATA_PORTR READ_DATA	DATA PORTR = 1A3H ACTIVE
	Ø1DA Ø1DC Ø1DE Ø1EØ Ø1EØ Ø1E4 Ø1E6	ØA CØ 78 FB 58 5A 81 FA 74 Ø4 EE			READ_DATA:	POP POP CMP JZ OUT	AX DX DX, DATA PORTR READ DATA DX, AL	;DATA_PORTR = 1A3H ;ACTIVE
	Ø1DA Ø1DC Ø1DE Ø1EØ Ø1E4 Ø1E6 Ø1E7	ØA CØ 78 FB 58 5A 81 FA 74 Ø4 EE			READ_DATA:	POP POP CMP JZ OUT	AX DX DX, DATA PORTR READ DATA DX, AL	DATA PORTR = 1A3H ACTIVE

The

Page 1-9 12-21-84

441 442 443	Ø1EB Ø1EC Ø1ED		OUT FUN	POP RET ENDP	DX	}
444 445			;	OUT VAL	UE	
446			;	OUT_VAL		:
447			;	PROC	NEAR	;FUNCTION> OUT CHARACTER LCD
448 449	Ø1ED Ø1ED	F2	OUT_VAL	PROC	DX	; FUNCTION> OUT CHARACTER LED
449	ØIED	BA ØIAI		MOV	DX, DATA PORTW	DATA PORTW = 1A1H
451		EB El		JMP	OUTA	;
452	Ø1F3		OUT VAL	ENDP		······································
453	UALO		;			
454			;	READ DA	ATA	:
455			;			
456	Ø1F3		IN DATA	PROC	NEAR	;FUNCTION -> READ DATA
457	Ø1F3	52	-	PUSH	DX	;
458	Ø1F4	BA Ø1A3		MOV	DX, DATA_PORTR	;DATA_PORTR = 1A3H
459	Ø1F7	EB DB		JMP	ATUO	;
460	Ø1F9		IN DATA	ENDP		;
461			;			
462			;		TABLE UP ONE LOW	
463			;	SCROLLE	R	•
464			;			
465	Ø1F9		SCROLLER	PROC	NEAR	;FUNCTION> SCROLL TABLE
466		83 3E ØØØ1 R 16		CMP	ROW, 22	;ROW = 22 ?
467		75 1E		JNE	SCRIGHT	; ROW (22) IS START ADDRESS
468		50		PUSH	AX	; PUSH
469	0201			PUSH	cx	j
470		57		PUSH	DI	·····
471	0203	56		PUSH	SI	·····
472	0204	06		PUSH ASSUME	ES	
473	0005				ES:DATA	; ES>DATA SEGMENT : AX = DATA SEGMENT
474		B8 R		MOV	AX, DATA	; $AX = DATA SEGMENT$; ES =>DATA SEGMENT
475 476		8E CØ		MOV	ES,AX	; ROWOO ADDRESS
476		BF 000E R		MOV	DI,OFFSET ROW00 SI,OFFSET ROW01	; ES: [DI] <== DS [SI]
477	Ø2ØD Ø21Ø	BE 0022 R B9 01CC		MOV	CX,460	; MOVE 460 BYTES 20*23
479	0210			CLD	CA,400	; (DF)=Ø
480		FC F3/ A4		REP	MOVSB	· (DL)-D
480		07		POP	ES	POP REGISTER
482	0210			POP	SI	·
483	0218			POP	DI	
484	0210			POP	CX	
485	Ø21A			POP	AX	
486		E8 Ø21F R		CALL	LCD TABLE	; COPY LCD ROW TO TABLE
487	Ø21E		SCRIGHT:		-	OK
488	021E	C3	Dontoire	RET		
489	021F	1222/16	SCROLLER	ENDP		
490			:			
491				MOV LCD	ROW(Ø) TO TABLE ROW(21)	;
492				LCD TAB		:
493			;			
494	Ø21F		LCD TABLE	PROC	NEAR	;FUNCTION -> MOVE LCD TO TABLE
495	021F	56	N TO BE DO NOT DO NOT	PUSH	SI	······

496	0220	BE Ø1B2 R		MOV	SI, OFFSET ROW21	; TABLE ADDRESS ROW21
497	0223	C6 Ø6 ØØØC R 8Ø		MOV	COL VALUE, 80H	; START ADDRESS
498	0228	C6 Ø6 ØØØD R 94		MOV	COL END, Ø94H	; INPUT LCD ADDRESS
499	Ø220	E8 Ø232 R		CALL	COPYROW	; COPY ONE ROW
		E0 0232 R	SRIGHT:	CALL	COFIROW	
500	0230	50	SKIGHI:	202	67	; OK
501	0230	5E		POP	SI	7
502	0231	C3		RET		;
503	Ø232		LCD_TABLE	ENDP		;
504			;			
505			;		NE ROW TO TABLE	:
506			;	COPYRO	W	:
507			;			
5Ø8	0232		COPYROW	PROC	NEAR	;INPUT => SI
5Ø9	Ø232	50		PUSH	AX	; COL_VALUE
510	0233	56		PUSH	SI	; COL END
511	Ø234		SCR CON:			;
512	0234	AØ ØØØC R	877	MOV	AL, COL VALUE	; ADDRESS LCD
513	0237	3A Ø6 ØØØD R		CMP	AL, COL END	LCD END ADDRESS
514	Ø23B	74 ØF		JZ	CRIGHT	OK
515	Ø23D	E8 01D0 R		CALL	OUT FUN	IN DATA TO TABLE
516	0240	E8 Ø1F3 R		CALL	IN DATA	ACTIVE
517	0240	88 Ø4		MOV	[SI],AL	MOVE CHARACTER TO TABLE
1.		 STATE CONTRACT AND ADDRESS OF ADDRESS ADDRESS OF ADDRESS OF ADDR				
518	0245	FE 06 000C R		INC	COL_VALUE	·····
519	0249	46		INC	SI	7
520	024A	EB E8	100000000000000000000000000000000000000	JMP	SCR_CON	GET NEXT VALUE
521	Ø24C	1993	CRIGHT:	2252.625	812	;OK
522	Ø24C	5E		POP	SI	; POP REGISTER
523	Ø24D	58		POP	AX	;
524	Ø24E	C3		RET		;
525	Ø24F		COPYROW	ENDP		;
526			;			
527				COPY L	CD TWO ROW TO TABLE RO	OW(22,23) :
528				COPYLC		· · · · ·
529			:			
530	Ø24F		COPYLCD	PROC	NEAR	;FUNCTION> COPY LCD TO TABLE
531	Ø24F	56	00111005	PUSH	SI	·····
532	0250	BE Ø1C6 R		MOV	SI, OFFSET ROW22	ROW22 ADDRESS
533	0253	C6 Ø6 ØØØC R 8Ø		MOV	COL VALUE, 80H	COPY LCD ROW(Ø)
534	Ø258	C6 Ø6 ØØØD R 94		MOV	COL_END,94H	COL END
535		E8 0232 R			COPYROW	
	Ø25D			CALL		COPY ROWL
536	0260	BE Ø1DA R		MOV	SI, OFFSET ROW23	COPY ROW2
537	Ø263	C6 Ø6 ØØØC R CØ		MOV	COL_VALUE, ØCØH	COPY LCD ROW(1)
538	Ø268	C6 06 000D R D4		MOV	COL_END,0D4H	;COL END
539	Ø26D	E8 Ø232 R		CALL	COPYROW	;ACTIVE
540	0270	5E		POP	SI	7
541	0271	C3		RET		;
542	Ø272		COPYLCD	ENDP		;
543	i morati di Para		;			
544			;	UP LCD		
545				UP_LCD		•
546			;	01_100		
540	0272			PROC	NEAR	FUNCTION -> TO UP
		E1	UP_LCD			;FUNCTION -> TO UP
548	0272			PUSH	CX	j
549	0273	B9 0000		MOV	CX,0	$;CX = \emptyset$
550	0276	E8 Ø32F R		CALL	CUR_ONOFF	; OFF CURSOR
					-mig	104 CONTRACTOR 100 CO

5-35

The Microsoft MACRO Assembler , Version 1.25

Page 1-10 12-21-84

Ø27E Ø28Ø Ø285 Ø287 Ø28B	83 3E 0001 R 00 74 19 83 3E 0001 R 16 75 0B				
Ø28Ø Ø285 Ø287 Ø28B	83 3E ØØØ1 R 16		CMP	ROW,Ø	; $ROW = \emptyset$?
Ø285 Ø287 Ø28B			JZ	URIGHT	; CAN NOT UP
Ø287 Ø28B	75 00		CMP	ROW, 22	; TABLE BUTTON ?
Ø28B	15 ØB		JNZ	NONCOPY	;NOT IN CORRECT POSITION
	8A ØE ØØØ6 R		MOV	CL, COUNT	;CL = CURSOR POSITION
0000	88 ØE ØØØB R		MOV	KEEP_CUR,CL	;
	E8 Ø24F R		CALL	COPYLCD	; DO COPY
Ø292		NONCOPY:	10.000		;NO COPY
	FF ØE ØØØ1 R		DEC	ROW	; ROW - 1
	E8 Ø2D9 R		CALL	MOVLCD	;UP LCD
0299		URIGHT:	in the second second		;OK
	59		POP	CX	····
029A	C3		RET		·····
Ø29B		UP_LCD	ENDP		1
		;	DOWN L	CD	
		÷.	DOWN L		:
(Constant)		;			
Ø29B		DOWN_LCD	PROC	NEAR	;FUNCTION> DOWN LCD
	50		PUSH	AX	;
Ø29C			PUSH	CX	;
	83 3E 0001 R 16		CMP	ROW,22	; ROW = 22?
	74 14		JZ	DRIGHT	; IN BUTTON
	FF 06 0001 R		INC	ROW	
	83 3E 0001 R 16		CMP	ROW, 22	; IF RETURN CORRECT POSITION
	75 Ø6		JNE	NOMAL	DEPENDENT CODDEPORT POSTATION
	E8 Ø2BB R		CALL	RES_LCD	RETURN CORRECT POSITION
	EB Ø4 9Ø	NOVAL	JMP	DRIGHT	;OK
Ø2B5	D0 0000 D	NOMAL:	CALL	MOVLCD	; NOMAL
Ø2B5 Ø2B8	E8 Ø2D9 R	DRIGHT:	CALL	MOVILED	;DOWN LCD ;OK
1000 million (1000 million)	59	DRIGHT.	POP	CX	, OK
	59		POP	AX	
	C3		RET	hh	1
Ø2BB	C3	DOWN LCD	ENDP		·····
W2DD		:			
		;	RESET	LCD POSITION	:
		;	RES_LC	D	:
		;	<u>.</u>		
Ø2BB		RES_LCD	PROC	NEAR	;FUNCTION> RETURN LCD POSITION
	50		PUSH	AX	;
and the second second second	51		PUSH	CX	;
	C7 Ø6 ØØØ1 R ØØ16		MOV	ROW, 22	; ROW = 22
	E8 Ø2D9 R		CALL	MOVILCD	COPY TABLE ROW(22,23) TO LCD
	8B ØE ØØØ9 R		MOV	CX, AREACX	;ON CURSOR
	E8 Ø32F R		CALL	CUR_ONOFF	CURSOR ON OR OFF
	AØ ØØØB R		MOV	AL, KEEP_CUR	; SET CURSOR
	A2 0006 R		MOV	COUNT, AL	· · · · · · · · · · · ·
	E8 Ø1DØ R		CALL	OUT_FUN	; ACTIVE
	59		POP	CX	·····
	58		POP	AX	
	C3	DEC LOD	RET ENDP		·····
Ø2D9		RES_LCD	ENDP		,
		;	MOVE I	CD UP OR DOWN	:

The Microsoft MACRO Assembler , Version 1.25

6Ø6 6Ø7 6Ø8

Page 12-21-84 1-12

		;	MOVLCD		
		;			
Ø2D9	-502.900	MOVLCD	PROC	NEAR	;FUNCTION> MOVE LCD UP OR DOWN
Ø2D9	50		PUSH	AX	;
Ø2DA	51		PUSH	CX	;
Ø2DB	56		PUSH	SI	·····
Ø2DC	BØ 8Ø		MOV	AL,080H	CURSOR ON ROW1 COL1
Ø2DE	A2 ØØØ6 R		MOV	COUNT, AL	;SET COUNT.
Ø2E1	E8 Ø1DØ R		CALL	OUT_FUN	; SET CURSOR IN START
Ø2E4	BE ØØØE R		MOV	SI, OFFSET ROWØØ	ROWOO ADDRESS
Ø2E7	Al 0001 R		MOV	AX, ROW	; ROWØØ+ROW*20
Ø2EA	8A ØE ØØØØ R		MOV	CL, TWENTY	;
Ø2EE	F6 El		MUL	CL	;GET ADDRESS
Ø2FØ	Ø3 FØ		ADD	SI,AX	;
Ø2F2	B9 ØØ28		MOV	CX,40	;40 TIMES
Ø2F5		MOVCHAR:			; MOVE CHARACTER
Ø2F5	51		PUSH	CX	·····
Ø2F6	FC		CLD		; (DF) =Ø
Ø2F7	AC		LODSB		;[SI] => AL
Ø2F8	B1 00		MOV	CL,Ø	;OFF SCROLL
Ø2FA	E8 Ø17A R		CALL	DISP_SUB	;DISPLAY A CHARACTER
Ø2FD	59		POP	CX	;
Ø2FE	E2 F5		LOOP	MOVCHAR	;
0300	5E		POP	SI	;
Ø3Ø1	59		POP	CX	2
0302	58		POP	AX	;
0303	C3		RET		;
Ø3Ø4		MOVLCD	ENDP		;
		;	TEST U	P DOWN CONDITION	
		;	TEST U		1
		;			
Ø3Ø4	22.20	TEST_UD	PROC	NEAR	;FUNCTION> TEST ROW CONDITION
0304	50		PUSH	AX	,
0305	3C C1		CMP	AL, UPCODE	;UPCODE ?
0307	75 Ø6		JNE	CMPDOWN	; IF DOWNCODE CODE
Ø3Ø9	E8 Ø272 R		CALL	UP_LCD	; ACTIVE
Ø3ØC	EB ØE 90		JMP	TUDRIGHT	;OK
Ø3ØF	12.000000	CMPDOWN:		2003 V 83 80 8 18 18 19 10 1	COMPARE DOWN
Ø30F	3C DA		CMP	AL, DOWNCODE	;DOWNCODE ?
Ø311	75 06		JNE	RES_UD	····
0313	E8 Ø29B R		CALL	DOWN LCD	
Ø316	EB Ø4 9Ø		JMP	TUDRIGHT	;OK
0319		RES_UD:			; RESET
Ø319	E8 Ø2BB R		CALL	RES_LCD	; ACTIVE
Ø31C		TUDRIGHT:			; RIGHT
Ø31C	58		POP	AX	;
Ø31D	C3		RET		;
Ø31E		TEST_UD	ENDP		;
		;	CLEAR	LCD TABLE	
		1	CLRTAB		
		;			
Ø31E		CLRTAB	PROC	NEAR	;FUNCTION -> CLEAR TABLE
Ø31E	56		PUSH	SI	; PUSH REGISTER

5-37

.

Т	he Micros	oft	MACRO Assemble:	, Versi	on 1.25		Page 12-21-			
			125					1200		
66		BlF					PUSH	CX		;
66			BE ØØØE R				NON	SI, OFFSET R	OMOR	; ROW00 ADDRESS
66			B9 Ø1B8				MOV	CX,440		;20 * 22
66		326	CENES 282		TABLP:					;LOOP
66			C6 Ø4 20				MOV	BYTE PTR [S.	I],20H	;ASCII CODE 20H = SPACE
66	57.C (7.2		46				INC	SI		;SI + 1
66			E2 FA				LOOP	TABLP		;LOOP
66			59				POP	CX		; POP REGISTER
66			5E				POP	SI		;
67			C3				RET			;
67		32F			CLRTAB		ENDP			;
67					;:::::					
67					;:				::	
67					;:	CURSOR	ON OR	OFF	::	0
67	5				;:				::	
67										
67		32F			CUR_ONO	FF	PROC	NEAR		; INPUT CX = Ø CURSOR OFF
67		32F	50				PUSH	AX		; =/Ø CURSOR ON
67		33Ø	51				PUSH	CX		;
68	0 03	31	80 FD 00				CMP	CH,Ø		;CH=Ø IS NO CURSOR
68	1 03	334	75 Ø8				JNZ	CUR ON		;
68	2 Ø3	36			CUR OFF	:				;CURSOR OFF
68	3 Ø3	336	BØ ØC		_		MOV	AL, ØCH		;CURSOR OFF
68	4 Ø3	338	E8 Ø1DØ R				CALL	OUT FUN		;ACTIVE
68	5 03	33B	EB Ø6 9Ø				JMP	CURRET	×	; RETURN
68	6 Ø3	3E			CUR ON:					;CURSOR ON
68	7 03	33E	BØ ØD		570		MOV	AL, ØDH		CURSOR ON
68		40	E8 Ø1DØ R				CALL	OUT FUN		ACTIVE
68		343			CURRET:			-		RIGHT
69			59				POP	CX		POP REGISTER
69			58				POP	AX		3
69			C3				RET			RETURN
69		346			CUR ONO	FF	ENDP			END
69										
69					;;					
69					;;	REGIST	ERS PUS	HING & POPING		
69					;;			INES a FOFING		
69					;;		1.001			
69										
70		346			PUSH R		NEAR			; PUSH ALL REGISTER
70			2E: 8F Ø6 Ø36C	P	FORT_K	POP	CS: IP	MEM		PLOOT CAME FORCEOFER
70		40 4B	50 SE 20 2300			PUSH	AX			
70			53			PUSH	BX			
70	(E) (17)		51			PUSH	CX			
70		4D 4E	52			PUSH	DX			
70	31 101									
	2512 2503	4F	57			PUSH	DI			
70		350	56			PUSH	SI			
70	1012 Carl		1E			PUSH	DS			
70		52	06			PUSH	ES	Large a		
71		153	2E: FF 36 Ø36C	R		PUSH	CS:IP_	MEM		
71			C3			RET				
71		59			PUSH_R	ENDP				
71		FC				0007				-DOD ALL DECLORED
71	4 03	59			POP_R	PROC	NEAR			; POP ALL REGISTER
71	5 01	359	2E: 8F 06 036C	D		POP	CS:IP	MEM		

The	Microsoft	MACRO	Asse	mbler	, \	Version	1.25		Pag 12-2		1-14
716	Ø35E	Ø7						POP	ES		
717	Ø35F	lF						POP	DS		
718	0360	5E						POP	SI		
719	Ø361	5F						POP	DI		
720	0362	5A						POP	DX		
721	0363	59						POP	CX		
722	Ø364	5B						POP	BX		
723	0365	58						POP	AX		
724	Ø366	2E: F	F 36	Ø36C 1	R			PUSH	CS:I	P MF	M
725	Ø36B	C3						RET		-	
726	Ø36C						POP R	ENDP			
727											
728	Ø36C	0000					IP MEM		DW		ø
729							; -				
730	Ø36E						CODE	ENDS			
731								END	OUT	LCD	
									10.000	0.000	

*

.

Segments and groups:

				1	1 8	a n	n e	9			Size	align	combine	class
CODE											Ø36E	PARA	PUBL IC	'CODE'
DATA											Ølee	PARA	PUBLIC	'DATA'
STACE	¢.,										0100	PARA	STACK	'STACK'

Symbols:

N a m e	туре	Value	Attr	
ADDRESSA	L BYTE	0003	DATA	
ADDRESSB	L BYTE	0004	DATA	
ALT	Number	0080		
AREAAX	L WORD	0007	DATA	
AREACX	L WORD	0009	DATA	
ASCROLL	L NEAR	Ø1AB	CODE	
BACKSP	N PROC	Ø1B4	CODE	Length =ØØ1C
BACKSPACE	Number	0008		
BELL	Number	0007		
BELL1	L NEAR	0029	CODE	
BKSP	L NEAR	0032	CODE	
BKSPB	L NEAR	ØØC4	CODE	
BS SUB	N PROC	ØØB3	CODE	Length =001F
CLRTAB	N PROC	Ø31E	CODE	Length =0011
CLR ROW2	L NEAR	Ø10C	CODE	
CLR SPA.	L NEAR	Ø111	CODE	
CMD PORTR	Number	Ø1A2	100000000	
CMD PORTW	Number	ØIAØ		
CMPDOWN.	L NEAR	Ø3ØF	CODE	
COL END	L BYTE	000D	DATA	
COL VALUE.	L BYTE	ØØØC	DATA	
COPYLCD.	N PROC	Ø24F	CODE	Length =0023
COPYROW.	N PROC	0232	CODE	Length =001D
COUNT	L BYTE	0006	DATA	
CRIGHT	L NEAR	Ø24C	CODE	
CURRET	L NEAR	0343	CODE	
CUR OFF	L NEAR	0336	CODE	
CUR ON	L NEAR	Ø33E	CODE	
CUR ONOFF.	N PROC	Ø32F	CODE	Length =0017
DATA PORTR	Number	Ø1A3		,
DATA PORTW	Number	ØIAL		
pp	L NEAR	005C	CODE	
DISPLAY.	L NEAR	007A	CODE	
DISPRIGHT	L NEAR	Ø19A	CODE	
DISPSCROLL	L NEAR	0197	CODE	
DISP SUB	N PROC	Ø17A	CODE	Length =0021
DOWNCODE	Number	ØØDA	0000	beilger bree
DOWN LCD	N PROC	Ø29B	CODE	Length =0020
DRIGHT	L NEAR	Ø2B8	CODE	addigen bene
FF	L NEAR	0012	CODE	
FF SUB	N PROC	0012	CODE	Length =0028
FINE	L NEAR	ØlEB	CODE	Dengui -0020
FINISH	L NEAR	ØICA	CODE	

The Microsoft	MACRO	Assembler	, Version 1.25		Page 12-21-8	Symbols-2 4	
FORMFEED			Number	0000			
IN DATA			Number N PROC	000C 01F3	CODE	Longth -0006	
IP MEM			. L WORD	Ø36C	CODE	Length =0006	
JNZ			. L DWORD		CODE		
KEEP CUR			. L BYTE	000B	DATA		
A			L NEAR	0000	CODE		
LA SUB			N PROC	0176	CODE	Length =0004	
LCD TABLE.			N PROC	Ø21F	CODE	Length =0013	
LEFTARROW		:::::	. Number	ØØD3	CODE	Bengui -Wars	
LF			L NEAR	ØØ3C	CODE		
F ROW2			L NEAR	ØØDC	CODE		
	:::		N PROC	ØØD2	CODE	Length =0064	
LINEFEED		1111	. Number	ØØØA	CODE	Dength -0004	
10VCHAR.		::::	. L NEAR	Ø2F5	CODE		
10VLCD		::::	N PROC	Ø2D9	CODE	Length =002B	
NEX DATA		:::::	L NEAR	ØØE6	CODE	Long Ch -002D	
EX_ROW			L NEAR	Ø16D	CODE		
OMAL.			L NEAR	Ø2B5	CODE		
ONCOPY			L NEAR	0292	CODE		
O CHANG			L NEAR	Ø132	CODE		
UTA		• • • • •	L NEAR	Ø1D4	CODE		
UT FUN			N PROC	Ø1DØ	CODE	Length =001D	
UT_LCD			F PROC	0000	CODE	Length =0088	
UT POSITION .				Ø126	CODE	bengui -bboo	
UT_VAL			N PROC	ØlED	CODE	Length =0006	
OP R			N PROC	0359	CODE	Length =0013	
USH R			N PROC	0346	CODE	Length =0013	
A			L NEAR	0066	CODE	Dengen -0015	
A CTN			L NEAR	0161	CODE		
A RET			L NEAR	Ø175	CODE		
A ROW2			L NEAR	Ø167	CODE		
A SUB			N PROC	Ø14B	CODE	Length =002B	
EAD DATA				ØlEA	CODE	bengen bozb	
ES LCD			N PROC	Ø2BB	CODE	Length =001E	
ES UD			L NEAR	0319	CODE	beinger bord	
ETURN			. Number	ØØØD	CODE		
IGHT			L NEAR	007D	CODE		
IGHTARROW			. Number	00C4	CODE		
OW			L WORD	0001	DATA		
OW00			L BYTE	ØØØE	DATA	Length =0014	
OW01			L BYTE	0022	DATA	Length =0014	
OWØ2	:::		L BYTE	0036	DATA	Length =0014	
OW03			L BYTE	ØØ4A	DATA	Length =0014	
OWØ4		1111	L BYTE	005E	DATA	Length =0014	
OW05			L BYTE	0072	DATA	Length =0014	
OW06			L BYTE	0086	DATA	Length =0014	
	111	11111	L BITE	ØØ9A	DATA	Length =0014	
OWØ8			L BYTE	ØØAE	DATA	Length =0014	
	111		L BITE	ØØC2	DATA	Length =0014	
OW10	:::		L BITE	00D6	DATA	Length =0014	
			L BITE	ØØEA	DATA	Length =0014	
		• • • • •		ØØFE	DATA	Length =0014	
			 L BYTE 		UNIA	Jengui -0014	
OW12			T DUMP	0112	DATTA	Longth -dai4	
OW12			L BYTE	0112	DATA	Length =0014	
OW12	· · ·		. L BYTE	0112 0126 013A	DATA DATA DATA	Length =0014 Length =0014 Length =0014	

The	Microsoft	MACRO	Assembler	,	Version	1.25
			The second second			

	12															
ROW16			•	•	•	•	•		•	•	•	•	L BYTE	Ø14E	DATA	Length =0014
ROW17							•	•					L BYTE	0162	DATA	Length =0014
ROW18													L BYTE	Ø176	DATA	Length =0014
ROW19													L BYTE	Ø18A	DATA	Length =0014
ROW20													L BYTE	Ø19E	DATA	Length =0014
ROW21													L BYTE	Ø1B2	DATA	Length =0014
ROW22													L BYTE	Ø1C6	DATA	Length =0014
ROW23													L BYTE	Ø1DA	DATA	Length =0014
RT													L NEAR	0046	CODE	1. C
RT ROW1.													L NEAR	0144	CODE	
RT ROW2.													L NEAR	0142	CODE	
RT SUB .													N PROC	Ø136	CODE	Length =0015
R DATA .													L BYTE	0005	DATA	
SCRIGHT.													L NEAR	Ø21E	CODE	
SCROLL .													N PROC	Ø19B	CODE	Length =0019
SCROLLER											4		N PROC	Ø1F9	CODE	Length =0026
SCRRIGHT						4							L NEAR	Ø1B3	CODE	
SCR CON.				2					1				L NEAR	Ø234	CODE	
SRIGHT .													L NEAR	0230	CODE	
SUBRIGHT												<u>.</u>	L NEAR	ØØD1	CODE	
TABLP													L NEAR	Ø326	CODE	
TEST UD.													N PROC	0304	CODE	Length =001A
TUDRIGHT		0				਼							L NEAR	Ø31C	CODE	640 B
TWENTY .				਼					਼				L BYTE	0000	DATA	
UDTEST .													L NEAR	001C	CODE	
UPCODE .			0	਼	÷.		਼			2			Number	ØØC1		
UP LCD .		1											N PROC	0272	CODE	Length =0029
URIGHT .	2	1		਼	0		0						L NEAR	Ø299	CODE	5500 . 500.00
υυ	2	1	1	1	0		0	<u></u>	0	2	0	÷.	L NEAR	0050	CODE	
WAIT			1	1				1			0	1	L NEAR	Ø1D9	CODE	

Warning Severe Errors Errors Ø Ø

1

1000000000000000000000000000000000000			Symbol Cross Reference		(#isde	efiniti	an)	Cref-	-1							
DACKERPACE.			ADDRESSA	36# 2Ø# 39# 4Ø#	277 278 26 166 167	285 279 27 225	289 29Ø 28 4Ø8	292		299						
CLE ROW2 275 281 306 CLE SPA 293 306 CMD DORTR. 154 424 CHPTOONL 641 644 CODE 154 424 CODE 154 424 CODE 154 154 154 CODE 154 154 160 736 CODE 154 154 158 533 537 CODE 154 424 457 571 533 537 COPETICO 534 525 535 539 613 321 331 333 340 COPETICO 534 525 535 539 613 321 331 333 340 CURATT 534 525 535 539 613 321 331 333 340 CURATT 545 6694 CURATT 665 6694 CURATT 614 434 459 616 677# 693 613 77 614 450 616 677# 693 <td>a</td> <td></td> <td>BACKSPACE. BELL. BELL. BKSP. BKSPB.</td> <td>25# 21# 179 184 257</td> <td>188 183 182# 187# 26Ø#</td> <td>100000</td> <td>1-12/20</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>- 5</td> <td></td> <td></td>	a		BACKSPACE. BELL. BELL. BKSP. BKSPB.	25# 21# 179 184 257	188 183 182# 187# 26Ø#	100000	1-12/20							- 5		
CRIGHT		4	CLR_ROW2 CLR_SPA. CMD_PORTR. CMD_PORTW. CMPDOWN. CODE . COL_END. COL_END. COL_VALUE. COPYLCD. COPYROW.	275 293# 15# 13# 641 158# 43# 42# 53Ø# 499 38#	281 3ØØ 428 424 644# 158 498 497 542 5Ø8# 243	292# 16Ø 513 512 557 525 253	534 518 535 263	533 539 273	3Ø2			331	333	336	340	345
DATA_PORTR 16# 434 458 DATA_PORTW 14# 450 DD	(CURRET	685 682# 681	689# 686#	596	677#	693							50 j	
FF_SUB 175 233# 248 FINE 437 440# FINISH 410 415# FORMFEED 24# 173 IN_DATA 283 456# 460 516 IP_MEM 701 710 715 724 728#			DATA_PORTR DATA_PORTW DD DISPCAY. DISPECAY. DISPRIGHT. DISPSCROLL DISP_SUB DOWNCODE DOWN_CCD	16# 14# 207# 219 371 369 223 29# 210	434 450 222# 375 376# 364# 208 569#	458 378# 38Ø 645 585	626	163	473	474						
JNZ			FF_SUB	175 437 410 24# 283 701	44Ø# 415# 173 456#	460		728#								

<u>ä</u>	Symbol Cross Reference	(#	is defini	tion)	Cref	-2								
	KEEP_CUR	41# 5	556 597											
	LA LA SUB LCD_TABLE. LEFTARROW. LF	220 3 486 4 27# 2	217# 355# 358 494# 503 218 409 192#											
	LF_ROW2. LF_SUB		272# 3Ø9 193	346	396									
	MOVCHAR		628 58Ø 594	6Ø8#	633	8								
	NEX_DATA NEX_ROW. NOMAL. NONCOPY. NO_CHANG.	332 3 576 5 554 5	291 344# 579# 558# 307#								±		R X	
	OUTA	235 2	451 459 236 238 414 422	24Ø # 443	242 515	261 599	282 614	286 684	296 688	307	322	342	374	392
5-44	OUT_LCD. OUT_POSITION OUT_VAL.	295 3	229 731 301# 298 365	412	448#	452								
4	POP_R. PUSH_R		714# 726 700# 712											
	RA RA_CIN RA_RET RA_ROW2. RA_SUB	334 3 343 3 337 3 215 3	212# 338# 347# 341# 330# 349											
	READ_DATA. RES_LCD. RES_UD RETURN RIGHT.	577 5 646 6 23# 1	438# 590# 603 649# 198 181 186	65Ø 191	196	201	206	211	216	221	224#			
	RIGHTARROW ROW. ROWIG. ROWIG.	26# 2 34# 1 47# 4	213 178 244 476 615 477	466 662	551	553	206 559	572	574	575	593	616		
	ROW01 ROW03 ROW04. ROW05 ROW06 ROW06. ROW07.	55# 59# 63# 67# 71# 75# 79#												
	ROW09. ROW10. ROW11. ROW12.	83# 87# 91# 95#												

Symbol (Cro	oss	5 F	Ref	e	er	nce	9						(# is de	finiti	on)
ROW13													99#			
ROW14													103#			
ROW15													107#			
ROW16												<u>.</u>	111#			
ROW17									2				115#			
ROW18										1			119#			
ROW19									2			÷.	123#			
ROW20.													127#			
ROW21													131#	496		
ROW22													135#	532		
ROW23													139#	536		
RT													194	197#		
RT ROW1.												-	319	321#		
RT ROW1.											***		317	320#		
RT SUB .				-			-	-					200	315#	324	
R DATA .					-		-	-		-		-	37#	284	287	
R DATA .	•	•	•	•	•	•	•	•	•	•	•	•	5/#	204	207	
				•	•		•	•				•	467	487#		
SCROLL .			•		,	,							377	387#	399	
SCROLLER													276	465#	489	
SCRRIGHT													393	397#		
SCR CON.													511#	520		
SRIGHT .													500#			
STACK													2#	2	7	
SUBRIGHT	•	•	•	•	•	•	•	•	•	•	•	•	255	259	264#	
TABLP.													664#	667		
TEST UD.						•	•	•	•	•	•	•	180	638#	654	
TUDRIGHT								•	•	•	•	•	643	648	651#	
					•	•	•	•	•	•	•	•	33#	245		
TWENTY .	•	•	•	•.	•	•	•	•	•	•	•	•	224	245	617	
UDTEST .													174	177#		
UPCODE .													28#	203	640	
UP LCD .													205	547#	564	642
URIGHT .												•	552	561#	1000	100007093
UU												•	199	202#		
WAIT		•	٠	•	•	•	٠	•	•	•	٠	•	429#	431		

Cref-3

The Assembler directive -- SEGMENT

In the beginning of this program, an assembler directive SEGMENT instructs the Macro Assembler to reserve a memory space of 256 bytes as the stack segment so that data can be saved in the stack segment before a CALL or JUMP instruction. You should refer to the Macro Assembler Manual for more details of the assembler directive SEGMENT.

Each time you use a SEGMENT directive to allocate a memory space to a segment, you have to use the directive ENDS to tell the assembler that it is the end of a segment.

The Data Segment

After the stack segment is set aside, another SEGMENT statement is used to define the data segment for the program. Data and variables to be processed in an 8088 assembly language program should be defined in the data segment.

The Assembler directive -- EQU

The EQU (EQUATE) directive assigns a value of an expression to a name. For example, the EQU statement

CMD PORTW EQU Ø1AØH

assigns the hexadecimal value IA0H to the name CMD PORTW. In a source program, an H is affixed to a value to designate that the value is in hexadecimal.

The EQU directive sometimes takes the form of an equal sign =. As you can see from the example program, the first four EQU directives assign the I/O port addresses to the four LCD ports.

Values are assigned to control codes with the EQU directives.

The Assembler directive -- DEFINE

The DEFINE assembler directive assigns a pre-defined value to a byte or multiple of bytes according to the second letter of the directive. The DEFINE directives are represented by different mnemonics such as DB (DEFINE BYTE), DW (DEFINE WORD), DD (DEFINE DOUBLEWORD), DQ (DEFINE QUADWORD), and DT (DEFINE TENBYTES). You should refer to the Macro Assembler Manual for more details of that assembler directive.

. Constants and variables are defined using the DEFINE directives. The LCD buffer are initialized to zeros with the DB directives.

The Code Segement

The code segement follows the ENDS directive for the data segment. Before the SEGMENT assembler directive, there is a comment field which defines the contents of some registers which should be set before entering the LCD routine. Here, we will explain the comment field in detail:

- AL holds the ASCII character (parameter) to be output to the LCD.
- CH=Ø indicates that you do not expect the cursor to appear on the LCD.
- CH<>Ø means the reverse of CH=Ø; i.e., you expect the cursor to appear on the display.
- CL=Ø indicates that you expect the system not to scroll up the screen.
- CL<>0 means that you expect the system to scroll up the screen.

The example program consists of 23 subroutines, including the main program named OUT_LCD. The function of each subroutine is described as follows:

	Name	Functions
1.	OUT_LCD	The main program checking for the input data type.
2.	FF_SUB	A subroutine processing the form feed code.
3.	BS_SUB	A subroutine processing backspace initialization.
4.	LF_SUB	A subroutine processing the line feed code.
5.	RT_SUB	A subroutine processing the carriage return code.
6.	RA_SUB	A subroutine processing the right-arrow code.
7.	LA_SUB	A subroutine processing the left-arrow code.
8.	DISP_SUB	A subroutine processing the cursor positioning after displaying a character.
9.	SCROLL	A subroutine for decision-making on scrolling LCD when the end of the second row of the LCD screen is reached.
10.	BACKSP	A subroutine processing the backspace code.
11.	OUT_FUN .	A subroutine communicating with the LCD I/O ports.

Name

Functions

- 12. OUT_VAL A subroutine for writing characters to I/O ports.
- 13. IN_DATA A subroutine for reading characters from I/O ports.
- 14. SCROLLER A subroutine for scrolling the contents of the buffer one line up.
- 15. LCD_TABLE A subroutine for making some .preparations for copying the images of the first row on the LCD to the 21st row of the buffer in memory.
- 16. COPYROW A subroutine performing the copying operation.
- 17. COPY_LCD A subroutine for making some preparations for copying the two rows of images on the LCD to the 22nd and 3rd rows of the buffer in memory respectively.
- 18. UP_LCD A subroutine for scrolling the screen so that the upper part of the screen can be viewed.
- 19. DOWN_LCD A subroutine for scrolling the screen so that the lower part of the screen can be viewed.
- 20. RES_LCD A subroutine for restoring the original images back to the LCD screen from the 22nd and 23rd rows of the buffer.
- 21. MOVLCD A subroutine for moving a line of characters in buffer to the LCD screen.
- 22. TEST_UP A subroutine testing if the input parameter is ALT_A or ALT_Z.
- 23. CLRTAB A subroutine clearing up all the contents of the buffer to blanks.

We can now look at the LCD program. After the comment field, a SEGMENT directive is used to set aside a memory space for the instruction code.

The first thing the program will do is to push the contents of all registers onto the stack. This is done by the instruction CALL PUSH_R. The procedure PUSH_R is listed in the example program as the last procedure.

Why must we push the contents of all registers onto the stack? Because we want to give the program flexibility so that it can be used with or called by other programs. We assume that this program can be called by another program.

One thing you have to keep in mind is that if your program is associated with (or called by) another program, you have to save onto the stack the current status (the results the calling program just produced before calling another program) of all registers before calling another program. Then as the called program finishes execution, the POP instruction is executed to restore the system status back to their original state. This practice ensures that when the called program finishes execution, program control will return to the calling program without destroying the status before calling.

An alternative to ensure that system status will be kept intact is to push the current status onto the stack as soon as a called program is executed. This is what the example program does to save the system status. You can adopt this programming technique in your own program.

In order to access the memory in the data segment (DS), the program initializes the DS register to point to the beginning of the DS (Data Segment) by the instruction MOV BX,DATA and MOV DS,BX.

Since the input parameters are important for subsequent operations, we use two word variables, namely AREAAX and AREACX, to save them in advance. The instruction CALL CUR ONOFF determines whether to turn off the cursor based on the contents of the CH register input from the calling routine.

Initialize the LCD

Before sending a character to the LCD, you have to initialize the LCD by sending a set of values to the LCD. In our example program, the FF SUB procedure can be used to initialize the LCD. The FF SUB procedure outputs the following set of LCD initialization values -- 38H, ØDH, 6, and 1. The comments for the FF SUB procedure explain briefly the function of these values. The LCD data sheet provides more information on why the LCD initialization values should be sent to the LCD.

The easiest way to initialize the LCD is using the following instructions:

MOV AL,ØCH CALL OUT LCD (OUT LCD here is our example program.)

After initializing the LCD, then you can send a character to the LCD to display. For example, if you intend to display the character A, you can use the following instructions:

MOV AL,ØCH	;Initialize the LCD.
CALL OUT LCD	;(OUT LCD here is our example program.)
MOV AL, 41H	;Load the AL register with the ASCII code of
	the character A.
CALL OUT_LCD	;(OUT_LCD here is our example program.)

Generally speaking the form feed code demands for the action of printer. But in our program, this code (ØCH) is to cause the system to reset the LCD and clear up the LCD screen. To the hardware of the LCD, resetting the LCD screen requires four actions - function set, display and cursor on/off set, mode set (cursor movement direction), and display clearance.

The value 38H in the first MOV instruction aims at setting the function of the LCD. The procedure OUT FUN is called twice in the FF_SUB rountine in order to achieve the purpose of function setting.

Each time you want to output a character onto the LCD screen, you have to call the OUT FUN routine which performs the actual output process. The procedure OUT FUN is responsible for communicating with the I/O ports of the LCD.

The value ØDH is to set the LCD screen to be able to display images and to set the cursor to be able to blink after the system has been powered up.

The value 6 is to set the cursor to operate or scan from left to right. Last, the value 1 is used to clear up the LCD screen and set the cursor to the upper left-hand cornor of the LCD screen.


Now, the number of position where the cursor stays is 80H, representing the first column of the first row. Therefore, we move the value 80H into the variable COUNT which is used throughout all the associated LCD routines to indicate the current position of the cursor.

The subsequent instructions up to the end of the OUT LCD routine check for the control characters to determine which routine should be executed. It should be easy for you to trace and understand these intructions.

Another important job FF_SUB performs is to move the constant 22 into the variable ROW. The variable ROW used in our program contains the current row number of the buffer in memroy whose contents are being shown on the LCD screen.

The Display Buffer

The buffer contains a total of 24 rows of lines (ranging from row \emptyset to row 23), and each line contains 20 columns. Thus, we get 480 bytes of memory, or 24*20 bytes. The display buffer can be visualized as follows:



The variable ROW is used as a pointer, which contains (always points to) the current row number of the display buffer whose contents are being shown on the LCD. The value of ROW is initialized to 22 after the FF SUB routine is executed.

When you call the OUT LCD procedure to output a character or characters to the LCD, the characters are stored beginning from row 22 of the display buffer (which corresponds to row 1 of the LCD). After both of the two rows of the LCD (which correspond to row 22 and row 23 of the display buffer) have been filled with characters, any further incoming characters to the LCD are displayed on the second row of the LCD, but the characters originally displayed on the first row of the LCD was shifted one line up into row 21 of the display buffer and the second row was shifted one line up into row 22 of the display buffer.

Each time the user enters the codes ALT_A or ALT_Z, the program will increment or decrement the variable ROW by one. In other words, the value of ROW will not change unless the codes ALT_A or ALT_Z are sent to the LCD.

The variable TWENTY represents the symbol of the value 20 which will be used in the associated routine (MOVLCD) to calcalate the starting address of a certain row of line in buffer required to output to the screen.

UDTEST will be executed only when the control codes ALT A or ALT Z are entered. Note that the CALL TEST UD instruction in routine UDTEST will not be executed at the first calling of the LCD_OUT routine, because the contents of ROW was initialized to 22. As you can see, the routines FF:, UDTEST:, and BELL1: through LA: all comes under the comment field "CONTROL CODE TEST". These routines test if a control code is entered. If the contents in the AL register does not match any of the control codes (such as bell, backspace, linefeed, return, and others supported by MPF-I/88), the program will fall through to the instruction labelled DISPLAY to output it onto the LCD screen.

Let us go on looking at the next routine called BS_SUB. The backspace control code is used to cause the cursor to move backward by one space on the same line. Two considerations in this routine should be taken into account. One is that when the cursor stays at the leftmost position of the first row, the backspace operation to the cursor must not occur. The other is that when the cursor stays at leftmost position of the second row, the cursor should skip to the rightmost position of the first row after the program recognizes the backspace code.

Now look at the LF_SUB routine. The linefeed control code that our program recognizes is used to cause the cursor on the LCD screen to advance by one line. If the cursor stays on the second line of the LCD screen, what we have to do is to move the current contents of the second line to the first line instead of causing the cursor to advance by one line. The routine labelled NEX_DATA performs the data movement operation. After making the cursor advance one line, we should clear the line (second line) which the cursor currently stays to blanks. Then the program will prompt the cursor at the position corresponding to the one where it stayed before.

Let us go on with the RT_SUB routine. The carriage return code is used to cause the cursor to stay at the beginning of the next line.

The RA_SUB routine advances the cursor by one space. The value 14 in the move instruction labelled RA_CTN is required by the hardware to advance the cursor to the right by one space. If the cursor stays at the rightmost position of the first line, the program will call the LF_SUB routine to move the cursor to the first column of the second row.

Next, look at the LA SUB routine. This routine performs the same operation as the BS_SUB routine. However, when BS_SUB detects the backspace control code, it will clear the position preceding the current cursor position while moving the cursor. When the program encounters the leftarrow control code, it simply move the cursor backward by one space.

The DISP_SUB routine is used to output the character stored in the AL register. If the cursor reaches the end of the second row, the program will determine if the screen should scroll up based on the parameter in the CL register. Thus, the program calls the SCROLL routine to perform this job when the value in the AL register is equal to ØD4H. It is considered not difficult for you to trace the SCROLL routine. Therefore, let us skip it over to the BACKSP routine. In this routine, we use a value 10H in the first move instruction which is required by hardware to move the cursor backward by one space. Then, the program will check which of these two control codes -- backspace and leftarrow, invokes this BACKSP routine. According to the logical judgement result, the program determines if it should perform a clean-up operation. There is another 10H value in the third move instruction of this routine; Its function is the same as the first move instruction. Because each time the program outputs a character onto the screen, the LCD hardware will automatically advance the cursor by one space. Thus, we have to rewrite the MOV AL, 10H instruction after performing the cleanup instruction MOV AL, 20H which is used to clear up the position where the cursor stayed last time..

Now, let us go to the OUT FUN routine. This routine functions to interface with the four I/O ports and plays the actually output role in our program. This routine can be accessed from two entries- OUT FUN and OUTA. Normally, this program is accessed from the entry OUT FUN to output a character to the I/O ports. It can be also invoked by the IN DATA routine to read in a character from I/O ports and invoked by the OUT VAL routine to output a character to the I/O ports. The routine labelled WAIT is used to test if the LCD driver is busy at the time when we want to output or input a character to or from the LCD screen. If the LCD driver is busy, it returns a value in the AL register with the sign bit set to 1.

The SCROLLER routine is invoked when the screen is filled up with characters and the cursor cannot move down any more lines; i.e., once the cursor is on the bottom line (second), the screen should scroll up instead of moving the cursor down.

Before we replace the contents of the first line of the LCD screen with the contents of the second line, we have to move up the contents of the buffer in memory (from row 21 to row 1) by one row in order to move the contents of the first line of the LCD screen to row 21 of the buffer in memory. The SCROLLER, LCD TABLE and COPYROW routines perform what we just stated.

The entire scrolling operation is accomplished with a string operation, using the MOVSB instruction.

The original contents of row Ø are always spoiled each time this routine is performed. Note that the use of the special assembler operator, OFFSET, in the MOV DI,OFFSET ROWØØ instruction. It provides us with the offset address of the variable ROWØØ.

The COPYLCD routine is invoked to move the contents of both the LCD screen lines to the row 22 and 23 of the display buffer in order to respond to the ALT_A or ALT_Z control code.

The UP_LCD routine is invoked by the ALT_A code. In this routine, the program uses the variable KEEP_CUR to record the cursor

position the first time it receives the ALT_A control code in order to restore the cursor to its origianl position once the user enters any command or character except the ALT_A and ALT_Z control codes.

The DOWN_LCD routine does the reverse of the UP_LCD routine. However, the DOWN_LCD routine performs a decision-making process which is not performed by the UP_LCD routine. The decision-making process examines whether the ROW variable contains the value 22. If the ROW contains the value of 22, this means that the displaying of the LCD screen has already reached the buttom of the buffer in memory and no more down-scrolling can be performed.

The RES LCD routine is used to move the orignal contents shown on the LCD screen from rows 22 and 23 of the buffer in memory back to the LCD screen and also restore the cursor to its origianl position based on the contents of the KEEP CUR variable.

Let us keep going with the MOVLCD routine. This routine first calculates the starting address of the lines in the buffer to be output onto the LCD screen based on the value that the variable ROW contains, and then moves to the LCD screen two lines of contents (40 characters) in the buffer from the starting address it calculated.

The TEST UD routine is used to determine which one of the ALT A and $ALT \overline{Z}$ codes is entered after one of them has been just entered once. If the code entered is not of one of them, the program will call the RES_LCD routine to restore the original images shown on the LCD screen.

Finally, let us see the CLRTAB routine. As its name implies, this routine is used to clear all the contents of the lines from row \emptyset to row 21 in the buffer to blanks.

Please take note that the above example program is assembled using Microsoft's Macro Assembler. Since the MPF-I/88 does not support Microsoft's Macro Assembler, the example program can not be entered and run on the MPF-I/88. However, you can adapt the example program to a form which can be run on the MPF-I/88. If you intend to do this, you have to change the lables and names into absolute addresses. Also, you are suggested to trace the OUT_LCD procedure contained in MPF-I/88 Monotor Program Source Listing, and compare that one with the example program.

5.5 Audio Interface Driver

The MPF-I/88 supports an audio interface circuit for buzzer output. Please refer to Sheet 2 of schematic diagram for the buzzer circuit. Bit 6 of port 180H is used to control the buzzer circuit. A sound is generated by applying a sequence of ones and zeros to this circuit.

You can visualize the buzzer as the paper cone of a speaker. To generate a sound, the paper cone must be attracted and released at high frequency by the audio interface circuit. To attract the paper cone, we apply a nominal voltage one (bit 1) to the audio interface circuit. To release the paper cone, we apply a nominal voltage zero (bit \emptyset) to the audio interface circuit.

A nominal voltage one can be applied to the sound-generating circuit by using the OUT instruction to output a bit 1 to bit 6 of port 180H. A nominal voltage zero (bit 0) can be applied to the audio interface circuit by outputting a bit 0 to bit 6 of port 180H.

You can locate the procedures BEEP and SOUND at lines 1552 and 1574 in the MPF-I/88 Monitor Program Source Listing. The subroutine which actually generate sound is labelled SOUND1:. As you can see from the comment field for the procedure SOUND, the BX can be loaded with a value that controls the frequency of the sound to be generated, while the CX register can be loaded with the value which controls the pitch of the sound to be generated.

As demonstrated in the MPF-I/88 Monitor Program Source Listing, you can use the SOUND procedure by including the INT 18H instruction in your own program. Before using the INT 18H statement, you can use the CX register to set the frequency of the sound we desire and the BX register to set the duration of the sound.

At the start of the BEEP subroutine, we move two initial values 200H and 20H to the BX and CX registers, respectively. You can change them as you wish.

At this point, please refer to the chapter on I/O Programming of this manual for I/O port addresses where the function of bit 6 of the I/O port \emptyset 180H is clearly described. Thereafter, you can understand why we set the constant label SPEAKER_IO to \emptyset 180H and BEEP_BIT to 40H (= \emptyset 1000000).

At the beginning of the program execution, we disable all the functional bits of port Ø180H so that the program execution might not be interrupted by outside devices, and at end of the execution we re-enable them. This point is very important to keep in mind when you write a program like this.

You can input a sound table using the DEFINE assembler directive. An example program is provided as follows. You can type in the example program and run it on your MPF-I/88. This program when executed, will produce the basic music notes continuously. To stop the program, press the RESET key. The program will remain in the RAM after the RESET key was pressed.

. .

Address	Mnemonics	Operands	Comments
0080:0000	CALL	5	;Invoke routine addressed by memory location 5.
0080:0003	JMP	Ø	
0080:0005	MOV	SI,200	;Move address 200 to SI
0080:0008	CLD		
0080:0009	LODSB		;Move a byte of data addressed
			by the SI register into the AL register.
ØØ80:000A	CMP	AL,1	;Check if the end of the prede- fined data is encountered.
ØØ80:000C	JNE	18	;If data ends, jump to the instruction contained in
			memory location 18H.
ØØ80:ØØØE	LODSW		;Move a word of data addressed
aaoa. aaan	MOIT	OV NY	by the SI register into AX.
ØØ80:000F	MOV	CX,AX	;Move frequency into CX.
0080:0011	LODSW	DV AV	;Move music pitch into BX.
0080:0012	MOV	BX,AX	Move music prech into BX.
0080:0014	INT	18	
0080:0016	JMP	9	
0080:0018	RET		
0080:0200	DB	1	
0080:0201	DW	1D5,80	
0080:0205	DB	1	
0080:0206	DW	1B3,8Ø	
ØØ80:020A	DB	1	
ØØ8Ø:Ø2ØB	DW	196,80	
ØØ8Ø:02ØF	DB	1	
0080:0210	DW	184,80	
0080:0214	DB	1	
0080:0215	DW	16B,8Ø	
0080:0219	DB	1	
ØØ8Ø:021A	DW	155,80	
ØØ80:021E	DB	1	
ØØ8Ø:021F	DW	148,80	
0080:0223	DB	1	
0080:0224	DW	136,80	
0080:0228	DB	1	
0080:0229	DW	114,80	
ØØ80:022D	DB	1	
ØØ8Ø:022E	DW	F8,8Ø	
ØØ8Ø:Ø232	DB	1	
0080:0233	DW	E6,8Ø	
0080:0237	DB	1	
0080:0238	DW	в8,80	
ØØ8Ø:023C	DB	1	
ØØ8Ø:Ø23D	DW	A2,8Ø	
0080:0241	DB	l	
0080:0242	DW	9A,8Ø	


0080:0246	DB	1
0080:0247	DW	88,80
ØØ80:024B	DB	1
ØØ80:024C	DW	78,8Ø
0080:0250	DB	Ø

1

5.6 Keyboard Driver

A keyboard is an interface between the system and the outside world. Physically, the keyboard of the MPF-I/88 consists of 59 keys, including the space bar.

To understand the keyboard driver program, you need to refer to the schematic diagram for the keyboard, which shows the keyboard circuit. You will find that it resembles a matrix, consisting of 12 columns by five rows (12 x 5). Each node (intersection) of the column and row lines is assigned with one or two characters.



Each character supported by MPF-I/88 is assigned with a position code (scan code). The position code is a number between 1 and 71 with each uniquely identifing a specific key (there are 71 charaters supported by the MPF-I/88 the keyboard).

The keyboard driver program detects any change in the state of the keys by scanning (reading) the keyboard matrix every 15 ms.

Each time you enter a key from the keyboard, the keyboard program knows which key you are entering by examining the the position code (which is also generated by the keyboard program.) Tables 5-1 and 5-2 illustrate all of the 71 position codes with each corresponding ASCII code and character on the keyboard.

View of Table:

Input	key	l
		-
Positio	on code	2
		-
ASCII	code	

F1	,)	,	=	[/	RET	BKSP	F2	CAP
(Ø)	(5)	(10)	(15)	(20)	(25)	(30)	(35)	(40)	(45)	(50)
81H	60н	5DH	27H	3DH	5ВН	2FH	ØDH	Ø8H	82H	20H
0 (1) 4FH	M (6) 4D	Р (11) 50Н	; (16) 3BH	(21) 2DH	9 (26) 39H	(31) 2EH	L (36) 4CH	0 (41) 30H	К (46) 4BH	(51) 2CH
5	R	4	E	D	S	X	F	С	т	V
(2)	(7)	(12)	(17)	(22)	(27)	(32)	(37)	(42)	(47)	(52)
35H	52H	34H	45H	44H	53H	58H	46H	43Н	54н	56H
>	1	A	2	Z	3	W	ESC	Q	\	SPACE
(3)	(8)	(13)	(18)	(23)	(28)	(33)	(38)	(43)	(48)	(53)
Ø9H	31H	41H	32H	5AH	33H	57H	1BH	51H	5CH	20H
6	I	G	N	н	7	J	8	ұ	บ	В
(4)	(9)	(14)	(19)	(24)	(29)	(34)	(39)	(44)	(49)	(54)
36H	49H	47H	4 EH	48н	37H	4AH	38H	59Н	55H	42Н

Table 5-1 Keyboard Position Code To ASCII Code (Without holding down the SHIFT key)

D#3 #80.

SHIFT:

Table 5-2 Keyboard Position Code To ASCII Code (With holding down the SHIFT key)

F1	-	}	"	+	{	?	RET	BKSP	F2	CAPS
(Ø)	(5)	(10)	(15)	(2Ø)	(25)	(30)	(35)	(40)	(45)	(50)
83H	7EH	7DH	22H	2BH	7ВН	3FH	ØDH	Ø8H	84H	20H
0	m	р	:	-	<	>	1	>	k	く
(1)	(6)	(11)	(16)	(21)	(26)	(31)	(36)	(41)	(46)	(51)
6FH	6DH	70Н	3AH	5FH	28Н	3EH	6CH	29H	6BH	3CH
%	r	\$	е	d	s	х	f	с	t	v
(2)	(7)	(12)	(17)	(22)	(27)	(32)	(37)	(42)	(47)	(52)
25Н	72H	24H	65Н	64H	73H	78Н	66H	63Н	-74H	76H
<	!	a	@	z	#	w	ESC	q	\	SPACE
(3)	(8)	(13)	(18)	(23)	(28)	(33)	(38)	(43)	(48)	(53)
Ø9H	21H	61H	40H	7AH	23H	77н	1BH	71H	7CH	20H
(4) 5EH	і (9) 69Н	9 (14) 67H	n (19) 6EH	h (24) 68H	& (29) 26H	ј (34) 6АН	* (39) 2AH	у (44) 79н	u (49) 75H	ь (54) 62Н

The keyboard program of MPF-I/88 is automatically invoked every 15 milliseconds by the CPU. The MPF-I/88 invokes the keyboard program in such a manner that every 15 milliseconds the timer

chip 555 sends out a signal to interrupt the 8088 processor through the NMI pin of the 8088. Upon receipt of the interrupt signal, the 8088 initiates the following events:

- 1) First, the 8088 saves the machine status by pushing the contents of the Flags register onto the stack.
- Next, the 8088 clears the interrupt enable and trap bits in the Flags register to prevent subsequent maskable and singlestep interrupts.
- Then, the 8088 establishes the interrupt routine return linkage by pushing the current CS and IP register contents onto the stack.
- 4) Finally, the 8088 loads the CS and IP registers with the starting address of the keyboard program from the Interrupt Vector Table, and then accesses it.

It is the responsibility of the keyboard program to detect the keyboard interrupt and respond to it by returning a position code if a key is pressed.

On the MPF-I/88, the position code is generated by reading in a binary value which represents the key just being entered from the I/O port 1CØH. The position code itself may be interpreted in any manner desired. That is to say, the meaning of each key can be pre-defined by software.

Since the keyboard interrupt occurs asynchronously with respect to other program running in the computer, the striking of a key can occur at any time, and it is completely independent of when another program may wish to read keyboard. Our keyboard program is therefore required to save or buffer any keyboard input that it receives. To accomplish this, we use a "first-in, first-out" buffer, most often referred to as a "key queue".

A position code generated by the keyboard program is converted into a proper ASCII character code and then placed onto the key queue. When another program wishes to get keyboard input, it just takes the characters off the queue in the order in which they were received.

The size of the queue determines the maximum number of characters that can be buffered at any time. This represents the number of keystrokes you can type before causing the system to perform any operation.

Now we are going to explain how a keyboard scanning operation is performed. When reading the following paragraphs, please refer to the schematic diagram.

As with what we have stated before, there are 12 columns and five rows which result in a matrix on the keyboard circuit. Columns KC-0 to KC-7 are physically assigned to I/O port 0160H; and columns KC-8 to KC-11 are assigned to I/O port 0180H. Next, let us see the row lines. Rows KR-0 to KR-5 are assigned to I/O port 01C0H. Ports 0160H and 0180H are keyboard array outputs to the keyboard program; in reverse, they are inputs to the keyboard. Port 01C0H is a keyboard array output to the keyboard.

To find out if a key among all the keyboard keys is pressed, what we have to do is to start scanning from KC-11 through KC-0. A complete scanning operation from KC-11, KC-10, KC-9 through KC-0 is called a "scan-out" in our keyboard program.

In addition to column KC-ll, each column of the keyboard matrix is scanned for five times. This is because during the scanning of each column, we have to scan five keys (from row KR-Ø to row KR-4 with the exception of column KC-ll.) i.e., each column needs five scanning operations. At this point, you might ask how the keyboard program knows which column is required to scan at a certain time during scanning. Now, let us have a futher discussion about it; that is, indeed, only a programming technique.

Before the keyboard program starts scanning the keyboard, it will set column KC-11 to zero (low voltage) and the rest of columns to one (high voltage) by outputting to both the I/O ports 0180H and 0160H the value 0F7FFH (=11110111111111). In other words, the column which the program wishes to scan is pre-set to zero and the rest of columns to one, for the number of columns that the keyboard program can scan at a moment is only one column of five keys.

After scanning a column, the hardware (keyboard) will send out to port ØlCØH a byte of value of which only one of the least significant five bits contains a zero value. Thus, the keyboard program can read that value into the AL register through the DX register which always connects to I/Ø ports. At this time, you can determine which key is pressed by shifting left the least significant five bits one by one to the Carry flag that we use as a "check-count" in our program. In our keyboard program, we also use a counter (namely, the DI register) to record the position of the key being pressed.

Through the value stored in the DI register, we can determine the position code of the key just being pressed which had been defined at the time when we designed the keyboard program. Then, we can also find the ASCII code of that key through a corresponding look-up ASCII code table defined in our program.

Our keyboard program is quite complicated and many factors should be taken into consideration, for it should normally handle many features, such as uppercase/lowercase characters, "ALT", "SHIFT" and "Shift-Lock" keys, and special control-key combinations. Thus, many tests and determinations are required to make during the program execution. There is also an important topic that should be stated here. That is the subject on the keybounce:

The keytops of the keyboard are usually depressed by hand. In general, the speed of the computer response to each of them is much faster than that of the human beings. No matter whether a key is pressed on the keyboard or not, the keyboard program must always scan the keyboard repeatedly. When being depressed or released, a key bounces for a short time. Fig. 5-1 is a time response diagram of typical key-depressing and key-releasing operation. Thus, a key-depression might be identified as two or more key-depressions if the keyboard scanning rate is too fast. To avoid this problem, the period of scanning we use in the program is longer than the bouncing time.




Fig 5-1

In Fig. 5-1, at the instant indicated by the upward arrow the key is examined. At Tn+2, the keyboard program found that the key was depressed and indentified the position code. At Tn+3, the key was also found depresseed. Since the key was found depressed in the previous scannings, the keyboard program will determine that this is not a new key-depression (i.e. the key has not been released during this time interval). Only if the key is found released at Tn+4 or Tn+5, a new key-depression will be really recognized at Tn+6.

A program for getting data from a keyboard designed by this rule will be immune from error, no matter how long the duration of the key-depression is and whatever is found at this period between Tn+1 and Tn+4 (0 or 1).

In our keyboard program, we use also a variable as a repeat-count to test if a key is always depressed after the keyboard has been scanned out for 30 times. If yes, the same character will be shown on the screen. After that, if the program finds the same key still being depressed, it will output the same character onto the screen every 4 scan-out operations.

The MPF-I/88 keyboard interface program begins with the procedure KEY_NMI. You can locate it by referring to the cross reference section of the MPF-I/88 Monitor Program Source Listing. In order to let you understand keyboard interface programming more easily, an example program with a more detailed comment is provided as follows.

ØØØØ					DATA	PAGE 60 SEGMENT		PUBLIC	'DATA'			
					;	I/O POR	TS					
= Ø18	a				; OPD POI	- m 1	EQU	0180	4			
= 010 = 016					OPD POI		EQU	0160				
= 010					IPD POI		EQU	0100				
					;		280	0100				
					1	VARIABL	ES					
0000	ØA	ſ			KEY Q		DB	10	DUP(Ø)		;ALLOCATE 10 BYTES OF MEMORY	
A. A. A. A.			ØØ		······································		1.57.975.)				JUBBOOME TO BITES OF MEMORI	
]								
											;FOR THE KEY QUEUE BUFFER.	
ØØØA	ØB	1			NEW KE	Y BUF	DB	11	DUP(0)		;ALLOCATE 11 BYTES OF MEMORY FOR	
			00		-							
				1								
											THE INPUTS JUST BEING KEYED IN.	
0015	ØA	[OLD KE	Y BUF	DB	10	DUP(0)		ALLOCATE 10 BYTES OF MEMORY FOR	
			ØØ		(1 77 1)	1.000					M	
				1								
											;THE INPUTS KEYED IN AT THE LAST ;SCAN-OUT OPERATION.	
ØØlF	0000				NEW NO	FLG	DW	Ø			THE NUMBER OF INPUTS JUST BEING	
						-		1			;KEYED IN.	
0021	0000				OLD_NO	FLG	DW	Ø			THE NUMBER OF INPUTS KEYED IN	
12222	12121										;AT THE LAST SCAN-OUT OPERATION.	
0023	00				CAPS_CO		DB	ø			;CAPS LOCK COUNTER	
0024	0000				REP_COU		DW	Ø			;FIRST REPEAT COUNTER	
ØØ26 ØØ28	0000 00				REP_COU LAST KI		DW	Ø			; REPEAT AGAIN COUNTER	0
0020	00				LASI_N	EI_FLG	DB	6			; A FLAG TO IDENTIFY IF ANY CHARACTE ; HAD BEEN TYPED IN AT THE LAST	K
											;SCANNNG OPERATION. IF YES, A VALUE	
											OF "FF" IS MOVED INTO THIS VARIABL	
0029	00				CTRL P	COUNTER	DB	ø			CTRL-P COUNTER	13.6
ØØ2A	ØØ				NO_KEY	COUNTER	DB	ø			A COUNTER FOR THE RECORD OF HOW	
											;MANY TIMES OF SCAN-OUT OPERATION	
0005	~~				00000						; A CHARACTER HAS BEEN NOT DETECTED.	
ØØ2B ØØ2C	00 · 00				SPECIAL DEP DE		DB	Ø		34	;CTRL,SHIFT,ALT FLAG	
002C	00 00				PTR_FLC CAPS LC		DB	Ø			; PRINTER FLAG	
002D	00				DATA	ENDS	DB	Ø			"; CAPS LOCK FLAG	
					J	1100						
0000					CODE	SEGMENT	PARA	PUBLIC	'CODE'			
aaaa					VEV NM				67.00 FILE			

CODE SEGMENT PARA PUBLIC 'CODE' KEY_NMI PROC FAR ASSUME CS:CODE,DS:DATA,ES:DATA

;EQUIVALENT OF "MOV AX, 0"

DS

AX,AX AX

; The above three instructions are used to store onto the stack the address

PUSH

PUSH

XOR

;

5-63

52

54

0000 1E

0001 33 C0 0003 50

Page 1-2 12-18-84

56 57 58 59 . 60					; to ru ; the s	n our ke ystem c	evboard program.	With the addres:	-DOS is executing when we start s stored in the STACK segment, mpt once the program ends with
61 62	0004	8E	D8			MOV	DS,AX		;SET A VECTOR FOR THE NMI IN ROUTINE ;IN THE VECTOR TABLE WHICH STARTS FROM
63								2	BEGINNING (0) OF THE DATA SEGMENT (DS).
64	0006	B8	R			MOV	AX, SEG NMI IN		
65			000A			MOV	DS: [ØAH] ,AX		
66			0024 R			MOV	AX, OFFSET NMI I	N	
67			0008			MOV	DS:[8],AX		
68	0012	B8	R			MOV	AX, DATA		
69	0015					MOV	DS,AX		THE GET KEY ROUTINE WILL USE
70									THE DS REGISTER, SO THE DS IS SET HERE
71	~								; IN ADVANCE.
72									
73	0017	BA	0180			MOV	DX, OPD_PORT1		;ENABLE THE NMI OF THE 8088 BY
74							1 (A)		;SETTING THE FIFTH BIT (BIT 4) OF
75									;I/O PORT 180H TO ONE.
76	Ø01A					MOV	AL,ØFFH		
77	ØØ1C	EE				OUT	DX,AL		
78	001D				AGAIN:				
79	001D	E8	Ø2E5 R			CALL	GET_KEY		FETCH A CHARACTER FROM THE KEY QUEUE
80							1200 C		;BUFFER.
81	0020		Ø9			INT	9н		; TO PLACE IT ON THE SCREEN.
82	0022	EB	F9			JMP	AGAIN		
83	0024				NMI_IN:				
84			Ø22D R			CALL	PUSH_R		; PUSH ALL REGISTERS ONTO THE STACK.
85			R			MOV	AX, DATA		
86	ØØ2A	1.50				PUSH	AX		
87	ØØ2B					PUSH	AX		
88	ØØ2C					POP	DS		
89	002D	07				POP	ES		
90					;				
91					; THE KE	YBOARD	SCANNING OPERATIO	N STARTS HERE,	THREE OUTPUT PORTS ARE USED IN THE "SCAN" ROU
0.0				TINE.					
92 93					THEY A	RE: OUT	PUT PORTS Ø180H A	ND GIOGH, INTPU	T PORT DICOH
94	ØØ2E				SCAN:				
95		0.0	E7FF		SCAN:	MOV	AX, ØF7FFH		;OUT AH TO PORT Ø180H; AL TO PORT Ø160H
96			0160			MOV	DX,OPD PORT2		DX POINTS TO PORT Ø160H
97	0034					OUT	DX,AL		,DA FOINIS IO FORT FIGH
98	0034		EØ			XCHG	AH, AL		;EXCHANGE AH AND AL
99	0033		0180			MOV	DX,OPD PORT1		DX POINTS AT PORT Ø180H
100	003A					OUT			JDA FOINIS AI FORT BIODE
101	003A 003B		01C0			MOV	DX,AL DX,IPD PORT		
101	003E					IN	AL, DX		OBTAIN AN INPUT VALUE FROM PORT Ø1CØH AND
102	0035	EC.				10	nu/04		PASS IT ONTO THE AL REGISTER.E
103	003P	CE	06 002B R 00			MOV	SPECIAL,0		CLEAR SPECIAL WHICH WILL
104	0031	00	00 002B K 00			HOV	SECTAL,		BE USED TO SAVE THE FLAG
105									OF CTRL, SHIFT AND ALT
107	0044	20	20			TEST	AL,20H		TEST IF CTRL KEY IS PRESSED.
108	0044					JNZ	CHK SHIFT		JIDT II CIRD RET TO TREODER
109			0E 002B R 04			OR	SPECIAL,4		CTRL KEY PRESSED, SAVE SPECIAL WITH THE VA

.

							LUE 4H			
110									-	
111	004D							CHK_SHI		
112	ØØ4D		D8						RCR	AL,1
113	004F		08	-		-			JC	CHK_ALT1
114	0051	80	ØE	ØØ2B	R	01	KEYS		OR	SPECIAL,1
115	0056	EB	ØA	90			NEID		JMP	KCOL
116										
117										
118	0059							CHK ALT	1:	
119	0059	DØ	D8						RCR	AL,1
120	ØØ5B	72	05						JC	KCOL
121	ØØ5D			002B	R	02			OR	SPECIAL,2
122	0062							KCOL:		
123	0062	B 8	FBI	FF					MOV	AX,ØFBFFH
124										
125	0065	BF	001	00					MOV	DI,Ø
126	0068							KCOL1:	1101	51,0
127	0068	BA	010	60				RCOLI.	MOV	DX, OPD PORT2
128	ØØ6B	EE	0 I C	00					OUT	
										DX,AL
129	ØØ6C	50	20						PUSH	AX
130	ØØ6D		EØ						XCHG	AH,AL
131	006F		011	80					MOV	DX, OPD_PORT1
132	0072	EE	~ * *						OUT	DX,AL
133	0073		010	CØ					MOV	DX, IPD_PORT
134	0076	EC							IN	AL, DX
135	0077	B1	05						MOV	CL,5
136										5.
137										
138	0079	DØ	F8					KROW:	SAR	AL,1
139	ØØ7B	73	ØE						JNC	SHORT KEY_DN
140										
141										
142	007D							FIND NE	XT KEY:	
143	007D	47							INC	DI
144	007E	80	E9	01					SUB	CL,1
145									1000	
146	0081	75	F6						JNZ	SHORT KROW
147										
148	0083	58							POP	AX
149	0084	D1	F8						SAR	AX,1
150	0086	72	EØ						JC	SHORT KCOL1
151	0000		20						00	biloki keebi
152	0088	E9	011	B4 R					JMP	CON OUT
153	008B	63	DI	D4 K				VEV DNA		SCAN_OUT
		0.0	0.2	20 0				KEY_DN:		BUGU B
154	ØØ8B	E8		2D R					CALL	PUSHR
155	008E	83		32					CMP	DI,50
156	0091	75	18		2	-			JNE	KEY_DN_1
157	0093	80	3E	0023	R	00			CMP	CAPS_COUNTER,0
158		4.12							1000	
159	0098	74	1000	12 (2)					JE	CAL_CAPS
160	009A	E8		40 R					CALL	POP_R
161	009D	EB	DE						JMP	FIND_NEXT_KEY
162										

;CHECK IF SHIFT KEY PRESSED?

;SET SPECIAL'S BIT FOR SHIFT, ALT, AND CTRL

;SPECIAL=1, MEANING THAT THE SHIFT KEY ;HAS BEEN PRESSED.

;SPECIAL=2, MEANING THAT ALT PRESSED ;SPECIAL=4, MEANING THAT CTRL PRESSED

; PREPARE THE AX WITH THE VALUE FBFFH FOR ;OUTPUT PORT. ;DI REPRESENTS THE POSITION CODE COUNTER.

;OUTPUT THE AL ONTO PORT Ø160H

;OUTPUT THE AH ONTO PORT Ø180H

;CL IDENTIFIES THE ROW NUMBER OF KEYBOARD ;MATRIX TO-BE SCANNED.

;SHIFT THE AL ONE BIT TO THE RIGHT ; NO CARRY MEANS THAT A KEY JUST ENTERED ;HAS BEEN DEPECTED.

;INCREASE THE POSITION COUNTER BY ONE. ; DECREASE THE ROW NUMBER BY ONE IN ;ORDER TO SCAN THE NEXT ROW. ; IS THE SCANNING OF ALL OF THE 5 ROWS ;FINISHED?

; IS THE SCANNING OF ALL THE COLUMNS ;FINISHED?

; IS CAPS LOCK KEY PRESSED? ;GO ON SEARCHING FOR THE NEXT CODE ; IS IT THE FIRST TIME FOR THE "CAPS LOCK" ;KEY TO ENTER? 1.2

The	Microsoft	MACRO	Assembler ,	Version 1.	25	Page 1-4 12-18-84	
1.60	0005			CN	CADC.		
163 164 165	009F 009F	FE 06	0023 R	CAL	_CAPS: INC	CAPS_COUNTER	;CAUSE THE CAPS LOCK NOT TO BE ABLE ;TO REPEAT.
166	ØØA3	E8 Ø25	5F R		CALI	CAPS	
167		E8 024			CALI		
168		EB D2	1971 - 1869 1		JMP	FIND_NEXT_KEY	
169		22.22					
170	ØØAB			KEY	DN 1:		14
171 172 173		F6 Ø6	ØØ2B R Ø1		DN_1: TEST	SPECIAL,1	;TEST IF SHIFT KEY IS PRESSED BY ;BY USING LOGIC "AND" WITHOUT ;DESTORYING THE CONTENTS OF SPECIAL.
174 175	0000	74 17			JZ	NOSHIFT	TEDO PLAC CET TO A MENNE THAT SDECIAL
176	60D6	74 17			34	NOSHITI	;ZERO FLAG SET TO Ø MEANS THAT SPECIAL ;DOESN'T CONTAIN THE VALUE OF 1.
178 179			002B R 04		TEST		;SHIFT KEY PRESSED, CHECK AGAIN IF ;CTRL KEY IS PRESSED
180		74 Ø8			JZ	NOCTRL	
181	ØØB9	BB Ø21	FC R		MOV	BX, OFFSET PTA_TAB	;BOTH OF SHIFT AND CTRL KEY ARE PRESSE
182 183 184					PERATOR '	OFFSET" PROVIDES US WITH	THE OFFSET ADDRESS OF THE VARIABLE PTA_TAB.)
185	AABC	2E: 87	A @1	;	MOV	AL,CS: [BX+DI]	;MOVE THE CORRESPONDING ASCII CODE
186	UUDC	21, 07	N 01		110 4	Abjest (BRIDI)	; OF THE "PTA TAB" TABLE INTO THE AL.
187	ØØBF	EB 15			JMP	SHORT CHECK CTRL P	for the tra_ting these thro the her
188	00C1	00 10		NOC	TRL:	unoni unon_orm_r	; NO CTRL KEY, SFIFT KEY ONLY
189 190		BB Ø33	33 R	400	MOV	BX, OFFSET SHIFT	MOVE THE CORRESPONDING ASCII CODE OF THE "SHIFT" TABLE INTO THE AL.
191	ØØC4	2E: 87	A 01		MOV	AL,CS: [BX+DI]	
192	ØØC7	EB 2E			JMP	SHORT CHK ALT	
193	0009			NOS	HIFT:	-	; NO SHIFT KEY PRESSED, CHECK CTRL KEY
194	ØØC9	BB Ø21	FC R		MOV	BX, OFFSET PTA_TAB	
195	ØØCC	2E: 87	A Ø1		MOV	AL,CS: [BX+DI]	;NO SHIFT KEY TAKE ASCII INTO AL
196	ØØCF	F6 Ø6	002B R 04		TEST		; TEST CTRL KEY
197	ØØD4	74 21			JZ	CHK_ALT	
198							
199	ØØD6			CHE	CK_CTRL_I):	
200		3C 5Ø			CMP	AL, 'P'	
201		75 1B	(153) (C. 151) (C. 15)		JNE	AND_9FH	
202 203			0029 R 00		CMP	CTRLP_COUNTER,0	; IS IT THE FIRST TIME FOR THE ;"CTRL_P" CODE TO ENTER?
204		74 05			JE	CTRL_P_1	
205		E8 Ø24			CALI		
206		EB 97			JMP	FIND_NEXT_KEY	
207	ØØE6			CTR	RL_P_1:		
208 209			0029 R		INC	CTRL_P_COUNTER	;CAUSE THE CTRL_P NOT TO BE ABLE ;TO REPEAT TWICE.
210		BØ FF			MOV	AL, ØFFH	
211			ØØ2C R		XOR	PTR_FLG, AL	;SET CTRL P FLAG
212		E8 Ø24	40 R		CALI		
213	ØØF3	EB 88			JMP	FIND_NEXT_KEY	
214				1			USA BARN BERARD, BRERARY WUR FORTALT HAND
215				; AF	TER CONFI	RMING THAT A "CRTL" KEY	HAS BEEN PRESSED, PERFORM THE LOGICAL "AND"
216				5, ATT 2	STRUCTION	TO OBTAIN THE ASCII COD	E OF A CERTAIN CONTROL CHARACTER.
217				;			

The	Microsoft	MAC	RO	Assemble	r , Versio	n 1.25		Page 1-5 12-18-84	
218	ØØF5					AND 9FH	:		
219	ØØF5	24	9F			-	AND	AL,9FH	
220						;			
221	ØØF7					CHK_ALT:			
222	ØØF7			002B R 0	2		TEST	SPECIAL, 2H	;CHECK IF THE "ALT" IS PRESSED.
223	ØØFC	74					JZ CMP	CHK_CAPS	MUR NUM ACOLL CODR - DAU
224 225	00FE 0100	3C 76					JBE	AL,80H CHK CAPS	;THE ALT ASCII CODE = 80H
225	0102						ADD	AL, 80H	;ALT PRESSED;
227	0102	01				;	noo	Abjorn	/
228							RRESPOND	ING ASCII CODE FOR THE FUNCTION	AL (CONTROL) CHARACTER IS THE SUM
229								E ASCII CODE OF THE CHARACTER J	
230									Contract Contraction Contraction Contraction
231	0104					CHK_CAPS	5:		
232	0104			002D R 0	Ø		CMP	CAPS_LOCK,Ø	;CHECK CAPS_LOCK FLG
233	0109	74					JE	CHK_OLD_NO	
234	Ø10B			002B R 0	1		TEST	SPECIAL,1	;CHECK IF THE "SHIFT" KEY IS PRESSED.
235	0110	75					JNZ	SHIFT_CAPS_LOCK	
236	0112						CMP	AL,41H	;CAPS_LOCK ENTERED ONLY, NO SHIFT
237 238	0114	12	13				JB	CHK_OLD_NO	CHECK IF ANY OF THE CAPITAL LETTERS
238	0116	3C	5.8				CMP	AL, 5AH	; (A - Z) IS PRESSED.
240	Ø118	77					JA	CHK OLD NO	
241	Ø11A						ADD	AL, 20H	; TO GENERATE THE ASCII CODE OF A
242	VIIA		20				noo	AL, 2011	LOWERCASE LETTER.
243	Ø11C	EB	ØB	90			JMP	CHK OLD NO	,
244									
245	ØllF					SHIFT CA	APS LOCK	1	
246	Ø11F						CMP	AL,61H	CHECK IF ANY OF THE LOWERCASE LETTERS
247	Ø121	72					JB	CHK_OLD_NO	;IS PRESSED.
248	Ø123	3C					CMP	AL,7AH	
249	0125	77					JA	CHK_OLD_NO	
25Ø 251	Ø127	2C	20				SUB	AL,20H -	; TO OBTAIN THE ASCII CODE OF
251	0129					CHK OLD	10.		;A CAPITAL LETTER.
252	0129	FE	as	ØØ1F R		CHK_OLD_	INC	BYTE PTR NEW NO FLG	TO RECORD HOW MANY NEW KEYS HAS BEEN
254	ULLJ			ODIL N			The	bill fik aba_to_the	;ENTERED WITHIN A SCAN-OUT OPERATION.
255	Ø12D	80	3E	0021 R 0	ø		CMP	BYTE PTR OLD NO FLG,0	CHECK IF ANY KEY HAD BEEN ENTERED AT
256							1070.57		THE LAST SCAN-OUT OPERATION.
257	0132	74	54				JE	FILL IN NEW BUF AND Q	; IF YES, NO MORE CHECKS ARE REQUIRED,
258									JUST MOVE THE ASCII CODE OF THE KEY
259		2							JUST NOW ENTERED INTO "NEW_KEY_BUF"
260									; AND "KEY_Q".
261	Ø134	E8	025	3 R			CALL	COMP	;THERE IS A KEY PRESSED BEFORE,
262		-							; CHECK IF IT IS A NEW KEY.
263	0137	75					JNZ	FILL_IN_NEW_BUF_AND_Q	; SAME AS OLD KEY ?
264 265	Ø139 Ø13E	74		0028 R E	r		CMP JE	LAST_KEY_FLG, ØFFH	; CHECK IF THE LAST KEY HAS BEEN PRESSED.
265	0140			Ø015 R			CMP	FILL_1 AL,BYTE PTR [OLD_KEY_BUF]	;NEW KEY SAME AS OLD KEY, CHECK
267		75		OUT R			JNE	FILL IN NEW BUF	; IS IT LAST KEY ?
268				0028 R H	F		MOV	LAST_KEY_FLG,ØFFH	FFH MEANS THAT THERE IS A KEY PRESSED
269	Ø14B				-		JMP	FILL Ø	AT THE LAST SCANNING, AND VICE VERSA.
270				NEWER C				_	
271									3
272	014E					FILL IN	NEW BUF	:	
							-		

Page 1-6 12-18-84

014E 80 3E 0028 R FF 273 274 Ø153 74 1F 275 0155 0155 8D 3E 000A R 276 277 Ø159 88 DF 278 Ø15B E8 Ø266 R 279 015E 72 4D Ø16Ø E8 Ø278 R 280 0163 80 3E 0028 R FF 281 282 0168 75 18 283 Ø16A 284 Ø16A F8 Ø16B FF Ø6 Ø024 R 285 286 287 Ø16F 72 F9 288 Ø171 EB ØF 90 289 0174 290 0174 8D 3E 000B R 291 Ø178 8B DF 292 Ø17A E8 Ø266 R Ø17D 72 2E 293 294 Ø17F E8 Ø278 R 295 296 Ø182 Ø182 E8 Ø24Ø R 297 Ø185 E9 Ø07D R 298 299 300 0188 Ø188 C6 Ø6 ØØ28 R FF 301 302 Ø18D BF ØØØA R 303 0190 8B DF 304 Ø192 E8 Ø266 R 0195 72 16 305 306 Ø197 E8 Ø278 R 307 308 019A BF 0000 R 309 Ø19D 88 DF 310 Ø19F E8 Ø266 R 311 Ø1A2 72 Ø9 Ø1A4 E8 Ø278 R 312 313 314 Ø1A7 E8 Ø24Ø R 315 Ø1AA E9 ØØ7D R 316 317 Ø1AD 318 Ø1AD E8 Ø24Ø R 319 Ø1BØ 58 320 Ø1B1 EB 75 9Ø 321 322 Ø1B4 323 Ø1B4 C6 Ø6 Ø028 R ØØ 324 01B9 80 3E 001F R 00 Ø1BE 74 65 325 326 01C0 C6 06 002A R 00 327 Ø1C5 83 3E ØØ21 R ØØ

	CMP	LAST KEY_FLG,ØFFH
	JE	FILL 1
FILL Ø:		ana (anga) — 72
2000/99/99/2 	LEA	DI,NEW KEY BUF
	MOV	BX,DI
	CALL	CHK BUF
	JC	BUF_OR_Q_FULL
	CALL	MV DATA
	CMP	LAST KEY FLG,ØFFH
	JNE	CHK OLD NO 1
INC 1:		
	CLC	
	INC	REP_COUNTER
	JC	INC 1
	JMP	Sector Sector Contractor Contractor Contractor
FILL 1:	OFF	CHK_OLD_NO_1
<u>.</u> :	LEA	DI,NEW KEY BUF+1
	MOV	BX,DI
	CALL	
	JC	CHK_BUF BUF_OR_Q_FULL
	CALL	MV DATA
	CUTT	IN_DATA
CHK_OLD		
1000	CALL	POP_R
	JMP	FIND_NEXT_KEY
FILL IN	NEW BUF	AND O:
1100_10	MOV	LAST KEY FLG, ØFFH
	MOV	DI, OFFSET NEW KEY_BUF
	MOV	BX,DI
	CALL	CHK BUF
	JC	CHK_BUF BUF_OR_Q_FULL
	CALL	MV_DATA
	MOU	DI OFFERE KEY O
	MOV	DI, OFFSET KEY_Q
	MOV	BX,DI
	CALL	CHK_BUF BUF_OR_Q_FULL
	JC	MV DATA
	CALL	TV_DATA .
	CALL	POP R
	JMP	FIND_NEXT_KEY
BUB 65	o	
BUF_OR_		202 2
	CALL	POP_R
	POP	AX
	JMP	REN_NMI
SCAN OU	т:	
-	MOV	LAST KEY FLG,0
	CMP	BYTE PTR NEW NO FLG,0
	JE	CAL NO KEY
	MOV	NO_KEY_COUNTER,Ø
	CMP	OLD_NO_FLG,Ø

;LAST KEY NOT PRESSED BEFORE 25 (2) (2) ; IS IT THE LAST KEY? . ;YES, IT IS THE LAST KEY. INCREASE THE REP COUNTER BY ONE. ; REP COUNTER OVERFLOWS? ;LAST KEY PRESSED BEFORE PLACE THE OLD KEY AT THE 2ND POSITION ;OF THE NEW KEY BUF. ; IT IS NOT THE LAST KEY, GO ON SEARCHING FOR THE NEXT KEY. ;CHECK IF NEW KEY BUF IS FULL. ;NEW KEY BUF NOT FULL YET, MOVE THE ASCII CODE OF THE KEY JUST ENTERED INTO IT. ; MOVE THE AL TO THE KEY Q. ;CHECK IF THE KEY_Q IS FULL. ;KEY Q NOT FULL YET, MOVE THE ASCII CODE ; OF THE KEY JUST ENTERED INTO IT. ;BUFFER OR QUEUE IS FULL, REJECT TO ACCEPT ANY KEYS FROM THE KEYBOARD.

CHECK IF ANY KEY ENTERED.

; IF NOT, JUMP TO ROUTINE CAL NO KEY.

;CHECK IF THE NEW KEY HAS BEEN PRESSED.

J 1

5 8

	The M	icrosoft	MACRO Assembler , Vers	ion 1.25	Page 1-7 12-18-84	
	200	0100	74 07	JE	SCAN1	
	328 329		74 27 A0 000A R	MOV	AL, BYTE PTR [NEW_KEY_BUF]	;CHECK IF THE LAST KEY IN THE NEW_KEYBUF I
	330	Ølcf	3A 06 0015 R	CMP	AL, BYTE PTR [OLD_KEY_BUF]	; THE SAME AS THE ONE IN THE OLD_KEY_BUF. T
	331		E			;LAST KEY IS ALWAYS PLACED AT THE FIRST
	332					POSITION OF THE CORRESPONDING BUFFER.
	333 334	Ø1D3	74 24	JE	CHK_REP_COUNTER	;LAST KEY SAME AS BEFORE, JUMP TO ROUTINE
	335		Е.			;CHK_REP_COUNTER TO CHECK FOR THE DELAY TI
	336	Ø1D5	8B 1E ØØ1F R	MOV	BX, NEW NO FLG	
	337	Ø1D9	3B 1E 0021 R	CMP		9
	338	Ø1DD	73 ØE	JAE		
	339	ØlDF	8D 3E 0000 R	LEA		
	340	Øle3	8B DF	MOV		
	341	ØlE5	E8 0266 R	CAL		
	342	ØlE8	72 C3	JC	BUF OR Q FULL	
	343	ØlEA	E8 Ø278 R	CAL		
	343	ØLED	E8 0278 R	SCANØ:	L HV_DATA	
	345		07 AC 8424 P 8484	MOV	REP_COUNTER,0	
		Øled	C7 Ø6 ØØ24 R ØØØØ		REP_COUNTER, 0	
	346	ØlF3	P0 4045 P	SCAN1:	TRANSFER	MEANCRED NEW YEY DUE TO OLD YEY DUE
	347	Ø1F3	E8 Ø2C5 R	CAL		TRANSFER NEW_KEY_BUF TO OLD_KEY_BUF
	348	Ø1F6	EB 30 90	JMP	REN_NMI	
ι. Γ	349					
- 6	350	Ø1F9	the second second second	CHK_REP_COU		
9	351	Ø1F9	83 3E 0024 R 1E	CMP		; IS REP_COUNTER LARGER THAN 30?
u	352	Ø1FE	72 F3	JB	SCANI	; REP_COUNTER < 30
	353	0200	74 11	JE	FIRST_REP	
	354	0202	FF 06 0026 R	INC		;INCREASE SECOND REPEATEED COUNTER
	355	0206	83 3E ØØ26 R Ø4	CMP	REP_COUNTER1,4	;SECOND REPEATED COUNTER > 4
	356	Ø2ØB	72 E6	JB	SCANI	
	357	020D	C7 06 0026 R 0000	MOV	REP_COUNTER1,0	
	358					
	359	0213		FIRST_REP:		÷
	360	Ø213	BF 0000 R	MOV	DI, OFFSET KEY_Q	;REP_COUNTER LARGER THAN 30
	361	0216	8B DF	MOV	BX,DI	THEN MOVE THE KEY NEEDED TO REPEAT
	362					;INTO KEY_Q.
	363	Ø218	E8 Ø266 R	CAL		
	364	Ø21B	73 Ø3	JNC		;CHECK IF KEY_Q IS FULL.
	365	Ø21D	EB Ø9 90	JMP	REN_NMI	
	366	0220		CAT MIL DAMA		
	367	0220		CAL_MV_DATA		
	368	0220	E8 0278 R	CAL		
	369	0223	EB CE	JMP	SCAN1	
	370	0005		011 10 10		
	371	0225		CAL_NO_KEY:		the train management of the state of the state
	372	0225	E8 0285 R	CAL	L NO_KEY	;NO KEY ENTERED, CLEAR ALL BUFFERS AND
	373			D.D.1.		;COUNTERS TO ZEROS.
	374	0228	122	REN_NMI:		
	375	0228	FB	STI		
	376	0229	E8 Ø24Ø R	CAL		
	377	Ø22C	CF	IRE	т —	
	378	Ø22D		KEY NMI END	P	
	379					

Page 1-8 12-18-84

;; :: 380 REGISTER PUSHING & POPPING ROUTINE :: 381 :: 382 ;: 383 384 ; PUSH ALL REGISTER PUSH R PROC 385 Ø22D NEAR 386 Ø22D 2E: 8F Ø6 Ø2FA R POP CS:IP MEM 387 0232 50 PUSH AX 388 Ø233 53 PUSH BX 389 0234 51 PUSH CX 390 Ø235 52 PUSH DX 57 PUSH DI 391 0236 PUSH 392 0237 56 SI 1 E PUSH Ø238 DS 393 PUSH ES 394 0239 Ø6 PUSH CS:IP MEM 395 Ø23A 2E: FF 36 Ø2FA R Ø23F C3 RET 396 0240 PUSH R ENDP 397 398 ; POP ALL REGISTER 399 0240 POP R PROC NEAR 0240 2E: 8F 06 02FA R POP CS:IP MEM 400 401 0245 07 POP ES 402 0246 lF POP DS 403 Ø247 5E POP SI POP DI 404 0248 5F 405 0249 5A POP DX CX 406 Ø24A 59 POP 407 Ø24B 5B POP BX Ø24C 58 POP AX 408 PUSH CS:IP MEM Ø24D 2E: FF 36 Ø2FA R 409 410 Ø252 C3 RET 411 Ø253 POP R ENDP 412 413 ;: :: 414 ;: COMPARE THE OLD KEY BUF WITH THE :: 415 ;: KEY JUST TYPED IN AND STORED IN :: 416 THE AL REGISTER. :: ;: 417 ;: :: 418 419 420 0253 COMP PROC NEAR ; 421 Ø253 1E DS PUSH 07 ;Z=1 AL IS ALREADY FOUND 422 0254 ES POP Z<>1 AL IS A NEW KEY CX, OLD NO. FLG 423 Ø255 8B ØE ØØ21 R MOV BF 0015 R 424 DI, OFFSET OLD KEY BUF Ø259 MOV 425 025C F2/ AE ;THE SYSTEM DEFAULT DIRECTION FLAG IS REPNZ SCASB ;SET TO ZERO, SO THE DI REGISTER WILL 426 025E C3 RET BE INCREMENTED BY ONE EACH TIME. 427 025F COMP ENDP 428 429 025E CAPS PROC NEAR ; INVERSE CAPS LOCK FLAG. 430 Ø25F BØ FF MOV AL,ØFFH 431 0261 30 06 002D R XOR CAPS_LOCK,AL 432 Ø265 C3 RET 433 0266 CAPS ENDP ;

Th	e Microsof	t MACRO Assembler	, Version	1.25		Page 1- 12-21-84	-9	
435				THE DI	POINTS	AT THE OFFS	ET OF A CORRESI	PONDING BUFFER.
436						FFER OR QUEU		
437								
438				CHK BUF	PROC	NEAR		
439		1.5		cur-bor	PUSH	DS		
					POP	ES		
440								
441					PUSH	AX		
442					MOV	CX, ØAH		;CX=10, AL=0
443					MOV	AL,Ø		; REPEATEDLY COMPARE THE AL WITH A BUFFER
444	Ø26E	F2/ AE	IME.		REPNE	SCASB		FOR 16 TIMES OR UNTIL ZF=1, ONE BYTE PER
445								;AFTER SCANNING IS SUCCESSFULLY FINISHED,
446			HE DI					WILL ALWAYS POINT AT THE BYTE OF MEMORY
447			XT TO					THE ONE CONTAINING ZERO VALUE, e.g.,
448								THE ONE CONTRINING BERG VALUE, E.G.,
449								
450						9.		; 0 1 2 3 4 5
451								
452								; ?? ?? ?? ?? 00
453								
454								
455								A BUFFER
456								, A DOLLAR
		E3 Ø3			JCXZ	CAL BED		; IF A BUFFER IS FULL, JUMP TO ROUTINE
					CLC	CAL_BEP		
								;CAL_BEP.
					POP	AX		
460		C3			RET			
461								
462				CAL_BEP				
463	0275	58			POP	AX		BUFFER OR QUEUE IS FULL, SET THE CARRY F
			G.					
464	0276	F9			STC			
465	0277				RET			
466				CHK BUF				
467								
468		CONTAINING ZER	O VALUE	THE DI	ALWAYS	POINTS AT T	HE BYTE OF MEMO	ORY NEXT TO THE ONE
469			o vanob					
409				MU DAGA		NDAD		
470				MV_DATA		NEAR	ax pt	A 11 MARCH CONTRACT
				MV:	XCHG	[DI-1],AH	31 42 2 7	THE PLAN BE THE BILL OF HEHORT CONTAINING
472					MOV	[DI],AH	9X _ U _ 71	fund finde harn the chounter the
473					DEC	DI		I M JOF THE AH REGISTER FOR THE NEXT
474					CMP	DI,BX	33 42 7 8	SI . ; INSTRUCTION USE. THE AH IS USED AS A
475		77 F6			JA	MV	10 J U [10	TEMPARARY BUFFER FOR DATA TRANSFERMATION
476							31 42 7 8	THE BX POINTS AT THE OFFSET (START) OF
477							9X D1 _ U	;A CORRESPONDING BUFFER.
478				STORE_Q	:		i i v	AL AN ; THE AL CONTAINS AN ASCII CODE TO BE SAVE
479	0282	88 Ø7			MOV	[BX],AL	31 0 42 0	41 42 ; AFTER SEVERAL DATA TRANSFERMATION, MOVE
4/3					RET		ux 10-01 U	THE AL'S CONTENTS INTO THE FIRST BYTE OF
480		2012001			0.000 (CT.)		42 31 42 8	A AN ; A CORRESPONDING BUFFER.
							1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
48Ø 481				MV DATA	ENDP		BX DI	
480	0285			MV_DATA	ENDP		nx t ↓	AL AN 61 31

	The M	icrosoft	MACRO Assembler , Vers	sion 1.25	Page 1-10 12-21-84	
	404	#20F		NO 202 000		
	484 485	Ø285 Ø285	PE AC AA2N D	NO_KEY PRO INC		
	486	0289	FE Ø6 ØØ2A R 80 3E ØØ2A R Ø3	CMP	NO_KEY_COUNTER NO_KEY_COUNTER, 3	; IF NO KEY FLG>=3, CLEAR NEW KEY BUF
	487	0285 028E	72 34	JB	NO KEY 1	; AND OLD KEY BUF TO ZERO. OTHERWISE,
	488	ULUL	72 54	00	NO_KEI_I	JUMP TO ROUTINE NO_KEY_1.
	489	0290	BØ ØØ	MOV	AL,0	
	490		B9 000A	MOV	CX,10	
	491	0295	BF ØØØA R	MOV	DI, OFFSET NEW_KEY_BUF	
	492	0298	BE 0015 R	MOV	SI, OFFSET OLD KEY BUF	
	493	Ø29B		NO_1:		
	494	Ø29B		MOV	[DI],AL	CLEAR NEW_KEY_BUF AND OLD_KEY_BUF .
	495	Ø29D		MOV	[SI],AL	
	496	Ø29F		INC	SI	
	497 498		47	INC	DI	4
	498	Ø2A1 Ø2A3	E2 F8 C7 Ø6 ØØ24 R ØØØØ	LOO MOV	P NO_1 REP COUNTER,0	CLEAR ALL THE COUNTERS USED.
	500	Ø2A9	C6 06 0023 R 00	MOV	CAPS COUNTER,0	CLEAR ADD THE COUNTERS DODD.
	501	Ø2AE	C6 Ø6 ØØ29 R ØØ	MOV	CTRL P COUNTER,0	
	502	Ø2B3	C7 06 001F R 0000	MOV	NEW NO FLG,0	
	503	Ø2B9	C7 06 0021 R 0000	MOV	OLD NO FLG, Ø	
	504	Ø2BF	C6 Ø6 ØØ2B R ØØ	MOV	SPECIAL,0	
	505	Ø2C4	LL	NO_KEY_1:		;NO_KEY_COUNTER <3, BUFFERS AND COUNTERS WJ
	506		LL			;BE LEFT AS WHAT THEY ARE NOW.
J	507	Ø2C4	C3	RET		, DE DEET AD WHAT THET ARE NOW.
1	508	Ø2C5		NO_KEY END	0	
72	509	0200		;		
10	510				THE ASCII CODES STORED IN THE NEW	W KEY BUF INTO THE OLD KEY BUF, AND
	511				T, CLEAR THE NEW KEY BUF TO ZEROS	
	512			;		
	513	Ø2C5	1.00032 1943-02 4482-02100 02	TRANSFER	PROC NEAR	· · · · · · · · · · · · · · · · · · ·
	514	0205		MOV	CX, NEW_NO_FLG	
	515	Ø2C9	BF ØØØA R	MOV	DI, OFFSET NEW_KEY_BUF	
	516	Ø2CC	BE ØØ15 R	MOV	SI, OFFSET OLD_KEY_BUF	
	517 518	Ø2CF	P4 99	T1:	NII (7	
	519	Ø2CF Ø2D1	B4 ØØ 86 25	MOV	AH,0	- EXCUSSION MUE AU GITTU A CEDTAIN BYTE OF
	520	0201	88 25	XCH	G AH, BYTE PTR [DI]	;EXCHANGE THE AH WITH A CERTAIN BYTE OF ;THE NEW KEY BUF. AFTER THAT, CLEAR A
	521					BYTE OF THE NEW KEY BUF.
	522	Ø2D3	88 24	MOV	[SI],AH	MOVE TO OLD KEY BUF
	523	Ø2D5		INC	SI	
	524	Ø2D6	47	INC	DI	
	525	Ø2D7	E2 F6	LOO	P T1	;ITERATE ROUTINE TI FOR THE NUMBER OF TIMES
	526					; STORED IN THE CX REGISTER.
	527		AØ ØØ1F R	MOA	AL, BYTE PTR NEW_NO_FLG	; MOVE NEW_NO_FLG TO OLD_NO_FLG
	528		A2 0021 R	MOV	BYTE PTR OLD_NO_FLG, AL	
	529		C6 06 001F R 00	VOM	BYTE PTR NEW_NO_FLG,0	;CLEAR NEW_NO_FLG
	530 531	Ø2E4	C3	RET	PNDD	
	531	Ø2E5		TRANSFER	ENDP	
	533					
	534): ;: GET	AN ASCII CODE FROM THE KEY QUEUE	11
-	535				JEUF IS EMPTY, ROUTINE WILL LOOP	
	536				LL A KEY IS KEYED IN	;;

Page 1-11 12-21-84

538					,							
539												
540	Ø2E5				GET	KEY P	ROC	NEAR				
541	Ø2E5				WAIT	KEY	DN:					
542	02E5	1E			0197/0	- P	USH	DS				
543	Ø2E6	07					POP	ES				
544	Ø2E7	BF 0000 F					10V		SET KEY Q			
545	Ø2EA	BØ ØØ	`				10V	AL,Ø				
546	ØZEC	B9 000A					100	CX,ØAH				
										1.23	NINGH IN OURDE IS BUDGY	
547	Ø2EF	F2/ AE					REPNE S			,	CHECK IF QUEUE IS EMPTY.	
548	02F1	83 F9 Ø9					MP	CX,9				
549	Ø2F4	74 EF					JE		WAIT_KEY_DN			
550	Ø2F6	86 45 FE					CHG	[DI-2]	,AL	;	LOAD A ASCII CODE INTO AL	
551	Ø2F9	C3					ET					
552	Ø2FA				GET	KEY E	ENDP					
553					;							
554	Ø2FA	0000			IP_M	EM		DW	Ø	;	A WORD MEMORY TO TEMPRARILY STORE TH	E OFFS
					ET -							
555										;	ADDRESS OF AN INSTRUCTION WHICH WAS	AUTOMA
					-							
556										;'	FICALLY ONTO THE STACK BY THE "CALL"	
557										÷	INSTRUCTION.	
558					;							
559	Ø2FC	81 4F 35	09		PTA	TAB D	B	81H, 'O'	5'.9H	:1	DEFINE ALL THE ASCII CODES OF UPPERC	ASE
560	- 0300	36 60 4D		31 49)		DB]P4AG',27H,';E2N'		CHARACTERS ON THE KEYBOARD.	
561		5D 5Ø 34				2						
562		3B 45 32										
563	0310			48 5B		D	DB	'=-DZH	9\$37/.XWJ'		EACH CODE CORRESPONDS TO A POSITION	CODE
564		39 53 33						Dun	[50 577 • Allo	1	shen cool connectones to a rostriou	0000.
565		58 57 4A	57 1									
566	Ø31F	ØD 4C 46	18	38 08		D)B	AD4 11	',1BH,'8',08H		e.g., 81H TO 1, 'O' TO 2,	
567	0325	30 43 51					DB		82H, 'KT\U '		'5' TO 3 , AND SO ON.	
568	0323	54 5C 55		02 40	2	L	Ъ	BCQI	, 82H, KI (0	1	5 TO 5 , AND SO ON.	
569	a220	2C 56 20						',V B'				
570	Ø32F	20 20 20	42			D)B	., ч. в.				
571	122222	an 1925 and			2002	-		22 2 2	516 EC		Section - Contraction and a description	
572	0333	83 6F 25			SHIF)B	83H, 'o			DEFINE ALL THE ASCII CODES OF LOWERC	ASE
573	Ø337	5E 7E 6D				D	OB	'~~mr!	i}p\$ag":e@'	79	CHARACTERS ON THE KEYBOARD.	
574		7D 7Ø 24	61 (67 22								
575		3A 65 4Ø										
576	Ø346	6E 2B 5F	64	7A 68		D)B	'n+ dzł	n{(s#&?>xwj'			
577		7B 28 73	23 :	26 3F	,			1.00				
578		3E 78 77	6A									
579	0356	ØD 6C 66	18			D	B	ØDH,'1:	',1bh			
580	Ø35A	2A Ø8 29	63	71 79		D	B		,')cqy',84H			
581		84						1.00000				
582	0361	6B 74 7C	75	20 30	0	D	B	'kt u	v b'			
583	8-20 6-20 EU	76 20 62	8.8. 0				stall.		3-02-0			
584	Ø36A	1.101 N.T.T. (1.17)			CODE	F	INDS					
585					0000		END	KEY NM	r)			
1000						-		- act.				

Page Symbols-1 12-21-84

,

Segments and groups:

	Name				Size	align	combine	class	
CODE					036A	PARA	PUBLIC	'CODE'	
DATA		343 4	861		002E	PARA	PUBLIC	'DATA'	
Symbols:									
	Name				Туре	Value	Attr		
AGAIN					L NEAR	001D	CODE		
AND 9FH					L NEAR	ØØF5	CODE		
BUF OR Q FULL.					L NEAR	Ø1AD	CODE		
					L NEAR	0275	CODE		
CAL CAPS				100	L NEAR	009F	CODE		
CAL MV DATA		22.1			L NEAR	0220	CODE		
CAL NO KEY		23.5		1	L NEAR	0225	CODE		
CAPS					N PROC	Ø25F	CODE	Length	=0007
CAPS COUNTER .					L BYTE	0023	DATA		12.2
CAPS LOCK					L BYTE	002D	DATA		
CHECK_CTRL_P .					L NEAR	ØØD6	CODE		
CHK ALT					L NEAR	ØØF7	CODE		
CHK ALT1					L NEAR	0059	CODE		
CHK BUF					N PROC	0266	CODE	Length	=0012
CHK CAPS					L NEAR	0104	CODE	Dengen	-0012
CHK OLD NO					L NEAR	Ø129	CODE		
CHK OLD NO 1 .					L NEAR	0182	CODE		
CHK REP COUNTER					L NEAR	Ø1F9	CODE		
CHK SHIFT					L NEAR-		CODE		
					N PROC	0253	CODE	Longth	-0000
COMP					L NEAR	0255 00E6	CODE	Length	-0000
CTRL_P_1					L BYTE	0029	A CALL CONTRACTOR OF		
CTRL P_COUNTER							DATA		
FILL_Ø					L NEAR	0155	CODE		
FILL_1					L NEAR	0174	CODE		
FILL_IN_NEW_BUN					L NEAR	Ø14E	CODE		
FILL_IN_NEW_BUE					L NEAR	0188	CODE		
FIND_NEXT_KEY.					L NEAR	007D	CODE		
FIRST_REP					L NEAR	Ø213	CODE	9.55 (372)	10/12/21 10:1
GET_KEY					N PROC	Ø2E5	CODE	Length	=0015
INC_1					L NEAR	Ø16A	CODE		
IPD_PORT				-	Number	0100			
IP_MEM					L WORD	Ø2FA	CODE		
KCOL					L NEAR	0062	CODE		
KCOL1					L NEAR	0068	CODE		
KEY_DN					L NEAR	ØØ8B	CODE		
KEY DN 1					L NEAR	ØØAB	CODE		
KEY_NMT				•	F PROC	0000	CODE	Length	=Ø22D
KEY_Q				•	L BYTE	0000	DATA	Length	
KROW					L NEAR	0079	CODE	0.4120000-000000	
LAST KEY FLG .				•	L BYTE	0028	DATA		
MV					L NEAR	0278	CODE		
MV DATA		100			N PROC	0278	CODE	Length	=ØØØD
NEW KEY BUF	1997 AL 1987 AL 19				L BYTE	ØØØA	DATA	Length	
		100			L WORD	ØØ1F	DATA		2007 C. C. C. C.

5-74

 τ

The Microsoft	MACRO Assembler	, Version 1.25	Page Symbols-2 12-21-84
		•	12-21-04
NMI IN		. L NEAR 0024	CODE
NOCTRL		L NEAR ØØC1	CODE
NOSHIFT		L NEAR 00C9	CODE
NO 1		L NEAR Ø29B	CODE
NO KEY		N PROC 0285	CODE Length =0040
O KEY 1		L NEAR Ø2C4	CODE
KEY COUNTER		L BYTE 002A	DATA
DLD KEY BUF		· · · · · · · · · · · · · · · · · · ·	DATA Length =000
LD NO FLG		L WORD 0021	DATA
		Number Ø180	Dain
PD PORT2			
POP R			CODE Length =001
		이 아이 아이지 않는 것 같아요.	CODE
ТА_ТАВ			DATA
TR_FLG			CODE Length == 001
			CODE Lengen -= 001
EN_NMI			
REP_COUNTER		The second secon	DATA
EP_COUNTER1 .			DATA
CAN		. L NEAR ØØ2E	CODE
CANØ		. L NEAR Ø1ED	CODE
CAN1			CODE
CAN OUT			CODE
SHIFT		. L BYTE Ø333	CODE
SHIFT CAPS LOC	к	. L NEAR Ø11F	CODE
SPECIAL		. L BYTE 002B	DATA
STORE Q		. L NEAR 0282	CODE
			CODE
			CODE Length =002
			CODE
Marning Severe			
Trore Frrore			

Errors Errors Ø Ø

The Microsoft MACRO Assembler , Version 1.25

	Symbol Cross Reference	9	(# is de	finitio)	Cref-	-1			
	AGAIN	78# 201	82 218#							
	BUF_OR_Q_FULL	279	293	305	311	317#	342			
	CAL BEP	457 159 364 325	462# 163# 367# 371#							
	CAL_NO_KEY	166	429#	433						
	CAPS_COUNTER	32# 45#	157 232	164 431	500					
	CHECK CTRL P	187 192 113	199# 197 118#	221#						
	CHK_BUF	278 223	292 225	304	31Ø	341	363	438#	466	
	CHK_CAPS	233	237	231# 24Ø	243	247	249	252#		
	CHK_OLD_NO_1	282 334	288 35Ø#	296#						
	CHK SHIFT	108	111#		-	¥6				
	CODE	48# 261	48 42Ø#	5Ø 427	584					
	CTRL P 1	201	207#	421						
	CTRL_P_COUNTER	39#	202	208	501					
ი ს	DATA	2#	2	46	5Ø	5Ø	68	85		
7	FILL_0	269	275#							
6	FILL_1	265	274	289#						
	FILL IN NEW BUF	267	272#	2020			12			
	FILL IN NEW BUF AND Q	257	263	300#	200	212	200	215		
	FIND NEXT KEY	142# 353	161 359#	·168	2Ø6	213	298	315		
	Get_key	79	540#	552						
	INC_1	283#	287							
	IPD PORT	8#	101	133	100					
	IP_MEM	386	395	400	409	554#				
	KCOL	115 126#	12Ø 15Ø	122#						
	KEY_DN	139 156	153# 170#			16				
	KEY_NMI	49#	378	585	_					
	KEY_Q	12# 138#	3Ø8 146	339	360	544				
	LAST_KEY_FLG	35#	264	268	273	281	301	323		
	Μν	471#	475							
	MV_DATA	280	294	306	312	343	368	470#	482	
	NEW_KEY_BUF	17#	276	290	302	329	491	515		
	NEW NO FLG	28#	253	324	336	502	514	527	529	
	NMI_IN	64	66	83#						

		RL.						180	188#									
		IFT						175	193#									
								493#	498									
	NO K	EY						372	484#	508								
	NO K	EY_1 .						487	505#									-
	NO_K	EY_COL	INTER	• •			• •	40#	326	485	486							
	OLD	KEY BL	F					22#	266	330	424	492	516					
	OLD	NO_FLC						30#	255	327	337	423	503	528				
	OPD	PORT1.						6#	73	99	131							
		PORT2.						7#	96	127								
	POP	R		• •			• •	16Ø	167	205	212	297	314	318	376	399#	411	
	PTA	TAB						181	194	559#								
	PTR	FLG						44#	211									
	PUSH	_R	• •	•••	• • •	• • •	•••	84	154	385#	397							
	REN	NMI						32Ø	348	365	374#							
	REP	COUNTE	R					33#	285	345	351	499						
	REP	COUNTE	ER1.	• •	• • •		• •	34#	354	355	357							
	SCAN			• •			• •	94#										
	SCAN	0						338	344#									
	SCAN	1	• •					328	346#	352	356	369						
	SCAN	OUT .						152	322#									
		r						189	572#									
		T CAPS						235	245#									
		IAL.						43#	104	109	114	121	171	178	196	222	234	504
		E_Q						478#		122.0								
	т1.							517#	525									
		SFER .						347	513#	531								
	WAIT	KEY D	N					541#	549									

At the start of the example program, the DEFINE assembler directives are used to define the variables used in the program. Here, we are going first to explain some of the critical ones in more detail:

- 1). OPD_PORT1: A name used by the Assembler to represent the I/O port 180H, which is an output port to the program.
- 2). OPD_PORT2: A name used by the Assembler to represent the I/O port 160H, which is an output port to the program.
- 3). IPD_PORT: A name used by the Assembler to represent the I/O port lCØH, which is an input port to the program.
- 4). KEY_Q: A buffer (an area of memory), referred to as key queue for storing keyboard inputs. It has 10 bytes of memory.
- 5). NEW KEY BUF:

A buffer whose function is somewhat similar to key queue. It stores one up to 11 latest keyboard inputs after a complete scan-out. Then, data in this buffer will be always transferred to KEY_Q and OLD_KEY_BUF, respectively, after a complete scan-out. Thus, the program can determine the key just being entered is a new key or a repeated key by making a comparison with the values in both variables NEW_KEY_BUF and OLD_KEY_BUF.

6). NEW_NO_FLG:

A word variable storing the number of latest keyboard inputs. Its contents will be transferred to the variable OLD_NO_FLG after each scan-out.

7). OLD_KEY_BUF:

A 10-byte buffer storing the keyboard inputs that were keyed in at the last scan-out operation.

8). OLD NO FLG:

A word variable storing the number of last keyboard inputs.

9). CAPS COUNTER:

A byte variable whose contents will be auto-

matically incremented by one if one holds down the CAP LOCK key continuosly. When it equals to one, the program will enable the CAP LOCK key; otherwise, disable that key.

10). REP_COUNTER:

A word variable used to determine if a key same as the last key should be repeated. If one holds down a key continuosly, the program will recognize its subsequent keys as repeated keys after scanning it for 30 times; the program will perform 30 times of scan-out operations to accept the first repeated key.

...*

11). REP COUNTER1:

A word variable used to determine if a key same as the last key should be repeated. If one still holds down a same key after the program has displayed its corresponding character twice on the screen, the program will keep going to recognize its subsequent keys as repeated keys every 4 times of scan-out.

12). LAST KEY FLG:

A byte variable used as an internal flag to set the last key one entered from the keyboard after the program completes a scan-out operation. If it contains the value of FFH, then the program will know that the key one just entered is the same as the last key of last scan-out.

13). CTRL P COUNTER:

A byte variable whose contents will be automatically incremented by one if one holds down both the keys CTRL and P continuosly. The code CTRL P is used to enable the printer driver. When this variable's content equals to one, the program will accept this code; otherwise, it won't accept.

14). NO KEY COUNTER:

A byte variable which is initialized to Ø. How does the program assume that there is no more key entered from the keyboard after a scan-out operation? What the program does for this purpose is to perform three scan-out operations successively. After completing each scan-out, the variable is incremented by one. If no key is definitely sighted after performing three scan-out operations, the program assumes, based on the fact that the value of the variable has been incremented to three, that there is no more key entered.

- 15). SPECIAL: A byte variable which has three basic usages. The program uses its first bit (bit Ø) to determine if the SHIFT key is pressed, its second bit (bit 1) to determine if the ALT key is pressed, and its third bit (bit 2) to determine if the CTRL key is pressed.
- 16). PTR_FLG: A byte variable used as a flag to determine if the printer drive shall be enabled or not. It is the only variable used in the keyboard program whose contents will be needed by some external routines associated with the printer driver. Its contents are either FFH or ØH. Thus, to our program, it is an output.
- 17). CAPS_LOCK: A byte variable used as an internal flag to determine if the CAP_LOCK key shall be enabled or not. If it contains the value FFH, then the CAP_LOCK key will work.

Now, please take a look at the end of the example program. You can see two variables, named PTA_TAB and SHIFT respectively. As with all the keyboards designed by other manufacturers, every key on the keyboard of the MPF-I/88 has its own corresponding ASCII code. We define the ASCII code of each key in the keyboard program by two Define-Byte look-up tables whose names are stated above.

The first one, PTA_TAB, (Position code to ASCII code Table) defines the ASCII codes of the lowercase keys. The second, SHIFT, (position code of the uppercase key to ASCII code Table) defines the ASCII codes of the uppercase keys.

Those characters in both tables PTA TAB and SHIFT with two apostrophys tells the assembler to generate standard ASCII codes. Others, such as 81H, 9H, 27H, etc., are our own codes which indicate special keys. Refer to Tables 5-1 and 5-2 Conversion Tables for each key's position code and its corresponding ASCII code.

Before analyzing the program, let us first examine its structure and the function of each routine. The keyboard program totally consists of ten major routines, including the main program KEY_NMI. They are:

Name

Functions

 KEY_NMI The main program which is composed of two parts. Part one stores the starting address of the core keyboard program into two memory locations addressed by Ø8 and ØA, which are part of the interrupt service routine address table, and initializes the keyboard hardware interface by sending out a value of ØFFH to the I/O port Ø180H.

Part two is an infinite loop labelled AGAIN that reads in keyboard input and displays it on the LCD screen. The other components of the program is our major keyboard program starting with statements labelled NMI IN.

- PUSH_R A subroutine for pushing the status of all registers onto the stack.
- 3. POP_R A subroutine for restoring all register from the stack.
- 4. COMP A subroutine which determines if the key just entered is a new depressed one.
- 5. CAPS A subroutine for initializing the variable CAPS LOCK to the value FFH as stated before.
- 6. CHK_BUF A subroutine for checking if any buffer used in the program is full of valid data any time it is needed to test.
- 7. MV_DATA A subroutine for moving data in the AL register (a key just entered) into one of both buffers NEW_KEY_BUF and KEY_Q, depending on the situation.
- 8. NO_KEY A decision-making subroutine for determining if there is no more key entered from the keyboard after a complete scan-out and initializing to zero all the variables used as counters in the program if the program recognizes that there is no key entered after performing two complete scan-out operations.
- 9. TRANSFER A subroutine for moving current data in the buffer NEW KEY BUF into the buffer OLD_KEY_BUF and then clearing the buffer NEW_KEY_BUF to zeros.
- 10. GET_KEY A subroutine for moving the "first-in" data in the buffer KEY_Q into the AL register in order to display it on the screen.

5-81

We can now look at the main program KEY NMI. The program first has to set the starting address of our own keyboard program (starting with the instruction labelled NMI_IN) into proper entries addressed by Ø8H and ØAH of the interrupt-service- outine vector table.

Remember that the program will be invoked every 15 milliseconds. Once the vector table is modified, the program enables the fifth bit (bit 4) of the I/O port Ø180H to allow external interrupt sources to interrupt pin NMI of the 8088 by outputing the value ØFFH through the DX register.

The second part routine labelled AGAIN is a finite loop that calls the routine GET_KEY to obtain characters input from the keyboard. Each character so received is echoed on the screen by the instruction INT 9. Please refer to the chapter on useful subroutines of the MPF-I/88 User's Manual for the usage of INT 9.

If we strike a key while this loop is running, an NMI interrupt will occur. This will cause our keyboard program starting with the instruction labelled NMI IN to be activated.

Let's go down to the routine labelled NMI_IN. One thing you have to keep in mind is that if you program is associated with (or called by) someone's program, you have to save onto the stack the current status of all registers in the CPU that the calling program just produced before executing your own program; then at the end of program, restore them back to their original respective register. Thus, you will not destroy them during the course of the program's execution. Based on the rule of programming, Statements labelled NMI_IN start with the instruction CALL PUSH_R performing what we stated just now - push all the registers onto the stack.

Routines from SCAN through CHK ALT1 are used to check if the three keys of column KC-11 (CTRL, SHIFT, and ALT keys) are entered. If the key entered is of CTRL key, then bit 3 of the variable SPECIAL will be set to 1 for future use somewhere else in the program. This is true for the SHIFT and ALT keys.

Statements, starting from the instruction labelled KCOL and ending with the last instruction JMP SCAN OUT of the routine labelled FIND NEXT KEY, begin to scan the keyboard matrix from column KC-10 by sending the value 0FFH to I/O port 0160H and the value 0FBH to I/O port 0180H, respectively.

After scanning up each culumn, the equivalent binary number of ØFBFFH will be shifted one digit to the right in order to scan the next column. This is done by the instruction SAR AX, 1 contained in the routine FIND_NEXT_KEY.

If the program recognizes that there is a key entered from the keyboard, control of execution will turn to the instruction labelled KEY_DN (key down). Remember that the DI register is used as a count for the position code of a key in our program. It will

be automatically incremented by one after a key of the matrix (KC-10 x KC-0) has been scanned out.

Routines from KEY DN through CTRL P 1 first check if the key entered is the CAP LOCK key (a key to set the uppercase character) whose position code in our program is 50. How can we obtain the ASCII code of a key? Because each key has its own position code stored in the DI register, we use it as a displacement (namely, offset) between the beginning of table PTA TAB and the ASCII character desired. And then we again find out the starting address of table PTA TAB by the instruction MOV BX,offset PTA TAB. Finally, by adding the BX and DI, we get the corresponding ASCII code of a key and store it in the AL register again.

Let us now look at the routine AND 9FH. This "AND" instruction is used to obtain the ASCII code of a certain control character. For instance, the hex value of character A is 41H. And performing this AND logic operation will result in the ASCII code (Ø1H) of the control character CTRL A.

The default image of characters shown on the LCD screen of the MPF-I/88 is in upper case (capital letter). If one enters any alphabetic character with the CAP LOCK key, the program will accept it as lowercase characters. Try to trace the routines CHK_CAPS and SHIFT_CAPS_LOCK, you will understand the meaning of those statements.

The statements starting from the instruction labelled CHK_OLD_NO seem to be a little difficult to trace, for there are some factors we have to take into account. For example, one might strike more than one key (up to ten keys) at a time without releasing them. What the program should have to do is to accept them and display them on the screen, then repeat displaying the character on the screen which was depressed last. This is accomplished by routines labelled CHK_OLD_NO, FILL_IN_NEW_BUF, FILL_Ø, FILL_1, and CHK_OLD_NO_1.

Assuming that a valid key has been struck, we now have its ASCII code in the AL register. We must place this byte onto the key queue so that it is available to the GET_KEY routine. One more thing we have to do is to place this byte into buffer NEW_KEY_BUF as well for next scanning comparison. This is accomplished by the routine labelled FILL_IN_NEW_FUF_AND_Q.


Now, let us look at routines from SCAN_OUT through REN_NMI. Each time the program completes a scanning operation from KC-11 to KC-0, control of the pregram execution will be tranfered to here to initialize some counters and internal flags. Finally, the program returns control of the execution to the CPU to end up itself by executing the instruction IRET which is located at the end of the REN_NMI routine.

Recall that the Instruction Pointer (IP) is used to tell the CPU the address of the next instruction to be executed. When you use

the CALL instruction, the CPU will save the IP on the top of the stack for jumping back, and then control of the program execution will be transferred to the subroutine desired. Let us now look at the PUSH R routine and see its first instruction POP CS:IP MEM. This instruction is used to pop off the stack into memory somewhere in the Code Segment the IP which the CPU just pushed onto the stack.

At this point, you might ask why we put this instruction here. This is because the PUSH R routine is used to push the current status of registers required onto the stack. If we don't write this instruction in this routine, the IP will be forced down to the bottom of the stack; thus, once this PUSH R routine is completed, the RET instruction can not cause control of the program to go back to the address that the CALL instruction saved earlier, for the address stored on the top of the stack is not of the origianl contents of the IP. Therefore, in order to ensure that the IP is always on the top of the stack, we first pop it off the stack, and then push it again onto the top of the stack after pushing all the register we required.

The rest of the program we do not explain are considered not difficult for you to trace. Try to trace all the program, then you can experience many skills in programming in 8088 assembly language.



Introduction to 8088 Assembly Language

1. Data Transfer Instructions

Data transfer instructions are used to move data from a specified point to another. The data that is transferred may be in groups of 8 bits or 16 bits.

Most data transfer instructions have two operands, such as MOV. The first operand is called the destination operand, in which the result of the operation is stored. The second operand is the source operand, which stores the data before transfer. Some of data transfer instructions only have one operand, such as POP and PUSH. The only operand can be a source operand or a destination operand.

Data transfer instructions that we will introduce to you below includes: MOV (move), PUSH, POP, XCHG (exchange), IN, OUT (input/output ports), and XLATB (translate). Each instruction is described in parts as follows: Description, Flag register bits affected, Syntax, and Example.

1. Data Transfer Instructions

Data transfer instructions are used to move data from a specified point to another. The data that is transferred may be in groups of 8 bits or 16 bits.

Most data transfer instructions have two operands, such as MOV. The first operand is called the destination operand, in which the result of the operation is stored. The second operand is the source operand, which stores the data before transfer. Some of data transfer instructions only have one operand, such as POP and PUSH. The only operand can be a source operand or a destination operand.

Data transfer instructions that we will introduce to you below includes: MOV (move), PUSH, POP, XCHG (exchange), IN, OUT (input/output ports), and XLATB (translate). Each instruction is described in parts as follows: Description, Flag register bits affected, Syntax, and Example. MOV

Description: MOV = move

Move a byte or a word from the source operand to the destination operand. The source operand can be memory, register or an immediate value. The destination operand can be memory or register.

Flag registers affected: none.

Syntax:

MOV reg,mem/reg MOV mem/reg,reg MOV mem/reg,numb

Example 1:

MOV	DX,3	;move 3 to DX	
MOV	AX,Ø	; initialize AX to Ø	
MOV	AX,DX	; move the content of DX to	AX

PUSH

Description: PUSH = push

Decrease SP (the Stack Pointer) by 2, and then store a word from the source operand to the current top of the stack that SP points to.

Flag registers affected: none.

Syntax:

PUSH reg/mem

Example 1:

PUSH BX ;store the contents of BX to the stack

Example 2:

PUSH [123]

;store the contents of the memory location ;in the DS that is addressed by the value ;123H to the stack

POP

Description: POP = pop

Remove the word at the top of stack that SP points to the destination operand, and then increase the SP by 2 to point to the new top of the stack.

Flag registers affected: none.

Syntax:

POP reg/mem16

Example 1:

POP DX	;store	the	word	at	the	top	of	stack	to
	;DX								
MOV AX, DX	;store	cont	tents						

Example 2:

POP [123]

;pop off the stack to the memory location ;in the DS which is addressed by the value ;123H

XCHG

Description: XCHG =exchange

10

Swap the contents of the source and the destination operands.

43

Flag registers affected: none.

Syntax:

XCHG mem/reg,reg

Example 1:

MOV	AX,3	; move	3 to	AX			
MOV	BX,5	;move !	5 to	BX			
XCHG	AX, BX	;move	the	contents (of AX	to BX	(and
		;move	the c	contents of	BX to	AX	

Description: IN = input port

Transfer a byte or a word from an input port to AL. The port number can be an immediate constant or can be stored in the DX.

Flag register bits affected: none

Syntax:

IN AL/AX, port

Example 1:

MOV AX,Ø	;Initialize AX to 0.
MOV DX,1A3	;Move the I/O port address 1A3 into the DX
	;register. The content of current cursor
	;position can be read from the I/O port
	;1A3.
IN AL, DX	;Read the content of cursor position from
	;I/O port.
INT 7	;Return control to the monitor program.

After the program has been executed, the AX register will contain Ø020 and the DX register will contain Ø1A3.

IN

OUT

Description: OUT = output port

This instruction outputs a byte or a word from AL or AX to an output port. The port number may be an immediate value or may be placed in the DX.

Flag register bit affected: none

Syntax:

OUT port, AL/AX

Example 1:

MOV AL,41	;Move ASCII code 41H ('A') to AL.
MOV DX, 1A1	;Move I/O port address IAl into the DX
	;register so that the contents of DX point
	;to the output port, which is used by the
	;LCD.
OUT DX,AL	;Write data contained in the AL onto LCD.
INT 7	;Return control to the monitor program.

.

The character 'A' will be displayed on the LCD after executing the program.

Description: XLAT = translate

This instruction is used to translate characters from one code to another, such as, ASCII to EBCDIC or vice versa. It replaces a byte in the AL with a byte from a 256-byte, user-coded translation table. BX is usually assumed as the beginning of the translation table. AL is regarded as the offset. The instruction plus BX and AL and then move the content of the result address to AL.

Flag register bits affected: none

Syntax:

XLAT

Example 1:

MOV AL,0F MOV BX,40 MOV BYTE[4F],11 XLAT ;change the content of AL from F to 11 INT 7

After the execution, the AL will be loaded with 11H which is originally stored on the memory location 4F.

XLAT

2. Arithmetic Instructions

In this section, we will describe the arithmetic instructions as follows: ADD (addition), INC (increment), SUB (subtract), DEC (decrement), NEG (negate), CMP (compare), MUL (multiply), and DIV (divide).

The arithmetic instructions provide the following four basic operations: addition, subtraction, multiplication and division. You can use these instructions to manipulate the following types of numbers: unsigned binary, signed binary, unsigned packed decimal, and unsigned unpacked decimal.

The contents of the flag register can be ls or Øs. Like all registers, it is a 16-bit register. Nine of the 16 bits are used independently as flags and are used to reflect different kinds of results from arithmetic operations. Seven bits are unused on the 8088. Some of the more important flag bits are described below. A flag is set if it is 1. It is clear if it is Ø.

CF (carry flag) is set if there is a carry out of the most singificant bit or borrow into the most significant bit. Otherwise, it is cleared.

PF (parity flag) is set if the result of an arithmetic operation has an even number of 1-bits. Otherwise, it is cleared. Note that the parity flag only tests byte length data.

AF (auxiliary flag) is set if there is a carry out of bit 3 to bit 4, or a borrow from bit 4 to bit 3. Otherwise, it is cleared. You can use this flag in both 8-bit or 16-bit arithmetic operations.

ZF (zero flag) is set if the result of the operation equals 0. Otherwise, it is cleared.

SF (sign flag) is set if the result of the operation is less than \emptyset . It is cleared if the result is larger than or equal to \emptyset .

OF (overflow flag) is set if the result of the operation is larger than its destination operand.

ADD

Description: ADD = addition

Add the source operand to the destination operand and place the sum in the destination operand. The sum may be a byte or a word.

Flag register bits affected: AF, CF, OF, PF, SF, ZF.

Syntax:

ADD reg,mem/reg

ADD mem/reg,reg

ADD mem/reg,numb

Example 1:

MOV	AX,7									
MOV	CX,2									
ADD	CX,AX	;add	contents	of	AX	to	CX	and	return	the
		;res	alt to CX							

Example 2:

MOV	CL,5
ADD	CL,2

;add immediate value 2H to CL and ;return the result to CL

INC

Description: INC = increment

Add one to the destination operand, which may be a byte or a word.

Flag register bits affected: AF, OF, PF, SF, ZF.

Syntax:

INC reg/mem

Example 1:

ADDRESS	MNEMONICS	OPERANDS	COMMENTS
0080:0000	MOV	CX,A	;move value 10 into CX
0080:0003	MOV	BYTE[100],01	;move value Øl into the ;memory location
0080:0008	MOV	DI,101	
ØØ80:000B	MOV	AL,[100]	;move the contents of the ;memory location addressed ;by 100 into AL
0080:000E	MOV	[DI],AL	; move the contents in the ; AL into the memory ; location addressed by the ; contents in DI
0080:0010	INC	DI	add one to DI and return; the result to DI
0080:0011	INC	BYTE[100]	;add one to the memory ;location addressed by 100
0080:0015	LOOP	ØB	; if CX is not equal to 0, ; jump to the memory ; location addressed by the ; value ØB
0080:0017	INT	7	;transfer control to the ;monitor program

After execution, the memory locations ranging from 100 to 10A will be as follows:

100	ØB
101	Øl
102	02
103	ØЗ
104	Ø4
105	Ø5
106	ØG
. 107	07
108	Ø8
109	Ø9
1ØA	ØA

A-11

SUB

Description: SUB = subtract

Subtract the source operand from the destination operand, and place the difference into the destination operand. The contents of either operand may be signed or unsigned numbers.

Flag register bits affected: AF, CF, OF, PF, SF, ZF.

Syntax:

SUB reg,mem/reg

SUB mem/reg,reg

SUB mem/reg, numb

Example 1:

MOV	CX,9						
MOV	BX,3						
SUB	CX,BX	;subtract;differenc		СХ	and	return	the
INT	7						

After execution, the CX will contain 06.

Example 2:

MOV	AL,10							
SUB	AL,A	;subtract	10	from	AL	and	return	the
		;difference	e to	AL				
INT	7							

After execution, the AL will contain Ø6.

DEC

Description: DEC = decrement

*

Subtract one from the destination operand. The operand must be an unsigned binary number, which can be a byte or a word.

Flag register bits affected: AF, OF, PF, SF, ZF.

Syntax:

DEC reg/mem

Example 1:

DEC AX ;subtract one from AX and return the ;result to AX

Example 2:

DEC BYTE[123]

;subtract one from the contents of ;memory location 123

NEG

Description: NEG = negate

Produce two's complement of the destination operand, that is, reverse the sign of the number.

Flag register bits affected: AF, CF, OF, PF, SF; ZF.

Syntax:

NEG reg/mem

Example 1:

	AX,0 AL,01	;move value 1 into AL	
NEG	AX	; change AX to FFFF	
NEG	AL	; change AL to its original value @	\$1
INT	7		

After execution, the AX will contain FF01.

Description: CMP = -compare

Compare two operands by subtracting the source from the destination. Both operands are unchanged since the difference is not placed in the operand. CMP can be followed by any conditional jump instruction. If the destination is greater than the source jump is taken.

Flag register bits affected: AF, CF, OF, PF, SF, ZF.

Syntax:

CMP reg,mem/reg CMP mem/reg,reg CMP mem/reg,numb

Example 1:

CMP BX,CX ; compare BX with CX

Example 2:

CMP BL,02 ; compare BL with 02H

Example 3:

.

CMP WORD[7F2],16 ;Subtract value 16H from memory ;location addressed by 7F2 (low byte) ;and 7F3 (high byte), and use the ;result to set the flags. The result ;of this operation is not stored back ;into the specified locations.

Suppose memory location 7F2 contains ØlH and 7F3 contains FFH, the contents of thess two memory locations are not changed after execution.

CMP

Description: MUL = multiply

Multiply source operand by AX or AL. If the source operand is a word, multiply it by AX and return the product in DX and AX. If the source operand is a byte, multiply it by AL and return the product in AH and AL. The operand is unsigned binary numbers.

Flag register bits affected: CF, OF.

AF, PF, SF, ZF undefined.

Syntax:

MUL mem/reg

Example 1:

	AX,3							
MUL	The second s	;multiply	AX	by	the	contents	of	СХ
INT	7							

AX will contain Ø6H after execution and DX contains Ø0.

MUL

DIV

Description: DIV = divide

Divide the dividend by the source operand. If the source operand is a byte, it divides the dividend in AH and AL and then returns the remainder in AH and the quotient in AL. If the source operand is a word, it divides the dividend in DX and AX and then returns the remainder in DX an the quotient in AX.

Flag register bits affected: AF, CF, OF, PF, SF, ZF are undefined.

Syntax:

DIV mem/reg

Example 1:

DIV CL ;CL divides what in AH and AL

Example 2:

MOV DX,23	
MOV AX,4	
MOV CX, 3E8	
DIV CX	;Divide 00230004H by 3E8H ;(divide DX:AX by CX)
INT 7	

After execution, the AX will contain Ø8E5H and the DX will contain Ø2FCH.

3. Logical Instructions

The logical instructions include NOT, AND, OR, XOR, TEST, SHL, SHR, RCL, ROL, RCR, and ROR.

Unlike the arithmetic instructions which always regards their operands as numbers, the logical instructions regards their operands as strings of bits. In addition, the logical instructions can operate on a byte or a word operand.

The flags are not affected by the logical NOT. However, AND, OR, XOR and TEST affects the status of the flag register as follows:

- CF: cleared.
- OF: cleared.
- AF: undefined.
- PF: set for even number of 1-bits, clear for odd number of 1bits.
- SF: depends on the status of the high-bit of the operand.
- ZF: depends on the numeric value of the operand.

NOT

Description:

Form the one's complement of the destination operand. The destination may be a byte or a word.

Flag register bits affected: none.

*) ²⁴

Syntax:

NOT reg/mem

Example 1:

NOT BYTE[100]

Suppose memory location 100H contains 80H, after execution, its contents will be changed to 7FH.

AND

Description:

Perform the logical "and" bit by bit between the source operand and the destination operand. The result is stored in the destination.

Flag register bits affected: CF, OF, PF, SF, ZF.

AF undefined.

Syntax:

- AND reg,mem/reg AND mem/reg,reg
- AND mem/reg,numb

Example 1:

AND CX,ØFF

Example 2:

AND AX, BX

- R

Description: OR = inclusive OR

Perform logical "inclusive or" bit by bit between the source operand and the destination operand. The result is stored in the destination operand.

> Ø OR Ø = Ø Ø OR 1 = 1 1 OR Ø = 1 1 OR 1 = 1

Flag register bits affected: CF, OF, PF, SF, ZF.

AF undefined.

Syntax:

- OR reg,mem/reg
- OR mem/reg, reg
- OR mem/reg, numb

Example 1:

OR AX, BX

Example 2:

OR CL,41

OR

XOR

Description: XOR = exclusive OR

Perform the logical "exclusive or" bit by bit between the source operand and the destination operand. The result is stored in the destination operand.

Flag register bit affected: CF, OF, PF, SF, ZF.

AF undefined.

Syntax:

XOR reg,mem/reg XOR mem/reg,reg XOR mem/reg,numb

Example 1:

XOR CL,BL

Example 2:

XOR AX,Ø1

TEST

Description:

Perform the logical "and" of the source operand and the destination operand. The result is not returned to the destination operand, which leaves both operands unchanged. However, it affects flags. When TEST is followed by JNZ (jump if not zero), the jump will be taken if there are "1" bits of the result.

Flag register bits affected: CF, OF, PF, SF, ZF.

AF undefined.

Syntax:

TEST reg,mem/reg TEST mem/reg,reg TEST mem/reg,numb

Example 1:

TEST BL,34

Example 2:

TEST AX, ØFF4

RCL, ROL

Description: RCL = rotate through carry left

ROL = rotate left

Rotate the bits in the operand. ROL moves the bits out of the MSB (most significant bit) of the operand and then shift them back to the LSB (least significant bit) of the operand. RCL moves a bit out of the MSB of the operand into the CF. And then shift the CF bit into the empty LSB of the operand. The number of rotation is determined by the count register. If count = 1, source operand is 1; if count > 1, the number of rotation is stored in the CL.

Flag register bits affected: CF, OF.

Syntax:

ROL mem/reg,l ROL mem/reg,CL RCL mem/reg,l RCL mem/reg,CL

Example 1:

ROL AX,1 ROL BYTE[100],1

Example 2:

ROL AX,CL ROL BYTE[100],CL

Example 3:

RCL BX,1 RCL WORD[100],1

Example 4:

RCL BX,CL RCL WORD[100],CL RCR, ROR

Description: RCR = rotate through carry right

ROR = rotate right

ROR moves the bits out of the LSB of the operand and then' shift them back to the MSB of the operand. RCR moves a bit out of the LSB of the operand into the CF and then shift the CF bit into the empty MSB of the operand.

Flag register bits affected: CF, OF.

Syntax:

ROR mem/reg,1 ROR mem/reg,CL RCR mem/reg,1 RCR mem/reg,CL

Example 1:

ROR AX,1

Example 2:

ROR AX,CL ROR BYTE[126],CL

Example 3:

RCR BX,1

Example 4:

RCR BYTE[127],CL

Description: SHL = shift logical left

This instruction shift the bits in the destination operand to the left. Empty bit positions are filled with zeroes. The number of bits to be shifted is determined by the count register. If count = 1, the source operand is 1; if count > 1, the number of shift is stored in the CL.

Flag register bits affected: CF, OF, PF, SF, ZF.

AF undefined.

Syntax:

SHL mem/reg,1

SHL mem/reg,CL

Example 1:

SHL BX,1

Example 2:

SHL BYTE[126],CL

SHL

SAR, SHR

Description: SAR = shift arithmetic right

SHR = shift logic right

SAR shifts the bits in the destination operand to the right. The number of shift is determined by the count register. Empty bit positions are filled with the number that equals to the original high-order bit (sign bit) in order that sign of the original operand is retained. SHR shifts the bits in the destination operand to the right. The number of shift is determined by the count register. Empty bit positions are filled with zeroes.

Flag register bits affected: CF, OF, PF, SF, ZF.

AF undefined.

Syntax:

SAR mem/reg,l SAR mem/reg,CL SHL mem/reg,l SHL mem/reg,CL

Example 1:

SAR SI,1

Example 2:

SAR SI,CL

Example 3:

SHR BYTE[123],1

Example 4:

SHR BYTE[123],CL

4. String-Manipulation Instructions

The 8088 assembly language string-manipulation instructions provide powerful control over strings (bytes or words) of data that are stored in memory.

There are five basic string instructions - MOVS, CMPS, SCAS, LODS and STOS. These instructions are appended with a B or a W (B for a byte, W for a Word, as the case may be) to the mnemonic, so as to indicate whether a byte or a word is to be processed.

The operands for these instructions are implied. The source operand is addressed by the SI (Source Index) register, while the destination operand is addressed by the DI (Destination Index) register. So, when coding these string-manipulation instructions, there is no need to specify the operands.

The source string is always assumed to be in the data segment while the destination string is in the extra segment. The source and destination pointers are updated automatically to point to the next element in the string and this makes it possible for the processor to handle long data strings simply by just repeating the basic string operation a number of times. This process of repeating the operation can be done by prefixing the basic string operation with a repeat code such as REP, REPZ, REPNZ, etc.

When a basic string instruction is prefixed with a repeat code, the processor will repeat the operation of this instruction a number of times equal to the value of the CX register, at the same time subtracting one from the CX register each time the instruction is executed.

For detailed description of these string-manipulation instructions, turn to the following pages.

MOVS

Description: MOVS = Move string byte or word

MOVS instruction moves or transfers a byte or word from the source string to the destination string addressed by the Source Index (SI) and Destination Index (DI) respectively. The source and destination operands can either be registers or memories.

When used together with the prefix REP, MOVS performs memory-tomemory block transfer.

Flag register bits affected: none

1

Syntax:

1. MOVSB

2. MOVSW

Example :

MOV	CX,20	;Set counter	to 20			
REP	MOVSW	;Repeat move	string	word	20	times

CMPS

Description: CMPS = Compare string byte or word

Compares the value of the source string (addressed by SI) with the destination string (addressed by DI). When this instruction is executed, a subtraction is performed between the source string and the destination string without actually affecting the contents of either strings. This instruction is used to determine whether the source or the destination string is bigger. But, the statuses of the flag registers are affected after this operation.

The CMPS instruction can be prefixed with JG, JNZ, JZ, REPE, REPZ, REPNE or REPNZ.

Flag register bits affected: AF, CF, OF, PF, SF, ZF

Syntax:

1. CMPSB

2. CMPSW

Examples :

MOV	CX,10	;Set counter to 10	
REP	CMPSW	;Repeat until CX = Ø	

MOV CX,5	;Set Counter to	5	
REPNZ CMPSB	;Repeat compare ;and ZF not = 1	operation	if CX not = Ø

SCAS

Description: SCAS = Scan string byte or word

Updates the contents of the flag registers by subtracting the contents of the destination operand (addressed by DI) from the contents of the accumulator (AL if string is a byte or AX if string is a word) register. This operation does not actually alter the contents of the destination operand or the accumulator itself, but merely scans over their contents. The DI is automatically updated after the execution of this instruction.

The SCAS instruction can be prefixed with REPE, REPNE, REPZ OR REPZE.

Flag Register bits affected: AF, CF, OF, PF, SF, ZF

Syntax:

1. SCASB

2. SCASW

Examples:

MOV SCASB	CX,12	;Set value of counter. ;Scan string of OUTPUT1.
		;Set value of counter. ;Repeat scanning operation if ;CX not = Ø and ZF not = 1.

LODS

Description: LODS = Load string byte or word

LODS instruction tranfers the contents of the source string operand (addressed by SI) to the accumulator (AL or AX register depending on whether a byte or word is being moved), at the same time updates SI to point to the next element in the string. When prefixed with REP, this instruction will cause the accumulator to be overwritten after each repetition.

Flag register bits affected: none

Syntax:

1. LODSB

2. LODSW

Examples :

MOV	CX,11	;Set value of	counter	
LODSW	1	;Perform word	loading (operation

MOV	CX,10	;Set value of counter
REP	LODSB	;Repeat Loading operation if CX = Ø
INT	7	;Else, stop execution.

Description: STOS = Store string byte or word

Stores the contents of the register AX (8 bits, for a byte) or AL (16 bits, for a word) into the memory location addressed by the DI (Destination Index) register and then increments the DI to point to the next location in the string. The STOS instruction can be prefixed with REP.

Flag register bits affected: none

Syntax:

1. STOSB

2. STOSW

Example 1:

MOV	CX,18	;Set value of	counter	
REP	STOSW	:Repeat store	operation until CX = Ø.	

Example 2:

Address	Mnemonics	Operands	Comment
0080:0040-	MOV	CX,WORD[45]	;Set value of counter equal
			;to contents of memory
			;location addressed by 45H.
0080:0044	STOSB		;perform store operation
0080:0045	DW	12	

5. Transfer-of-Control Instructions

The transfer-of-control instructions allow the user to transfer control from one point to another in the program. These instructions allow us to alter the sequence of an otherwise straight-line program. The transfer can either be intersegment (from one segment to another) or intrasegment (within one segment).

The transfer-of-control instructions include CALL, RET, JMP, the conditional jump instructions (i.e., JZ, JNZ, etc.), LOOP, the conditional loop instructions (I.e., LOOPE, LOOPNE, etc.), INT and IRET.

Description: CALL = Call a procedure

The CALL instruction is used to perform a subroutine before returning to the main program that calls the subroutine. When a CALL instruction is encountered, the processor adjusts the IP to point to the next instruction to be executed following the CALL, then saves it on the stack (to allow the RET instruction in the subroutine to return control to the main program), performs the subroutine and finally returns to the main program to continue executing the rest of the instructions.

Flag register bits affected: none

Syntax:

CALL

1. CALL procedure

- 2. CALL dword ptr [addr]
- 3. CALL reg:off
- 4. CALL reg

Example :

Address	Mnemonics	Operands	Comment
0080:0000	MOV	AX, WORD [102]	
0080:0003	CALL	ØB	;Call the routine addressed by ;value ØB.
0080:0006	POP	AX	Territoria Contra Contra Contranos
0080:0007	MOV	CX, DX	
0080:0009	JMP	Ø1A	;Jumps to the instruction ;addressed by value 1A.
0080:000B	PUSH	AX	
0080:000C	MOV	AX, WORD [FE]	
ØØ80:000F	INC	WORD[100]	
0080:0013	ADD	AX, WORD [100]	
0080:0017	MOV	DX,AX	
0080:0019	RET	a na sa mana ka panana sa si	
ØØ8Ø:ØØ1A	CMP	AX,CX	

Description: RET =

RET = Return from Procedure

RET returns control from a procedure or subroutine back to the instruction following CALL in the main program. The word at the top of the stack is popped by the RET instruction, then stored in the instruction pointer. The SP (stack pointer) is then incremented by two. If there is an optional pop value, this value is added to the SP. The IP then contains the address of the next instruction following the original CALL instruction in the program.

Flag register bits affected: none

Syntax:

RET

RET pop-value

RETF pop-word

Example :

Address	Mnemonics	Operands	Comments
0080:0000	CALL	5	;Invoke routine addressed by memory ;location 5
0080:0003	JMP	ø	
0080:0005	MOV	SI,200	;Move address 200 to SI
0080:0008	CLD		
0080:0009	LODSB		;Move a byte of data addressed by the SI ;register into the Al register
0080:000A	CMP	AL,1	;Check if the end of the predefined data ;is encountered
0080:000C	JNE	18	;If data ends, jump to the instruction ;contained in memory location 18H.
0080:000E	LODSW		;Move a word of data addressed by the ;SI register into AX
0080:000F	MOV	CX,AX	;Move frequency into CX
0080:0011	LODSW	1997 B. M. M. P. S. S.	
0080:0012	MOV	BX,AX	;Move music pitch into BX
0080:0014	INT	18	
0080:0016	JMP ·	9	
0080:0018	RET		
0080:0200	DB	1	
0080:0201	DW	1D5,80	
0080:0205	DB	1	
0080:0206	DW	183,80	
0080:020A	DB	1	
ØØ80:020B	DW	196,80	

A-36

RET

0080:020F	DB			1	
0080:0210	DW	*		184,80	
0080:0214	DB			1	
0080:0215	DW			168,80	
0080:0219	DB			1	
0080:021A	DW			155,80	
0080:021E	DB			1	
ØØ80:021F	DW		12	148,80	
0080:0223	DB			1	
0080:0224	DW			136,80	
0080:0228	DB			1	
0080:0229	DW			114,80	
0080:0220	DB			1	
0080:022E	DW			F8,80	
0080:0232	DB			1	
0080:0233	DW			E6,80	
0080:0237	DB			1	
0080:0238	DW			B8,80	
0080:023C	DB			1	
ØØ80:023D	DW			A2,80	
0080:0241	DB			1	
0080:0242	DW			9A,80	
0080:0246	DB			1	
0080:0247	DW			88,80	
ØØ80:024B	DB			1	
ØØ8Ø:024C	DW			78,80	
0080:0250	DB			ø	

This program when executed, will produce the basic music notes continuously.

.

Description: JMP = Jump

The JMP is an unconditional jump instruction used within a program to transfer control to the target location. The JMP instruction can either be a direct or indirect jump. A jump is direct when the target address is the address contained in the IP (Instruction Pointer), whereas in an indirect jump, the target address is contained in a register or memory address specified in the operand of the JMP instruction.

The JMP instruction can access 65,635 bytes of memory by jumping forward (up to 32,767 bytes) or backward (up to 32,768 bytes). By using the JMP instruction, the user can create a loop for instructions that are repeated a number of times, thereby saving time spent in coding the program and the memory space used to store the program.

Flag register bits affected: none

Syntax:

1. JMP off (near jump)

2. JMP reg:off (far jump)

Example 1:

Address	Mnemonics	Operands	Comments
0080:0000	MOV	DX,1A1	;Move I/O port 1A1 to DX
0080:0003	MOV	AX,Ø	;Set initial value of AX
0080:0006	MOV	CX,0	;Set initial value of CX
0080:0009	ADD	AX,CX	; Add CX to AX
ØØ80:000B	ADD	AX,30	;Obtain ASCII codes from 30H
0080:000E	OUT	DX,AX	;Output a character on the
			;screen
0080:000F	INC	CX	
0080:0010	MOV	AX,Ø	
0080:0013	JMP	Ø9	;Jump to the instruction
			;addressed by location 9
Example 2:			
Address	Mnemonics	Operands	Comments
0080:0000	MOV	DX,16	;Move target address to Dx
0080:0003	MOV	AX,Ø	;Clear accumulator
0080:0006	MOV	CX,5	;Set initial value of CX
0080:0009	ADD	AX,CX	;Add contents of CX to
			;accumulator
0080:000B	JMP	DX	;Get target address from DX

A-38

JMP

Conditional Jump

The conditional jump instructions are used for decision making regarding the program flow if certain conditions are met. To determine whether certain conditions are met or not, the microprocessor tests the contents of some specific flag registers.

Below is a list of the 8088 conditional jumps:

Conditional Jump instructions	Condition: JUMP if	JUMP is performed if:	
JA	Above	$CF \text{ or } ZF = \emptyset$	
JNBE	Not below or equal	CF or $ZF = \emptyset$	
JNB	Not below	$CF = \emptyset$	
JAE	Above or equal	$CF = \emptyset$	
JB	Below	CF = 1	
JNAE	Not above or equal	CF = 1	
JC	Carry	CF = 1	
JBE	Below or equal	CF or ZF = 1	
JNA	Not above	CF or ZF = 1	
JE	Equal	ZF = 1	
JZ	Zero	ZF = 1	
JNLE	Not less or equal	$ZF = \emptyset$	
JG	Greater	$ZF = \emptyset$	
JLE	Less or Equal	ZF = 1	
JNG	Not greater	ZF = 1	
JNL	Not less	SF XOR OF = \emptyset	
JGE	Greater or equal	SF XOR OF = \emptyset	
JL	Lower than	SF XOR OF $= 1$	
JNGE	Note > nor =	SF XOR OF $= 1$	
JNC	Not carry	$CF = \emptyset$	
JNE	Not equal	$ZF = \emptyset$	
JNZ	Not zero	$ZF = \emptyset$	
JNO	Not overflow	$OF = \emptyset$	
JNP	Not parity	$PF = \emptyset$	
JPO	Parity odd	$PF = \emptyset$	
JNS	Positive	$SF = \emptyset$	
JO	Overflow	OF = 1	
JP .	Parity	PF = 1	
JPE	Parity even	PF = 1	
JS	Sign	SF = 1	

Flag register bits affected: CF,ZF,SF,PF,OF

A-39

Syntax:

J(condition)

Example 1:

Address	Mnemonics	Operands	Comment
0080:0000	MOV	CX,Ø	;Set initial value of CX
0080:0003	MOV	AX,Ø	;Clear accumulator
0080:0006	ADD	AX,CX	; Add CX to AX
0080:0008	ADD	AX, 30	;Obtain ASCII codes from 30H to 80H
0080:000B	INT	В	;Output a character to the LCD ;successively
0080:000D	INC	CX	;Increase CX by 1
0080:000E	CMP	CX,80	;Check if CX reaches 128 (decimal)
0080:0012	JNE	3	;Jump to the instruction addressed by ;the value 3.
0080:0014	INT	7	;Return to the monitor

After the execution of this program, characters corresponding to the ASCII codes 30H to 80H will be displayed on the LCD screen.

Example 2:

Address	Mnemonics	Operands	Comments
0080:0000	MOV	BX,10	;Set BX to 10H (decimal 16)
0080:0003	CMP	BX,F	;Check if BX is greater than F
0080:0006	JA	Α	;If BX is greater than F, jump to the ;instruction addressed by the value of A
0080:0008	INT	7	; If BX is less than F, return to monitor
0080:000A	MOV	AL,31	
Ø080:000C	INT	9	;Outputs character "1" to the LCD
0080:000E	DEC	AL	ANTICA BUILDER ANTIGENERATION AND THE CARACE DIVISION
0080:0010	INT	9	;outputs character "0" to the LCD
0080:0012	MOV	AL, 3E	
0080:0014	INT	9	;Outputs character ">" to the LCD
0080:0016	MOV	AL,46	
0080:0018	INT	9	;Outputs character "F" to the LCD
0080:001A	MOV	AL,20	
0080:001C	INT	9	;Outputs a blank to the LCD
0080:001E	INT	7	;Return to the monitor

After executing this program, a message "10>F" will be shown on the screen. The purpose of this program is to produce the result of the instruction JA.

3

Unconditional Loop

Description:

LOOP

LOOP is an unconditional instruction that transfers control to the instruction indicated by the label operand, no matter what the condition of the Flag register. However, the number of times the LOOP instruction is executed depends on the contents of the CX register which serves as a counter for the LOOP. Each time the LOOP instruction is executed, the CX register is decremented by 1 and tested if it is zero. When $CX = \emptyset$, the processor stops executing the LOOP instruction and goes on to process the next instruction.

The LOOP instruction sometimes uses a jump instruction called JCXZ (Jump if CX register is Zero) to make its decision on when to start looping and when to get out of the loop. By placing the JCXZ instruction after the instruction that loads the CX register and before the instruction that starts the program loop, the processor tests the content of the CX register first. If, initially it is zero, the LOOP instruction is bypassed, program execution jumps to the next instruction, upon encountering a LOOP instruction, the first thing the processor does is to subtract the value of CX by 1. At this point, if the initial value of CX is zero, subtracting 1 from CX will give a difference of ØFFFFFH, since ØFFFFFH is now the value of the CX register, the program will have to loop this number of times before it can exit from the loop. To have a better idea on what this is all about, refer to Example 2 below.

Flag register bits affected: none

Syntax:

LOOP address

Example 1:

Address	Mnemonics	Operands	Comments
0080:0000	MOV	AX,Ø	;Set AX to zero
0080:0003	MOV	CX,[102]	;Move the contents of memory location ;102 to CX
0080:0007	CMP	CX,0	;Check if CX equals Ø
0080:000A	JZ	15	; If CX = 0, jump to memory address 15
0080:000C	ADD	AX,[100]	;Else add the contents of memory ;location 100 to AX
0080:0010	LOOP	C	;Perform the instruction addressed by the ;value of C a number of times equal to

A-41

			; the contents of CX
0080:0012	MOV	 [104],AX	;Store the result into memory address 104
0080:0015	INT	7	;Return to the monitor
0080:0100	DW	1	;Initialize location 100 (low byte) to l ;and 101 (high byte) to 0.
0080:0102	DW	A	;Initialize location 102 (low byte) to A ;and 103 (high byte) to 0
0080:0104	DW	Ø	Clear memory locations 104 and 105 which will be used to store the result of the operation in addition

Example 2:

Address	Mnemonics	Operands	Comments
0080:0000	MOV	AX,0	
0080:0003	MOV	CX,[102]	
0080:0007	JCXZ	12	;Jump if CX = Ø
0080:0009	ADD	AX, [100]	
0080:000D	LOOP	9	;Repeat Addition
0080:000F	MOV	[104],AX	1210286-CONDERSON DESCRIPTION
0080:0012	INT	7	
0080:0100	DW	1	
0080:0102	DW	A	
0080:0104	WG	Ø	

Conditional Loop

Description:

The conditional loop instructions are executed when certain conditions are met. These conditions are reflected by the status of Zero Flag. Keep in mind that the number of times a loop is executed depends on the value of the CX register (this holds true for both conditional and unconditional LOOP), while the Zero Flag only determine whether a loop is to be performed or not.

The conditional loop instructions are as follows:

LOOPE	-	Loop	while	equa	1
LOOPZ	-	Loop	while	zero)
LOOPNE	-	Loop	while	not	equal
LOOPNZ			while		

If ZF = 1 and CX register not equal to zero, both LOOPE and LOOPZ will cause the program to loop. In the same manner, if ZF = 0 and CX register not equal to zero, both LOOPNE and LOOPNZ will cause the program to loop.

1.41

Flag register bits affected: ZF

Syntax:

LOOPE address
 LOOPZ address
 LOOPNE address
 LOOPNZ address

Example 1:

Address	Mnemonics	Operands	Comments
0080:0000	ADD	AX,CX	
0080:0002	CMP	AX,[10B]	;Check if AX equals to the contents of ;memory location 10B
0080:0006	LOOPE	Ø	; If equal, repeat addition
0080:0008	MOV	[10B],AX	;Save contents of AX in 10B

Example 2

Address	Mnemonics	Operands	Comments
0080:0000	ADD	AX,CX	
0080:0002	DEC	CX	
0080:0003	LOOPZ	Ø	
0080.0005	TNT	7	

A-43

Description: INT = Software Interrupt

The INT instruction is used to initiate a software interrupt, thereby causing a temporary break in the normal execution of a program. Interrupt vectors corresponding to I/O routines were set up in the low memory addresses during initialization. The interrupt vector contains the address of an interrupt service routine.

When an INT instruction is executed, the processor stops whatever it is doing at the moment to service the interrupt, then returns to what it was doing before being interrupted. However, keep in mind that before servicing the interrupt, the processor pushes the contents of the current CS (Code Segment) register into the stack and the high word of the doubleword interrupt pointer is in turn pushed into the CS. Then, the current contents of the IP is pushed into the stack and the contents of the low word of the interrupt pointer is pushed into the IP.

There is a total of 256 interrupt-signal sources. In order to identify the interrupt-signal sources, a interrupt pointer should be specified in the operand field of the INT instruction.

Flag register bits affected: IF, TF

Syntax:

INT interrupt pointer

Example 1:

Address	Mnemonics	Operands	Comments
0080:0000	MOV CX,20	3	;Set value of counter
0080:0003	REPNZ MOVSH	3	;Repeat move operation if CX not = Ø
0080:0005	INT B		;Else INT B

A-44

INT

Description: IRET = Return from Interrupt

After servicing an interrupt routine, the processor returns to the program at the point where it was interrupted, through the IRET instruction, which is the final instruction in any interrupt routine. When an IRET instruction is executed, the IP value, CS value and the flag values are popped from the stack , as stored in their respective registers. Program execution then continues from the point of interruption.

Flag register bits affected: all

Syntax:

IRET

IRET

6. Processor-Control Instructions

The processor-control instructions allow the user to set or clear the carry, direction and interrupt flags, invert the current state of the carry flag and even stop instruction executions.

The processor-control instructions consist of the following: CLC, CLD, CLI, CMC, STC, STD and STI.

Description: Clear Carry Flag

The CLC instruction affects only the carry flag. When a CLC instruction is executed, the carry flag is zeroed out regardless of the state of the carry flag prior to the execution of this instruction.

ę

Flag register bits affected: CF

Syntax:

CLC

CLD

Description: CLD = Clear Direction Flag

The CLD instruction only affects the Direction Flag. CLD zeroes out the DF, thereby causing the string instructions to increment the SI and/or DI index registers automatically.

Flag register bits affected: DF

Syntax:

CLD

CLC

CLI

Description: CLI = Clear Interrupt-Enable Flag

The CLI instruction zeroes out the IF (Interrupt-Enable Flag). When the IF is cleared, maskable interrupts are disabled, that means an external interrupt request that appears on the INTR line will be ignored. However, a non-maskable or a software interrupt is still honored.

.

Flag register bits affected: IF

Syntax:

CLI

CMC

Description: CMC = Complement Carry Flag

The CMC instruction allows us to invert the current state of the carry flag. If the carry flag equals \emptyset , executing the CMC instruction will set it to 1. The CMC instruction only affects the carry flag.

Flag register bits affected: CF

Syntax:

CMC

Description: STC = Set Carry

The STC instruction sets the carry flag to 1, regardless of the state of the carry flag prior to the execution of this instruction. Only the carry flag is affected.

Flag register bits affected: CF

Syntax:

STC

STD

Description: STD = Set Direction Flag

The STD instruction sets the DF (Direction Flag) to 1 regardless of the state of the Direction Flag prior to the execution of this instruction. STD only affects the DF.

Flag register bits affected: DF

Syntax:

STD

Description: STI = Set Interrupt-Enable Flag

STI sets the IF to 1, thereby letting the processor acknowledge maskable interrupt requests on the INTR line after the instruction following STI has been executed.


Flag register bits affected: IF

3


Syntax:

STI


STI




Schematic Diagrams




B-1




B-2



B-3






1 ġ

S

NOTE . IS 64 PIN CARD EDGE ONLY



Date Sheet of LCD

CONTENTS

1. 00	tline	1
2. Fe	atures	2
3. Lo	gical Structure and Function	3
3.1	Symbol Diagram	3
3.2	Pin Assignment and Dimention Outline	4
3.3	Terminal Function	6
3.4	Block Diagram	7
3.5	Function of Each Block	8
3.6	Interfacing to MPU	20
3.7	Reset Function	21
4. In	struction	24
4.1	Outline	24
4.2	Description of Details	26
5. El	ectrical Characteristics	31
5.1	Absolute Maximum Ratings	31
5.2	Electrical Characteristics	32
5.3	Timing Characteristics	36
5.4	Power Supply Conditions Using Internal Reset Circuit	100

1. Outline

The LCD-II (type HD44780) is a dot matrix liquid crystal display controller & driver LSI for displaying alphanumerics, kana characters and symbols. It memorizes character codes (8 bits/character) sent from microcomputers or microprocessors (MPU) into display data RAM (DD RAM, 80 bytes=640 bits, 80 character size), converts them to either 5 x 7 or 5 x 10 dot matrix character patterns, which are then sent to the internal liquid crystal display driver. Since the HD44780 has an internal 16-common signal driver and 40-segment signal driver, one HD44780 can display up to 16 characters (1 character being 5 x 7 dots, 1/16 duty). If a driver LSI HD44100H is externally connected to the HD44780, up to 80 characters can be displayed.

The HD44780 is internally equipped with character generator ROM (CG ROM) that will generate 2 character fonts; 1 font containing 160 5 x 7 dot characters and the other containing 32 5 x 7 dot characters. It is further equipped with character generator RAM (CG RAM, 64 bytes=512 bits) in 8 character size if the character font is 5 x 7 dot, or 4 character size if 5 x 10 dots. CG RAM can be programmed for each application. A feature offering great convenience in actual use. The user can specify any pattern for character-generator ROM. For details, see "The LCD-II (HD44780) Breadboard User's Manual"

To designate character display position, write an instruction into the instruction register from the MPU via data bus and then write a character code into the data register via data bus. Since the HD44780 has a function for automatically shifting the position into which characters are written after character codes by writing only the character code, character displays at serial positions from the next operation are possible. Since the HD44780 also has the function shift the entire display, you can display input from either left or right.

Since both the display data RAM and character generator RAM can be read from the MPU, whatever part not used for display can be used for the general data RAM.

The HD44780 is an 80-pin plastic flat package CMOS LSI. It can transfer data in 4-bit-2-operation or 8-bit-1-operation, allowing either a 4 or 8 bit interface to the MPU. When combined with a CMOS MPU, the user can develop portable battery drive equipment utilizing the liquid crystal display's low power consumption.

```
2. Features
```

```
.5 x 7 and 5 x 10 dot matrix liquid crystal display controller driver
.Capable of interfacing to 4-bit or 8-bit MPU.
.Display data RAM ....80 x 8 bits (80 characters, max.)
· Character generator ROM....
     Character font 5 x 7 dots: 160 characters
     Character font 5 x 10 dots: 32 characters
. Character generator RAM....
    Programmable; 8 types of 5 x 7 dot character font, or
                  4 types of 5 x 10 dot character font
.Both display data and character generator RAMs can be read from the MPU.
· Internal liquid crystal display driver....16 common signal drivers
                                           40 segment signal drivers
• Duty factor selection (selected by program )....
     1/8 duty: 1 line of 5 x 7 dots + cursor
     1/11 duty: 1 line of 5 x 10 dots + cursor
     1/16 duty: 2 lines of 5 x 7 dots + cursor
• Maximum number of display characters
```

No. of Display Line	Duty Factor	Extension	HD44780	HD44100H	No.of Display Characters
1-line		Not provided	1 pc.		8 characters x 1 line
display	1/11 duty	provided	1 pc.	9 pcs.(8 characters/pc.)	80 characters x 1 line
2-line display	1/16	Not provided	1 pc.		8 characters x 2 lines
		provided	1 pc	4 pcs. (8 characters x 2 lines/pc)	40 characters x 2 lines

. Wide range of instruction functions

Display clear, Cursor home, Display ON/OFF, Cursor ON/OFF,

Display character blink, Cursor shift, Display shift

· Internal automatic reset circuit at power ON. (Internal reset circuit)

· Internal oscillation circuit (with external resistor or ceramic filter)

(External clock operation possible)

· CMOS process

```
• Logic power supply; A single+5V (excluding power for liquid crystal display drive)
```


• Operation temperature range: -20~+75°C

(Device for -40~+85°C available upon request)

· 80-pin plastic flat package (FP-80)


3. Logical Structure and Function


3.1 Symbol Diagram



3.2 Pin Assignment and Dimension Outline

(1) Pin Assignment






Lead section

(Unit:mm)

3.3 Terminal Function

Signal name		Input/ Output	Connected to	Function
RS	1	Input	MPU	Signal to select registers "O": Instruction register (for write) Busy flag; address counter (for read) "1": Data register (for read and write)
R/W	1	Input	MPU	Signal to select read (R) and write (W) "O": Write "1": Read
Е	1	Input	MPU	Operation start signal for data read / write
DB4 DB7	4	Input/ Output	MPU	Higher order 4 lines data bus with bidirectional tri-state. Used for data transfer between the MPU and the HD44780. DB7 can be used as a BUSY flag.
DB ₀ DB ₃	4	Input/ Output	MPU	Lower order 4 lines data bus with bidirectional tri-state. Used for data transfer between the MPU and the HD44780. These four are not used during 4-bit operation.
CL1	1	Output	HD44100H	Clock to latch serial data D sent to the driver LSI HD44100.
CL2	1	Output	HD44100H	Clock to shift serial data D.
М	1	Output	HD44100H	Switch signal to convert liquid crystal drive waveform to AC
D	1	Output	HD44100H	Character pattern data corresponding to each common signal is serially sent. "O": Non selection "1": Selection
	16	Output	Liquid crystal display	Common signals that are not used are charged to non-selection waveforms. That is, COM ₉ \sim COM ₁₆ are in non-selection waveform at 1/8 duty factor, and COM ₁₂ \sim COM ₁₆ are in non-selection waveform at 1/11 duty factor.
SEG1~ SEG40	4Ŭ	Output	display	Segment signal
v1~v5	5		Power supply	Power supply for liquid crystal display drive
V _{cc} , GND	2		Power supply	V _{cc} ; +5V, GND; OV
osc ₁ , osc ₂	2			Terminals connected to resistor or ceramic filter for internal clock oscillation. For external clock operation, the clock is input to OSC1.

"Table 3.1 Functional Description of Terminals





V

3.5 Function of Each Block

(1) Register

The HD44780 has two 8-bit registers, an instruction register (IR) and a data register (DR).

The IR stores instruction codes such as display clear and cursor shift, and address information for display data RAM (DD RAM) and character generator RAM (CG RAM). The IR can be written from the MPU but not read by the MPU. The DR temporarily stores data to be written into the DD RAM or the CG RAM and data to be read out from DD RAM or CG RAM. Data written into the DR from the MPU is automatical¹ / written into the DD RAM or the CG RAM by internal operation. The DR is also used for data storage when reading data from the DD RAM or the CG RAM. When address information is written into the IR, data is read into the DR from the DD RAM or the CG RAM by internal operation. Data transfer to the MPU is then completed by the MPU reading DR. After the MPU reads the DR, data in the DD RAM or CG RAM at the next address is sent to the DR for the next read from the MPU. Register selector (RS) signals make their selection from these two registers.

Table 3.2 Register selection

RS	R/W	' Operation
0	0	IR write as internal operation (Display clear, etc.)
0	1	Read busy flag (DB ₇) and address counter (DB ₀ $^{-}$ DB ₆)
1	0	DR write as internal operation (DR to DD or CG RAM)
1	1	DR read as internal operation (DD or CG RAM to DR)

(2) Busy flag (BF)

When the busy flag is "1", the HD44780 is in the internal operation mode, and the next instruction will not be accepted. As Table 3.2 shows, the busy flag is output to DB₇ when RS=0 and R/W=1. The next instruction must be written after ensuring that the busy flag is "0".

(3) Address counter (AC)

The address counter (AC) assigns addresses to DD and CG RAMs. When an instruction for address is written in IR, the address information is sent from IR to AC. Selection of either DD or CG RAM is also determined concurrently by the instruction.

After writing into (or reading from) DD or CG RAM display data, \triangle C is automatically incremented by +1 (or decremented by -1). AC contents are output to DB₀ \sim DB₆ when RS=0 and R/W=1, as shown in Table 3.2.

(4) Display data RAM (DD RAM)


The display data RAM (DD RAM) stores display data represented in 8-bit character codes. Its capacity is 80×8 bits, or 80 characters. The display data RAM (DD RAM) that is not used for display can be used as a general data RAM. Relations between DD RAM addresses and positions on the liquid crystal display

are shown below.

The DD RAM address (A_{DD}) is set in the Address Counter (AC) and is represented in hexadecimal.

	← ^{Upp}	er Or Bits	der			er On Bits	rder_	•	÷							
AC	AC 6	AC 5	AC 4	AC 3	AC 2	AC 1	ACO	6								
				n												
			Hexa	adeci	mal											
(E2	ample	e) DD	RAM	addre	ss "4	ιΕ"		-								
	1	0	0	1	1	1	0									
	<u> </u>	- 4 -		<u></u>		Е		J								
·1-line	Displ	Lay (1	∛= 0)												Display	
(digit)	_1	2	3	4	5							79	- 1	30	← Position	
l-line	0 0	0 1	02	08	04							• 4	E 4	F ◆	_ DD RAM Address	
(a)	When	the c	lispl	ay ch	aract	ers	are 1	less	th	an 8	0, t	he o	disp	lay	begins at the l	head
	posit	tion.	For	exan	ple,	8 ch	arac	ters	us	ing	1 HI	0447	80 a	re o	displayed as :	
5			12		57	12	(57)	220		Disp						
(digit)		2	8	4	5	6	7	8	Ť	Posi	ltio RAM	n				
1-line	0 0	01	02	03	04	05	06	0		Addr	cess					
	When	the d	lispla	ay sh	ift d	pera	tion	is	per	form	ed,	the	DD	RAM	address moves a	as:
(Left		Т	T	1	T				٦.							
Shift	01	02	03	04	05	06	07	08								
Display)									Ζ.							
(Right					-		-	T T	1							
Shift	4 F	00	0 1	02	03	04	0 5	0 6	3							
Display)		d							_							
(b) 1	6-cha	racte	r die	enlav	ucin	a an	HD/	780	200	1	עתע	4100	чи ч		s shown below:	
	1	2 8	4	5	6 7		9								🛶 Display	
(digit)					1								- 1210	-	Position	
1-line	000	0 1 0 2			0 5 0	607		09	0 A		0 C		0 E	0 F	DD RAM Address	
	Whon		780 D				<u>م</u>	HD44	100	DH D	ispl	Lay	-	DAM	address moves a	
(Left Shift [TSPIA	ly sn.		perat	100	is p	eri	orme	ea,	the	עע	RAM	address moves a	.5.
Display)	0 1 0	2 0 3	04	0 5 0	6 0	7 0 8	09	0 A	0 B	0 C	0 D	0 E	0 F	10		
					_									17-11-		
[Right Shift]		-	1 1		- -	-			_		T					
Display)	4 F 0	0 0 1	0 2	030	4 0	5 0 6	07	08	09	0 A	0 B	0 C	0 D	0 E		
								-						0.552		

(c) The relation between display position and DD RAM address when the number of display digits is increased through the use of one HD44780 and two or more HD44100H's can be considered an extension of (b). Since the increase can be 8 digits for each additional HD44100H, up to 80 digits can be displayed by externally connecting 9 HD44100H's.




(digit)	1	2	3	4	5	6	7	8	← Display Position
l-line	0 0	0 1	02	03	04	05	0 6	07	← DD RAM Address
2-line	40	41	42	4 3	4 4	45	46	4 7	
	When	disp	lay s	hift	is p	erfor	med,	the I	DD RAM address moves as:
(Left Shift	01	02	03	04	0 5	0 6	07	08	3
Display)	41	4 2	4 8	44	4 5	4 6	47	4 8	
(Right Shift	27	0 0	0 1	02	0 8	04	05	0 6	
Display)	67	4 0	4 1	4 2	4 3	4 4	4 5	4 6	

1 0 0	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Display
0 0	0 1	0.0												1.0		Position
	-	0.2	8 0	04	05	0 6	07	0 8	09	0 A	οB	0 C	0 D	0 E	0 F	← DD RAM Address
4 0	41	4 2	4 3	4 4	45	46	4 7	48	4 9	4 A	4 B	4 C	4 D	4 E	4 F	
													_			ž
her	n di	spla	iy s	hift	is	per	form	ied,	the	DD	RAM	add	ress	mo	ves	as follows:
0 1	0 · 2	0 3	04	05	06	07	08	09	0 A	0 B	0 C	0 D	0 E	0 F	10	
\$ 1	4 2	4 3	4 4	4 5	46	4 7	48	49	4 A	4 B	+ C	4 D	4 E	4 F	50	
2 7	0 0	0 1	0 2	03	04	05	06	07	08	0 9	0 A	0 B	0 C	0 D	0 E	
67	4 0	4 1	4 2	4 3	44	45	46	4 7	4 8	4 9	4 A	4 B	4 C	4 D	4 E	
2	1	1 0·2 1 4 2 7 0 0	nen displa 1 0.2 0 3 1 4 2 4 3 7 0 0 0 1	Disp nen display s 1 0.2 0 3 0 4 1 4 2 4 3 4 4 7 0 0 0 1 0 2	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Display nen display shift is 1 0.2 0 3 0 4 0 5 0 6 1 4 2 4 3 4 4 4 5 4 6 7 0 0 0 1 0 2 0 3 0 4	Display nen display shift is per 1 0.2 0 3 0 4 0 5 0 6 0 7 1 4 2 4 3 4 4 4 5 4 6 4 7 7 0 0 0 1 0 2 0 3 0 4 0 5	Display nen display shift is perform 1 0.2 0 3 0 4 0 5 0 6 0 7 0 8 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8 7 0 0 0 1 0 2 0 3 0 4 0 5 0 6	Display nen display shift is performed, 1 0.2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8 4 9 7 0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7	Display nen display shift is performed, the 1 0.2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 A 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8 4 9 4 A 7 0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 8	Display nen display shift is performed, the DD 1 0.2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 A 0 B 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8 4 9 4 A 4 B 7 0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 8 0 9	Display Disp nen display shift is performed, the DD RAM 1 0.2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 A 0 B 0 C 1 4 2 4 3 4 4 5 4 6 4 7 4 8 9 4 A 4 B 4 C 1 4 2 4 3 4 4 5 4 6 4 7 4 8 9 4 A 4 B 4 C 4 7 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 8 9 0 A 4 7 4 5 0 6 0 7 0 8	Display Display nen display shift is performed, the DD RAM add 1 0.2 0 0 4 0 5 0 6 0 7 0 8 0 9 0 A 0 B 0 C 0 D 1 4 2 4 3 4 4 5 4 6 4 7 4 8 9 4 A B 4 C 4 D 1 4 2 4 3 4 4 5 4 6 4 7 4 8 9 4 A 4 B 4 C 4 D 4 7 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 8 9 0 A 0 B 0 0 A 0	Display Display Display nen display shift is performed, the DD RAM address 1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 0.A 0.B 0.C 0.D 0.E 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.A 4.B 4.C 4.D 4.E 7 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 0.A 0.B 4.D 4.E	Display Display nen display shift is performed, the DD RAM address moves 1 0.2 0 0 4 0 5 0 6 0 7 0 8 0 0 A 0 B 0 C 0 D 0 E 0 F 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.8 4.2 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.8 4.2 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.8 4.2 4.4 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.8 4.2 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.8 4.2 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.8 4.0 A 0.8 0.9 0.4 0.8 0.2 0.0 <td>Display Display nen display shift is performed, the DD RAM address moves 1 0.2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 A 0 B 0 C 0 D 0 E 0 F 1 0 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.B 4.C 4.D 4.E 4.F 5.0 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.B 4.C 4.D 4.E 4.F 5.0 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.A 4.B 4.C 4.D 4.E 4.F 5.0 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.8 4.C 4.D 4.E 4.F 5.0 2.7 0.0 0.1 0.2 0.3</td>	Display Display nen display shift is performed, the DD RAM address moves 1 0.2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 A 0 B 0 C 0 D 0 E 0 F 1 0 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.B 4.C 4.D 4.E 4.F 5.0 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.B 4.C 4.D 4.E 4.F 5.0 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.A 4.B 4.C 4.D 4.E 4.F 5.0 1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.4 4.8 4.C 4.D 4.E 4.F 5.0 2.7 0.0 0.1 0.2 0.3

(b) 16 characters × 2 lines are displayed when an HD44780 and an HD44100H are used:

(c) The relation between display position and DD RAM address when the number of display digits is increased by using one HD44780 and two or more HD44100H's, can be considered an extension of (b).

Since the increase can be 8 ditits x 2 lines for each additional HD44100H, up to 40 digits x 2 lines can be displayed by connecting 4 HD44780's externally.



(5) Character Generator ROM (CG ROM)

The character generator ROM generates $5 \ge 7$ dot or $5 \ge 10$ dot character patterns from 8-bit character codes. It can generate 160 types of $5 \ge 7$ dot character patterns and 32 types of $5 \ge 10$ dot character patterns. Table 3.3 and 3.4 show the relation between character codes and character patterns in the Hitachi standard HD44780A00. User defined character patterns are also available by mask-programming ROM. For details, see "The LCD-II(HD44780) Breadboard User's Manual".

(6) Character Generator RAM (CG RAM)

The character generator RAM is the RAM with which the user can rewrite character patterns by program. With 5×7 dots, 8 types of character patterns can be written and with 5×10 dots 4 types can be written. Write the character codes in the left columns of Tables 3.3 and 3.4 to display character patterns stored in CG RAM.

Table 3.5 shows the relation between CG RAM addresses and data and display patterns.

As Table 3.5 shows, an area that is not used for display can be used as a general data RAM.

Higher	0000	0010	0011	0100	0101	0110	0111		1011		1101	1110	1111
ower 4bit 4bit	CG RAM (1)		0	a	P	••	p		•••••	-57	Ξ.	¢	p
××××0001	(2)	1	1	Ä	Q	.3	여		7	÷	ć.,	ä	q
××××0010	(3)	11	2	B	R	b	ŀ".	ľ	4	ų	.× '	ß	Ð
××××0011	(4)	#		[],	<u> </u>	€.	<u> </u>		ņ	Ţ	Ŧ	S.	æ
××××0100	(5)	\$	4	D	Τ	C	t.	•	I	ŀ.	† ?	ļl	Ω
××××0101	(6)	! .	5			e	1.4		7	; †	1	S	ü
××××0110	(7)		6	-	Ų	ŧ.	Ų	Ģ	ŢŢ		=	ρ	2
××××0111	(8)	3	7	E	ļ,	9	l, l	7	1	<u>,</u> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7	g	Л
××××1000	(1)	Ć	8	$\left \right $	X	h	×	4	7	;	Ņ	.Г	X
××××1001	(2))	9	I	Y	i	! !	r'j	ĊŢ	ļ	11,	1	IJ
××××1010	(3)	:4:		J.		j.	2			11	Ŀ	j	т :
××××1011	(4)		;;	K	I.	k	1	7	ţ	Ŀ		×	35
××××1100	(5)	;			¥	1		† ?	=,	7	<u>ار ا</u>		
xxxx1101	(6)			M)	."	2	•		ŧ	÷
××××1110	(7)	:		ŀ	·^.	n	1	3	12	;†;		ħ	
××××1111	(8)		?	Ü		O	÷	ı.:	5	7		ö	

Table 3.3 Correspondence between Character Codes and Character Pattern (Hitachi standard HD44780A00)

Higher Lower 4bit	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
××××0000	CG RAM (1)		ø	٥	Р	~	р		-	9	٤	α	p
××××0001	(2)	1	1	A	Q	а	q	0	7	Ŧ	4	ä	q
××××0010	(3)	"	2	В	R	ь	r	Г	1	"	*	β	0
××××0011	(4)	#	3	с	S	с	s	L	ゥ	テ	Æ	ε	8
××××0100	(5)	\$	4	D	Т	d	t	•	r	٢	4	μ	Ω
××××0101	(6)	%	5	E	U	e	u	•	*	+	٦	σ	 u
××××0110	(7)	&	6	F	v	f	v	7	カ	=	Э	ρ	Σ
××××0111	(8)	,	7	G	w	g	w	7	+	8	5	9	π
××××1000	(1),	(8	н	x	h	x	1	1	ネ	ŋ	r	x
××××1001	(2))	9	I	Y	i	у	,	5	1	ענ	-1	у
××××1010	(3)	*	:	J	z	j	z	x	7	~	V	j	Ŧ
××××1011	(4)	+	;	к	C	k	{	*	サ	F	D	x	万
××××1100	(5)	•	<	L	¥	1	I	+	\$	7	7	¢	円
××××1101	(6)	-	-	М	C	m)	•	2	^	y	£	÷
××××1110	(7)	•	>	N	^	n	-	•	セ	ホ	•	'n	
××××1111	(8)	/	?	0		o	+	,	y	7	0	·	

Table 3.4 Correspondence between Character Codes and Characte (Hitachi standard HD44780A00)

Table 3.5 Relation between CG RAM Addresses and Character Codes (DD RAM)

and Character Patterns (CG RAM Data)

- Character Codes CG RAM Character Patterns (DD RAM Data) Address (CG RAM Data) 3 2 1 6 5 4 8 2 1 0 6 5 4 3 2 5 7 1 0 4 0 2 +Higher Order Bits +Higher Order Bits Higher Order Bits Lower Order Bits-> Lower Order Bits -Lower Order Bits-> * * * 1 0 0 0 111 0 0 0 1 1 0 0 0 1 0 1 0 1 0 0 0 1 Character 0 1 1 1 1 1 1 0 Pattern 0 0 0 0 0 0 0 * 0 0 0 0 1 0 0 0 0 1 1.1 Example (1) 0 1 0 1 1 0 1 0 1 0 1 1 0 0 0 1 Cursor 1 1 1 * * * 0 0 0 0 0 ← Position 0 0 0 0 * * * 1 0 0 1 0 0 1 0 1 0 1 0 Character 1 1 1 1 0 0 11 1 Pattern 0 1 0 0 0 1 1 0 0 0 0 0 * 0 0 1 0 0 1 Example (2) 0 0 1 1 1 1 1 1 1 0 1 0 0 1 0 0 1 1 0 0 0 0 0 1 0 0 1 1 1 * * * 0 0 0 * 0 0 0 * * 0 0 1 0 0 1 1 1 0 0 * 1 1 1 1 0 0 1 0 1 No effect 1 1 0 1 1 1 * * *
- (a) For 5×7 dot character patterns

- (Note) 1: Character code bits $0 \sim 2$ correspond to CG RAM address bits $3 \sim 5$ (3 bits:8 types).
 - 2: CG RAM address bits 0 ∿ 2 designate character pattern line position. The 8th line is the cursor position and display is performed in logical OR by the cursor. Maintain the 8th line data, corresponding to the cursor display position, in the "O" state for cursor display. When the 8th line data is "1",
 - bit 1 lights up regardless of cursor existence.
 - 3: Character pattern row positions correspond to CG RAM data bits 0 4, as shown in the figure (bit 4 being at the left end). Since CG RAM data bits $5 \sim 7$ are not used for display, they can be used for the general data RAM.

- 4: As shown in Table 3.3 and 3.4, CG RAM character patterns are selected when character code bits 4 ∿ 7 are all "0". However, since character code bit 3 is a ineffective bit, the "R" display in the character pattern example, is selected by character code "00" (hexadecimal) or "08" (hexadecimal).
- 5: "1" for CG RAM data corresponds to selection for display and "0" for non-selection.

Character Codes . (DD RAM Data)	CG RAM Address	Character Patterns (CG RAM Data)	
7 6 5 4 8 2 1 0 ←Higher Order Bits Lower Order Bits→	5 4 3 2 1 0 ←Higher Order Bits Lower Order Bits→	7 6 5 4 3 2 1 0 ←Higher Order Bits Lower Order Bits→	
0000*00*	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	<pre>* * * * * 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 Pattern Example 1 1 1 1 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0</pre>	r
		* * *	
0000*11*	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	* * * * * * * *	
2.0.	1 1 0 1 1 1 1 0 1 1 1 1	* * * * * * * * * No Effe	ect

(b) For 5×10 dot character patterns

- (Note) 1: Character code bits 1, 2 correspond to CG RAM address bits 4,5
 (2 bits:4 types).
 - 2: CG RAM address bits 0~3 designate character pattern line position. The 11th line is the cursor position and display is performed in logical OR with cursor. Maintain the 11th line data corresponding to the cursor display position in the "O" state for cursor display. When the 11th line data is "1", bit 1 lights up regardless of cursor existence. Since the 12th ∿ 16th lines are not used for display, they can be used for the general data RAM.
 - 3: Character pattern row positions are the same as 5 x 7 dot character pattern positions.
 - 4: CG RAM character patterns are selected when character code bits $4\sim7$ are all "0". However, since character code bit 0 and 3 are ineffective bits, "P" display in the character pattern example is selected by e character code "00", "01", "08" and "09" (hexadecimal).
 - 5: "1" for CG RAM data corresponds to selection for display and "0" for non-selection.

(7) Timing Generation Circuit

The timing generation circuit generates timing signals to operate internal circuits such as DD RAM, CG ROM and CG RAM. RAM read timing needed for display and internal operation timing by MPU access are separately generated so they do not interfere with each other. Therefore, when writing data to the DD RAM, for example, there will be no undesirable influence, such as flickering, in areas other than the display area. This circuit also generates timing signals to operate the externally connected driver LSI HD44100H.

(8) Liquid Crystal Display Driver Circuit

The liquid crystal display driver circuit consists of 16 common singal drivers and 40 segment signal drivers. When character font and number of lines are selected by a program, the required common signal drivers automatically output drive waveforms, the other common signal drivers continue to output non-selection waveforms.

The segment signal driver has essentially the same configuration as the driver LSI HD44100H (see Fig. 6.12). Character pattern data is sent serially through a 40-bit shift register and latched when all needed data has arrived. The latched data controls the driver for generating drive waveform outputs.

The serial data is sent to the HD44100H, externally connected in cascade, used for display digit number extension.

Send of serial data always starts at the display data character pattern corresponding to the last address of the display data RAM (DD RAM). Since serial data is latched when the display data character pattern, corresponding to the starting address, enters the internal shift register, the HD44780 drives the head display. The rest displays, corresponding to latter addresses, are added with each additional HD44100H.


(9) Cursor / Blink Control Circuit

This is the circuit that generates the cursor or blink. The cursor or the blink appear in the digit residing at the display data RAM (DD RAM) address set in the address counter (AC).

When the address counter is (08) 16, a cursor position is :


AC6 AC5 AC4 AC3 AC2 AC1 AC0

AC	0	0	0	1	0	0	0
							12



In a 1-line display

the cursor position



In a 2-line display

(Note) The cursor or blink appears when the address counter (AC) selects the character generator RAM (CG RAM). But the cursor and blink are meaningless.

The cursor or blink is displayed in the meaningless position when AC is the CG RAM address.

3.6 Interfacing to MPU

In the HD44780, data can be sent in either 4-bit 2-operation or 8-bit 1operation so it can interface to both 4 and 8 bit MPU's.

(1) When interface data is 4-bits long, data is transferred using only 4 buses : $DB_4 \wedge DB_7$. $DB_0 \wedge DB_3$ are not used. Data transfer between the HD44780 and the MPU completes when 4-bit data is transferred twice. Data of the higher order 4 bits (contents of $DB_4 \wedge DB_7$ when interface data is 8 bits long) is transferred first, then the lower order 4 bits (content of $DB_0 \wedge DB_3$ when interface data is 8 bits long) is transferred. Check the busy flag after 4-bit data has been transferred twice (one instruction). A 4-bit 2-operation will then transfer the busy flag and address counter data.




Fig. 3.1 4-bit Data Transfer Example

(2) When interface data is 8 bits long, data is transferred using the 8 data buses of $DB_0 \circ DB_7$.

3.7 Reset Function

3.7.1 Initializing by Internal Reset Circuit

The HD44780 automatically initializes (resets) when power is turned on using the internal reset circuit. The following instructions are executed in initialization. The busy flag (BF) is kept in busy state until initialization ends. (BF=1) The busy state is 10 ms after Vcc rises to 4.5V.

- (1) Display clear
 (2) Function ser DL=1 : 8 bit long interface data

 N =0 : 1-line display
 F =0 : 5 x 7 dot character font


 (3) Display ON/OFF control D =0 : Display OFF

 C =0 : Cursor OFF
 B =0 : Blink OFF
 (4) Entry mode set I/D=1 : +1 (increment)
 S =0 : No shift
- (Note) When conditions in "5.4 Power Supply Conditions Using Internal Reset Circuit" are not met, the internal reset circuit with not operate normally and initialization will not be performed. In this case initialize by MPU according to "3.7.2 Initializing by Instruction".


3.7.2 Initializing by Instruction

If the power supply conditions for correctly operating the internal reset circuit are not met, initialization by instruction is required. Use the following procedure for initialization.

(1) When interface is 8 bits long ;



(2) When interface is 4 bits long ;



4. Instruction

4.1 Outline

Only two HD44780 registers, the Instruction Register (IR) and the Data Register (DR) can be directly controlled by the MPU. Prior to internal operation start, control information is temporarily stored in these registers, to allow interface from HD44780 internal operation to various types of MPUs which operate in different speeds or to allow interface to peripheral control ICs. HD44780 internal operation is determined by signals sent from the MPU. These signals include register selection signals (RS), read/write signals (R/W) and data bus signals (DB0^DB7), and are called instructions, here. Table 4.1 shows the instructions and their execution time. Details are explained in subsequent sections. Instructions are of 4 types, those that,

- (1) Designate HD44780 functions such as display format, data length, etc.
- (2) Give internal RAM addresses.
- (3) Perform data transfer with internal RAM
- (4) Others

In normal use, category (3) instructions are used most frequently. However, automatic incrementing by +1 (or decrementing by -1) of HD44780 internal RAM addresses after each data write lessens the MPU program load. The display shift is especially able to perform concurrently with display data write, enabling the user to develop systems in minimum time with maximum programing efficiency. For an explanation of the shift function in its relation to display, see Item 6.6.

When an instruction is executing during internal operation, no instruction other than the busy flag/address read instruction will be executed. Because the busy flag is set to "1" while an instruction is being executed, check to make sure it is on "1" before sending an instruction from the MPU.

(Note) Make sure the HD44780 is not in the busy state (BF=0) before sending the instruction from the MPU to the HD44780. If the instruction is sent without checking the busy flag, the time between first and next instructions is much longer than the instruction time. See Table 4-1 for a list of each instruction execution time.


Table	4.1	Instructions
-------	-----	--------------

Instruction			-	-	ode			_			Description	Execution Time(max) (when fcp or
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	fosc is 250 KHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DD RAM address U in address counter.	1.64ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in address counter. Also returns display being shifted to original position. DD RAM contents remain unchanged.	1.64ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift of display. These operations are performed during data write and read.	40µs
Display ON/OFF Control	0	0	0	0	0	0	1	D	с	В	Sets ON/OFF of entire dispaly cursor ON/OFF (C), and blink of cursor position character (B).	
Cursor or Display Shift	0	0	0	0	0	1	s/c	R∕L	*	*	Moves cursor and shifts display without changing DD RAM contents.	40µs
Function Set	0	0	0	0	1	DL	N	F	*	*	Sets interface data length (DL) number of display lines (L). and character font (F).	40µs
Set CG RAM Address	0	0	0	1			A	CG			Sets CG RAM address. CG RAM data is sent and received after this setting.	40µs
Set DD RAM Address	0	0	1			A	DD				Sets DD RAM address. DD RAM data is sent and received after this setting.	40µs
Read Busy Flag & Address	0	1	BF			A	с				Reads Busy flag (BF) indicating internal operation is being performed and reads address counter contents.	0µs
Write Data to CG or DD RAM	1	0			Wr	ite	Da	ta			Writes data into DD RAM or CG RAM.	40µs
Read Data from CG or DD RAM	1	1			Re	ead	Da	ta		14	Reads data from DD RAM or CG RAM.	40µs
	I/ S S/ R/ R/ DL N= F=	<pre>/D=1:Increment /D=0:Decrement = =1:Accompanies display shift. 5/C=1:Display shift 5/c=0:Cursor move</pre>						igh lef 4 b li ×7	t. its ne dot		CG RAM:Character generator RAM A _{CC} :CG RAM address A _{DD} :DD RAM address. Corresponds to cursor address. AC: Address counter used for both DD and CG RAM	Execution time changes when frequency changes. (Example) When fcp or fosc is 270 KHz 40µs × $\frac{250}{270}$ =37µ

* No Effect

4.2 Description of Details

(1) Clear Display



Writes space code "20" (hexadecimal) (character pattern for character code "20" must be blank pattern) into all DD RAM addresses. Sets DD RAM address 0 in address counter. Returns display to its original status if it was shifted. In other words, the display disappears and the cursor or blink go to the left edge of the display (the first line if 2 lines are displayed). Set I/D=1 (Increment Mode) of Entry Mode. S of Entry Mode doesn't change.

(2) Return Home

 $\begin{array}{c|c} \text{Home} & \text{RS } \mathbb{R}/\mathbb{W} \ D \ B_7 \\ \hline \\ \text{Code} & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 \\ \hline \end{array}$

*Don't care

DBo

*


Sets the DD RAM address 0 in address counter. Returns display to its original status if it was shifted. DD RAM contents do not change. The cursor or blink go to the left edge of the display (the first line if 2 lines are displayed).

0 0 1

(3) Entry Mode Set

RS	R/W	DB7	-	-	-			-	DB
0	0	0	0	0	0	0	1	I/D	s
	RS			RS R/W DB7					

- I/D: Increments (I/D=1) or decrements (I/D=0) the DD RAM address by 1 when a character code is written into or read from the DD RAM. The cursor or blink moves to the right when incremented by 1 and to the left when decremented by 1. The same applies to writing and reading of CG RAM.
- S : Shifts the entire display either to the right or to the left when S is 1; to the left when I/D=1 and to the right when I/D=0. Thus it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM nor when writing into or reading out from the CG RAM does it shift when S=0.
- (4) Display ON/OFF Control



- D: The display is ON when D=1 and OFF when D=0. When off due to D=0, display data remains in the DD RAM. It can be displayed immediately by setting D=1.
- C: The cursor displays when C=l and does not display when C=O. Even if the cursor disappears, the function of I/D, etc. does not change during display data write. The cursor is displayed using 5 dots


in the 8th line when the 5 x 7 dot character font is selected and 5 dots in the 11th line when the 5 x 10 dot character font is selected.

B: The character indicated by the cursor blinks when B=1. The blink is displayed by switching between all blank dots and display characters at 409.6ms interval when fcp or fosc=250kHz. The cursor and the blink can be set to display simultaneously.

(The blink frequency changes according to the reciprocal of fcp or fosc. 409.6 x $\frac{250}{270}$ =379.2ms when fcp=270kHz.)



Co



5X7 dot character 5X10 dot character Alternating display font font

(5) Cursor or Display Shift RS R/W DB7 _____ DB0


ode	0	0	 0	0	1	s/c	R⁄L	*	*	*Don't care

Shifts cursor position or display to the right or left without writing or reading display data. This function is used to correct or search for the display. In a 2-line display, the cursor moves to the 2nd line when it passes the 40th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly each line only moves horizontally. The 2nd line display does not shift into the 1st line position. S/C R/L

- 0 0 Shifts the cursor position to the left. (AC is decremented by one.)
- 0 1 Shifts the cursor position to the right. (AC is incremented by one.)
- 1 0 Shifts the entire display to the left. The cursor follows the display shift.
- 1 1 Shifts the entire display to the right. The cursor follows the display shift.

Address counter (AC) contents do not change if the only action performed is shift display.

(6) Function Set



(DB7~DB0) when DL=1 and in 4 bit lengths (DB7~DB4) when DL=0.

When the 4 bit length is selected, data must be sent or received twice.

N : Sets number of display lines.

F : Sets character font.

(Note) Perform the function at the head of the program before executing all instructions (except "Busy flag/address read"). From this point, the function set instruction cannot be executed unless the interface data length is changed.

N	F	No. of Display Lines	Character Font	Duty Factor	Remarks
0	0	1	5×7 dots	1/8	
0	1	1	5×10 dots	1/11	
1	*	2	5×7 dots	1/16	Cannot display 2 lines with 5×10 dot character font.

* (Don't Care)

(7) Set CG RAM Address

•	RS	R/W	DB7	-	-					DB0
Code	0	0	0	1	A	A	A	A	A	A
				+Higher Order Bits					er Or Bits	der-

Sets the CG RAM address into the address counter in binary AAAAAA. Data is then written or read from the MPU for the CG RAM.

(8) Set DD RAM Address


Code	0	0	1	A	A	A	A	Α	A	A
	L	L		High	her (rder	<u>u</u>	Low	er 0	rde

Sets the DD RAM address into the address counter in binary AAAAAAA. Data is then written or read from the MPU for the DD RAM.

However, when N=0 (1-line display), AAAAAAAA is "00"∿"4F" (hexadecimal). When N=1 (2-line display), AAAAAAA is "00"∿"27" (hexadecimal) for

the first line, and "40" \sim "67" (hexadecimal) for the second line.


(9) Read Busy Flag and Address



Reads the busy flag (BF) that indicates the system is now internally operating by a previously received instruction. BF=1 indicates that internal operation is in progress. The next instruction will not be accepted until BF is set to "0". Check the BF status before the next write operation.


At the same time, the value of the address counter expressed in binary AAAAAA is read out. The address counter is used by both CG and DD RAM addresses, and its value is determined by the previous instruction. Address contents are the same as in Items (7) and (8).

(10) Write Data to CG or DD RAM



Writes binary 8 bit data DDDDDDDDD to the CG or the DD RAM. Whether the CG or DD RAM is to be written into is determined by the previous specification of CG RAM or DD RAM address setting. After write, the address is automatically incremented or decremented by 1 according to entry mode. The entry mode also determines display shift.

(11) Read Data from CG or DD RAM



Reads binary 8 bit data DDDDDDDDD from the CG or DD RAM. The previous designation determines whether the CG or DD RAM is to be read. <u>Before entering the read instruction, you must execute either</u> the CG RAM or DD RAM address set instruction. If you don't, the first read data will be invalidated. When serially executing the "read" instruction, the next address data is normally read from the second <u>read</u>. The "address set" instruction need not be executed just before the "read" instruction when shifting the cursor by cursor shift instruction (when reading out DD RAM). The cursor shift instruction operation is the same as that of the DD RAM's address set instruction. After a read, the entry mode automatically increases or decreases the address by 1. However, display shift is not executed no matter what ...the entry mode is.

(Note) The address counter (AC) is automatically incremented or decremented by 1 after "write" instructions to either CG RAM or DD RAM. RAM data selected by the AC cannot then be read out even if "read" instructions are executed. The conditions for correct data read out are: execute either the address set instruction or cursor shift instruction (only with DD RAM), just before reading out execute the "read" instruction from the second time the "read" instruction is serial.

5. Electrical Characteristics

5.1 Absolute Maximum Ratings

Item	Symbol	Limit	Unit	Note
Power Supply Voltage (1)	V _{CC}	-0.3 to +7.0	v	
Power Supply Voltage (2)	V1 to V5	V _{CC} -13.5 to V _{CC} +0.3	V	3
Input Voltage	V _T	-0.3 to V _{CC} +0.3	v	
Operating Temperature	Topr	-20 to +75	°C	
Storage Temperature	Tstg	-55 to +125	°C	

Note 1: If LSI's are used above absolute maximum ratings, they may be permanently destroyed. Using them within electrical characteristic limits is strongly recommended for normal operation. Use beyond these conditions will cause malfunction and poor reliability.


Note 2: All voltage values are referenced to GND=OV.

Note 3: Applies to V1 to V5. Must maintain $V_{CC} \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$.

(high $\leftarrow \rightarrow 1 \text{ow}$)

5.2 Electrical Characteristics

 $V_{CC}=5V\pm10\%$, Ta=-20 to +75°C





The conditions of V_1 , V_5 voltages are for proper voltages of the LSI and not for the LCD output level. The LCD drive voltage condition for the LCD output level is specified in "LCD voltage $V_{\rm LCD}$ ".

Item	Symbol	Test		Limit		- Unit	Note
rrem	Symbol	condition	min	typ	max	Unite	Moce
Input "High" Voltage (1)	V _{IH1}		2.2	-	VCC	V	(2
Input "Low" Voltage (1)	VILI		-0.3	-	0.6	V	(2
Output "High" Voltage (1)(TTL)	V _{OH1}	-1 _{OH} =0.205mA	2.4	-	-	V	(3)
Output "Low" Voltage (1) (TTL)	V _{OL1}	I _{OL} =1.2mA	-	-	0.4	V	(3)
Output "High" Voltage (2)(CMOS)	V _{OH2}	-1 _{OH} =0.04mA	0.9V _{CC}	-	-	V	(4)
Output "Low" Voltage (2) (CMOS)	VOL2	I _{OL} =0.04mA	-	-	0.1V _{CC}	V	(4)
Driver Voltage Descending (COM)	VCOM	Id=0.05mA	-	-	2.9	V	(10)
Driver Voltage Descending (SEG)	VSEG	Id=0.05mA	-	-	3.8	V	(10)
Input Leakage Current	IIL	Vin=0 to VCC	-	-	1	μA	(5)
Pull up MOS Current	-Ip	V _{CC} =5V	50	125	250	μA	
Power Supply Current (1)		Ceramic filter					
1942 - 18 (J. 1.	I _{CC1}	oscillation	_	0.55	0.8	mA	(6)
		V _{CC} =5V, f _{osc} = 250kHz					
Power Supply Current (2)		Rf oscillation					
	I _{CC2}	External clock	-	0.35	0.6	mA	(6)
		operation					
		$V_{CC}=5V$, $f_{osc}=$					(11)
		fcp=270kHz					
External Clock Operation							
External Clock Frequency	fcp		125	250	350	kHz	(7)
External Clock Duty	Duty		45	50	55	%	(7)
External Clock Rise Time	trcp		-	-	0.2	μs	(7
External Clock Fall Time	tfcp		-	-	0.2	μs	(7)
Input "High" Voltage (2)	V _{IH2}		V _{CC} -1.0	-	V _{CC}	۷	(12)
Input "Low" Voltage (2)	V _{IL2}		-0.3	-	1.0	V	(12)
Internal Clock Operation (Rf os	cillat io	n)					
Clock Oscillation Frequency	fosc	$Rf = 91k\Omega \pm 2\%$	190	270	350	kHz	(8)
Internal Clock Operation (Ceram	ic filte						
Clock Oscillation Frequency	fosc	Ceramic filter	The second s	250	255	kHz	(9)
LCD Voltage	VLCD1	V _{CC} -V5 1/5bias	4.6	-	11	V	(13)
	VLCD2	1/4bias	3.0	÷- 1	11	V	(13)


Note 1: The following are I/O terminal configurations ecxept for liquid crystal display output.


- Input Terminal .
- Applicable Terminals: E (No pull up MOS)






• Output Terminal





• I/O Terminal


Applicable Terminals: DB0 to DB7




Note 2: Input terminals and I/O terminals Excludes OSC1 terminals.

- Note 3: 1/0 terminals.
- Note 4: Output terminals.

- Note 5: Current flowing through pull-up MOS's and output drive MOS's is excluded.
- Note 6: Input/Output current is excluded. When input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply. To avoid this, input level must be fixed at high or low.
- Note 7: External clock operation.




Note 8: Internal oscillator operation using oscillation resistor Rf,



Since oscillation frequency varies depending on OSC_1 and OSC_2 terminal capacity, wiring length for these terminals should be minimized.


Note 9: Internal oscillator operation using a ceramic filter.


is used.



Ceramic filter: CBS250A (Murata) Rf: 1MΩ ±10% C1: 680 pF±10% C2: 680 pF±10% Rd: 3.3kΩ±5%

Ceramic filter







Note 12: Applied to OSC1 terminal.


Note 13: The condition for COM pin voltage drop (V_{COM}) and SEG pin voltage drop (V_{SEG}).


5.3 Timing Characteristics




Write Operation







Interface Signal with Driver LSI HD44100H



.

Fig. 5.3 Sending Data to Driver LSI HD44100 H

5.3.1 Bus Timing Characteristics $\begin{pmatrix} VCC = 5.0V \pm 10\%, GND = 0V \\ Ta = -20 \text{ to } \pm 75^{\circ}C \end{pmatrix}$

Item		Symbol	Test Conditions	Limit		Unit
		Symbol	Test conditions	min	max	
Enable Cycle Time		t _{cyc} E	Fig. 5.1	1000	-	ns
Enable Pulse Width	"High" level	PWEH	Fig. 5.1	450	-	ns
Enable Rise/Fall Time		^t Er, ^t Ef	Fig. 5.1	-	25	ns
Address Set-up Time	RS, R/W —E	tAS	Fig. 5.1	140	-	ns
Address Hold Time		t _{AH}	Fig. 5.1	10	-	ns
Data Set-up Time		tDSW	Fig. 5.1	195	-	ns
Data Hold Time		t _H	Fig. 5.1	10	-	ns

Write Operation (Writing data from MPU to HD44780)

Read Operation (Reading data from HD44780 to MPU)

Item		Symbol	Test Conditions	Limit		Unit
Enable Cycle Time Enable Pulse Width "High" level		Symbol	lest conditions	min	max	
		tcycE	Fig. 5.2	1000	-	ns
		PW _{EH}	Fig. 5.2	450	-	ns
Enable Rise/Fall Time		^t Er, ^t Ef	Fig. 5.2	-	25	ns
Address Set-up Time	RS, R/W —E	tAS	Fig. 5.2	140		ns
Address Hold Time		t _{AH} -	Fig. 5.2	10	-	ns
Data Delay Time		^t DDR	Fig. 5.2		320	ns
Data Hold Time		tDHR	Fig. 5.2	20	-	ns

5.3.2 Interface Signal with HD44100H Timing Characteristics


$$VCC = 5.0V + 10\%$$
, GND = 0V

Thom		Comb al	Test Conditions	Limit		1
Item		Symbol	Test Conditions	min	max	Unit
Clock Pulse Width	"High" level	tCWH	Fig. 5.3	800	-	ns
Clock Pulse Width	"High" level	t _{CWL}	Fig. 5.3	800	-	ns
Clock Set-up Time		t _{CSU}	Fig. 5.3	500	-	ns
Data Set-up Time		t _{SU}	Fig. 5.3	300	-	ns
Data Hold Time		tDH	Fig. 5.3	300	-	ns
M Delay Time		tDM	Fig. 5.3	-1000	1000	ns


5.4 Power Supply Conditions Using Internal Reset Circuit

There	Symbol	Test Conditions	Lim:	Unit		
Item	Symbol	lest conditions	min	max		
Power Supply Rise Time	trcc	-	0.1	10	ns	
Power Supply OFF Time	t _{OFF}	-	• 1	-	ns	

Since the internal reset circuit will not operate normally unless the preceding conditions are met, initialize by instruction. (Refer to 3.7.2 "Initializing by Instruction")



(Note) t_{OFF} stipulates the time of power OFF for power supply instantaneous dip or when power supply repeats ON and OFF.



References

8086/8088 16-Bit Microprocessor Primer; Christopher L. Morgan & Mitchell Waite; Intel Corporation

8086/8087/8088 Macro Assembly Language Reference Manual; Intel Corporation

8088 Assembler Language Programming: The IBM PC; David C. Willen & Jeffrey I. Krantz; Computer Applications Unlimited; Howard W. Sams & Company

THE 8086 BOOK includes the 8088; Russell Rector - George Alexy; OSBORNE/McGraw-Hill

MS-DOS Operating System Macro Assembler Manual; Microsoft Corporation

Assembly Language Programming for the IBM Personal Computer; David J. Bradley; Prentice-Hall, Inc.



OFFICE/ 15FL, 135 CHIEN KUO N. ROAD, SEC. 2, TAIPE! 10479, TAIWAN, R.O.C. TEL: (02)505-5533 TELEX: 19162 MULTIIC FAX: (02)505-4451

a.)

FACTORY/ 1 INDUSTRYE, ROAD, III, HSINCHU SCIENCE-BASED INDUSTRIAL PARK HSINCHU, TAIWAN 300, R.O.C.

DDC.NO.: M8802-8605C