

MPF-


Reference Manual

# MPF-I/88 <br> Reference Manual 

## Table of Contents

Chapter 1 How to Use Interrupt Service Subroutines
Chapter 2 MPF-I/88 System Reset
Chapter 3 I/O Programming
Chapter 4 MPF-I/88 Circuit Description
Chapter 5 Description of I/O Device Drivers
5.1 Cassette Output Device Driver ..... 5-1
5.2 Cassette Input Device Driver ..... 5-9
5.3 RS-232-C Interface Driver 5-13
5.4 LCD Driver ..... 5-24
5.5 Audio Interface Driver ..... 5-55
5.6 Keyboard Driver ..... 5-58
Appendix A Introduction to 8088 Assembly LanguageInstruction Set - with Examples

1. Data Transfer Instructions ..... A-1
2. Arithmetic Instructions ..... A-9
3. Logical Instructions ..... A-18
4. String-Manipulation Instructions ..... A-28
5. Transfer-of-Control Instructions ..... A-34
6. Processor-Control Instructions ..... A-46
Appendix B Schematic Diagrams
Appendix C Date Sheet of LCD
Appendix D References

## Preface

The MPF-I/88 is designed as a teaching aid for you to practising 8088 assembly language programming. With the MPF-I/88, you can write 8088 assembly language programs and test the programs. You can even develop your own microcomputer system based on the MPFI/88.

The MPF-I/88 can be used by a programmer, who is already familiar with basic computer concepts and assembly language programming yet intents to learn programming a l6-bit microprocessor such as 8088. However, this learning kit can also be used by a beginner, who has no computer background and has never used a microcomputer before, to learn some basic computer concepts and assembly language programming.

As you read this manual, it is assumed that you have finished reading MPE-I/88 User's Manual and has run the sample program presented in that manual.

The MPF-I/88 Reference Manual provides the information you need to understand the internal operations in more detail, and thus, to use the system more flexibly.

Chapter 1 describes how to use the interrupt service routines supported by the monitor program of the system.

Chapter 2 gives a closer look of the operations performed during a cold or warm system reset.

Chapter 3 introduces input/output programming concepts.
Chapter 4 gives a circuit description of the MPF-I/88.
Chapter 5 describes how i/o device drivers for the MPF-I/88 were designed and their functions. This chapter guides you to read the the MPF-I/88 Monitor Program Source Listing and teaches you some program tracing techniques. You need to refer to the Monitor program Source Listing and some example programs while reading this chapter.

Chapter 5 also introduces to you some of the frequently used Macro Assembler directives supported by MS-DOS Macro Assembler of Microsoft, which was used for the development of the MPF-I/88 monitor program.

Appendix A is designed for those who are not familiar with the $8 \emptyset 88$ assembly language instruction set. Explanation is provided for each individual instruction. Some simple but useful examples are given so that you may get a quick lesson of the instruction set and how each instruction is used. For the beginners who is not familiar with the 8088 instruction set, it would be better to begin with Appendix. A. Although that appendix is valuable, you should not rely totally on Appendix A as a comprehensive hardware/software tutorial. You need to refer to other documentations in order to get a thorough understanding of the 8088 microprocessor.

Appendix $D$ provides a list of the books which should be referenced as you learn to program the 8088 microprocessor.


## How to Use Interrupt Subroutines

A set of useful interrupt subroutines are built in the MPF-I/88 monitor program. Each of these subroutines performs a pre-defined function such as returning control to the monitor program, inputting a character from the current console, generating a beep sound, or outputting a character to the console, etc. You can refer to an individual chapter in the MPF-I/88 User's Guide for a detailed description of the functions performed by these useful subroutines.

Sometimes you may wish to perform a specific subroutine function within your program. In this case, there is no need to write all the instructions comprising the interrupt service subroutine. You can simply use an INT instruction in your program to invoke the desired subroutine.

To use the interrupt service subroutines, you must first read the chapter on useful subroutines in the MPF-I/88 User's Guide. Some subroutines calls for the user to supply a value (it is sometimes referred to as input parameter) to the appropriate register or registers, while others require no input parameters. After the selected subroutine is executed, some subroutines will return a value to the appropriate register(s). The contents of some registers will be affected after the execution of some interrupt subroutine. All of such information is described in detail in that chapter.

If the interrupt service subroutine you intend to use requires that input parameters be loaded into the appropriate register (s), then you have to load the register (s) to be used by the interrupt sevice subroutine accordingly prior to using the INT instruction to invoke the service subroutine. When the execution of an interrupt service subroutine affects the contents of register (s), you should save the value of the registers whose value is to be affected by the execution of the interrupt service subroutine before using the INT instruction.


The following is a brief description of the tasks performed during system reset. The MPF-I/88 performs a cold reset (cold start) when power is turned on. A warm start is performed when the RESET key is pressed.

During a cold start, the system performs the following tasks:

1. Display the sign-on message "MPF-I/88", and the version number of the monitor program.
2. Perform a RAM test.
3. Perform a ROM checksum test.

COLD START
When power is first applied to the system, the CPU will begin executing the monitor program starting from physical address FFFFØH. This $2 \emptyset$-bit actual address is calculated by adding the segment address FFFFH and the effective address $\emptyset_{H}$ in the following way.

$$
\begin{aligned}
& \text { FFFFX }-->\text { Code segment address } \\
&+\quad \emptyset \emptyset \emptyset \emptyset--> \\
& \text { Effective address }
\end{aligned}
$$

Note that the segment address is first shifted left four bits for calculating the actual address. While the segment address is left-shifted, zeroes are shifted into the four least significant bits to form a 20 -bit segment address.

Since only 16 bytes of memory are available between memory locations FFFFgH and FFFFFH (not enough for a large program), a jump-to-FCøø3H instruction is executed as the first instruction of the monitor program. Then the monitor program will determine whether a cold start or a warm start is to be performed.

## RAM Test

In case a cold start is to be performed, the RAM test will be performed first. The RAM test routine will write the two word patterns "5555" and "AAAA" into each memory word and read back the contents. If the contents of the memory word read match what was written into that memory word, the RAM check routine will continue to check the next word. If a mismatch is found, then the RAM may contain bad storage cells and the routine will display an error message.

Note that the RAM test routine checks contiguous memory space. If the system. RAM is not configured to reside in contiguous memory space, then only the low order memory range will be checked.

## ROM Checksum Test

For the ROM checksum test, the contents of memory words are added together to form a checksum which is stored in a memory word. If the value of the low order byte of the memory word is zero, then we assume the ROM is tested O.K. Otherwise, an error message will be displayed.

The ROM checksum routine works in a much more complicated manner than the RAM test routine. The complexity of the software design of the ROM checksum routine is due to considerations aiming at making the system flexible for future system expansion. Before describing the programming logic of the ROM checksum routine, we will describe the possible ROM mappings.

The standard MPF-I/88 is built with one 27128 with a 16 K memory space. The memory space in such a configuration is illustrated as follows. ROMø is the one with memory address starting from $\mathrm{C} \emptyset \emptyset \emptyset \mathrm{H}$ through FFFFH. The segment address assigned to ROMø is Fø日のH.


Although one 27128 is used as ROM chip on the system, the ROM checksum routine treats the system in such a way that two 2764 s can also be inserted as ROMs on the system board.

A flowchart is illustrated as follows for the ROM checksum routine.


The ROM checksum routine starts by checking if the ROM chips on the system board are 2764 ROM chips or 27128 ROM chips. A threebyte ROM identifier is stored in the first three bytes of each ROM. The first two bytes are stored with the two characters -MT -- which represents Multitech. When the ROM checksum routine detects the two characters, it determines that the ROM is stored with the codes designed by Multitech. The third byte of a Multitech's ROM is always filled with an ASCII characters in the range from $\varnothing$ through 6. The ROM checksum routine decodes the three-byte ROM idenfifier as follows:

```
MT }\varnothing=\mathrm{ ROM2 (in which MPF-I/88 line assembler and dis-
    assembler are stored.)
MTI = TVB - TV interface ROM
MT2 = Auto-run ROM such as a BASIC interpreter.
MT3 = Printer interface ROM
MT4 = ROM for EPROM programmer board
```

The ROM checksum routine distinguishes a 2764 and 27128 by checking if the contents of the first three bytes starting from Cøø日H are MTø. If it is, then 27128 is used as the monitor ROM. Otherwise, the routine assumes that 2764 s are used as the monitor ROM.

If a 27128 is detected, the routine will proceed to perform the actual ROM testing procedure. If an error is detected, it will display the error message. Otherwise, it will proceed to perform the expansion card test.

If a 2764 is detected, the routine will proceed to perform the actual ROM testing procedure by checking ROMl first. If an error is detected, it will display the error message and proceed to detect whether ROM2 exists. It determines whether ROM2 is inserted by checking whether the contents of the first three bytes starting from $8 \emptyset \emptyset \emptyset H$ are MTø. If it is, ROM2 exists. Otherwise, it will proceed to perform the expansion card test. If an error is detected during ROM2 testing, it will display the error message and then proceed to perform the expansion card test.

If an error is detected during a RAM or ROM test, you are suggested to replace the defective RAM or ROM chip with a good one. If you don't know how to replace the ICs, consult your local distributor for service.

## Expansion Card Test

Expansion cards are assigned the segment address Eøø日H. The expansion card test routine tests memory in 4 K bytes increments. The first three bytes of the ROM module on an expansion card are stored with ROM identifier as mentioned before.

When an expansion card is detected, the initialization routine for that card will be executed. The address of the initialization routine is stored starting from the fourth byte on the
expansion card. However, if an auto-run ROM is detected on the expansion card, the code stored in that auto-run ROM will be executed immediately. Thus, no initialization routine is executed when an auto-run ROM is detected.

Since the initialization routine starts with a CALL FAR instruction, you must use a RET FAR instruction starting from the fourth byte on the expansion card to skip the initialization routine if you intend to design your own applications with an initialization routine. However, when designing your own applications, be careful not to change the contents of the system stack.

If auto-run ROMs are inserted on both the system board and the expansion card, the one on the expansion card is executed since it is assigned with higher priority than the auto-run ROM on the system board.

A cold reset cycle is completed when the expansion card test is finished.

## WARM START

During a warm start, the system performs the following tasks:

1. Create system vector table.
2. Create interrupt vector table.
3. Initialize printer port.
4. Initialize keyboard.
5. Initialize RS-232 port - Baud rate 9600 , two stop bit, even parity check, seven-bit word length.
6. Generate a beep sound.
7. Check if an AUTO-RUN ROM is inserted in the empty socket reserved for an AUTO-RUN ROM or on an expansion card. If an AUTO-RUN ROM is present, the program contained in that AUTORUN ROM executes automatically.

To return the control to the monitor program, you can use the interrupt instruction INT 7.

l'his chapter is a brief introduction to input/output programming on the MPF-I/88. The information provided here allows you to gain some ideas on I/O device programming. The chapter on useful monitor subroutines gives you some information on using built-in service routines to perform a variety of $I / O$ tasks, but curious users and those developing special applications may be interested in writing their own routines to perform I/O directly.

If you do not intend to program the the I/O devices directly, this chapter can be skipped without harm. But as you get more and more familiar with the hardware and software of 8088 , you may want to refer to this chapter.

If you are interested in $1 / 0$ programming, you should not rely totally on this chapter to get familiar with I/O programming concepts. The monitor program source listing and the information presented in the Software Reference Manual are also very valuable sources of information.

There is a wide variety of $1 / 0$ devices on the MPF-I/88. Some of the I/O devices such as the screen and the printer can be used for output only. Others such as the keyboard are capable of inputting data. Others, such as the tape interfaces or serial interface, can both input and output data.

For an I/O device to be functional, the three following conditions must be met:

1) An interface circuit must be available. An interface circuit is a communication line via which the $I / O$ device can talk to the system.
2) An I/O device driver must be available. A device driver is a program which drives the I/O device so that the I/O device can interact with the system.
3) The I/O device must be installed or loaded into system memory.

If you intend to design your own I/O devices in the future, you may need to write your own device drivers. You may also include a device driver in your own application program for a specific application. The best way to learn $I / O$ programming is to trace the existing device driver programs instruction by instruction. For the MPF-I/88 system, the device drivers are all included in the Monitor Program Source Listing.

### 3.1 I/O PORTS

### 3.1.1 Memory-Mapped I/O

There are two common ways to design $I / O$ support circuitry on microcomputers. One is that I/O devices may be memory-mapped. I/O devices may be accessed through memory locations. In a computer system, an I/O device is said to be memory-mapped if it is accessed through memory locations.

### 3.1.2 I/O-Mapped I/O

A more common practice in computer design is to use I/O ports for data transfer between the system and external devices. Each I/O device configured in a system is assigned with a specific I/O port address. The MPF-I/88 uses this latter method. When data is to be transferred to a device, the OUT instruction is used. When data is to be transferred from a device to the system, the IN instruction is used.

### 3.2 I/O Port Addresses

The I/O port addresses assigned to I/O devices attached to the MPF-I/88 are listed as follows:

LCD:

|  | Read | Write |
| :--- | :--- | :--- |
| Command | 1 A 2 H | $1 \mathrm{~A} \emptyset \mathrm{H}$ |
| Data | 1 A 3 H | 1 A 1 H |

## Printer:

Printer output data port: Port lEØH
Printer strobe (STB): Bit 7 of port 180 H BUSY (printer): Bit 6 of port lCøH.

Keyboard:
Keyboard array output: Bit 3 through Bit $\varnothing$ of port $18 \emptyset \mathrm{H}$ and bit $\varnothing$ through bit 7 of port 160 H .
Keyboard array intput: Bit $\emptyset$ through 4 of port $1 \mathrm{C} \emptyset_{\mathrm{H}}$.
Control key: Bit 5 of port lCøH.
TAPE-OUT (beep): Bit 6 of port 180 H .
TAPE-IN: Bit 7 port $1 \mathrm{C} \emptyset \mathrm{H}$.

### 3.3 The Printer Driver

The printer driver is a routine which is designed to send data from the system to the printer. Data to be output to the printer is first sent to the printer port $1 \mathrm{E} \emptyset_{H}$ through AL register. The system will then test if the printer is busy by checking bit 6 of port lløø. If the printer is not busy, data will then be sent to printer buffer. When a low (zero) is sensed on the STROBE line (bit 7 of $18 \emptyset \mathrm{H}$ ), data is sent from the printer buffer to the printer.

When the printer routine is called, the system will first save the system status by pushing the contents of all registers onto the stack and then alter the contents of the Data Segment register so as to point to system data. After a data transfer has been completed between the system and the printer, the STROBE line will again be pulled high and the printer driver will return the result of a data transfer via the $A H$ register. If $a$ data transfer is performed successfully, then a zero will be returned to the $A H$ register. If a data transfer is not performed successfully, then a one will be returned to the AH register.

### 3.4 Programming the Display

The LCD is programmed through four $I / O$ ports - $1 \mathrm{~A} 0 \mathrm{H}, 1 \mathrm{AlH}, 1 \mathrm{~A} 2 \mathrm{H}$, and 1 A 3 H . When a command is to be written to the LCD, port lAøH is used. When a command read is to be performed, port 1 A 2 H is used. Data is output to the LCD via port lAlH, and input to the LCD via port la3H.

To program the LCD, you must refer to the data sheet of the LCD display, which is in an appendix, and the display driver, which is included in the MPF-I/88 Monitor Program Source Listing. The programming techniques for $L C D$ is also explained in a chapter of the MPF-I/88 Reference Manual.

### 3.5 Keyboard

The keyboard matrix consists of 12 column lines and five row lines. The system scans the keyboard every 15 milliseconds. During a keyboard scan one of the 12 column lines connecting to the bit $\varnothing$ through bit 3 of port 180 H and 8 bits of $\mathrm{I} / \mathrm{O}$ port 160 H and is pulled low, while the other 11 column lines are high. When a key is pressed, a low pulse is sensed on one of the row lines and a code is sent to the system. Please refer to the keyboard matrix chart and a chapter of the MPF-I/88 Software Reference Manual.

### 3.5.1 The Control Key

Bit 5 of output port lCøH is used by the Control key. When the Control key on the keyboard is pressed, this pin is active.

### 3.6 Audio Interface

When data is to be transferred from the system to tape, it is sent through bit 6 of output port 180 H using the OUT instruction. Output to the buzzer is also sent through this bit.

When data is to be read from tape to system, it is sent through bit 7 of input port 1 COH using the IN instruction.

### 3.6.1 Tape Format

Each time the system writes data to tape, data is recorded onto tape in a fixed tape format. The tape format is defined below:

1) Leader tone: 256 consecutive bytes of $\emptyset \emptyset$.
2) Sync bit: 1
3) Sync byte: $\emptyset 16 \mathrm{H}$
4) Data: 256 bytes of data are stored as a block (data record).
5) CRC bytes: Each data block is followed by two CRC (Cyclic Redundancy Check) bytes.
6) Tailer : The tailer consists of four bytes.

The leader tone is designed to act as a signal, enabling the system or tape recorder to detect incoming data when data is to be transferred.

The sync (short for synchronization) bit is sometimes referred to as a framing bit or start-stop bit. The system outputs this bit to tell an external device (in this case the tape recorder) that a data transmission is to occur.

The sync byte is used as a data transmission protocol; i.e., when data is read from tape to system, if a correct sync byte is read, then data can be transmitted to the system. If the correct sync byte is not found, the interface driver will search for the leader again.

Data is stored on tape as a series of 256 bytes of data records. Each 256 -byte data record is followed by two CRC bytes. The CRC bytes are used for checking errors during data transmission. The CRC bytes are written onto tape after each data record when data is stored onto tape. When data is read from tape to system, the system will generate two CRC bytes according to the preceding data record read. Then the two CRC bytes so generated will be compared with the CRC bytes. If the contents of CRC bytes match, this signals that a data record is transmitted correctly. Otherwise, an error occurred during the data transmission.

The tailer marks the end of a file.
The MPF-I/88 tape format is illustrated as follows:

MPF I/88 TAPE FORMAT


The cassette interface driver also allows cassette tape on which data is stored in IBM PC cassette tape format to be loaded into system memory. The IBM tape format is illustrated as follows:

IBM PC TAPE FORMAT


1) Leader: 256 consecutive bytes of FF .
2) Sync bit: $\varnothing$
3) Sync byte: 016 H
4) Filename: The filename is stored in eight bytes.
5) Filename delimiter: One byte of filename delimiter - $\emptyset \emptyset$ - is stored immediately following a filename.
6) Starting address: Four bytes are used for storing the starting address of file. The starting address consists of two bytes for the segment address and two bytes for the offset address.
7) File length : The length of a file is stored in two bytes.

The data record on an IBM formatted tape is also formed by 256 bytes, which is followed by two CRC bytes.


## MPF-I/88 Circuit Description

This chapter will give you a brief circuit description of the MPF-I/88. After reading this chapter, you will have some ideas on how the hardware components function in the system. For the readers who are not interested in the hardware aspects of the system, this chapter can be skipped. However, for the readers who are interested in the hardware and intend to expand the system for their own special applications, this chapter should be read thoroughly while tracing the schematics.

We will cover the functional components of the system in the following order:

1. The CPU and its support circuitry, including
1) System timing circuit,
2) System wait logic,
3) System reset circuit,
4) Interrupt logic,
5) Bus buffer,
6) Memory and I/O device decoders.
2. System memory,
3. Input/Output interface logic.

THE CPU AND ITS SUPPORTING LOGICS

1) System Timing Circuit

The system timing circuit consists of a 14.318 MHz crystal oscillator and the $74 \mathrm{LS} \emptyset 4$ at board location U4. A frequency of 14.318 MHz is generated at pin 2 of U4. This signal is divided by three to obtain a frequency of 4.77 MHz at pin 3 after going through the divide-by-three circuit at Ulø. The clock frequency of 4.77 MHz is supplied to pin 19 of U3 (the CPU) as system clock and the 62-pin expansion slot (EXT-BUS).

## 2) Wait Logic

The wait state logic is necessary to pull the READY input (pin 22) of 8088 low while the system is performing an $I / 0$ read or write. The wait state logic consists of the ICs on U5, U6, U9, U13, and Ul4. When the system (CPU) is going to perform an I/O
read or write, the outputs of $8088^{\prime} \mathrm{s}$ RD (pin 32) and $\overline{W R}$ (pin 29) will be ANDed at the AND gate at U6, whose output will then be sent to pin 1 of the dual 2 to 4 line decoder at Ul4. Since the 8088's IO/M output (pin 28) is sent to pin 2 of Ul4, pin $4,5,6$, 7 of Ul4 will generate one of such signals as $\overline{\text { MEMR }} \overline{\text { IOR }}, \overline{\text { MEMW, }}$, $\overline{I O W}$ depending on the states of the two inputs of pin 1 and pin 2 . The signal lines of $\overline{M E M R}, \overline{I O R}, \overline{M E M W}, \overline{I O W}$ are connected to the pins Bl2, Bl4, Bll, and Bl3 of EXT-BUS through the octal bus driver 74LS 244 at Ul3.
$\overline{I O R}$ and $\overline{I O W}$, after going through EXT-BUS, will again be ANDed at U6 and output from pin 3 of U6 to pin 13 of U 5 (a quad 2 input OR gate). The output of the OR gate will be supplied to the READY input of 8088 (pin 22) through a dual. D type flip flop 74LS74 at U9 in order to generate a wait cycle. (Note that the input to pin 11 of U9 is supplied by pin 2 of Ul0 so that the negative portion of a system clock cycle can be used for system synchronization.) In case a longer period of wait state is needed by a peripheral device, a low pulse can be sent through line Ald I/O CHANNEL READY of the EXT-BUS to pin 13 of $U 9$ to insert extra wait states.

## 3) System Reset Circuit

The RESET signal is first sent to the system reset circuit at pin 1 of U8 (74LS14 - a hex inverter Schmitt Trigger) from the keyboard. After the RESET signal is squared up by the Schmitt Trigger, it is supplied through pin 3 (of the Schmitt Trigger) to pin 21 of the CPU to initialize a system reset cycle. The RESET signal is also present to line B2 of the EXT-BUS. Pin 4 of the Schmitt Trigger is connected to pin 1 of $U 21$ and $U 22$ (octal D type flip flop with clear) to clear the contents of the flip flop.

## 4) Interrupt Logic

An interrupt request generated by a peripheral device is first sent to the CPU through line B8 of EXT-BUS to pin 13 of U8. It is then sent to INTR (pin 18 of 8088) through pin 11 of U4 (a hex inverter). After the INTR signal is accepted by the 8088 , it will generate an interrupt acknowledge (INTA), a low active pulse. The low pulse is sent to the interrupting device through line B5 of the EXT-BUS.

Users can apply a shorting plug (close jumper) at JP2 in order to route interrupt requests from IRQ2, IRQ3, IRQ4, and IRQ7 to the 8088. We will describe how to route interrupt requests to the 8088 later. Note the close jumper is provided in a standard MPFI/88. package. It is illuatrated as follows:


Diagram of a Close Jumper

If you have an adapter card such as the IBM Parallel Printer Adapter (which uses IRQ7 to interrupt the 8ø88), you can plug this adapter card into the optional expansion unit (or a 62-pin $H$ connector which you can solder to the position reserved for it on the main PC board) and apply the shorting plug to route IRQ7 to 8088. Note that the shorting plug is applied to the desired pair of pins as illustrated in the following chart.


The hardware design of MPF-I/88 allows the 8259 Programmable Interrupt Controller to be used to handle interrupt processing. If you intend to use an 8259 to handle interrupt processing with the system, the shorting plug is applied to JP2 in a different way.

Take for example that an adapter card using IRQ2 to interrupt the 8088 is to be used together with the 8259 interrupt controller. You can plug this adapter card into the optional expansion unit (or an on-board 62-pin H connector installed on the main PC board by yourself). And then plug the 8259 card into the expansion unit.

After you have configured the system this way, the close jumper can be applied to JP2 as follows. Note that when an 8259 is used in the system, the close jumper should only be applied to any two of the four pins on the right column, and 8259 pin 17 (INT) is connected to pin B8 (INTR) of the expansion unit.


```
5) Bus Buffer
```

The bus buffer consists of Ul (74LS373 - octal transparent latch), U2 (74LS244 - octal tri-state bus driver), Ull (74LS373), Ul2 (74LS245 - octal tri-state bus transceiver), and Ul3 (74LS244). The 74 LS 373 at Ul is used as a latch for the high order address/status lines Al6/S3, Al7/S4, A18/S5, A19/S6, DT/ $\overline{\mathrm{R}}$, $\overline{S S \emptyset}$, and $\overline{I O} / \mathrm{M}$. The 74 LS 244 at U2 serves as a bus driver for the eight address lines A8 through A15. The 74 LS 373 at Ull acts as a latch for the eight multiplexed address/data lines AD $\varnothing$ through AD7. Because the system uses multiplexed bus configuration, pin 25 of 8088 (ALE - Address Latch Enable) is connected to the clock inputs (pin ll) of the two latches at board location Ul and Ull through pin 13 of the bus driver at Ul3. With the ALE line connecting to the two address latches at $U l$ and Ull, valid address can be latched at the first $T$ state of a bus cycle as soon as the ALE signal is pulled high. Pin 3, 8, and 18 of ul are connected to $\overline{I O} / M, D T / \bar{R}$, and $S S \emptyset$; since they are combined to reflect the state of system bus cycles. They also determine the state of the red LED, which is illuminated when the system is in a HALT state.
6) Memory and I/O Device Decoders
a. The ROM/RAM Decoder

The 74LS 139 (dual 2 to 4 line decoder) at Ul4, 74LS 138 (3 to 8 line decoder) at U7, and the 74LSl38s at Ul6 and U15 are used as memory and $I / O$ device decoders. The line decoder at U14 is the RAM/ROM decoder. Pins 13 and 14 of the line decoder, together with pin 6 of U6, determine whether ROM or RAM is to be selected.
b. The ROM Decoder

The ROM decoder is located at U7. Pins 3 and 6 (address lines Al6 and Al7), pins 1 and 2 (Al4 and A15), and pin 5 of the ROM decoder determine the states of the three outputs Y5, $Y 6$, and $Y 7$ (pins 7, 9, and 10 ) of U7, which in turn govern which ROM chip is selected. Either two $8 \mathrm{~K} \times 8$ or $16 \mathrm{~K} \times 8$ ROM chips can be used as system ROM. The standard MPF-I/88 is built with one $16 \mathrm{~K} \times 8$ ROM chips. Thus, the standard MPF-I/88 has a total memory capacity of 16 K .

If Al6 $=1, \mathrm{Al5}=\varnothing$ and $\mathrm{Al4}=1$, then Y 5 is palled low. When $Y 5$ is pulled low, the ROM chip installed at $U 2 \emptyset$ is enabled. The starting address of this ROM chip is F40ø日.

If Al6 $=1, \mathrm{Al5}=1$ and Al4 $=\varnothing$, then Y 6 is pulled low. When Y6 is pulled low, the ROM chip installed at Ul9 is enabled. The starting address of this ROM chip is $\mathrm{F} 8 \emptyset \emptyset \emptyset$.

If A16 $=1, \mathrm{Al5}=1$ and $\mathrm{Al4}=1$, then Y 7 is pulled low. When Y 7 is pulled low, the ROM chip installed at Ul8 is enabled. The starting address of this ROM chip is FCøø日.
c. The RAM Decoder

The RAM decoder is located at Ul6. The state of pin 4 of Ul6 is determined by Al6 and Al7. The state of pin 5 of Ul6 is determined by Al3 and Al4. The outputs of Ul6, Yø, Yl, and Y2 - are determined by pins 4, 5, 2 (Al2), 1 (All), and 3 (Al5). Either $2 K \times 8$ or $8 K \times 8$ RAM can be used as system RAM. If 2 K RAM is used, the RAM decoding is shown as follows:

If zero is present on Al5, Al4, Al3, Al2, and All, then $Y 0$ is selected. In this case, the starting address of the RAM selected is øøøøø.

If zero is present on Al5, Al4, Al3, and Al2 but with All = 1 , then Yl is selected. In this case, the starting address of the RAM selected is $0080 \emptyset$.

If Al5 $=\emptyset, A 14=\emptyset, A 13=\emptyset, A 12=1$ and All $=\emptyset$, then Y 2 is selected. In this case, the starting address of the RAM selected is $\varnothing 1 \emptyset \emptyset 0$.

If 8 K RAM is used, the RAM decoding :is shown as follows:
If Al5 $=\varnothing$, Al4 $=\varnothing$, and $A l 3=\varnothing$, then $\mathrm{Y} \emptyset$ is selected. In this case, the starting address of the RAM selected is 00000.

If Al5 $=\varnothing$, Al4 $=\varnothing, \mathrm{Al3}=1$, then Y 1 is selected. In this case, the starting address of the RAM selected is 02000 .

If Al5 $=\emptyset$, Al4 $=1$, and Al3 $=\emptyset$, then Y2 is selected. In this case, the starting address of the RAM selected is 04000 .

If 8 K RAM is used, JP3 and JP4 should be re-routed as follows:

|  | JP4 | JP3 |
| :---: | :---: | :---: |
| $2 \mathrm{~K} \times 8$ | Closed | Open |
| $8 \mathrm{~K} \times 8$ | Open | Closed |

d. The I/O Decoder

The I/O decoder is located at Ul5. Pins 1, 2, 3 (A5 through A7), 4,6 (A8, A9), and 5 ( $\overline{\mathrm{IOR}}$ or $\overline{\mathrm{IOW}})$ of the $\mathrm{I} / 0$ decoder are used to determine the I/O decoding. Devices accessed through Ul5 are: 1) the display (I/O port address lAø), 2) the keyboard (I/O addresses 160, 180, and 1Cø), 3)

$$
4-6
$$

the printer (I/O address $1 \mathrm{E} \emptyset$ ), and 4) the audio interface (I/O addresses $18 \emptyset$ and $I C \emptyset$ ). When an $I / O$ port is selected, the corresponding output of the decoder (Y3, Y4, Y5, Y6, Y7) is activated.

## SYSTEM MEMORY

The system ROM chips are located at U18, U19, and U2ø, while the RAM chips are located at U23, U24, and U25. Either 8 K or 16 K ROMs can be installed at locations Ul8, U19, and U2Ø. Either 2 K or 8 K RAMs can be installed at locations U23, U24, and U25. Jumper wires should be applied to U7 or Ul6 in order to select the type of RAM chip used.

## INPUT/OUTPUT INTERFACE LOGIC

The outputs of Ul5 (Y3 through Y7) determine exactly which I/O port is accessed. U2l and U22 are used as the latches for keyboard output data, while U26 is used as the driver for keyboard and tape input data. U27 and U8 are used for processing input signals from the Tape. Tape output signals are sent out from the output of U 21 (pin 5). This pin also determines the state of the buzzer and the green LED.

Pin 3 of U28 (555) generates a 15 ms clock as the source signal for NMI. Pin 4 of U9 is programmable. It can be strapped low to disable an NMI request from pin 4 of $U 9$ when it is desired that an NMI from this pin not to be generated.

017 is used as a latch for printer output data.
The 7805 is a voltage regulator that converts +9 V input to +5 V output. The +5 V voltage needs to be supplied to the system for proper operation. A switching power supply must be used to supply the needed power when expansion card is to be installed to the system.



## Description of I/O Device Drivers

### 5.1 Cassette Output Device Driver

Without a device driver for writing data to tape, you have no way to store data onto tape even if the hardware circuit supports an audio output interface.

Before discussing the tape write device driver, we will describe the relationship between the tape write device driver and the command interpreter, which will affect the way the device driver executes.

## COMMAND INTERPRETER

The MPF-I/88 monitor program contains a command interpreter, which prepares a user-entered monitor command in such a way that it becomes easier for the monitor to process the entered command.

A monitor command is always entered with the command character. For example, if a tape write is to be performed, then the command character is $W$. Sometimes a command is entered with addresses and user-specified information. For exampıe, if you intend to write information to tape, the command line may appear as follows:
>W 100:00 80/'TEST

Once this command line is entered, the command interpreter will count the number of addresses contained in the command line and store this number into CH . It will also count the number of bytes entered as user-specified information and load the number into CL. In the above, example, the number of bytes is four since each of the character in a filename takes one byte.

Each time a monitor command is entered, the command interpreter will be called. When being called, the command interpreter will process the command line entered in the manner described above and then pass the necessary information of the command interpretation process and control to the individual monitor command for further processing.

## SOME BASIC MACRO ASSEMBLER DIRECTIVES

Before going any further to explain the tape write device driver, it is necessary to pause for a while to study the Macro Assembler directives since the monitor program was assembled using Microsoft's Macro Assembler. In order to trace the monitor program thoroughly, you must be familiar with the use of the Macro Assembler.

The PROC Assembler Directive
The tape output driver W CMD begins with the MS-DOS Macro Assembler directive PROC (shōrt for procedure). The PROC direc-
tive is used to make the program more readable to users. During program assembly time, it tells the assembler that a whole PROC block is to follow. In other words, a block of assembly program instructions will follow the PROC assembler directive. A PROC is executed from a CALL or JMP instruction. For more details of the MS-DOS assembler directives, you can refer to Microsoft's Macro Assembler Manual. If you don't have that manual, consult your MPF-I/88 distributor for information on how to purchase that manual.

The W_CMD procedure contains the following important procedures:

```
FILE_WRITE : Write MPF-I/88 tape format to tape.
TAPE-WRITE : Write IBM PC tape format to tape.
WRITE_l_BYTE : Write one byte to tape.
WRITE_I_BIT : Write one bit to tape.
```

The functions of these procedures will be explained later. After reading the descriptions of these procedures, you are suggested to trace these procedures instruction by instruction. Tracing a program is the best way to learn programming.

Now you are suggested to find the W_CMD procedure in the MPF-I/88 Monitor Program Source Listing. To get to know how to read the monitor source program, you need to refer to the Microsoft's MSDOS Operating System Macro Assembler Manual and Microsoft's Cross-Reference Utility for MS-DOS Operating System. If you do not know how to get these two manuals, please consult your MPFI/88 distributor. But even if you do not have the two manuals at hand, we will still teach you how to read the monitor source program.

To find the W_CMD procedure, you need to use the cross reference section of the monitor source program listing. The first page of the monitor source program listing comes under the heading

The Microsoft MACRO Assembler, Version 1.25 Page 1-1

That message says that the monitor source program was assembled using Microsoft's MACRO Assembler, Version 1.25. Since there are several different versions for the Macro Assembler, it is important to note the version number in order to distinguish among different versions. Page number is printed together with the heading on each page for easy reference. What comes on the next line following the heading is the date it tells when the monitor source program was assembled. A general practice is that a monitor program will have to be assembled for many times before it is finally released. From the program listing of the MPF-I/88 monitor program, you will know that the current release of the monitor program is based on the source program which was assembled on Jan. 17, 1985. Sometimes it is possible for a company to upgrade the software without prior notice..

## SYMBOL TABLE

Thumbing through the monitor source program listing, you will discover that there are 78 pages which are printed under the same heading. Then you will come across the part designated as the symbol table for the source program you have just gone though. The symbol table lists all the symbols used in the program and gives such information as type, value, and attribute related to a symbol. Please refer to Microsoft's Macro Assembler Manual for details. The symbol table comes under the heading:

The Microsoft MACRO Assembler, Version 1.25 Page Symbols-l

You will find that there are a total of 14 pages of symbol table.

## CROSS REFERENCE

Then comes the cross reference section which is printed under the heading:
Symbol Cross Reference (\# is definition) Cref-1

You will find that there are a total of 14 pages of cross reference.

The most efficient way to find a routine in the source program such as $W$ CMD is to use the cross reference. The entries in the cross reference section are listed alphabetically. To find the location of the procedure W CMD, you should go through the entries until you found $W$ _CMD. On page 14 (Cref-14) you can locate the entry of W_CMD. It is listed as follows:

W_CMD .................. 2940\# 29914083
The three numbers following the procedure name W_CMD are the line numbers affixed to each program line in the monitor source program listing by the Macro Assembler. Note that each line of the monitor source program listing is prefixed with a line number. The three numbers are where you can find the name W CMD. The line number with a \# sign is where the name $W$ CMD is defined. To find out how W_CMD works, you should refer to line 2940 which is located on page 1-54.

The ASSUME Assembler Directive
Following the CLI instruction is the assembler directive ASSUME. This directive tells the Macro Assembler where (in which segment) symbols can be referenced. In the tape output driver program, symbols can be referenced through CS and DS registers. The code segment is pointed to by CS register and the data segment is
pointed to by the DS register.

## LABEL

To output a bit from the system, you must first load the DX register with the I/O port address (180H), which is specified by the label TAPE_IO_OUT. A label is a name which is converted to an address when the program is assembled by the assembler. A label is usually the destination for a JMP, CALL, or LOOP instruction.

For more detailed definition for LABEL and the use of the LABEL directive, please refer to Microsoft's Macro Assembler Manual.

The W_CMD procedure contains the following labels:

```
W_CMD_1
W-CMD-2
F\overline{I}LE \overline{LEADER}
WRITE BLOCK
WRITE-CRC BYTE
WRITE_TAIEEER
```

When a program is too complex to trace, you are suggested to trace the labels first and then you will be able to know the program logic, based on your understanding of labels and procedures.

Now we are going to introduce to you some basics on the write-totape device driver.

Bit 6 of the output port TAPE_IO_OUT is the bit from which data is written out

When information is to be output from the system, bit 6 of the port specified by TAPE_IO_OUT is used to send out the bit string.

## Disable Interrupt

The DISABLE_INT routine clears the interrupt flag and NMI interrupt $s \bar{o}$ that a tape write operation will not be interrupted by another event.

## OUTPUT A BIT 1

When information is written to tape, actually a bit string consisting of zeroes and ones are output serially from bit 6 of TAPE_IO_OUT port.

When a one is to be output, bit 6 of port 180 H actually outputs a one ms (millisecond) pulse with a high 500 ns (nanosecond) half cycle and a low 500 ns half cycle.

## OUTPUT A BIT Ø

When a zero is to be output, bit 6 of port 180 H actually outputs a $\varnothing .5 \mathrm{~ms}$ (millisecond) pulse with a high 250 ns (nanosecond) half cycle and a low 250 ns half cycle.

## FUNCTIONAL DESCRIPTION OF TAPE OUTPUT DRIVER

The following is a functional description of the tape output driver W_CMD.

After the command information as processed by the command interpreter is submitted to the individual command, the individual command will examine if the command is entered according to the command syntax. If it is entered according to the command syntax, a CALL or JMP instruction will be executed to perform the desired functions. If not, the command will set the Carry flag and a RET instruction will return program control to the command interpreter, which will then display the error code telling the user that the command entered is not executable because of command syntax error. Note that when an error is detected by the individual command, it will always set the Carry flag to let the command interpreter know that an error has occurred..

For the W_CMD routine, it will first check if the entered command follows the defined syntax of the command. If not, an error message will be shown. The W_CMD routine assumes that a memory range will be output to tape, thus the starting address of the memory range should always be smaller than the ending address. If the starting and ending addresses are entered otherwise, then a range incorrect error will be displayed.

## FILE_NAME_FILLER -- Filler Bytes

After W_CMD has performed the command syntax and the memory range checks, ${ }^{-}$it will check whether the length of filename is less than eight characters. The length of a filename should never be greater than eight bytes (characters). If it is greater than eight characters, then error message will be displayed by the command interpreter. If the filename length is less than eight characters, the $W$ _CMD routine will continue by calling the FILE_NAME_FILLER.

An 8-byte memory space is reserved for the characters which make up the filename. If less than eight characters are used, FILE NAME FILLER will fill the unused memory space with the ASCII code for the space character (20H) and execute a RET to the main program to execute W_CMD_2. W_CMD_2 will place the end of filename code $(\emptyset A \emptyset H)$ to $\bar{t}$, position immediately following the memory space containing the filename. The remaining instructions of W_CMD_2 are designed to prepare a set of pointers and counter such as the ES, SI, and CX. The ES and SI are loaded with the
segment and offset addresses of the starting address, respectively, while $C x$ is loaded with the value of file length.

FILE_WRITE -- Writing MPF-I/88 Tape Format to Tape
After loading the pointers and counter with appropriate values, the tape output driver will write the MPF-I/88 tape format to tape. MPF-I/88 tape format is described below:

MPF I/88 TAPE FORMAT


The MPF-I/88 tape format starts with a file leader. The file leader is 256 consecutive bytes of zeroes. The file leader is designed to let the system know that a file is about to start when data is to be read back to the system. After writing the leader to tape, the tape output driver will write a. sync bit 1 and a sync byte 16 H , which is followed by the filename, starting address of the memory range to be output, and file length, to tape.

Writing a $\varnothing .2$ Second Delay to Tape
Since the tape input device driver is designed to be able to read information stored in IBM Personal Computer tape format, the MPFI/88 tape output driver will also write the IBM PC tape format to tape with the TAPE_WRITE procedure. But before writing the IBM PC tape format to tape, a 0.2 second delay is output to tape to separate the MPF-I/88 and IBM PC tape format.

TAPE_WRITE -- Writing Data Block to Tape
After writing the 0.2 second delay, the tape output device driver will write data block to tape.

WRITE_BLOCK
This block of instructions (sometimes a block of instructions is also called a program module) performs the actual data output operation. It calls WRITE_BYTE, and WRITE_l_BYTE in turn calls WRITE_l_BIT in order to output data to tape.

WRITE_FILLER_BYTE

Data is written to tape in units of 256 bytes. In other words, 256 bytes form a data record. If the data to be recorded unto tape is less than 256 bytes, the unused bytes are filled with filler bytes, which is meaningless to the system when they are read back from tape. Since one data record is insufficient for recording the tape format, the unused area of the second data record is filled with filler bytes.

WRITE_1_BIT and WRITE_1_BYTE
Data is written to tape one bit at a time. The data bit to be output is first placed in the Carry flag and then output to bit 6 of port TAPE IO_OUT. One byte of data is output by using the LOOP WRITE_ALÉ_BIT instruction.

## WRITE_CRC_BYTE

When WRITE_l_BYTE is executed, the subroutine CRC GEN (CRC byte generator) is called. CRC GEN is called to generate the values to be placed in the two $C \bar{R} C$ bytes. After 256 bytes have been output to tape, WRITE_CRC_BYTE will write two CRC bytes to tape.

## WRITE_TAILER

After the whole memory range is output to tape, a file tailer will be output to tape by WRITE TAILER. The file tailer consists of four bytes of 1 .

## A CLOSER LOOK OF WRITE_1_BIT

Although we assume that at this time you have cultivated the habit of tracing the instructions of a program in order to follow the logic flow of a program, we still feel you may be interested in some of the programming techniques applied to write the tape output driver. We will trace the WRITE_l_BIT procedure in more detail below.

DISPLAY_250
After PUSHing $C X$ and $A X$ onto the system stack (This is for saving the values of $C X$ and $A X)$ for future use, since the values of these two registers will be altered in the WRITE 1 BIT procedure), the value of the variable DISPLAY_250 ( $39=\overline{2} 7 \bar{H}$ ) is loaded into CX. This value and TUNING_1 (17 =-11H) make sure that when a zero is output, the pulse wave for a zero will consist of a high 250 ns half cycle and a low 250 ns half cycle as illustrated below:


PULSE WAVE FOR A BIT $\varnothing$
Note that $\emptyset C \emptyset H$ is loaded into $A L$ in the first instruction of W BIT ø. This value represents a bit pattern of 11000000 . This bit pāttern is then output to port TAPE_IO_OUT which is addressed by DX. Note bits 7 and 6 are both one a $\bar{t}$ this time. Bit 6 is used to access the TAPE_IO_OUT port. Bit 7 actually has nothing to do with tape output driver. However, if bit 7 is set to $\varnothing$, then you won't be able to activate the printer when you intend to access the printer later. This is because that bit 7 of port 180 H is used for printer strobe.
$A L$ is ANDed with the value $\emptyset B E H$ in order to set bit 6 of TAPE_IO_OUT to zero. After bit 6 is set to zero as a result of the - AND operation, the bit pattern 10111111 is output to TAPE_IO_OUT using the OUT instruction. This begins the low 250 ns half cycle of a zero pulse wave.

## The Carry Flag

The instruction JNC W_BIT_ $\varnothing$ A in the WRITE_l_BIT procedure is used to determine if a $\bar{b}$ it $\bar{\emptyset}$ is to be output ${ }^{-} \bar{o}$ tape. If it is, program execution will flow to W_BIT $\emptyset$ as we have just mentioned. If the carry flag is set, then a bit 1 is to be output to tape and W_BIT_l will be executed. Note that when a bit 1 is to be output to tape, the time delay for the LOOP operation will be lengthened by adding DISPLAY 250 to TUNING_2 $(61=3 D H)$. This is because a bit 1 takes a high 500 ns half $\bar{c} y c l e$ and a low $5 \Leftrightarrow 0 \mathrm{~ns}$ half cycle to represent. The pulse wave for a bit 1 is illustrated as follows:


The values for DISPLAY_250, TUNING_1, and TUNING_2 are caculated by summing up the exe $\bar{c} u t i o n ~ t i m e ~ o \bar{f}$ each instruc $\bar{t} i o n$ involved in a WRITE_l_BIT operation. You can try to figure out how to calculate $\overline{\text { these }}$ values as an exercise.

### 5.2 Cassette Input Device Driver

Without a device driver for reading data from tape, you have no way to access data which is stored on tape even if the information was previously stored on tape with a tape output (write-to-tape) device driver such as the one we have mentioned in the previous chapter.

If you have already traced the instructions in the previous experiment, then the read-from-tape device driver to be discussed will be easy for you to understand.

Instead of discussing the instructions one by one, we will study the device driver modularly. In other words, the monitor command $R$ (or the R_CMD procedure) is discussed according to the functions of eāch procedure used in the tape input device driver.

The device driver allows you to read MPF-I/88 or IBM PC formatted tape. However, if you intend to load a tape of IBM PC tape format to the memory of MPF-I/88, you must make sure there is enough amount of RAM for the program to be loaded.

You are suggested to read the chapter on $I / O$ programming of this manual in order to get some basic $I / O$ programming concepts before reading the following paragraphs any further. You are also suggested to trace the instructions of the procedures carefully as listed in MPF-I/88 Monitor Program Source Listing in order to learn the art of 8088 assembly language programming. Tracing a program can be one of the best ways to learn programming.

After reading the chapter on I/O programming and open up your MPF-I/88 Monitor Program Source Listing, you are ready to read further.

The device driver (procedure R_CMD) contains the following procedures:

```
EILE_READ
TAPE-READ
READ-BLOCK
READ_1_BYTE
READ-1-BIT
READ_HA\overline{LF_BIT}
```

A smart way to learn programming is to trace a program modularly. You are suggested to try to figure out the function of each procedure and then the function of labels contained in the R_CMD procedure.

If a procedure is too complex to trace, examine the functions of labels related to the procedure first and then you will have some ideas of how the procedure works to complete a specific task. This is the kind of decipline that good programmers need.

LABEL
A label is a name that serves as the target of LOOP, JUMP, and CALL instructions. In other words, a label is used as the operand for LOOP, JUMP, and CALL instructions. A label is assigned an address by the assembler. A label is entered by the program in the source program. After the source program has been assembled, labels are converted to addresses by the assembler. Please refer to Microsoft's Macro Assembler Manual for more details about label.

## FUNCTIONAL DESCRIPTION OF THE TAPE-READ DEVICE DRIVER

The following is a functional description of the tape-read device driver.

Check If a Command Line Is Entered Correctly
To read data from tape, the tape input device driver first checks if the command line was entered without syntax error and whether a legal filename was entered.

As you may recall, the command interpreter will submit some data to the $R$ command (the read-from-tape device driver). The case is similar to the $W$ command. In case a command line is entered as follows:
>R <addr>/<filename>
The command interpreter will store the number of addresses entered in CH and the number of characters which make up the filename in CL.

Two CMP instructions are used to check if the command line was entered without syntax error and whether a legal filename was entered. If an error is detected, the command interpreter will display the corresponding error code of that error.

If the command line is entered correctly, the device driver will execute the FILE READ procedure to fetch the MPF-I/88 file leader, including the sync bit, sync byte, etc.

Since data is written to tape in a pre-defined tape format as mentioned in the previous experiment and Chapter 8, I/O Programming, of the MPF-I/88 User's Manual, data is read back into the system according to the same tape format. Thus, after MPFI/88 file leader has been read from tape, the device driver will execute procedure TAPE_READ to fetch the IBM PC tape leader.

After the IBM PC file leader has been fetched, the device driver will execute the procedure READ_BLOCK to fetch the 256-byte data record and the accompanying CRC bytes.

After all the data records and the accompanying CRC bytes have been read back to system memory, the device driver will execute procedure READ TAILER to fetch the four tailer bytes to complete the R_CMD procē̄ure.

Unlike the $W$ CMD which writes to tape one bit at a time using procedure WRITE_1_BIT, the most critical procedure contained in the R_CMD procedure is READ_HALF_BIT.

## A CLOSER LOOK OF READ_HALF_BIT

The instruction IN $A L, D X$ is used to read data from bit 7 of input port TAPE IO IN ( $1 \mathrm{C}, \emptyset \mathrm{H}$ ) to system. As you may remember, a bit $\emptyset$ is the equivalent of a pulse whose pulse width is 500 ns (consisting of a low 250 ns half cycle and a high 250 ns half cycle) while a bit 1 is a pulse with a pulse width of 0.5 ms (consisting of a low $50 \emptyset \mathrm{~ns}$ half cycle and a high 500 ns half cycle). A low is sensed from bit 7 of the tape input port lCOH (using IN AL,DX) is when nothing is sent from tape. Once a high is sensed, it means either a bit $\emptyset$ or a bit $l$ is read from tape.

Detecting a High from Bit 7 of the Tape Input Port
The instruction XOR AL,TAPE_STATUS does the job.
TAPE STATUS is a memory location which is assigned with the variāble name TAPE_STATUS by the DB (Define Byte) assembler directive.

The DB assembler directive tells the assember to reserve a memory space (which is identified by the variable name TAPE_STATUS) for a value, which may be altered during program execution.

TAPE STATUS, as its name implies, is used to signal the tape status. If a high is sensed from bit 7 of the tape input port, the contents of this variable are set to l. If a low is sensed, the value of this variable is set to $\varnothing$.

Upon system initialization, the value of TAPE STATUS is cleared to $\emptyset$. If $A L$ contains a zero, then the zero $\bar{f} l a g$ is set and the instruction JS READ_NEXT_STATUS will cause READ_NEXT_STATUS to be executed again in ō$d e r ~ \bar{~} o ~ d e t e c t ~ a ~ l o w-t o-h i g h ~ t r a n s i t i o n ~ o f ~ b i t ~$ 7 of tape input port. If a non-zero value is stored in $A L$, then it means that a low-to-high transition occurs at bit 7 of the tape input port. After this low-to-high transition is detected, the value of TAPE_STATUS is altered.

When a low-to-high transition is detected at bit 7 of the tape input port, it means that either a zero or a one has been read by the system.

But how does the system distinguish between a bit $\varnothing$ and a bit 1 ?
The instruction $O R C X, C X$ does this job. $C X$ contains the value specified by $2 x$ DELAY_375. This value is ORed with itself in order to detect if a zēro is contained in cX. If CX contains a zero, it means the counter $C x$ has counted to zero when TAPE_STATUS is changed. If this is the case, a one was read from tape to system. If the Sign flag is not set, it means a non-zero result is in CX (this indicates that a low-to-high transition occurred before the value in $C X$ was decremented to zero), In this case, a bit $\varnothing$ is read from tape to system.

It is the counter value stored in $C X$ that determines if a bit $a$ or bit $l$ was read from tape. This value is derived from summing up the execution time of the related instructions.

By storing an appropriate value in CX, you can detect whether a bit $\emptyset$ or a bit 1 is read from tape in a half cycle.

### 5.3 RS-232-C Interface Driver

When transmitting data, it can be transmitted serially (one bit at a time) or in parallel (eight bit a time). Data is usually transferred to a near-by printer in parallel. But data is transmitted to a remote work station or a computer network via a serial communications link such as a telephone line.

When two devices are installed next to each other, then it is much faster to transmit data in parallel than serially. However, serial data transmission is often used for data communications. This is because when data is to be transmitted to a remote place, using serial communications line is much more economical than using parallel data communications lines.

The major drawback of serial communications is that it takes a longer period of time to transmit the same amount of data as compared with parallel communications.

THE EIA RS232-C INTERFACE
Most popular microcomputers support serial communications with built-in or optional serial communications ports. Currently there are several common serial communications interfaces being used. The most popular serial communications interface is RS232-C as set forth in the Electronics Industries Association standard.

## CONTROL SIGNALS

Start Bit
In a serial communications link, data is sent out one bit at a time together with control information. When the system is sending out data, it must have a way to tell the receiving device that when the data will be transmitted. In reality, the system will transmit a start bit when data is to be transmitted. A start bit is usually a logical $\varnothing$ on the transmission line. In this case, the transmission line is said to be in the spacing state.

Stop Bit
When a data transmission has been completed, the system must tell the receiving device that the transmission has completed. This is done by sending stop bit(s) to the receiver. There can be 1 , l.5, or 2 bits depending on the exact data transmission environment. After stop bit has been received, the receiving device does not look forward to receive data from the transmission line unless another start bit is received. A stop bit is normally a logical high on the transmission line. When the transmission line is logical high, it is said to be in a marking state.

Parity Bit
When the data communications line is very long, you can add a parity bit for each character to be transmitted. Parity bit is added to ensure the accuracy in data transmission. The parity bit may be a $\emptyset$ or a l. If even parity check is selected, then the number of 1 bits which make up the data bits and parity bit must be even. If odd parity check is selected, then the number of 1 bits which make up the data bits and parity bit must be odd.

## Data Bits

The data bits are transmitted to the receiving device following the start bit. There can be $5,6,7$ or 8 data bits. The number of data bits must be consistent in the same data transmission. But the number of data bits may not be fixed in each data transmission. Data bits are transmitted least significant bit first. By not fixing the number of data bits, the transmission can be speeded up.

The Baud Rate
The data transmission speed is measured in bits per second (bps). It is referred to as the baud rate. If a device is said to operate at $960 \emptyset$ baud, it actually transmit or receive bit string at $960 \emptyset$ bits per second.

THE $825 \emptyset$ ASYNCHRONOUS COMMUNICATIONS ELEMENT
The job of converting data into a bit string together with control information would be quite time consuming and difficult for human beings. Thus, a special-purpose microprocessor is designed to handle serial data communications - the 8250.

The 8250 can be programmed easily to handle serial data communications. The 825 g must be initialized before being used. That is to say you have to tell the 8250 (by using the OUT instruction) the desired baud rate, the number of data bits and stop bits, and the type of parity check. such information is generally known as serial communications protocol.

Please refer to the data sheet provided by the manufacturer of the 8250 async communications element for more details.

The following is a description of a routine for doing RS232-C serial communications. It is a subroutine contained in MPF-I/88 monitor program. You can use that routine in your own program in order to perform RS232-C serial communications. Or, you can design your own RS232-C serial communications routine after you have become familiar with RS232-C serial communications programming. You can use the instruction INT 13 H to use that routine. But before invoking that routine by entering the INT 13 H instruction, you should load appropriate values (usually referred to as input parameters) into the proper 8088 registers. The input parameters are then passed to the appropriate registers in the 8250 .

The RS 232-C routine, also called RS232-C device driver, performs the following four functions:

1) Initializes the 8250 .
2) Transmits data - one character at a time.
3) Receives data - one character at a time.
4) Read the status of the 8250 .

The RS232-C device driver can be divided into four modules or blocks. Each module performs a specific function as described above. The initialization function is identified by the lable FUND in the program listing. The character transmission function is identified by the label FUN_l, while the character receive function by FUN_2. The status $\bar{r} e a d$ function is identified by the label FUN_3.

The device driver starts with saving the current state of $D X, B X$, and DS registers by pushing their contents onto the stack. The fourth instruction CALL CDS sets the contents of data segment to zero. By setting the value of DS to zero, the data stored in the first 2 K system memory for system use ( $\varnothing: \varnothing$ to $\varnothing: 7 \mathrm{FF}$ ) can then be accessed by the RS232-C device driver. The sixth instruction loads zero into the counter TIME_COUNT. Since the counter is located in memory location 0:510, the device driver won't be able to access the counter unless DS points to zero.

Since the AX register will be used for passing input parameters to the asynchronous communications element 8250 , the contents are loaded into the $B X$ register for temporary storage in the fifth instruction, which is located in the offset address FCEØH in the code segment.

The seventh and eighth instructions - CMP AH, 3 and JA R2Ø - are designed to determine if a legal function call is made. If the value stored in $A H$ is greater than 3, than a jump instruction is executed to return the control to the calling program.

If the zero flag is set, it means that the value of AH is 3 . When $A H=3$, the module (function) for returning 8250 status will be executed.

The 10 th and 11 th instructions test if $\varnothing$ is stored in AH. If it
is, the sign status is set to 1 and a jump instruction will cause the function FUNø to be executed.

The 12 th and 13 th instructions test if $l$ is stored in AH. If it is, the sign status is set to 1 and a jump instruction will cause the function EUNl to be executed.

If the above jump instructions are not executed, then it is obvious 2 is stored in AH. If this is the case, FUN_2 is executed. As you may still remember, FUN 2 is responsibl $\bar{e}$ for receiving data from a RS $232-C$ device. Let ${ }^{\top}$ s examine how this is done by the RS232-C device driver.

## INPUT A CHARACTER FROM AN RS232-C DEVICE

When data is to be input from an RS232-C device, a message should be output to the transmission device telling the transmission device that the system is ready to receive data. The message should be sent to the modem control register of the transmitting 8250 .

To send information to a register inside 8250 , you must know the address of that register. Two sets of $I / O$ port addresses can be assigned to the registers inside 8250 . The first set of $I / O$ port addresses that can be assigned to 8250 registers ranges from 3 F 8 H through 3 FEH , while the second set of $\mathrm{I} / \mathrm{O}$ port addresses which can be assigned to 8250 regiters starts from 2 F 8 H through 2 FEH . The I/O port addresses assigned to 8250 registers are listed as follows:

| I/O Port <br> Address | Input on <br> Output | Register |
| :--- | :--- | :--- |
| 3F8H | Output | Transmitter holding register |
| 3F8H | Input | Receiver data register |
| 3F8H | Output | Baud rate divisor (LSB) |
| 3F9H | Output | Baudrate divisor (MSB) |
| 3F9H | Output | Interrupt-enable register |
| 3FAH | Input | Interrupt-identification register |
| 3FBH | Output | Line-control register |
| 3FCH | Output | Modem-control register |
| 3FDH | Input | Line-status register |
| 3FEH | Input | Modem-status register |

As you can see from the above table, the $I / O$ port address for the modem control register is 3 FCH . Since the DX is loaded with the lowest port address assigned to 8250 registers, the first instruction in the EUN 2 module adds 4 to DX (which contains 3F8H) in order to access the modem control register.

Actually two signals are sent to the modem control register -data terminal ready (DTR) and request to send (RTS). The two signals are sent to the modem control register by outputing the value 3 through AL register.

After sending the two signals to the transmitting device, bit $\emptyset$ and bit 1 of the modem control register are set to 1 . This is illustrated as follows:


$$
* * \text { Modem Control Register } * * *
$$

Before receiving information from the transmitting device, you
must also make sure that the transmitting device is ready to send
information. This can be done by reading the modem status
register, which is assigned port address 3FEH. The modem status
register contains eight bits with each bit signaling a specific
status. The modem status register is illustrated as follows:

*** Modem Status Register ***
To make sure if the transmitting device is ready, we check whether bits 4 and 5 are set to l. If they are set, i.e., data set ready and clear to send, the device driver will check the next condition - if bit $\emptyset$ of the line status register is set. If it is set, then a character can be input from the transmitting device. If bit $\varnothing$ of the line status register is not set, the device driver will keep testing bit $\emptyset$ of the line status register until it is set to l. The line status register is shown as follows:


If bits 4 and 5 are not set, the RS232-C device driver will call the CHK TIME subroutine. The counter TIME COUNT is decremented by CHK TIME subroutine. If the counter is not decremented to zero, the device driver will loop back to check bits 4 and 5 of modem status register. If bits 4 and 5 are set, the device driver will check bit $\emptyset$ of line status register, if that bit is set, then a character will be transmitted from the transmitting device to the system.

If the counter TIME_COUNT is decremented to zero, it is assumed that no data will be sent to the receiving device and a jump instruction will cause CHK_TIME_l to be executed. This subroutine will set the Carry fla $\bar{g}$ and then execute a RET instruction. After the RET instruction has been executed, the TIMEOUT subroutine will be excuted. The TIMEOUT subroutine will make another jump to IN_STATUS before returning the control to the calling program.

READ THE STATUS OF 8250
FUN 3 is used to examine the status of 8250 . After making this function call, AH will contain the contents of line status register, and AL will contain the contents of modem status register.

The first few instructions load zero into $C H$, and then add 4 to DX so that DX will point to the line status register. Note that the instruction MOV $\mathrm{CH}, \varnothing$ is used to clear the contents of CH to $\emptyset$. This instruction, together with OR AL, CH and MOV AH, AL, sets bit 7 of the line status register to zero. When bit 7 of the line status register is zero, time-out won't occur. The contents of line status register are first input to AL. After the line statuses are ored with the contents of CH (zero), the results are moved to $A H$. At this time, AH contains the line statuses.

The contents of $C H$ is then ored with themselves. This instruction is here in order to set the zero flag for future use by the JNZ RTS instruction. If the zero flag is set, the original contents of $A L$, which was moved to $B L$ in the fifth instruction of the RS232-C device driver, are loaded from BL to AL. Then program control will be returned to the calling program. If the zero flag is not set by the OR instruction, DX will be incremented to point to the modem status register. The IN AL,DX instruction is then used to return modem statuses to AL.

INITIALIZE THE $825 \emptyset$
To initialize 8250, you have to load AH with zero, AL with the desired parameters, and DX with port address 3 F 8 H .

An AND instruction is placed in the beginning of FUN_ $\varnothing$ to isolate the three most significant bits. In other words, this instruction ignores the state of bit 0 through bit 4 contained in AL. Then CL, which is used as a counter here, is loaded with five. The contents of AL are then shifted right five times. After the shift operation, the contents of $A L$ are loaded into CL.

We will pause here for a while to study how serial communications protocol is loaded into 8250 . The initialization will affect the following registers in 8250 :

1) Baud rate divisor (LSB) - Port address 3 F 8 H
2) Baud rate divisor (MSB) - Port address $3 F 9 H$
3) Line control register - Port address 3 FBH
4) Interrupt enable register - port address 3 F 9 H

## Initializing the Baud Rate Divisor Registers

After the initialization, each of the baud rate divisor registers is loaded with a specific value. The value is called baud rate divisor value. For example, if a baud rate of 110 is desired, 94 H is loaded into baud rate divisor register (MSB) and 17 H is loaded into baud rate divisor register (LSB). If a baud rate of 150 is desired, $\emptyset 3 \mathrm{H}$ is loaded into baud rate divisor register (MSB) and $\emptyset \emptyset \mathrm{H}$ is loaded into baud rate divisor register (LSB). The relationship of the desired baud rates and their corresponding baud rate divisor values are listed as follows:
*** Table of Baud Rate Divisor Values ***

| Desired Baud Rate | Value for Baud-Rate-Divisor Registers |  |
| :---: | :---: | :---: |
|  | MSB | LSB |
| 50 | 69H | ØøH |
| 75 | Ø6 H | ø日H |
| 110 | 04 H | 17H |
| 134.5 | 03H | 59H |
| 150 | 63H | $\emptyset \varnothing \mathrm{H}$ |
| 300 | Ø1H | $8 \emptyset \mathrm{H}$ |
| 600 | $\emptyset \emptyset \mathrm{H}$ | COH |
| 1200 | $\square 0 \mathrm{H}$ | 60 H |
| 1800 | 00 H | 40 H |
| 2000 | $\emptyset 0 \mathrm{H}$ | 3AH |
| 2400 | $\emptyset 0 \mathrm{H}$ | 30 H |
| 3600 | 00 H | 20 H |
| 4800 | 00 H | 18H |
| 7200 | 00H | 10 H |
| 9600 | $\emptyset \emptyset \mathrm{H}$ | $\emptyset \mathrm{CH}$ |

## Initializing the Line Control Register

The function call FUN $\varnothing$ will also load information on the type of parity, stop bit, and character length to the line control register. The function of each bit in the line control register is briefly described in the following diagram.


The line control register is initialized in our function call with the OUT DX,AL instruction. Before this instruction is executed, the contents of $A L$ is anded with a bit mask $1 F H$ in order to zero out the first three most significant bits.

## Initializing the Interrupt Enable Register

After the line control register is initialized, the function call will initialize (disable) the interrupt enable register. Handling serial communications with interrupt would be very complex. Since the use of interrupts is not necessary for serial communications, the interrupt enable register is usually disabled.

We will continue explaining the function call FUND. After shifing $A L$ and loading the contents of $A L$ to $C L$, the routine will determine if CL contains $\varnothing$ using the $O R C L, C L$ instruction. If it is, a jump to BAUD_OUT will be executed. Note that before the OR instruction, AX is loaded with the baud rate divisor value 6417 H $=1047$ (in decimal). The baud rate divisor value is then loaded into $C X$ in preparation for use by two MOV instructions which will move the value to the baud rate divisor registers.

To access the baud rate divisor registers, bit 7 of the line control register should be set to 1 . To achieve this goal, we use the instruction $A D D D X, 3$ to make $D X$ points to the line control register. Then the MOV AL, 80 instruction and OUT DX,AL is used to set bit 7 of the line control register.

To load the baud rate divisor value to the baud rate divisor registers, we POP DX so that DX points to the baud rate divisor register (LSB). Now the LSB value is loaded to AL and OU'T to DX. Then DX is incremented and the MOV and OUT instructions are used again to load the MSB baud rate value to the MSB baud rate divisor register.

Now the baud rate divisor registers have been set properly. The following five instructions are used to initialize the line control register so that 8250 will know the number of stop bits, the parity type, and character length. As you may remember, BL is actually stored with the original value of $A L$-- the input parameter. We will move this value to AL and use a bit mask lFH to eliminate the first three most significant bits -- those bits used to specify the baud rate. The AND operation performs this job. After the AND operation, AL only contains such information as the number of stop bits, the parity type, and character length. After incrementing $D X$ so that $D X$ points to the line control register, an OUT instruction is used to load the line control register with appropriate serial communications protocol.

Now we are going to disable the interrupt enable register, which can be disabled by setting its value to zero. We first decrement $D X$ so that the value of $D X$ points to the interrupt enable register. Then we use the XOR instruction to zero out AL. By using the OUT DX,AL instruction, zero are sent to the interrupt enable register.

Now that the 8250 has been initialized, the IN STATUS routine will be executed to return serial communications $\bar{s}$ tatuses to $A X$.

## OUTPUT A CHARACTER -- FUNCTION 1

When you intend to output a character through the serial communications line, you must load AH, AL, and DX with appropriate values. This is listed as follows:

1) $\mathrm{AH}=1$
2) $\mathrm{AL}=$ The character to be transmitted.
3) $D X=$ Port address.

Function 1 will return the contents of line status register in $A H$ if a character is transmitted successfully. If the character is not transmitted successfully, then bit 7 of $A H$ is set to 1 .

FUN_ will first output the status of the transmitting device to modem control register. If bits $\varnothing$ and $l$ of the modem control register are set, it means that the transmitting device is ready to send out information.

Then it will read the status of modem status register. If both bits 4 (clear to send) and 5 (data set ready) are set, it means that the receiving device is ready to receive information.

Even after you have ensured that both the transmitting and receiving devices are ready, character still will not be transmitted unless bit 5 (transmitter holding register empty) of line status register is set. If it is set, then a character will be output to the receiving device, and program control will be returned to the calling program with the contents of line status register stored in AH.

Things may not be going that smoothly sometimes. What will happen if bits 4 and 5 of the modem status register are not set? What if bit 5 of line status register is not set as expected?

If bits 4 and 5 of the modem status register are not set
A time counter (TIME COUNT) is designed to solve this problem. As you may remember, -a zero was loaded into the counter when the RS232-C device driver was first invoked. Once FUN l finds out that bits 4 and 5 are not set, it will call the CHK TIME subroutine. The CHK_TIME subroutine will decrement the time counter TIME_COUNT by one from FFFFH and check if the counter has counted to zēro. If the counter has not counted to zero, FUN_1 will go back and check bits 4 and 5 again. If these two bits are set, FUN_l will check bit 5 of the line status register. Otherwise, it will call CHK_TIME again.

If bits 4 and 5 are not set when TIME COUNT has counted to zero, FUN_l will jump to CHK_TIME_l, set the carry flag, and then execute TIMEOUT and jumpt to $\bar{I} N$ STATUS so as to load the contents of line status register to $A \bar{H}$ and return program control to caller.

The counter is designed for returning program control to the calling program if bits 4 and 5 of the modem status register are not set.

If bit 5 of line status register is not set
If bit 5 of line status register is not set, FUN 1 will also call CHK TIME, decrement the time counter TIME OUT, -and check if the con $\bar{t}$ ents of time counter is decremented to zero. If the counter has not counted to zero, FUN 1 will go back and check bits 4 and 5 again. If these two bits are set, FUN_l will check bit 5 of the line status register. Otherwise, it wī1 call CHK_TIME again.

If bits 4 and 5 are not set when TIME_COUNT has counted to zero, FUN_1 will jump to CHK TIME_1, set The carry flag, and then execute TIMEOUT and jump $\bar{t}$ to $\bar{I} N \_S T A T U S$ so as to load the contents of line status register to $A \bar{H}$ and return prograin control to calling program.

### 5.4 LCD Driver

The MPF-I/88 supports a 20 -column by 2 -line physical LCD display. Therefore, $2 \emptyset$ by 2 , or $4 \emptyset$ characters can be displayed on the LCD at one time.

Each character can be one of the characters supported by the MPFI/88. It takes a byte to represent a single character.

A memory space of $48 \emptyset$ bytes in the system RAM is used as a display buffer so that $M P F-I / 88$ supports a logical display screen of $2 \emptyset$ columns by 24 rows. You can scroll the logical screen freely to view the desired portion of the logical display. Refer to MPF-I/88 User's Manual for how to scroll the display. In other words, with the buffer you are faciliated to see totally 24 rows of memory contents by pressing the ALT_A or the ALT_Z key.

There are $4 \emptyset$ display positions on the physical LCD with each one has a physical address corresponding to it. However, each display position of the LCD is not addressable by the 8088.

The leftmost position of the first row is assigned with the address 80 H , the rightmost of the first row is 93 H , the leftmost of the second row is COH , and the rightmost of the second row is D3H. We can view the 40 display positions on the LCD screen as memory locations separately ranging from $8 \emptyset \mathrm{H}$ to 93 H and from $\mathrm{C} \emptyset_{\mathrm{H}}$ to D3H.

The 8088 CPU can not directly access the 40 display positions on the LCD screen. Instead, it accesses the $4 \emptyset$ display positions through four $1 / O$ ports in order to display and read characters on desired positions on the LCD. The four I/O port addresses are: $1 A 0_{\mathrm{H}}, 1 \mathrm{AlH}, 1 \mathrm{~A} 2 \mathrm{H}$, and 1 A 3 H .

Port $1 A \emptyset H$ is used exclusively for receiving the write command from the CPU and transfering it to the LCD driver; port 1AlH is used for receiving data to be output the LCD and transfering it to the LCD driver. If you intend to know more about the functions of the LCD, please refer to the data sheet supplied by the LCD manufacturer.

Port 1A2 is used for receiving the read command from the CPU and tranfering it to the LCD driver; port lA3 is used for receiving data to be input from the $L C D$ and transfering it to the CPU.

Each LCD read or write operation involve many actions. For example, if you want to display a character on a certain display position, first you have to tell the CPU the display position you require; next, have the CPU check if the LCD is busy performing some operations; third, issue a display command through the CPU to the Command_Write I/O port; and finally transfer the data you want to display on the screen to the Data Write I/O port. This holds true for reading data from the LCD sc̄reen.

The LCD device driver is identified by the procedure name OUT_LCD in MPF-I/88 Monitor Program Source Listing. You can refer to the procedure OUT_LCD in order to know how the LCD is driven. In order to find the out LCD procedure, you must first refer to the cross reference section of the monitor source program to find the entry with OUT_LCD and then use the line number to locate the OUT_LCD procedure.

In order to let you trace the OUT LCD procedure easier, an example program which is slightly different from the OUT_LCD procedure is provided as follows. Now let us look at our example program on LCD.

We will explain some of the frequently used assembler directives using examples in the example program.


The Microsoft MACRO Asscmbler , Version $1.25 \quad$| Page |
| :---: |
| $12-21-84$ |



The Microsoft MACRO Assembler, Version 1.25

111
1112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
136
131
132
133
134
135
136
137
138
139
146
141
142
143
144
145
146
147
148
149
156
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165





LF_ROW2: MOV $\quad$ SCROLLER
NEX_DATA: MOV ADDRESSB, $\because C O H$

$\underset{\mathrm{JZ}}{\mathrm{MP}} \stackrel{\mathrm{AL}, 8 \mathrm{D} 4 \mathrm{H}}{\mathrm{CR}}$
$\begin{array}{ll}\text { JZ } & \text { CLR_ROW2 } \\ \text { CALL } & \text { OUT FUN }\end{array}$
OUT FUN
IN DATA
IN DATA
R DATA, AL
$\begin{array}{ll}\text { MOV } & \text { R DATA, AL } \\ \text { MOV } & \\ \text { AL }, \text { ADDRESSA }\end{array}$
CALL OUT FUN
MOV AL, $\overline{\mathrm{R}}$ DAT
CALL OUT VAL
INC ADDERESSA
C ADDRESSB $\begin{array}{ll}\text { MPV } & \text { NEX DATA } \\ \text { ADDRESSB, }\end{array}$ MOV AL, ADDRESSB
MP AL, ADDRE
$\begin{array}{ll}\text { JZ } & \text { AL, } 6 D 4 \mathrm{H} \\ \text { OUT POSITION }\end{array}$
CALL OUT FUN
$\begin{array}{ll}\text { CALL } & \text { AL, } \overline{20} \mathrm{H} \\ \text { OUT VAL }\end{array}$
INC ADDRESSB
OUT_POSITION:

LF_SUB

RIGHTARROW SUBROUTINE
;SCROLL TABLE
CURSOR IN ROW(2)
; ROW2 COL1
:...........................
; ROW2 COL20
;CLEAR ROW 2
ACTIVE
;INPUT DATA
;R DATA<-AL
;ON̄ LCD ADDRESS
; ACTIVE
;AL = R_DATA
;ACTIVE
;MOVIVE CURSOR POSITIION
NEXT DATA
;ROW2 LCD LOCATION
END ROW 2 ?.................
END ROW 2 ?
;ACTIVE
SHOW "
;ACTIVE
;NEXT LOCATION
; Clear space
OUT POSITION
;COMPARE CURSOR P
;ON ROW2 COLI ?
;ON ROW2 COLI ?
;CURSOR ON ROWI
; ACTIVE $\qquad$

RA_SUB PROC NEAR ;FUNCTION $\rightarrow$ MOVE CURSOR TC RIGHT

| 9148 | 863 E 6006 R D3 |
| :---: | :---: |
| 0150 | 74 1B |
| 0152 | 80 3E 0666 R 93 |
| 0157 | 7568 |
| 0159 | B 0 C 0 |
| 015B | A2 0006 R |
| 015 E | EB 6796 |
| 0161 |  |
| 0161 | B0 14 |
| 0163 | FE 060006 R |
| 0167 |  |
| 0167 | E8 01D6 R |
| 816A | EB 6990 |
| 016 D |  |
| 016 D | C6 660066 R C6 |
| 0172 | E8 00 D 2 R |
| 6175 |  |
| 0175 | C3 |
| 6176 |  |
| 0176 |  |
| 0176 | E8 ø®B3 R |
| 0179 | C3 |
| 017A |  |
| 017A |  |
| 017A | E8 01ED R |
| 617D | FE 060606 R |
| 0181 | A9 0006 R |
| 6184 | 3 C D4 |
| 0186 | 74 9F |
| 0188 | 3C 94 |
| 618A | 75 øE |
| 018 C | $\mathrm{B} \square \mathrm{C} 0$ |
| 018E | A2 0006 R |
| 6191 | E8 01 D 0 R |
| 6194 | EB 0496 |
| 6197 |  |
| 0197 | E8 019b R |
| 619A |  |
| 619A | C3 |
| 619B |  |


|  | CMP | COUNT, ©D3H | ;CURSOR ON ROW2 COL20 ? |
| :---: | :---: | :---: | :---: |
|  | JZ | NEX_ROW | ;....................... |
|  | CMP | COUNTT, 93H | ;CURSOR ON ROW1 COL2ø ? |
|  | JNZ | RA_CTN | ; ....................... |
|  | MOV | $\mathrm{AL}, \square \mathrm{C}$ ¢ H | ;MOVE CURSOR ROW2 COL1 |
|  | MOV | COUNT, AL | ; .. |
|  | JMP | RA ROW2 | ;...................... |
| RA_CTN: |  |  | ;RIGHT CONTINUE |
|  | MOV | AL, 14H | ;LCD TO RIGHT FUNCTION |
|  | INC | COUNT | ; ..................... |
| RA_ROW2: |  |  | ;ON ROW2 TO RIGHT |
|  | CALL | OUT_FUN | ; ACTIVE |
|  | JMP | RA_ $\overline{\mathrm{R} E T}$ | ; OK |
| NEX_ROW: |  |  | ;NEXT ROW |
|  | MOV | COUNT, 9 COH | ; ROW2 |
|  | CALL | LF_SUB | ;LINE FEED |
| RA_RET: |  |  | ;RETURN |
|  | RET |  | ; |
| RA_SUB | ENDP |  | ;.................... |
| ; |  |  |  |
| ; | LEFTARROW SUBROUTINE |  |  |
| ; |  |  |  |
| LA_SUB | PROC | NEAR | ;FUNCTION $\rightarrow$ - ${ }^{\text {PO }}$ LEFT |
|  | CALL | BS_SUB | ; EqUIMENT BACK SPACE |
|  | RET |  | ; ........ |
| LA_SUB | ENDP |  | ;..... |
|  |  |  |  |
| ; | DISPL |  |  |
| ; |  | CHARACTER TO |  |
| ; |  |  |  |
| DISP_SUB | PROC | NEAR | ;FUNCTION - DISPLAY |
|  | CALL | OUT VAL | ; ACTIVE |
|  | INC | COUNT | ;........... |
|  | MOV | AL, COUNT | ;............. |
|  | CMP | AL, 0 D 4 H | ;IF CURSOR OVER ROW<2> |
|  | JZ | DISPSCROLL | ; SCROLL |
|  | CMP | AL, 094 H | ; IF CURSOR OVER ROW<1> |
|  | JNZ | DISPRIGHT | ;...................... |
|  | MOV | AL, 6 C ¢ H | ; SET CURSOR ON ROW2 COL1 |
|  | MOV | COUNT, AL | ; ........................ |
|  | CALL | OUT FUN | ;ACTIVE |
|  | JMP | DISPRIGHT | ; OK |
| DISPSCROLL: |  |  | ;DISPLAY SCROLL |
|  | CALL | SCROLL | ; ACTIVE |
| DISPRIGHT: |  |  | ;OK |
|  | RET |  | ; |
| DISP_SUB | ENDP |  | ; |
|  |  |  |  |
| ; |  |  |  |
| ; . | IF CL | THEN NO SCRO |  |
| ; | NOT | THEN SCROLL |  |



The Microsoft MACRO Assembler , Version 1.25 Page
$2-21-84$

| 441 | 01 EB | 5A |  | POP | DX | ;........ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 442 | O1EC | C3 |  | RET |  | ;.............................. |
| 443 | 01 ED |  | OUT_FUN | ENDP |  | ;............................ |
|  |  |  |  |  |  |  |
| 445 |  |  | ; | out value <br> OUT_VAL |  | : |
| 446 |  |  | ; |  |  | : |
| 447 |  |  |  |  |  |  |
| 448 | 61 ED |  | OUT VAL | PROC | NEAR | ; FUNCTION $\rightarrow$ OUT CHARACTER LCD |
| 449 | 01 ED | 52 |  | PUSH | DX | ;................ |
| 456 | glee | ba ølal |  | MOV | DX,DATA PORTW | ;DATA_PORTW $=1$ AlH |
| 451 | 0191 | EB El |  | JMP | OUTA | ;........ |
| 452 | 6153 |  | OUT VAL | ENDP |  | ;.............................. |
| 452 OLF3 453 OUT_VAL $\quad$ ENDP |  |  |  |  |  |  |
| 454 |  |  |  | READ | ATA | : |
| 455 ; ;--.-.-.-. |  |  |  |  |  |  |
| 456 | 01 F 3 |  | IN_DATA | PROC | NEAR | ;FUNCTION $\rightarrow$ READ DATA |
| 457 | 0153 | 52 |  | PUSH | DX | ;.............. |
| 458 | 0154 | BA 01a3 |  | MOV | DX, DATA_PORTR | ;DATA PORTR $=1$ A3H |
| 459 | 01 F 7 | EB DB |  | JMP | OUTA | ; ............. |
| 466 | $01 \mathrm{F9}$ |  | IN_DATA | ENDP |  | ;.............................$~$ |
| 461 ; |  |  |  |  |  |  |
| 462 |  |  | ; | SCROLL | table UP ONE LOW | : |
| 463 |  |  | ; | SCROLLE |  | : |
|  |  |  |  |  |  |  |
| 465 | $01 F 9$ |  | SCROLLER | PROC | NEAR | ;FUNCTION --> SCROLL TABLE |
| 466 | $01 \mathrm{F9}$ | 83 3E 0001 R 16 |  | CMP | ROW, 22 | ; ROW = 22 ? |
| 467 | 01 FE | 75 lE |  | JNE | SCRIGHT | ; ROW (22) IS START ADDRESS |
| 468 | 6200 | 56 |  | PUSH | AX | ;PUSH |
| 469 | 0201 | 51 |  | PUSH | CX | ; .... |
| 476 | 0202 | 57 |  | PUSH | DI | ;.... |
| 471 | 0203 | 56 |  | PUSH | SI | ;... |
| 472 | 0264 | 06 |  | PUSH | ES | ; .... |
| 473 |  |  |  | ASSUME | ES:DATA | ; ES $\rightarrow$ DATA SEGMENT |
| 474 | 0265 | B8 -- R |  | MOV | AX, DATA | ; AX = DATA SEGMENT |
| 475 | 0208 | 8E C0 |  | MOV | ES,AX | ; ES =>DATA SEGMENT |
| 476 | 026A | BF 600E R |  | MOV | DI, OFFSET ROW6も | ; ROW06 ADDRESS |
| 477 | 0200 | BE 0622 R |  | MOV | SI, OFFSET ROW01 | ; ES: [DI] <== DS[SI] |
| 478 | 0216 | B9 010c |  | MOV | CX,460 | ; MOVE 460 BYTES 26*23 |
| 479 | 0213 | FC |  | CLD |  | ; (DF) $=\emptyset$ |
| 486 | 0214 | F3/ A4 |  | REP | MOVSB |  |
| 481 | 0216 | 07 |  | POP | ES | ;POP REGISTER |
| 482 | 0217 | 5E |  | POP | SI | ;............. |
| 483 | 0218 | 5 F |  | POP | DI | ;............. |
| 484 | 0219 | 59 |  | POP | CX | ;............ |
| 485 | 021A | 58 |  | POP | AX | ;............ |
| 486 | 021 B | E8 621 F R |  | CALL | LCD_TABLE | ; COPY LCD ROW TO TABLE |
| 487 | 021 E |  | SCRIGHT: |  |  | ; OK |
| 488 | 021 E | C3 |  | RET |  | ;.. |
| 489 | 021 F |  | SCROLLER | ENDP |  | ;.............................. |
|  |  |  |  |  |  |  |
| 491 |  |  | ; | MOV LCD | ROW(6) TO TABLE | : |
| 492 |  |  | , | LCD_TAB |  | : |
| 493 494 | 021 F |  | LCD TABLE | PROC |  | ;FUNCTION $\rightarrow$ MOVE LCD TO TABLE |
| 495 | 021 F | 56 |  | PUSH | SI | ;runcrion $\longrightarrow$ Move Led 0 MBLE |

The Microsoft MACRO Assembler, Version 1.25
$\underset{12-21-84}{\text { Page }}{ }^{1-16}$


| 551 | 0279 | 83 3E 0061 R 00 |
| :---: | :---: | :---: |
| 552 | 027 E | 7419 |
| 553 | 0280 | 83 3E 6061 R 16 |
| 554 | 0285 | 75 бB |
| 555 | 0287 | 8A 日E 0006 R |
| 556 | 028B | 88 0E 600b |
| 557 | 928F | E8 624F R |
| 558 | 6292 |  |
| 559 | 0292 | FE 0E 0001 R |
| 560 | 0296 | E8 62 D 9 R |
| 561 | 0299 |  |
| 562 | 0299 | 59 |
| 563 | 029A | C3 |
| 564 | 029B |  |
| 565 |  |  |
| 566 |  |  |
| 567 |  |  |
| 568 |  |  |
| 569 | 029B |  |
| $57 \square$ | 029B | 5ø |
| 571 | 029C | 51 |
| 572 | 629 D | 83 3E 0001 R 16 |
| 573 | 02 A 2 | 7414 |
| 574 | 02 A 4 | FF 060001 R |
| 575 | 02A8 | 83 3E 0001 R 16 |
| 576 | 62AD | 7566 |
| 577 | 92aF | E8 02BB R |
| 578 | 02B2 | EB 6490 |
| 579 | 02 B 5 |  |
| 580 | 92B5 | E8 62D9 R |
| 581 | $02 \mathrm{B8}$ |  |
| 582 | $02 \mathrm{B8}$ | 59 |
| 583 | $02 \mathrm{B9}$ | 58 |
| 584 | 02 BA | C3 |
| 585 | ø2BB |  |
| 586 |  |  |
| 587 |  |  |
| 588 |  |  |
| 589 |  |  |
| 590 | 02BB |  |
| 591 | ø2BB | 50 |
| 592 | 92BC | 51 |
| 593 | 92BD | C7 060001 R 0016 |
| 594 | 02 C 3 | E8 02 D 9 R |
| 595 | $82 \mathrm{C6}$ | 8B 0E 0009 R |
| 596 | 92 CA | E8 032F R |
| 597 | 02 CD | A0 000b R |
| 598 | 92Dø | A2 0066 R |
| 599 | g2D3 | E8 01D0 R |
| 600 | 02D6 | 59 |
| 601 | 0207 | 58 |
| 602 | 92D8 | C3 |
| 603 | $92 \mathrm{D9}$ |  |
| 60 |  |  |
|  |  |  |


|  | CMP | ROW, 6 | ; $\mathrm{ROW}=0$ ? |
| :---: | :---: | :---: | :---: |
|  | JZ | URIGHT | ;CAN NOT UP |
|  | CMP | ROW, 22 | ; TABLE BUTTON ? |
|  | JNZ | NONCOPY | ;NOT IN CORRECT POSITION |
|  | MOV | CL, COUNT | ;CL = CURSOR POSITION |
|  | MOV | KEEP CUR,CL | ;........... |
|  | CALL | COPYṪCD | ;DO COPY |
| NONCOPY: |  |  | ; NO COPY |
|  | DEC | ROW | ;RON - 1 |
|  | CALL | MOVLCD | ;UP LCD |
| URIGHT: |  |  | ;OK |
|  | POP | CX | ;.... |
|  | RET |  | ;........................ |
| UP_LCD | ENDP |  | ;.............................. |
| ; | DOWN LCD |  | : |
| ; | DOWN_LCD |  | : |
| DOWN_LCD | PROC | NEAR | ;FUNCTION $\rightarrow$ DONN LCD |
|  | PUSH | AX | ;..... |
|  | PUSH | CX |  |
|  | CMP | ROW, 22 | ; ROW $=22$ ? |
|  | JZ | DRIGHT | ; In butron |
|  | INC | ROW | ;................ |
|  | CMP | ROW, 22 | ; IF RETURN CORRECT POSITION |
|  | JNE | NOMAL | ;................ |
|  | CALL | RES_LCD | ;RETURN CORRECT POSITION |
|  | JMP | DRIG̈ H | ;OK |
| NOMAL: |  |  | ;NOMAL |
|  | CALL | MOVLCD | ;DOWN LCD |
| DRIGH': |  |  | ;OK |
|  | POP | CX | ; . |
|  | POP | AX | ; |
|  | RET |  | ;.......................... |
| DOWN_LCD | ENDP |  | ;.............................. |
| ; | RESET LCD POSITIONRES_LCD |  | : |
| ; |  |  | : |
| RES_LCD | PROC | NEAR | ;FUNCTION $\rightarrow$ RETURN LCD POSITION |
|  | PUSH | AX | ;.................... |
|  | PUSH | CX | ; ..................... |
|  | MOV | ROW, 22 | ; ROW = 22 |
|  | CALL | MOVLCD | ;COPY TABLE ROW $(22,23)$ TO LCD |
|  | MOV | CX, AREACX | ; ON CURSOR |
|  | CALL | CUR ONOFF | ; CURSOR ON OR OFF |
|  | MOV | AL, KEEP_CUR | ; SET CURSOR |
|  | MOV | COUNT, AL | ; .......... |
|  | CALL | OUT_FUN | ; ACTIVE |
|  | POP | CX | ; ............... |
|  | POP | AX | ; .............. |
|  | RET |  | ; ............................... |
| RES_LCD | ENDP |  | ; $.1 .1 . .$. ....................... |
| ; | MOVE | U UP OR DOWN | : |


| 606 |  |  |
| :---: | :---: | :---: |
| 607 |  |  |
| 668 | 02 D 9 |  |
| 609 | 02 D 9 | 50 |
| 610 | 02DA | 51 |
| 611 | 62 DB | 56 |
| 612 | 62DC | Bø 80 |
| 613 | 02 DE | A2 6006 R |
| 614 | 62 El | E8 61D R |
| 615 | 02 E 4 | BE 600E R |
| 616 | 02 E 7 | Al 0061 R |
| 617 | 92EA | 8A.6E 0000 R |
| 618 | 62 EE | F6 El |
| 619 | 02 F 6 | 03 FO |
| 620 | 62F2 | B9 0628 |
| 621 | 02 F 5 |  |
| 622 | 62F5 | 51 |
| 623 | 02 F 6 | FC |
| 624 | 02 F 7 | AC |
| 625 | 02 F 8 | Bl bo |
| 626 | 62 FA | E8 917A R |
| 627 | 02 FD | 59 |
| 628 | 62 FE | E2 F5 |
| 629 | 0300 | 5E |
| 636 | 6301 | 59 |
| 631 | 0302 | 58 |
| 632 | 0363 | C3 |
| 633 | 0304 |  |
| 634 |  |  |
| 635 |  |  |
| 636 |  |  |
| 637 |  |  |
| 638 | 0364 |  |
| 639 | 0304 | 51 |
| 649 | 0305 | 3 Cl |
| 641 | 0307 | 75 |
| 642 | 9369 | E8 6272 R |
| 643 | 030C | EB $\mathrm{GE}^{\text {90 }}$ |
| 644 | 630F |  |
| 645 | 030 F | 3C DA |
| 646 | 6311 | 7506 |
| 647 | 0313 | E8 629B R |
| 648 | 0316 | EB 9496 |
| 649 | 0319 |  |
| 656 | 6319 | E8 02BB R |
| 651 | 631C |  |
| 652 | 631C | 58 |
| 653 | 931D | C3 |
| 654 | 631 E |  |
| 655 |  |  |
| 656 |  |  |
| 657 |  |  |
| 658 |  |  |
| 659 | 031E |  |
| 660 | 631E | 56 |


| ; | MOVLCD |  | : |
| :---: | :---: | :---: | :---: |
| MOVLCD | PROC | NEAR | ;FUNCTION --> MOVE LCD UP OR DOWN |
|  | PUSH | AX | ;.............. |
|  | PUSH | CX | ;.......... |
|  | PUSH | SI | ;............ |
|  | MOV | AL, 086 H | ;CURSOR ON ROWI COLI |
|  | MOV | COUNT, AL | ; SET COUNT. |
|  | CALL | OUT FUN | ; SET CURSOR IN START |
|  | MOV | SI, OFFSET ROwV0 | ; ROW9® ADDRESS |
|  | MOV | AX, RON | ; ROW06+ROW*2ø |
|  | MOV | CL,TWENTY | ; ............ |
|  | MUL | CL | ;GET ADDRESS |
|  | ADD | SI, AX | ;............. |
|  | MOV | CX,46 | ;46 TIMES |
| MOVCHAR: |  |  | ;MOVE CHARACTER |
|  | PUSH | CX | ; CDF$)=\varnothing$ |
|  | CLD |  |  |
|  | LODSB |  | ; SI$]$ ] ${ }^{\text {a }}$ AL |
|  | MOV | CL, $\square^{\text {b }}$ | ;OFF SCROLL |
|  | CALL | DISP_SUB | ;DISPLAY A CHARACTER |
|  | POP | CX | ;.......... |
|  |  | MOVCHAR |  |
|  | POP | SI | ; .......... |
|  | POP | CX |  |
|  | RET AX |  | ; |
|  |  |  | ;........... |
| MOVLCD | $\begin{aligned} & \text { RET } \\ & \text { ENDP } \end{aligned}$ |  | ;.......... |
| ; | $\begin{aligned} & \text { TEST UP } \\ & \text { TEST_UD } \end{aligned}$ | down condition | : |
| ; |  |  | : |
| TEST_UD | PROC | NEAR | ;FUNCTION $\rightarrow$ TEST ROW CONDITION |
|  | PUSH | AX |  |
|  | GMP | AL, UPCODE | ;UPCODE ? |
|  | JNE | CMPDOWN | ; IF DOWNCODE CODE ; ACTIVE |
|  | CALL | UP_LCD |  |
|  | JMP | TUDRIGHT | ; OK |
| CMPDONN: |  |  | ;COMPARE DOWN ;DOWNCODE ? |
|  | CMP | AL, DOWNCODE |  |
|  | JNE | RES_UD | ;.... |
|  | CALL | DOWN LCD |  |
|  | JMP | TUDRİGT | ; OK |
| RES_UD: |  |  | ; ACTIVE |
|  | Call | RES_LCD |  |
| TUDRIGHT: |  |  | ;RIGHT |
|  | POP AXRET | AX |  |
|  |  |  | ;................................ |
| TEST_UD | ENDP |  | ;............................... |
| ; | CLEAR LCD TABLECLRTAB |  | : |
| ; |  |  | : |
| CLRTAB | PROC PUSH | $\begin{aligned} & \text { NEAR } \\ & \text { SI } \end{aligned}$ | ;FUNCTION $\rightarrow$ CLEAR TABLE <br> ;PUSH REGISTER |
|  |  |  |  |




## Segments and groups:

nàme
CODE $\ldots \ldots . . . . . . . . . . . .$.

| Size | align | combine | class |
| :---: | :---: | :---: | :---: |
| 636E | PARA | PUBLIC | 'CODE' |
| glee | PARA | PUBLIC | 'DATA' |
| 0100 | PARA | STACK | 'STACK' |

Symbols:



| Number | 000c |  |  | = 0006 |
| :---: | :---: | :---: | :---: | :---: |
| N PROC | g1F3 | CODE | Length |  |
| L WORD | 036C | CODE |  |  |
| L DWORD | 0852 | CODE |  |  |
| L BYTE | 000B | DATA |  |  |
| L NEAR | 6076 | CODE |  |  |
| N PROC | 6176 | CODE | Length | $=0004$ |
| N PROC | 621 F | CODE | Length | $=\square 013$ |
| Number | 60D3 |  |  |  |
| L NEAR | 003 C | CODE |  |  |
| L NEAR | 60DC | CODE |  |  |
| N PROC | 00D2 | CODE | Length | = 0064 |
| Number | 000A |  |  |  |
| L NEAR | 92F5 | CODE |  |  |
| N PROC | 62D9 | CODE | Length | $=062 \mathrm{~B}$ |
| L NEAR | 00E6 | CODE |  |  |
| L NEAR | 016 D | CODE |  |  |
| L NEAR | 02B5 | CODE |  |  |
| L NEAR | 6292 | CODE |  |  |
| L NEAR | 0132 | CODE |  |  |
| 4 NEAR | 0104 | CODE |  |  |
| N PROC | 9100 | CODE | Length | $=001 \mathrm{D}$ |
| F PROC | 0000 | CODE | Length | $=0688$ |
| L NEAR | 0126 | CODE |  |  |
| N PROC | 01 ED | CODE | Length | $=0066$ |
| N PROC | 0359 | CODE | Length | $=0013$ |
| N PROC | 0346 | CODE | Length | $=\square 013$ |
| L NEAR | 0066 | CODE |  |  |
| L NEAR | 0161 | CODE |  |  |
| L NEAR | 0175 | CODE |  |  |
| L NEAR | 0167 | CODE |  |  |
| N PROC | 014B | CODE | Length | =002B |
| L NEAR | 01EA | CODE |  |  |
| N PROC | 02 BB | CODE | Length | $=001 \mathrm{E}$ |
| L NEAR | 0319 | CODE |  |  |
| Number | 000 D |  |  |  |
| L NEAR | 007 D | CODE |  |  |
| Number | $60 \mathrm{C4}$ |  |  |  |
| L WORD | 0001 | DATA |  |  |
| L BYTE | 006 E | DATA | Length | $=0014$ |
| L BYTE | 0022 | DATA | Length | $=0014$ |
| L BYTE | 0036 | DATA | Length | $=0014$ |
| L BYTE | 604A | DATA | Length | $=0014$ |
| L BYTE | 005E | DATA | Length | $=0014$ |
| L BYTE | 0072 | DATA | Length | $=0014$ |
| L BYTE | 0086 | DATA | Length | $=0014$ |
| L BYTE | 609A | DATA | Length | $=0014$ |
| L BYTE | の0aE | DATA | Length | $=0014$ |
| L BYTE | 60C2 | DATA | Length | $=0014$ |
| L BYTE | 00 D 6 | DATA | Length | $=0014$ |
| L BYTE | Q日EA | DATA | Length | $=0014$ |
| L BYTE | ance | DATA | Length | $=0014$ |
| L BYTE | 0112 | DATA | Length | $=0014$ |
| [, BYTE | 0126 | DATA | Length | $=0014$ |
| L BYTE | 013A | DATA | Length | $=0014$ |



|  | Symbol Cross Reference | (\# is definition) |  |  |  | Cref-1 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADDRESSA . | 35\# | 277 | 285 | 289 |  |  |  |  |  |  |  |  |  |  |
|  | ADDRESSB . . . . . . | 36\# | 278 | 279 | 290 | 292 | 293 | 299 |  |  |  |  |  |  |  |
|  | ALT. . . . . . | 26\# | 26 | 27 | 28 | 29 |  |  |  |  |  |  |  |  |  |
|  | AREAAX . . | 39\# | 166 | 225 | 408 |  |  |  |  |  |  |  |  |  |  |
|  | AREACX . . . . . . . | 46\# | 167 | 226 | 595 |  |  |  |  |  |  |  |  |  |  |
|  | ASCROLL. . . . . . . . | 389 | 394\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | BACKSP . . . . | 258 | 262 | 465\# | 418 |  |  |  |  |  |  |  |  |  |  |
|  | BACKSPACE. . | 25\# | 188 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | BELL . . . . | 21\# | 183 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | BELLI. . . | 179 | 182\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | BKSP . . | 184 | 187\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | BKSPB. . . . . | 257 | 26Ø\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | BS_SUB . . . | 196 | 252\# | 266 | 356 |  |  |  |  |  |  |  |  |  |  |
|  | CLRTAB . . | 246 | 659\# | 671 |  |  |  |  |  |  |  |  |  |  |  |
|  | CLR_ROW2 . . | 275 | 281 | 292\# |  |  |  |  |  |  |  |  |  |  |  |
|  | CLR_SPA. . . | 293\# | 360 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CMD_PORTR. . | 15\# | 428 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CMD-PORTW. . | 13\# | 424 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CMPDOWN. . | 641 | 644\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CODE . . | 158\# | 158 | 160 | 736 |  |  |  |  |  |  |  |  |  |  |
|  | COL END. - | 43* | 498 | 513 | 534 | 538 |  |  |  |  |  |  |  |  |  |
|  | COL-VALUE. | 42\# | 497 | 512 | 518 | 533 | 537 |  |  |  |  |  |  |  |  |
|  | COPȲLCD. . . . . | 530\# | 542 | 557 |  |  |  |  |  |  |  |  |  |  |  |
|  | COPYROW. . | 499 | 508\# | 525 | 535 | 539 |  |  |  |  |  |  |  |  |  |
|  | COUNT. . | 38\# | 243 | 253 | 263 | 273 | 302 | 306 | 316 | 321 | 331 | 333 | 336 | 346 | 345 |
| $\stackrel{I}{\Delta}$ |  | 366 | 367 | 373 | 391 | 395 | 416 | 555 | 598 | 613 |  |  |  |  |  |
| $\omega$ | CRIGHT . | 514 | 521\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CURRET . . | 685 | 689\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CUR_OFE. . | 682\# |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CUR-ON . . | 681 | 686\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CUR_ONOFF. . . . . | 168 | 550 | 596 | 677\# | 693 |  |  |  |  |  |  |  |  |  |
|  | DATA . . . | 9\# | 9 | 143 | 166 | 163 | 473 | 474 |  |  |  |  |  |  |  |
|  | DATA_PORTR . . . . . | 16\# | 434 | 458 |  |  |  |  |  |  |  |  |  |  |  |
|  | DATA_PORTW . . . . . . . | 14\# | 456 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | DD . . . . . . . . . . | 207\# |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | DISPLAY. . . . . | 219 | 222\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | DISPRIGHT. . . | 371 | 375 | 378\# |  |  |  |  |  |  |  |  |  |  |  |
|  | DISPSCROLL . | 369 | 376\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | DISP SUB . | 223 | 364\# | 380 | 626 |  |  |  |  |  |  |  |  |  |  |
|  | DOWNC̄CDE . | 29\# | 208 | 645 |  |  |  |  |  |  |  |  |  |  |  |
|  | DOWN_LCD | 210 | 569\# | 585 | 647 |  |  |  |  |  |  |  |  |  |  |
|  | DRIGHTT . . . . . | 573 | 578 | 581\# |  |  |  |  |  |  |  |  |  |  |  |
|  | FF . . . . . . . . . . | 172\# |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | FF SUB . . . . . . . . | 175 | 233\# | 248 |  |  |  |  |  |  |  |  |  |  |  |
|  | FIṄE . . . . . . . . . . | 437 | 446\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | FINISH . . . . . . . . . | 410 | 415\# |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Formited . . . . . . . . | 24\# | 173 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | in_data. . | 283 | 456\# | 460 | 516 |  |  |  |  |  |  |  |  |  |  |
|  | IP_MEM . . . . . | 761 | 716 | 715 | 724 | 728\# |  |  |  |  |  |  |  |  |  |
|  | JNZ. . . . . . . . . . . | 204\# |  |  |  |  |  |  |  |  |  |  |  |  |  |

Symbol Cross Reference
(\# is definition)
Cref-2


|  | Symbol Cross Reference |  | (\# is definition) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ROW13. | 99\# |  |  |
|  | ROW14. | 163\# |  |  |
|  | ROW15. | 107\# |  |  |
|  | RoW16. . . | 111\# |  |  |
|  | ROW17. . . . . . . | 115\# |  |  |
|  | Row18. . . . . . . . | 119* |  |  |
|  | ROW19. . . . . . . . . | 123\# |  |  |
|  | Row20. . . . . . . . | 127\# |  |  |
|  | ROW21. . . . . . . . . | 131\# | 496 |  |
|  | ROW22. . . . . . . . | 135\# | 532 |  |
|  | ROW23. . . . . . | 139\# | 536 |  |
|  | RT . . . | 194 | 197\# |  |
|  | RT ROWl. | 319 | 321\# |  |
|  | RT-ROW2. | 317 | 320\# |  |
|  | RT- ${ }^{-}$SUB . | 200 | 315\# | 324 |
|  | R_D̄ATA | 37\# | 284 | 287 |
|  | SCRIGHT. | 467 | 487\% |  |
| ur | SCROLL . | 377 | $387 \%$ | 399 |
| $\stackrel{\sim}{*}$ | SCROLLER . | 276 | 465\# | 489 |
| $\cdots$ | SCRRIGHT | 393 | 397\# |  |
|  | SCR_CON. | 511\# | 520 |  |
|  | SRIḠHT . | 500\# |  |  |
|  | STACK. . | ${ }^{2 \#}$ | 2 | 7 |
|  | SUBRIGHT . . | 255 | 259 | 264\# |
|  | TABLP. . | 664\# | 667 |  |
|  | TEST_UD. . . . . . | 186 | 638\# | 654 |
|  | TUDRİGHT . . . . . | 643 | 648 | 651\# |
|  | TWENTY . . . . . . . | 334 | 245 | 617 |
|  | UDTEST. | 174 | 177\# |  |
|  | UPCODE . | 28\# | 203 | 646 |
|  | UP_LCD . | 265 | 547\# | 564642 |
|  | URİGHT | 552 | 561\# |  |
|  | Uu . . . . . . . . . . |  | 202\# |  |
|  | WAIT . . . . . . . | 429\# | 431 |  |

The Assembler directive -- SEGMENT
In the beginning of this program, an assembler directive SEGMENT instructs the Macro Assembler to reserve a memory space of 256 bytes as the stack segment so that data can be saved in the stack segment before a CALL or JUMP instruction. You should refer to the Macro Assembler Manual for more details of the assembler directive SEGMENT.

Each time you use a SEGMENT directive to allocate a memory space to a segment, you have to use the directive ENDS to tell the assembler that it is the end of a segment.

The Data Segment
After the stack segment is set aside, another SEGMENT statement is used to define the data segment for the program. Data and variables to be processed in an 8088 assembly language program should be defined in the data segment.

The Assembler directive -- EQU
The EQU (EQUATE) directive assigns a value of an expression to a name. For example, the EQU statement

CMD_PORTW EQU ØlAøH
assigns the hexadecimal value $1 A \emptyset H$ to the name CMD_PORTW. In a source program, an $H$ is affixed to a value to designate that the value is in hexadecimal.

The EQU directive sometimes takes the form of an equal sign $=$. As you can see from the example program, the first four EQU directives assign the $I / O$ port addresses to the four LCD ports.

Values are assigned to control codes with the EQU directives.

The Assembler directive -- DEFINE
The DEFINE assembler directive assigns a pre-defined value to a byte or multiple of bytes according to the second letter of the directive. The DEFINE directives are represented by different mnemonics such as DB (DEFINE BYTE), DW (DEFINE WORD), DD (DEFINE DOUBLEWORD), DQ (DEFINE QUADWORD), and DT (DEFINE TENBYTES). YOu should refer to the Macro Assembler Manual for more details of that assembler directive.

Constants and variables are defined using the DEFINE directives. The LCD buffer are initialized to zeros with the DB directives.

## The Code Segement

The code segement follows the ENDS directive for the data segment. Before the SEGMENT assembler directive, there is a comment field which defines the contents of some registers which should be set before entering the LCD routine. Here, we will explain the comment field in decail:

1) AL - holds the ASCII character (parameter) to be output to the LCD.
2) $\mathrm{CH}=\emptyset$ - indicates that you do not expect the cursor to appear on the LCD.
3) $\mathrm{CH}\langle>\emptyset$ - means the reverse of $\mathrm{CH}=\varnothing$; i.e., you expect the cursor to appear on the display.
4) $\mathrm{CL}=\emptyset$ - indicates that you expect the system not to scroll up the screen.
5) CLく>0 - means that you expect the system to scroll up the screen.

The example program consists of 23 subroutines, including the main program named OUT_LCD. The function of each subroutine is described as follows:

Name

1. OUT LCD The main program checking for the input data type.
2. $F F$ SUB $A$ subroutine processing the form feed code.
3. BS_SUB
4. LF_SUB

A subroutine processing the line feed code.
5. RT SUB
6. RA_SUB
7. LA_SUB
8. DISP_SUB
9. SCROLL

1ø. BACKSP
11. OUT_FUN A subroutine communicating with the LCD I/O ports.
12. OUT_VAL A subroutine for writing characters to I/O
13. IN_DATA forts.
14. SCROLLER
A subroutine for reading characters from I/O
15. LCD_TABLE
buffer one line up.

We can now look at the LCD program. After the comment field, a SEGMENT directive is used to set aside a memory space for the instruction code.

The first thing the program will do is to push the contents of all registers onto the stack. This is done by the instruction CALL PUSH_R. The procedure PUSH_R is listed in the example program as the last procedure.

Why must we push the contents of all registers onto the stack? Because we want to give the program flexibility so that it can be used with or called by other programs. We assume that this program can be called by another program.

One thing you have to keep in mind is that if your program is associated with (or called by) another program, you have to save onto the stack the current status (the results the calling program just produced before calling another program) of all registers before calling another program. Then as the called program finishes execution, the POP instruction is executed to restore the system status back to their original state. This practice ensures that when the called program finishes execution, program control will return to the calling program without destroying the status before calling.

An alternative to ensure that system status will be kept intact is to push the current status onto the stack as soon as a called program is executed. This is what the example program does to save the system status. You can adopt this programming technique in your own program.

In order to access the memory in the data segment (DS), the program initializes the DS register to point to the beginning of the DS (Data Segment) by the instruction MOV BX,DATA and MOV DS, BX.

Since the input parameters are important for subsequent operations, we use two word variables, namely AREAAX and AREACX, to save them in advance. The instruction CALL CUR ONOFF determines whether to turn off the cursor based on the contents of the $C H$ register input from the calling routine.

Initialize the LCD
Before sending a character to the LCD, you have to initialize the LCD by sending a set of values to the LCD. In our example program, the $F F$ SUB procedure can be used to initialize the LCD. The FF SUB procedure outputs the following set of LCD initialization values -- 38 H , $\emptyset \mathrm{DH}, 6$, and 1 . The comments for the FF_SUB procedure explain briefly the function of these values. The ${ }^{-} L C D$ data sheet provides more information on why the LCD initialization values should be sent to the LCD.

The easiest way to initialize the LCD is using the following instructions:

```
MOV AL,\emptysetCH
CALL OUT_LCD (OUT_LCD here is our example program.)
```

After initializing the LCD, then you can send a character to the LCD to display. For example, if you intend to display the character $A$, you can use the following instructions:

| MOV AL, 日CH | ; Initialize the LCD. |
| :--- | :--- |
| CALL OUT LCD | ; (OUT LCD here is our example program.) |
| MOV AL, $\overline{4} 1 \mathrm{H}$ | ; IOAd the AL register with the ASCII code of <br> the character A. |
| CALL OUT_LCD | ; (OUT_LCD here is our example program.) |

Generally speaking the form feed code demands for the action of printer. But in our program, this code ( $\varnothing \mathrm{CH}$ ) is to cause the system to reset the LCD and clear up the LCD screen. To the hardware of the LCD, resetting the LCD screen requires four actions - function set, display and cursor on/off set, mode set (cursor movement direction), and display clearance.

The value 38 H in the first MOV instruction aims at setting the function of the LCD. The procedure OUT FUN is called twice in the EE_SUB rountine in order to achieve the purpose of function setting.

Each time you want to output a character onto the LCD screen, you have to call the OUT FUN routine which performs the actual output process. The procedure OUT FUN is responsible for communicating with the $I / O$ ports of the LCD.

The value ØDH is to set the LCD screen to be able to display images and to set the cursor to be able to blink after the system has been powered up.

The value 6 is to set the cursor to operate or scan from left to right. Last, the value 1 is used to clear up the $\mathrm{L} C \mathrm{CD}$ screen and set the cursor to the upper left-hand cornor of the LCD screen.

Now, the number of position where the cursor stays is 80 H , representing the first column of the first row. Therefore, we move the value 80 H into the variable count which is used throughout all the associated LCD routines to indicate the current position of the cursor.

The subsequent instructions up to the end of the OUT LCCD routine check for the control characters to determine which routine should be executed. It should be easy for you to trace and understand these intructions.

Another important job $F F$ SUB performs is to move the constant 22 into the variable ROW. The variable ROW used in our program contains the current row number of the buffer in memroy whose contents are being shown on the LCD screen.

## The Display Buffer

The buffer contains a total of 24 rows of lines (ranging from row $\emptyset$ to row 23), and each line contains $2 \emptyset$ columns. Thus, we get $48 \emptyset$ bytes of memory, or $24 * 2 \emptyset$ bytes. The display buffer can be visualized as follows:


The variable ROW is used as a pointer, which contains (always points to) the current row number of the display buffer whose contents are being shown on the LCD. The value of ROW is initialized to 22 after the $F F$ _SUB routine is executed.

When you call the OUT_LCD procedure to output a character or characters to the LCD, the characters are stored beginning from row 22 of the display buffer (which corresponds to row 1 of the LCD). After both of the two rows of the LCD (which correspond to row 22 and row 23 of the display buffer) have been filled with characters, any further incoming characters to the LCD are displayed on the second row of the LCD, but the characters originally displayed on the first row of the LCD was shifted one line up into row 21 of the display buffer and the second row was shifted one line up into row 22 of the display buffer.

Each time the user enters the codes ALT_A or ALT_Z, the program will increment or decrement the variable ROW by one. In other words, the value of ROW will not change unless the codes ALT_A or ALT_Z are sent to the LCD.

The variable TWENTY represents the symbol of the value 20 which will be used in the associated routine (MOVLCD) to calcalate the starting address of a certain row of line in buffer required to output to the screen.

UDTEST will be executed only when the control codes ALT A or ALT $Z$ are entered. Note that the CALL TEST UD instruction in routine UDTEST will not be executed at the first calling of the LCD_OUT routine, because the contents of ROW was initialized to 22.

As you can see, the routines FE: , UDTEST:, and BELLI: through LA: all comes under the comment field "CONTROL CODE TEST". These routines test if a control code is entered. If the contents in the AL register does not match any of the control codes (such as bell, backspace, linefeed, return, and others supported by MPFI/88), the program will fall through to the instruction labelled DISPLAY to output it onto the LCD screen.

Let us go on looking at the next routine called BS_SUB. The backspace control code is used to cause the cursor to move backward by one space on the same line. Two considerations in this routine should be taken into account. One is that when the cursor stays at the leftmost position of the first row, the backspace operation to the cursor must not occur. The other is that when the cursor stays at leftmost position of the second row, the cursor should skip to the rightmost position of the first row after the program recognizes the backspace code.

Now look at the LF SUB routine. The linefeed control code that our program recognizes is used to cause the cursor on the LCD screen to advance by one line. If the cursor stays on the second line of the LCD screen, what we have to do is to move the current contents of the second line to the first line instead of causing the cursor to advance by one line. The routine labelled NEX_DATA performs the data movement operation. After making the cursor advance one line, we should clear the line (second line) which the cursor currently stays to blanks. Then the program will prompt the cursor at the position corresponding to the one where it stayed before.

Let us go on with the RT_SUB routine. The carriage return code is used to cause the cursor to stay at the beginning of the next line.

The RA_SUB routine advances the cursor by one space. The value 14 in the move instruction labelled RA CTN is required by the hardware to advance the cursor to the right by one space. If the cursor stays at the rightmost position of the first line, the program will call the LF_SUB routine to move the cursor to the first column of the second row.

Next, look at the LA SUB routine. This routine performs the same operation as the BS_SUB routine. However, when BS_SUB detects the backspace control cōde, it will clear the position preceding the current cursor position while moving the cursor. When the program encounters the leftarrow control code, it simply move the cursor backward by one space.

The DISP SUB routine is used to output the character stored in the $A L$ register. If the cursor reaches the end of the second row, the program will deterinine if the screen should scroll up based on the parameter in the CL register. Thus, the program calls the SCROLL routine to perform this job when the value in the AL register is equal to $\emptyset D 4 H$.

$$
5-52
$$

It is considered not difficult for you to trace the SCROLL routine. Therefore, let us skip it over to the BACKSP routine. In this routine, we use a value 10 H in the first move instruction which is required by hardware to move the cursor backward by one space. Then, the program will check which of these two control codes -- backspace and leftarrow, invokes this BACKSP routine. According to the logical judgement result, the program determines if it should perform a clean-up operation. There is another 10 H value in the third move instruction of this routine; Its function is the same as the first move instruction. Because each time the program outputs a character onto the screen, the LCD hardware will automatically advance the cursor by one space. Thus, we have to rewrite the MOV AL, 10 H instruction after performing the cleanup instruction MOV $A L, 2 \emptyset H$ which is used to clear up the position where the cursor stayed last time..

Now, let us go to the OUT FUN routine. This routine functions to interface with the four $I \bar{T} O$ ports and plays the actually output role in our program. This routine can be accessed from two entries- OUT_FUN and OUTA. Normally, this program is accessed from the entry OUT FUN to output a character to the $I / O$ ports. It can be also invoked by the IN DATA routine to read in a character from I/O ports and invoked $\bar{b} y$ the OUT_VAL routine to output a character to the I/O ports. The routine labelled WAIT is used to test if the LCD driver is busy at the time when we want to output or input a character to or from the LCD screen. If the LCD driver is busy, it returns a value in the $A L$ register with the sign bit set to 1 .

The SCROLLER routine is invoked when the screen is filled up with characters and the cursor cannot move down any more lines; i.e., once the cursor is on the bottom line (second), the screen should scroll up instead of moving the cursor down.

Before we replace the contents of the first line of the LCD screen with the contents of the second line, we have to move up the contents of the buffer in memory (from row 21 to row 1) by one row in order to move the contents of the first line of the LCD screen to row 21 of the buffer in memory. The SCROLLER, LCD_TABLE and COPYROW routines perform what we just stated.

The entire scrolling operation is accomplished with a string operation, using the MOVSB instruction.

The original contents of row $\varnothing$ are always spoiled each time this routine is performed. Note that the use of the special assembler operator, OFFSET, in the MOV DI,OFFSET ROWøø instruction. It provides us with the offset address of the variable ROWøø.

The COPYLCD routine is invoked to move the contents of both the LCD screen lines to the row 22 and 23 of the display buffer in order to respond to the ALT_A or ALT_Z control code.

The UP_LCD routine is invoked by the ALT_A code. In this routine, the program uses the variable KEEP_CUR to record the cursor
position the first time it receives the ALT_A control code in order to restore the cursor to its origianl position once the user enters any command or character except the ALT_A and ALT_Z control codes.

The DOWN_LCD routine does the reverse of the UP_LCD routine. However, The DOWN_LCD routine performs a decision-making process which is not performed by the UP LCD routine. The decision-making process examines whether the ROW variable contains the value 22. If the ROW contains the value of 22 , this means that the displaying of the LCD screen has already reached the buttom of the buffer in memory and no more down-scrolling can be performed.

The RES_LCD routine is used to move the orignal contents shown on the LCD screen from rows 22 and 23 of the buffer in memory back to the LCD screen and also restore the cursor to its origianl position based on the contents of the KEEP_CUR variable.

Let us keep going with the MOVLCD routine. This routine first calculates the starting address of the lines in the buffer to be output onto the LCD screen based on the value that the variable ROW contains, and then moves to the LCD screen two lines of contents ( 40 characters) in the buffer from the starting address it calculated.

The TEST_UD routine is used to determine which one of the ALT_A and ALT $\bar{Z}$ codes is entered after one of them has been jus̄t entered -once. If the code entered is not of one of them, the program will call the RES_LCD routine to restore the original images shown on the LCD screen.

Finally, let us see the CLRTAB routine. As its name implies, this routine is used to clear all the contents of the lines from row $\varnothing$ to row 21 in the buffer to blanks.

Please take note that the above example program is assembled using Microsoft's Macro Assemblex. Since the MPF-I/88 does not support Microsoft's Macro Assembler, the example program can not be entered and run on the MPF-I/88. However, you can adapt the example program to a form which can be run on the MPF-I/88. If you intend to do this, you have to change the lables and names into absolute addresses. Also, you are suggested to trace the OUT_LCD procedure contained in MPE-I/88 Monotor Program Source Listing, and compare that one with the example program.

### 5.5 Audio Interface Driver

The MPF-I/88 supports an audio interface circuit for buzzer output. Please refer to Sheet 2 of schematic diagram for the buzzer circuit. Bit 6 of port 180 H is used to control the buzzer circuit. A sound is generated by applying a sequence of ones and zeros to this circuit.

You can visualize the buzzer as the paper cone of a speaker. To generate a sound, the paper cone must be attracted and released at high frequency by the audio interface circuit. To attract the paper cone, we apply a nominal voltage one (bit l) to the audio interface circuit. To releae the paper cone, we apply a nominal voltage zero (bit $\emptyset$ ) to the audio interface circuit.

A nominal voltage one can be applied to the sound-generating circuit by using the OUT instruction to output a bit 1 to bit 6 of port $18 \emptyset \mathrm{H}$. A nominal voltage zero (bit $\varnothing$ ) can be applied to the audio interface circuit by outputting a bitt $\varnothing$ to bit 6 of port 180 H .

You can locate the procedures BEEP and SOUND at lines 1552 and 1574 in the MPF-I/88 Monitor Program Source Listing. The subroutine which actually generate sound is labelled SOUNDl:. As you can see from the comment field for the procedure SOUND, the $B X$ can be loaded with a value that controls the frequency of the sound to be generated, while the $C X$ register can be loaded with the value which controls the pitch of the sound to be generated.

As demonstrated in the MPF-I/88 Monitor Program Source Listing, you can use the SOUND procedure by including the INT 18 H instruction in your own program. Before using the INT 18 H statement, you can use the $C X$ register to set the frequency of the sound we desire and the $B X$ register to set the duration of the sound.

At the start of the BEEP subroutine, we move two initial values 200 H and 20 H to the BX and CX registers, respectively. You can change them as you wish.

At this point, please refer to the chapter on $I / O$ programming of this manual for $I / O$ port addresses where the function of bit 6 of the $I / O$ port 0180 H is clearly described. Thereafter, you can understand why we set the constant label SPEAKER_IO to $\emptyset l 8 \emptyset H$ and BEEP_BIT to 4øH (=øløøøøøø).

At the beginning of the program execution, we disable all the functional bits of port 0180 H so that the program execution might not be interrupted by outside devices, and at end of the execution we re-enable them. This point is very important to keep in mind when you write a program like this.

You can input a sound table using the DEFINE assembler directive. An example program is provided as follows. You can type in the example program and run it on your MPF-I/88.

This program when executed, will produce the basic music notes continuously. To stop the program, press the RESET key. The program will remain in the RAM after the RESET key was pressed.

| Address | Mnemonics | Operands | Comments |
| :---: | :---: | :---: | :---: |
| øø80: $\varnothing \emptyset \emptyset \emptyset$ | CALL | 5 | ; Invoke routine addressed by memory location 5 . |
| ø080:0003 | JMP | $\emptyset$ |  |
| 0080:0005 | MOV | SI, $2 \emptyset \varnothing$ | ; Move address 200 to SI |
| 0080:0008 | CLD |  |  |
| øø80: $00 \emptyset 9$ | LODSB |  | ;Move a byte of data addressed by the SI register into the AL register. |
| øø80: $0 \emptyset 0 \mathrm{~A}$ | CMP | AL, 1 | ; Check if the end of the predefined data is encountered. |
| øø80:øø日С | JNE | 18 | ;If data ends, jump to the instruction contained in memory location 18 H . |
| Ø080:000E | LODSW |  | ;Move a word of data addressed by the SI register into AX. |
| 0080:000F | MOV | CX,AX | ; Move frequency into CX. |
| 0080:0011 | LODSW |  |  |
| 0080:0012 | MOV | BX, AX | ; Move music pitch into $B X$. |
| 0080:0014 | INT | 18 |  |
| 0080:0016 | JMP | 9 |  |
| 0080:0018 | RET |  |  |
| 0080: 0200 | DB | 1 |  |
| ø080:0201 | DW | 1D5,80 |  |
| 0080:0205 | DB | 1 |  |
| 0080:0206 | DW | 1B3,80 |  |
| 0080:020A | DB | 1 |  |
| 日080: 020 B | DW | 196,80 |  |
| Ø080: 020 F | DB | 1 |  |
| 0080: 0210 | DW | 184,80 |  |
| ø080:0214 | DB | 1 |  |
| ø080: 0215 | DW | 16B,80 |  |
| øø80: 0219 | DB | 1 |  |
| 0080:021A | DW | 155,8ø |  |
| 0080:021E | DB | 1 |  |
| 0080:021F | DW | 148,80 |  |
| ø080: 0223 | DB | 1 |  |
| 0080:0224 | DW | 136,80 |  |
| 0080:0228 | DB | 1 |  |
| 0080:0229 | DW | 114,80 |  |
| øø80: 022 D | DB | 1 |  |
| 0080:022E | DW | F8,80 |  |
| ø080: 0232 | DB | 1 |  |
| 0080: 6233 | DW | E6,80 |  |
| 0080:0237 | DB | 1 |  |
| 6080:0238 | DW | B8,80 |  |
| 0080:023C | DB | 1 |  |
| ø080: 023 D | DW | A2,80 |  |
| 0080:0241 | DB | 1 |  |
| 0080:0242 | DW | 9A, 80 |  |

5-56

| 0080:0246 | DB | 1 |
| :---: | :---: | :---: |
| 0080:0247 | DW | 88,80 |
| 0080:024B | DB | 1 |
| 0080:024C | DW | 78,80 |
| 0080:0250 | DB | $\emptyset$ |

### 5.6 Keyboard Driver

A keyboard is an interface between the system and the outside world. Physically, the keyboard of the MPF-I/88 consists of 59 keys, including the space bar.

To understand the keyboard driver program, you need to refer to the schematic diagram for the keyboard, which shows the keyboard circuit. You will find that it resembles a matrix, consisting of 12 columns by five rows (12 x 5). Each node (intersection) of the column and row lines is assigned with one or two characters.


Each character supported by MPF-I/88 is assigned with a position code (scan code). The position code is a number between 1 and 71 with each uniquely identifing a specific key (there are 71 charaters supported by the MPF-I/88 the keyboard).

The keyboard driver program detects any change in the state of the keys by scanning (reading) the keyboard matrix every 15 ms .

Each time you enter a key from the keyboard, the keyboard program knows which key you are entering by examining the the position code (which is also generated by the keyboard program.) Tables $5-1$ and 5-2 illustrate all of the 71 position codes with each corresponding ASCII code and character on the keyboard.

# View of Table: 

| Input key |
| :---: |
| Position code |
| ASCII code |

Table $5-1$ Keyboard Position Code To ASCII Code
(Without holding down the SHIFT key)
PTA_TAB:

| F1 <br> (6) <br> 81H | (5) $60 \mathrm{H}$ | $\stackrel{1}{(16)}$ | $\begin{gathered} (15) \\ 27 \mathrm{H} \end{gathered}$ | $\begin{gathered} = \\ (20) \\ 3 \mathrm{DH} \end{gathered}$ | $\begin{gathered} {[ } \\ (25) \\ 5 \mathrm{BH} \end{gathered}$ | $\begin{aligned} & / \\ & (30) \\ & 2 \mathrm{FH} \end{aligned}$ | RET <br> (35) <br> ØDH | $\begin{gathered} \text { BKSP } \\ (40) \\ 08 \mathrm{H} \end{gathered}$ | $\begin{gathered} F 2 \\ (45) \\ 82 \mathrm{H} \end{gathered}$ | $\begin{aligned} & \text { CAP } \\ & (5 \Omega) \\ & 2 \emptyset \mathrm{H} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ (1) \\ 4 \mathrm{FH} \end{gathered}$ | $\begin{gathered} M \\ (6) \\ 4 D \end{gathered}$ | $\begin{gathered} \mathrm{P} \\ (11) \\ 50 \mathrm{H} \end{gathered}$ | $\begin{gathered} i \\ (16) \\ 3 \mathrm{BH} \end{gathered}$ | $\begin{gathered} (21) \\ 2 \mathrm{DH} \end{gathered}$ | $\begin{gathered} 9 \\ (26) \\ 39 \mathrm{H} \end{gathered}$ | $\begin{gathered} (31) \\ 2 \mathrm{EH} \end{gathered}$ | $\begin{gathered} \mathrm{L} \\ (36) \\ 4 \mathrm{CH} \end{gathered}$ | $\begin{gathered} 0 \\ (41) \\ 30 \mathrm{H} \end{gathered}$ | $\begin{gathered} K \\ (46) \\ 4 \mathrm{BH} \end{gathered}$ | $\begin{aligned} & \left(5_{1}\right) \\ & 2 \mathrm{CH} \end{aligned}$ |
| $\begin{gathered} 5 \\ (2) \\ 35 \mathrm{H} \end{gathered}$ | $\begin{gathered} R \\ (7) \\ 52 \mathrm{H} \end{gathered}$ | $\begin{gathered} 4 \\ (12) \\ 34 \mathrm{H} \end{gathered}$ | $\begin{gathered} E \\ (17) \\ 45 \mathrm{H} \end{gathered}$ | $\begin{gathered} D \\ (22) \\ 44 \mathrm{H} \end{gathered}$ | $\begin{gathered} \mathrm{S} \\ (27) \\ 53 \mathrm{H} \end{gathered}$ | $\begin{gathered} x \\ (32) \\ 58 \mathrm{H} \end{gathered}$ | $\begin{gathered} F \\ (37) \\ 46 \mathrm{H} \end{gathered}$ | $\begin{gathered} C \\ (42) \\ 43 \mathrm{H} \end{gathered}$ | $\begin{gathered} \mathrm{T} \\ (47) \\ 54 \mathrm{H} \end{gathered}$ | $\begin{aligned} & V \\ & (52) \\ & 56 \mathrm{H} \end{aligned}$ |
| $\begin{aligned} & --> \\ & (3) \\ & 09 \mathrm{H} \end{aligned}$ | $\begin{gathered} 1 \\ (8) \\ 31 \mathrm{H} \end{gathered}$ | $\begin{gathered} A \\ (13) \\ 41 \mathrm{H} \end{gathered}$ | $\begin{gathered} 2 \\ (18) \\ 32 \mathrm{H} \end{gathered}$ | $\begin{gathered} \mathrm{Z} \\ (23) \\ 5 \mathrm{AH} \end{gathered}$ | $\begin{gathered} 3 \\ (28) \\ 33 \mathrm{H} \end{gathered}$ | $\begin{gathered} W \\ (33) \\ 57 \mathrm{H} \end{gathered}$ | $\begin{gathered} \text { ESC } \\ (38) \\ 1 \mathrm{BH} \end{gathered}$ | $\begin{gathered} Q \\ (43) \\ 51 H \end{gathered}$ | $\begin{gathered} \backslash \\ (48) \\ 5 \mathrm{CH} \end{gathered}$ | $\begin{gathered} \text { SPACE } \\ (53) \\ 26 \mathrm{H} \end{gathered}$ |
| $\begin{gathered} 6 \\ (4) \\ 36 \mathrm{H} \end{gathered}$ | $\begin{gathered} I \\ (9) \\ 49 \mathrm{H} \end{gathered}$ | G (14) $47 \mathrm{H}$ | $\begin{gathered} \mathrm{N} \\ (19) \\ 4 \mathrm{EH} \end{gathered}$ | $\begin{gathered} \mathrm{H} \\ (24) \\ 48 \mathrm{H} \end{gathered}$ | $\begin{gathered} 7 \\ (29) \\ 37 \mathrm{H} \end{gathered}$ | $\begin{gathered} \mathrm{J} \\ (34) \\ 4 \mathrm{AH} \end{gathered}$ | $\begin{gathered} 8 \\ (39) \\ 38 \mathrm{H} \end{gathered}$ | $\begin{gathered} Y \\ (44) \\ 59 \mathrm{H} \end{gathered}$ | $\begin{gathered} \mathrm{U} \\ (49) \\ 55 \mathrm{H} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ (54) \\ 42 \mathrm{H} \end{gathered}$ |

Table 5-2 Keyboard Position Code To ASCII Code
SHIFT:

| F1 <br> (8) <br> 83 H | $\begin{aligned} & \text { (5) } \\ & 7 \mathrm{EH} \end{aligned}$ | $\begin{gathered} \} \\ (10) \\ 7 \mathrm{DH} \end{gathered}$ | $\begin{gathered} " \\ (15) \\ 22 \mathrm{H} \end{gathered}$ | $\begin{gathered} + \\ (2 \emptyset) \\ 2 \mathrm{BH} \end{gathered}$ | $\begin{gathered} \{ \\ (25) \\ 7 \mathrm{BH} \end{gathered}$ | $\begin{gathered} ? \\ (30) \\ 3 \mathrm{FH} \end{gathered}$ | $\begin{gathered} \text { RET } \\ (35) \\ \text { ©DH } \end{gathered}$ | $\begin{gathered} \text { BKSP } \\ (40) \\ 98 \mathrm{H} \end{gathered}$ | $\begin{gathered} F 2 \\ (45) \\ 84 \mathrm{H} \end{gathered}$ | CAPS (50) 20 H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \circ \\ & (1) \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{gathered} m \\ (6) \\ 6 \mathrm{DH} \end{gathered}$ | $\begin{gathered} p_{(11)} \\ 70 \mathrm{H} \end{gathered}$ | $\begin{gathered} : \\ (16) \\ 3 \mathrm{AH} \end{gathered}$ | (21) 5 FH | $\begin{gathered} < \\ (26) \\ 28 \mathrm{H} \end{gathered}$ | $\begin{aligned} & > \\ & (31) \\ & 3 \mathrm{EH} \end{aligned}$ | $\begin{gathered} 1 \\ (36) \\ 6 \mathrm{CH} \end{gathered}$ | $\begin{gathered} > \\ (41) \\ 29 \mathrm{H} \end{gathered}$ | $\begin{gathered} k \\ (46) \\ 6 \mathrm{BH} \end{gathered}$ | $\begin{gathered} < \\ (51) \\ 3 \mathrm{CH} \end{gathered}$ |
| $\begin{gathered} \frac{\%}{6} \\ (2) \\ 25 \mathrm{H} \end{gathered}$ | $\begin{gathered} r \\ (7) \\ 72 \mathrm{H} \end{gathered}$ | $\begin{aligned} & \$ \\ & (12) \\ & 24 \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{e} \\ (17) \end{gathered}$ | $\begin{gathered} \mathrm{d} \\ (22) \\ 64 \mathrm{H} \end{gathered}$ | $\begin{gathered} s \\ (27) \\ 72 \mathrm{H} \end{gathered}$ | $\begin{gathered} x \\ (32) \\ 78 \mathrm{H} \end{gathered}$ | $\begin{gathered} f \\ (37) \end{gathered}$ $66 \mathrm{H}$ | $\begin{gathered} c \\ (42) \end{gathered}$ | $\begin{gathered} \mathrm{t} \\ (47) \\ -74 \mathrm{H} \end{gathered}$ | $\begin{gathered} v \\ (52) \\ 76 \mathrm{H} \end{gathered}$ |
| $\begin{aligned} & <- \\ & (3) \\ & 89 \mathrm{H} \end{aligned}$ | $\begin{gathered} ! \\ (8) \\ 21 H \end{gathered}$ | $\begin{gathered} a \\ (13) \\ 61 H \end{gathered}$ | $\begin{gathered} \text { @ } \\ (18) \\ 40 \mathrm{H} \end{gathered}$ | $\begin{gathered} z \\ (23) \\ 7 \mathrm{AH} \end{gathered}$ | $\begin{gathered} \# \\ (28) \\ 23 \mathrm{H} \end{gathered}$ | $\begin{gathered} w \\ (33) \\ 77 \mathrm{H} \end{gathered}$ | $\begin{gathered} \text { ESC } \\ (38) \\ 1 \mathrm{BH} \end{gathered}$ | $\begin{gathered} q \\ (43) \\ 71 H \end{gathered}$ | $\begin{gathered} (48) \\ 7 \mathrm{CH} \end{gathered}$ | $\begin{gathered} \text { SPACE } \\ (53) \\ 28 \mathrm{H} \end{gathered}$ |
| $\begin{aligned} & \text { (4) } \\ & 5 \mathrm{EH} \end{aligned}$ | $\begin{gathered} i \\ (9) \\ 69 \mathrm{H} \end{gathered}$ | $\begin{gathered} 9 \\ (14) \\ 67 \mathrm{H} \end{gathered}$ | $\begin{gathered} n \\ (19) \\ 6 \mathrm{EH} \end{gathered}$ | $\begin{aligned} & h \\ & (24) \\ & 68 \mathrm{H} \end{aligned}$ | $\begin{gathered} \& \\ (29) \\ 26 \mathrm{H} \end{gathered}$ | $\begin{gathered} j \\ (34) \\ 6 \mathrm{AH} \end{gathered}$ | $\begin{gathered} (39) \\ 2 \mathrm{AH} \end{gathered}$ | $\begin{gathered} y \\ (44) \\ 79 \mathrm{H} \end{gathered}$ | $\begin{gathered} u \\ (49) \\ 75 \mathrm{H} \end{gathered}$ | $\begin{gathered} b \\ (54) \\ 62 \mathrm{H} \end{gathered}$ |

The keyboard program of MPF-I/88 is automatically invoked every 15 milliseconds by the CPU. The MPF-I/88 invokes the keyboard program in such a manner that every 15 milliseconds the timer
chip 555 sends out a signal to interrupt the 8088 processor through the NMI pin of the 8088. Upon receipt of the interrupt signal, the 8088 initiates the following events:

1) First, the 8088 saves the machine status by pushing the contents of the Flags register onto the stack.
2) Next, the 8088 clears the interrupt enable and trap bits in the Flags register to prevent subsequent maskable and singlestep interrupts.
3) Then, the 8088 establishes the interrupt routine return linkage by pushing the current $C S$ and $I P$ register contents onto the stack.
4) Finally, the 8088 loads the CS and IP registers with the starting address of the keyboard program from the Interrupt Vector Table, and then accesses it.

It is the responsibility of the keyboard program to detect the keyboard interrupt and respond to it by returning a position code if a key is pressed.

On the MPF-I/88, the position code is generated by reading in a binary value which represents the key just being entered from the I/O port lCøH. The position code itself may be interpreted in any manner desired. That is to say, the meaning of each key can be pre-defined by software.

Since the keyboard interrupt occurs asynchronously with respect to other program running in the computer, the striking of a key can occur at any time, and it is completely independent of when another program may wish to read keyboard. Our keyboard program is therefore required to save or buffer any keyboard input that it receives. To accomplish this, we use a "first-in, first-out" buffer, most often referred to as a "key queue".

A position code generated by the keyboard program is converted into a proper ASCII character code and then placed onto the key queue. When another program wishes to get keyboard input, it just takes the characters off the queue in the order in which they were received.

The size of the queue determines the maximum number of characters that can be buffered at any time. This represents the number of keystrokes you can type before causing the system to perform any operation.

Now we are going to explain how a keyboard scanning operation is performed. When reading the following paragraphs, please refer to the schematic diagram.

As with what we have stated before, there are 12 columns and five rows which result in a matrix on the keyboard circuit. Columns $\mathrm{KC}-\varnothing$ to $\mathrm{KC}-7$ are physically assigned to $\mathrm{I} / \mathrm{O}$ port $\varnothing 160 \mathrm{H}$; and columns $\mathrm{KC}-8$ to $\mathrm{KC}-11$ are assigned to $I / O$ port $\emptyset 18 \emptyset \mathrm{H}$. Next, let us see the row lines. Rows KR- $\varnothing$ to $K R-5$ are assigned to $I / O$ port $\emptyset l C \emptyset H$. Ports $\emptyset 16 \emptyset H$ and $\emptyset 180 \mathrm{H}$ are keyboard array outputs to the keyboard program; in reverse, they are inputs to the keyboard. Port ØlCØH is a keyboard array output to the keyboard.

To find out if a key among all the keyboard keys is pressed, what we have to do is to start scanning from KC-ll through KC- 0 . A complete scanning operation from KC-11, KC-1 $\quad$, KC-9 through KC- $\varnothing$ is called a "scan-out" in our keyboard program.

In addition to column KC-ll, each column of the keyboard matrix is scanned for five times. This is because during the scanning of each column, we have to scan five keys (from row KR-ø to row KR-4 with the exception of column KC-11.) i.e., each column needs five scanning operations. At this point, you might ask how the keyboard program knows which column is required to scan at a certain time during scanning. Now, let us have a futher discussion about it; that is, indeed, only a programming technique.

Before the keyboard program starts scanning the keyboard, it will set column $K C-11$ to zero (low voltage) and the rest of columns to one (high voltage) by outputting to both the I/O ports 0180 H and 0160 H the value $0 \mathrm{F7FFH}(=1111011111111111)$. In other words, the column which the program wishes to scan is pre-set to zero and the rest of columns to one, for the number of columns that the keyboard program can scan at a moment is only one column of five keys.

After scanning a column, the hardware (keyboard) will send out to port $\emptyset 1 C \emptyset H$ a byte of value of which only one of the least significant five bits contains a zero value. . Thus, the keyboard program can read that value into the AL register through the DX register which always connects to $I / \emptyset$ ports. At this time, you can determine which key is pressed by shifting left the least significant five bits one by one to the Carry flag that we use as a "check-count" in our program. In our keyboard program, we also use a counter (namely, the DI register) to record the position of the key being pressed.

Through the value stored in the DI register, we can determine the position code of the key just being pressed which had been defined at the time when we designed the keyboard program. Then, we can also find the ASCII code of that key through a corresponding look-up ASCII code table defined in our program.

Our keyboard program is quite complicated and many factors should be taken into consideration, for it should normally handle many features, such as uppercase/lowercase characters, "ALT", "SHIFT" and "Shift-Lock" keys, and special control-key combinations. Thus, many tests and determinations are reqiured to make during the program execution.

There is also an important topic that should be stated here. That is the subject on the keybounce:

The keytops of the keyboard are usually depressed by hand. In general, the speed of the computer response to each of them is much faster than that of the human beings. No matter whether a key is pressed on the keyboard or not, the keyboard program must always scan the keyboard repeatedly. When being depressed or released, a key bounces for a short time. Fig. 5-1 is a time response diagram of typical key-depressing and key-releasing operation. Thus, a key-depression might be identified as two or more key-depressions if the keyboard scanning rate is too fast. To avoid this problem, the period of scanning we use in the program is longer than the bouncing time.


Fig 5-1
In Fig. 5-1, at the instant indicated by the upward arrow the key is examined. At $T n+2$, the keyboard program found that the key was depressed and indentified the position code. At $T n+3$, the key was also found depresseed. Since the key was found depressed in the previous scannings, the keyboard program will determine that this is not a new key-depression (i.e. the key has not been released during this time interval). Only if the key is found released at $T n+4$ or $T n+5$, a new key-depression will be really recognized at $T \mathrm{n}+6$.

A program for getting data from a keyboard designed by this rule will be immune from error, no matter how long the duration of the key-depression is and whatever is found at this period between $\mathrm{Tn}+1$ and $\mathrm{Tn}+4$ ( $\varnothing$ or 1 ).

In our keyboard program, we use also a variable as a repeat-count to test if a key is always depressed after the keyboard has been scanned out for 30 times. If yes, the same character will be shown on the screen. After that, if the program finds the same key still being depressed, it will output the same character onto the screen every 4 scan-out operations.

The MPF-I/88 keyboard interface program begins with the procedure KEY_NMI. You can locate it by referring to the cross reference section of the MPF-I/88 Monitor Program Source Listing. In order to let you understand keyboard interface programming more easily, an example program with a more detailed comment is provided as follows.


;ALLOCATE 10 BYTES OF MEMORY
;FOR THE KEY QUEUE BUEEER. ; Allocate 11 bytes of memory for ;THE INPU'RS JUST BEING KEYED IN.
;ALLOCATE 10 BYTES OF MEMORY EOR
;THE INPUTS KEYED. IN AT THE LAST ; SCAN-OUT OPERATION.
;THE NUMBER OF INPUTS JUST BEING ; KEYED IN.
-THE NUMBER OF infuts KEYED in
;AT THE LAST SCAN-OUT OPERATION
; AT THE LAST SOAN CAPS
; FIRST REPEAT COUNTER
; REPEAT AGAIN COUNTER
; A FLAG TO IDENTIFY IF ANY CHARACTER ; HAD BEEN TYPED IN AT THE LAST ; SCANNNG OPERATION. IF YES, A VALUE ;OF "FE" IS MOVED INTO THIS VARIABLE. ; CTRL-P COUNTER
; A COUNTER FOR THE RECORD OF HOW
; MANY TIMES OF SCAN-OUT OPERATION ;A CHARACTER HAS BEEN NOT DETECTED. ; CTRL, SHIET,ALT FLAG
;PRINTER FLAG
; CAPS LOCK flag

CAPS ${ }^{\text {PLOCK }}$
DATA ${ }^{-}$ENDS
' CODE
CODE
SEGMENT PARA public 'CODE'
KEY_NMI PROC ASSUME CS:CODE, DS:DATA, ES: DATA $\begin{array}{ll}\text { PUSH } & \text { DS } \\ \text { XOR } & \text { AX, AX }\end{array}$ $\begin{array}{ll}\text { XOR } & \text { AX,AX } \\ \text { PUSH } & \text { AX }\end{array}$

The Microsoft MACRO Assembler , Version 1.25 \begin{tabular}{c}
Page <br>
$12-18-84$

 

1-2
\end{tabular}



LUE 4 H

|  | 110 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 111 | 064 D |  |  |  |
|  | 112 | 964D | D8 | D8 |  |
|  | 113 | 664 F | 72 | 08 |  |
|  | 114 | 0051 | 80 | 0E 0ø2B | R 01 |
|  | 115 | 0056 | EB | 0A 90 |  |
|  | 116 |  |  |  |  |
|  | 117 |  |  |  |  |
|  | 118 | 0659 |  |  |  |
|  | 119 | 0059 | D6 | D8 |  |
|  | 126 | 665B | 72 | 65 |  |
|  | 121 | 905D | 80 | 0E 002B | R 02 |
|  | 122 | 0062 |  |  |  |
|  | 123 | 0062 | B8 | FBFE |  |
|  | 124 |  |  |  |  |
|  | 125 | 0065 | BF | 0000 |  |
|  | 126 | 0068 |  |  |  |
|  | 127 | 9068 | BA | 0160 |  |
|  | 128 | 006B | EE |  |  |
|  | 129 | 006C | 50 |  |  |
|  | 130 | 606D | 86 | E® |  |
|  | 131 | 006F | BA | 8180 |  |
| vir | 132 | 0072 | EE |  |  |
| o | 133 | 0073 | BA | 01ca |  |
| U1 | 134 | 0676 | EC |  |  |
|  | 135 | 0077 | B1 | 05 |  |
|  | 136 |  |  |  |  |
|  | 137 |  |  |  |  |
|  | 138 | 0079 | D0 | F8 |  |
|  | 139 | 6078 | 73 | ロE |  |
|  | 140 |  |  |  |  |
|  | 141 |  |  |  |  |
|  | 142 | 667D |  |  |  |
|  | 143 | 007 D | 47 |  |  |
|  | 144 | 907E | 80 | E9 61 |  |
|  | 145 |  |  |  |  |
|  | 146 | 0681 | 75 | E6 |  |
|  | 147 |  |  |  |  |
|  | 148 | 0083 | 58 |  |  |
|  | 149 | 0084 | D1 | F8 |  |
|  | 150 | 0086 | 72 | E® |  |
|  | 151 |  |  |  |  |
|  | 152 | 9088 | E9 | 0184 R |  |
|  | 153 | 908B |  |  |  |
|  | 154 | 968B | E8 | 622D R |  |
|  | 155 | 008 E | 83 | EF 32 |  |
|  | 156 | 0091 | 75 | 18 |  |
|  | 157 | 0093 | 80 | 3E 0023 | R b0 |
|  | 158 |  |  |  |  |
|  | 159 | 0098 | 74 | 85 |  |
|  | 160 | 009a | E8 | 0240 R |  |
|  | 161 | 009 D | EB | DE |  |
|  | 162 |  |  |  |  |


| CHK_SHIFT: |  |  |
| :---: | :---: | :---: |
|  | RCR | AL, 1 |
|  | JC | CHK ALT 1 |
|  | OR | SPECTIAL, 1 |
|  | JMP | KCOL |
| CHK_ALT 1 : |  |  |
|  | RCR | AL, 1 |
|  | JC | KCOL |
|  | OR | SPECIAL, 2 |
| KCOL: |  |  |
|  | MOV | AX, 9 EBFFH |
|  | MOV | DI, 0 |
| KCOL1: |  |  |
|  | MOV | DX,OPD_PORT2 |
|  | out | DX,AL |
|  | PUSH | AX |
|  | XCHG | AH, AL |
|  | MOV | DX,OPD_PORT1 |
|  | OUT | DX, AL |
|  | MOV | DX, IPD_PORT |
|  | IN | AL, DX |
|  | MOV | CL, 5 |
| KROW: | SAR | AL, 1 |
|  | JNC | SHORT KEY_DN |
| FIND_NEXT_KEY: |  |  |
|  | INC | DI |
|  | Sub | CL, 1 |
|  | JNZ | SHORT KROW |
|  | POP | AX |
|  | SAR | AX,1 |
|  | JC | SHORT KCOLI |
|  | JMP | SCAN_OUT |
| KEY_DN: |  |  |
|  | CALL | PUSH_R |
|  | CMP | DI, $5 \bar{\square}$ |
|  | JNE | KEY_DN_1 |
|  | CMP | CAPS_COUNTER,0 |
|  | JE | CAL_CAPS |
|  | CALL | POP- ${ }^{-}$ |
|  | JMP | FIND_NEXT_KEY |

## ; CHECK IF SHIFT KEY PRESSED?

; SET SPECIAL'S BIT FOR SHIFT, ALT, AND CTRL ; SPECIAL=1, MEANING THP'I THE SHIFT KEY ; HAS BEEN PRESSED.
;SPECIAL=2, MEANING THAT ALT PRESSED ;SPECIAL=4, MEANING THAT CTRL PRESSED
; PREPARE THE AX WITH THE VALUE FBFEH FOR ; OUTPUT PORT.
;DI REPRESENTS THE POSITION CODE COUNTER
;OUTPUT THE AL ONTO PORT 6160 H
;OUTPUT THE AH ONTO PORT 6180 H
;CL IDENTIFIES THE ROW NUMBER OF KEYBOARD ;MATRIX TO-BE SCANNED.
; SHIFT THE AL ONE BIT TO THE RIGHT ; NO CARRY MEANS THAT A KEY JUST ENTERED ;HAS BEEN DEPECTED.
; INCREASE THE POSITION COUNTER BY ONE. ; DECREASE THE ROW NUMBER BY ONE IN ; DECREASE THE ROW NUMBER BY ONE IN
;ORDER TO SCAN THE NEXT ROW.
IS THE SCANNING OF ALL OF THE 5 ROW ;FINISHED?
; IS the scanning of all the columns ;FINISHED?
; IS CAPS LOCK KEY PRESSED?
;IS CAPS LOCK KEY PRESSED?
;GO ON SEARCHING FOR THE NEXT CODE ;is IT THE FIRST TIME FOR THE "CAPS LOCK" ; KEY TO ENTER?


The Microsoft Macro Assembler, version $1.25 \quad$| page |
| :---: |
| $12-18-84$ | $1-5$

|  | 218 | 00F5 |  |  | AND_9FH: |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 219 | 60F5 |  | 9 F | AND | $\mathrm{AL}, 9 \mathrm{FH}$ |  |
|  | 220 |  |  |  | ; |  |  |
|  | 221 | 00F7 |  |  | CHK_ALT: |  |  |
|  | 222 | 60 F 7 |  | 06 Un2B R 02 | TEST | SPECIAL, 2 H | ; Check if the "alt" is pressed. |
|  | 223 | 60FC | 74 | 06 | JZ | CHK_CAPS |  |
|  | 224 | 60 FE |  | 80 | CMP | $\mathrm{AL}, \overline{8} \mathrm{D} \mathrm{H}$ | ;THE Alt ascil Code $=80 \mathrm{H}$ |
|  | 225 | 6100 |  | g2 | JBE | CHK CAPS |  |
|  | 226 | 6162 |  | 80 | ADD | $\mathrm{AL}, \overline{8} 0 \mathrm{H}$ | ; ALT PRESSED; |
|  | 227 |  |  |  | ; |  |  |
|  | 228 |  |  |  | ;THE CORRESPO | ING ASCII CODE FOR THE FUNC | (CONTROL) CHARACTER IS THE SUM |
|  | 229 |  |  |  | ;OF 80H PLUS | ascil Code of the charac | T BEING ENTBRED. |
|  | 238 |  |  |  |  |  |  |
|  | 231 | 0184 |  |  | CHK_CAPS: |  |  |
|  | 232 | 0104 | 80 | 3E 902 D R 00 | CMP | CAPS_LOCK, 0 | ; CHECK CAPS_LOCK FLG |
|  | 233 | 8169 | 74 | 1E | JE | CHK_OLLD_NO |  |
|  | 234 | 010 B |  | 06 962B R 01 | TEST | SPECTIAL, 1 | ; CHECK If the "SHIft" KEY IS PRESSED. |
|  | 235 | 0110 | 75 | 6D | JNZ | SHIFT_CAPS_LOCK |  |
|  | 236 | 0112 |  | 41 | CMP |  | ; CAPS LOCK ENTERED ONLY, NO SHIET |
|  | 237 | 0114 | 72 | 13 | JB | CHK_OLD_NO | ; Check if any of the capital letters |
|  | 238 |  |  |  |  |  | ; (A - Z) IS PRESSED. |
|  | 239 | 0116 | 3 C | 5A | CMP | AL, 5 AH |  |
|  | 240 | 0118 | 77 | gF | JA | CHK_OLD_NO |  |
|  | 241 | 011A | 64 | 20 | ADD | AL, $\overline{2}$ ¢ $\mathrm{H}^{\text {d }}$ | ; TO GENERATE THE ASCII CODE OE A |
|  | 242 |  |  |  |  |  | ; LOWERCASE LETTER. |
| or | 243 | 011C | EB | 9B 96 | JMP | CHK_OLD_NO |  |
| $\checkmark$ | 244 |  |  |  |  |  |  |
|  | 245 | 011 F |  |  | SHIFT_CAPS_LO |  |  |
|  | 246 | 011 F |  | 61 | CM $\bar{P}$ | AL, 61H | ; CHECK If any of the lowercase letters |
|  | 247 | 0121 |  | 66 | JB | CHK_OLD_NO | ; IS Pressed. |
|  | 248 | 0123 |  | 7A | CMP | AL, $\overline{7}$ AH |  |
|  | 249 | 6125 | 77 | 02 | JA | CHK OLD_NO |  |
|  | 258 251 | 0127 | 2 C | 20 | SUB | $\mathrm{AL}, \overline{2} \theta \mathrm{H}$ | ; TO OBTAIN THE ASCII CODE OF ; A CAPITAL LETTER. |
|  | 252 | 0129 |  |  | CHK_OLD_NO: |  |  |
|  | 253 | 0129 | FE | 06001 F R | INC | BYTE PTR NEW_NO_FLG | ; TO RECORD HOW MANY NEW KEYS HAS BEEN |
|  | 254 |  |  |  |  |  | ; ENTERED WITHIN A SCAN-OUT OPERATION. |
|  | 255 | 012D | 80 | 3 E 0021 R 06 | CMP | BYTE PTR OLD_NO_FLG, 0 | ; CHECK If ANY KEY HAU BEEN ENTERED AT |
|  | 256 |  |  |  |  |  | ; THE LAST SCAN-OUT OPERATION. |
|  | 257 | 0132 | 74 | 54 | JE | FILL_IN_NEW_BUF_AND_Q | -IF YES, NO MORE CHECKS ARE REGUIRED, |
|  | 258 |  |  |  |  |  | ; JUST MOVE THE ASCII CODE OF THE KEY |
|  | 259 |  |  |  |  |  | ; JUST NOW ENTERED INTO "NEW_KEY_BUF" |
|  | 260 |  |  |  |  |  | ; AND "KEY_Q". |
|  | 261 | 6134 | E8 | 0253 R | CALL | COMP | ;THERE IS ${ }^{-}$a KEY PRESSED BEFORE, ; CHECK IE IT IS A NEW KEY. |
|  | 263 | 0137 | 75 | 4 F | JN2 | FILL_IN_NEW_BUE_AND_Q | ; SAME AS OLD KEY ? |
|  | 264 | 6139 | 81 | 3 E 0028 R FF | CMP | $\mathrm{LAST}_{-}^{-} \mathrm{KEX} \overline{\mathrm{Y}}$ - $\mathrm{FLG}, ~ \emptyset \mathrm{FF} \overline{\mathrm{F}}^{\prime}$ | ; Check if the last key has been pressed. |
|  | 265 | 613 E | 74 | 34 | JE | FILL ${ }^{-1}$ |  |
|  | 266 | 0140 | 3A | 060015 R | CMP | AL, $\mathrm{B}_{\mathbf{Y} T \mathrm{TE}} \mathrm{PTR}$ [OLD_KEY_BUF] | ; NEW KEY SAME AS OLD KEY, CHECK |
|  | 267 | 0144 | 75 | 08 | JNE | FILL_IN_NEW BUF | ; IS IT LAST KEY ? |
|  | 268 | 8146 | C6 | 060028 R FF | MOV | LAST_KĒ_FLG , ØFFH | ; FFH MEANS THAT THERE IS A KEY PRESSED |
|  | 269 | 014B | EB | 0890 | JMP | FILL- ${ }_{-}$ | ; at the last scanning, and vice versa. |
|  | 276 |  |  |  |  |  |  |
|  | 271 |  |  |  |  |  |  |
|  | 272 | 814 E |  |  | FILL_IN_NEW_B |  |  |



CHECK IF THE NEW KEY HAS BEEN PRESSED.
; LAST KEY NOT PRESSED BEFORE
; IS IT THE LAST KEY?
;YES, IT IS THE LAST KEY. INCREASE ;THE REP COUNTER BY ONE.
;LAST KEY PRESSED BEFORE ; PLACE THE OLD KEY AT THE 2ND POSITION ; OF THE NEW_KEY_BUE.
it is not the last key, go on searching ; FOR THE NEXT KEY.
;CHECK IF NEW_KEY_BUF IS FULL. .
; NEW KEY buF NOT FULL Yet, MOVE THE ASCII ; $\operatorname{CODE} \bar{E}^{-}$THE KEY JUST ENTERED INTO IT. ; MOVE THE AL TO THE KEY_Q.
;CHECK IE THE KEY_Q IS FULL.
;KEY_Q NOT FULL YET, MOVE THE ASCII CODE ;OF THE KEY JUST ENTERED INTO IT.

BUFFER OR QUEUE IS FULL, REJECT TO ; ACCEPT ANY KEYS FROM THE KEYBOARD.
; CHECK IF ANY KEY ENTERED. ;IF NOT, JUMP TO ROUTINE CAL_NO_KEY.

$\underset{12-18-84}{\text { Page }} 1-8$


| 8266 |  |
| :---: | :---: |
| 0266 | 1E |
| 0267 | 07 |
| 0268 | 56 |
| 0269 | B9 000A |
| 026 C | B6 90 |
| 826 E | F2/ AE |

;THE DI POINTS AT THE OFFSET OF A CORRESPONDING BUFFER.
; CHECK IF A BUFFER OR QUEUE IS FULL.
íHK_BUF PROC

| PROC | NEAR |
| :--- | :--- |
| PUSH | DS |
| POP | ES |
| PUSH | AX |
| MOV | CX, |
| MOA |  |
| MOV | AL, |
| REPNE | SCASB |

HE DI
xT $\mathbf{T O}$
CXZ CAL_BE

RET
AX

CAL_BEP:
G.

POP
AX
; $\mathrm{CX}=10$, $\mathrm{AL}=\mathrm{\theta}$. ; FOR 19 TIMES OR UNTIL ZFEl, ONE BYTE PER T
;AFTER SCANNING IS SUCCESSFULLY FINISHED, T WILL always point at the byte of memory ne

## ;THE ONE CONTAINING zero value, e.g.,


;IF A buFFER IS fULL, JUMP TO ROUTINE ;CAL_BEP.
; BUFFER OR QUEUE IS FULL, SET THE CARRY FLA

STC
RET
CHK_buF ENDP
; THE dI ALWAYS POINTS AT THE BYTE OF MEMORY NEXT TO THE ONE


$\begin{array}{lll}6278 & 86 & 65 \\ 827 B & 88 & 25\end{array}$
627 D
68
827 E 3B FB

9282
$\begin{array}{lll}9282 & & \\ 9282 & 88 & 07\end{array}$
88
C 3
0285

MV: XCHG

CMP DI, BX

STORE_Q:
MV_DATA ENDP
$\square$
; EXCHANGE THE BYTE OF MEMORY CONTAINING ; ZERO VALUE WITH THE UNCERTAIN CONTENTS ;OF THE AH REGISTER FOR THE NEXT
;INSTRUCTION USE. THE AH IS USED AS A ;TEMPARARY BUFFER FOR DATA TRANSFERMATION. ;THE BX POINTS AT THE OFFSET (START) OF ;A CORRESPONDING BUEFER.
; THE al CONTAINS an ascil code to be saved. ; AFTER SEVERAL DATA TRANSFERMATION, MOVE ;A CORRESPONDING BUFFER.


The Microsoft MACRO Assembler , Version 1.25
Page 1-11



Page
$12-21-84$
Symbols-1

Segments and groups:

| Name | Size | align | combine | class |
| :---: | :---: | :---: | :---: | :---: |
| CODE | 036A | PARA | Public | 'CODE' |
| DATA | 602 E | PARA | PUBLIC | 'data' |
| Symbols: |  |  |  |  |
| Name | Type | Value | Attr |  |
| AGAIN. - | L NEAR | 001 D | CODE |  |
| AND_9FH. . | L NEAR | 00 F 5 | CODE |  |
| BUF-OR_Q_FULL. | L NEAR | 01AD | CODE |  |
| $\mathrm{CAL}^{-} \mathrm{BE} \overline{\mathrm{P}}$. ${ }^{-}$. | I, NEAR | 0275 | CODE |  |
| CAL-CAPS | L NEAR | 069F | CODE |  |
| CAL_MV_DATA. | L NEAR | 6220 | CODE |  |
| $\mathrm{CAL}_{-}^{-} \mathrm{NO}-\mathrm{KEY}$ | L NEAR | 6225 | CODE |  |
| CAP $\bar{S}$. ${ }^{\text {- }}$ | N PROC | ¢25F | COIJE | Length $\times 0007$ |
| CAPS_COUNTER | L BYTE | 0623 | data |  |
| CAPS LOCK. | L BYTE | 9021 | DA'TA |  |
| CHECK_CTRL_P | L NEAR | 00D6 | CODE |  |
| CHK_ALTT. . | L NEAR | 00F7 | CODE |  |
| CHK_ALT 1 | L NEAR | 0659 | CODE |  |
| ChK buF. | N PROC | 9266 | CODE | Length $=0012$ |
| CHK CAPS | L NEAR | 0104 | CODE |  |
| CHK_OLD_NO | L NEAR | 0129 | CODE |  |
| $\mathrm{CHK}_{-} \mathrm{OLD}_{-} \mathrm{NO} \mathrm{Cl}$ | L NEAR | 6182 | CODE |  |
| CHK_REP-COŪNTER. | L NEAR | 01 F 9 | CODE |  |
| CHK_SHIFT. | L NEAR- | 064 D | CODE |  |
| COMP . | N PROC | 0253 | CODE | Length =000c |
| CTRL_P_1 . . | L NEAR | 00 E 6 | CODE |  |
| CTRL_P_COUNTER | L BYTE | 0029 | data |  |
| FILL_ ${ }^{-}$. | L NEAR | 0155 | CODE |  |
| FILL 1 . | L NEAR | 0174 | CODE |  |
| FILL IN NEW BUE. | L NEAR | 014 E | CODE |  |
| FILL_IN-NEW-BUF_AND_Q. | L NEAR | 0188 | CODE |  |
| FIND_NEXT_KEY. . . | L NEAR | 007 D | CODE |  |
| FIRST_REP. . | L NEAR | 0213 | CODE |  |
| GET_KĒY. . | N PROC | 02E5 | CODE | Length $=0015$ |
| INC-1. . . . . . . | L NEAR | 016A | CODE |  |
| IPD_PORT | Number | 61Ca |  |  |
| IP_MEM | L WORD | g2FA | CODE |  |
| KCOT . | L NEAR | 0662 | CODE |  |
| KCOL1. | L NEAR | 9068 | CODE |  |
| KEY_DN | L NEAR | 068 B | CODE |  |
| KEY-DN 1 | L NEAR | øøAB | CODE |  |
| KEY NMI. | F PROC | 0000 | CODE | Length $=022 \mathrm{D}$ |
| KEY-Q. . | L Byte | 0000 | data | Length $=006 \mathrm{~A}$ |
| KROW | L NEAR | 0079 | CODE |  |
| LAST_KEY_FLG | L BYTE | 0028 | data |  |
| MV . ${ }^{-} .{ }^{-}$. | L NEAR | 0278 | CODE |  |
| MV_DATA. . | N PROC | 9278 | CODE | Length $=\square 000 \mathrm{D}$ |
| NEW̄_KEY BUF. | L BYTE | 006A | data | Length $=060 \mathrm{~B}$ |
| NEW_NO_FLG - | L WORD | g01F | data |  |


|  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| NMI IN | LIN |


|  | Symbol Cross Reference |  | \# is d | finiti |  | Cref |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AGAIN. - | 78\# | 82 |  |  |  |  |  |  |
|  | AND_9FH. | 201 | 218\# |  |  |  |  |  |  |
|  | BUF_OR_Q_FULL. . | 279 | 293 | 305 | 311 | 317\# | 342 |  |  |
|  | CAL BEP. . | 457 | 462\# |  |  |  |  |  |  |
|  | CAL Caps . . | 159 | 163\# |  |  |  |  |  |  |
|  | CAL_MV_DATA. | 364 | 367\# |  |  |  |  |  |  |
|  | CAL-ND-KEV. | 325 | 371\# |  |  |  |  |  |  |
|  | CAPS | 166 | 429\# | 433 |  |  |  |  |  |
|  | CAPS COUNTER | 32\# | 157 | 164 | 506 |  |  |  |  |
|  | CAPS LOCK. . | 45\# | 232 | 431 |  |  |  |  |  |
|  | CHECK CTRL_P | 187 | 199\# |  |  |  |  |  |  |
|  | СНK ALTT. -. | 192 | 197 | 221\# |  |  |  |  |  |
|  | ChK_ALTl . | 113 | 118\# |  |  |  |  |  |  |
|  | CHK_BUF. . . . . . . . | 278 | 292 | 364 | 310 | 341 | 363 | 438\# | 466 |
|  | CHK CAPS . | 223 | 225 | 231\# |  |  |  |  |  |
|  | CHK_OLD_NO. | 233 | 237 | 246 | 243 | 247 | 249 | 252\# |  |
|  | CHK-OLD ${ }^{\text {NO_1 }}$. . . | 282 | 288 | 296\# |  |  |  |  |  |
|  | CHK-REP-COUNTER. . | 334 | 350\# |  |  |  |  |  |  |
|  | CHK-SHIFTT. . | 108 | 111\# |  |  | , |  |  |  |
|  | CODE . . . | 48\# | 48 | 50 | 584 |  |  |  |  |
|  | COMP . . | 261 | 426\# | 427 |  |  |  |  |  |
|  | CTRL_P_1. . | 294 | 207\# |  |  |  |  |  |  |
|  | CTRL_P_COUNTER . | 39\# | 202 | 208 | 501 |  |  |  |  |
| u | DATA . . . | $2 \#$ | 2 | 46 | 56 | $5 \rrbracket$ | 68 | 85 |  |
| $\checkmark$ | EILL_g. | 269 | 275\# |  |  |  |  |  |  |
| の | FILL 1 . . | 265 | 274 | 289\# |  |  |  |  |  |
|  | FILL_IN_NEW BUF. . | 267 | 272\# |  |  |  |  |  |  |
|  | FILL_IN_NEW_BUF_AND_Q. | 257 | 263 | 306\# |  |  |  |  |  |
|  | FIND ${ }^{-}{ }^{\text {NEXT_KEY. - }}$ | 142\# | 161 | $\cdot 168$ | 206 | 213 | 298 | 315 |  |
|  | FIRST_REP. . | 353 | 359\# |  |  |  |  |  |  |
|  | GET_KEY. . | 79 | 540\# | 552 |  |  |  |  |  |
|  | INC_1. . | 283\# | 287 |  |  |  |  |  |  |
|  | IPD_PORT | 8\# | 161 | 133 |  |  |  |  |  |
|  | IP_MEM . | 386 | 395 | 400 | 499 | 554\# |  |  |  |
|  | KCOL . . | 115 | 126 | 122\# |  |  |  |  |  |
|  | KCOLl. . | 126\# | 150 |  |  |  |  |  |  |
|  | KEY_DN . | 139 | 153\# |  |  |  |  |  |  |
|  | KEY-DN 1 | 156 | 170\# |  |  |  |  |  |  |
|  | KEY_MMI. . | 49\# | 378 | 585 |  |  |  |  |  |
|  | $\mathrm{KEY}^{-} \mathrm{Q}$. - | 12\# | 308 | 339 | 360 | 544 |  |  |  |
|  | KRON̄ . . . . . . | 138\# | 146 |  |  |  |  |  |  |
|  | LAST_KEY_FLG . . . | 35\# | 264 | 268 | 273 | 281 | 301 | 323 |  |
|  | MV . . | 471\# | 475 |  |  |  |  |  |  |
|  | MV_data. . . . . . | 289 | 294 | 366 | 312 | 343 | 368 | 470\# | 482 |
|  | NEW_KEY_BJF. | 17\# | 276 | 290 | 302 | 329 | 491 | 515 |  |
|  | NEW NO FLG. | 28\# | 253 | 324 | 336 | 502 | 514 | 527 | 529 |
|  | NMI_IN-. . . . . . . | 64 | 66 | 83\# |  |  |  |  |  |



At the start of the example program, the DEFINE assembler directives are used to define the variables used in the program. Here, we are going first to explain some of the critical ones in more detail:
1). OPD_PORTI: A name used by the Assembler to represent the I/O port 180 H , which is an output port to the program.
2). OPD_PORT2: A name used by the Assembler to represent the I/O port 160 H , which is an output port to the program.
3). IPD_PORT: A name used by the Assembler to represent the I/O port $1 \mathrm{C} \emptyset_{H}$, which is an input port to the program.
4). KEY_Q: A buffer (an area of memory), referred to as key queue for storing keyboard inputs. It has 10 bytes of memory.
5). NEW_KEY_BUF:

A buffer whose function is somewhat similar to key queue. It stores one up to 11 latest keyboard inputs after a complete scan-out. Then, data in this buffer will be always transferred to KEY_Q and OLD_KEY_BUF, respectively, after a complete scan-oū. Thus, the program can determine the key just being entered is a new key or a repeated key by making a comparison with the values in both variables NEW_KEY_BUF and OLD_KEY_BUF.
6). NEW_NO_FLG:

A word variable storing the number of latest keyboard inputs. Its contents will be transferred to the variable OLD_NO_FLG after each scan-out.
7). OLD_KEY_BUF:

A lø-byte buffer storing the keyboard inputs that were keyed in at the last scan-out operation.
8). OLD_NO_FLG:

A word variable storing the number of last keyboard inputs.
9). CAPS_COUNTER:

A byte variable whose contents will be auto-
matically incremented by one if one holds down the CAP LOCK key continuosly. When it equals to one, the program will enable the CAP LOCK key; otherwise, disable that key.
10). REP_COUNTER:

A word variable used to determine if a key same as the last key should be repeated. If one holds down a key continuosly, the program will recognize its subsequent keys as repeated keys after scanning it for 30 times; the program will perform $3 \varnothing$ times of scan-out operations to accept the first repeated key.
11). REP_COUNTERI:

A word variable used to determine if a key same as the last key should be repeated. If one still holds down a same key after the program has displayed its corresponding character twice on the screen, the program will keep going to recognize its subsequent keys as repeated keys every 4 times of scan-out.
12). LAST_KEY_FLG:

A byte variable used as an internal flag to set the last key one entered from the keyboard after the program completes a scan-out operation. If it contains the value of FFH , then the program will know that the key one just entered is the same as the last key of last scan-out.
13). CTRL_P_COUNTER:

A byte variable whose contents will be automatically incremented by one if one holds down both the keys CTRL and $P$ continuosly. The code CTRL P is used to enable the printer driver. When this variable's content equals to one, the program will accept this code; otherwise, it won't accept.
14). NO_KEY_COUNTER:

A byte variable which is initialized to $\emptyset$. How does the program assume that there is no more key entered from the keyboard after a scan-out operation? What the program does for this purpose is to perform three scan-out operations successively. After completing each scan-out, the variable is incremented by one. If no key is definitely sighted after performing three scan-out operations, the program assumes, based

> on the fact that the value of the variable has been incremented to three, that there is no more key entered.
15). SPECIAL: A byte variable which has three basic usages. The program uses its first bit (bit ø) to determine if the SHIFT key is pressed, its second bit (bit l) to determine if the ALT key is pressed, and its third bit (bit 2) to determine if the CTRL key is pressed.
16). PTR_FLG: A byte variable used as a flag to determine if the printer drive shall be enabled or not. It is the only variable used in the keyboard program whose contents will be needed by some external routines associated with the printer driver. Its contents are either FFH or $\emptyset H$. Thus, to our program, it is an output.
17). CAPS_LOCK: A byte variable used as an internal flag to determine if the CAP_LOCK key shall be enabled or not. If it contains the value FFH , then the CAP_LOCK key will work.

Now, please take a look at the end of the example program. You can see two variables, named PTA_TAB and SHIFT respectively. As with all the keyboards designed by other manufacturers, every key on the keyboard of the MPF-I/88 has its own corresponding ASCII code. We define the ASCII code of each key in the keyboard program by two Define-Byte look-up tables whose names are stated above.

The first one, PTA TAB, (Position code to ASCII code Table) defines the ASCII codes of the lowercase keys. The second, SHIFT, (position code of the uppercase key to ASCII code Table) defines the ASCII codes of the uppercase keys.

Those characters in both tables PTA TAB and SHIFT with two apostrophys tells the assembler to generate standard ASCII codes. Others, such as $81 \mathrm{H}, 9 \mathrm{H}, 27 \mathrm{H}$, etc., are our own codes which indicate special keys. Refer to Tables 5-1 and 5-2 Conversion Tables for each key's position code and its corresponding ASCII code.

Before analyzing the program, let us first examine its structure and the function of each routine. The keyboard program totally consists of ten major routines, including the main program KEY_NMI. They are:

Name

1. KEY_NMI The main program which is composed of two parts. Part one stores the starting address of the core keyboard program into two memory locations addressed by $\emptyset 8$ and $\emptyset A$, which are part of the
interrupt service routine address table, and
initializes the keyboard hardware interface by
sending out a value of ofFH to the I/O port
ol8øH.
Part two is an infinite loop labelled AGAIN that
reads in keyboard input and displays it on the
LCD screen. The other components of the program
is our major keyboard program starting with
statements labelled NMI_IN.

We can now look at the main program KEY_NMI. The program first has to set the starting address of our own keyboard program (starting with the instruction labelled NMI_IN) into proper entries addressed by $\emptyset 8 \mathrm{H}$ and $\varnothing A H$ of the interrup$t-s e r v i c e-$ sutine vector table.

Remember that the program will be invoked every 15 milliseconds. Once the vector table is modified, the program enables the fifth bit (bit 4) of the $I / O$ port 0180 H to allow external interrupt sources to interrupt pin NMI of the 8088 by outputing the value ØFEH through the DX register.

The second part routine labelled AGAIN is a finite loop that calls the routine GET_KEY to obtain characters input from the keyboard. Each charactēr so received is echoed on the screen by the instruction INT 9. Please refer to the chapter on useful subroutines of the MPF-I/88 User's Manual for the usage of INT 9.

If we strike a key while this loop is running, an NMI interrupt will occur. This will cause our keyboard program starting with the instruction labelled NMI_IN to be activated.

Let's go down to the routine labelled NMI_IN. One thing you have to keep in mind is that if you program is associated with (or called by) someone's program, you have to save onto the stack the current status of all registers in the CPU that the calling program just produced before executing your own prograin; then at the end of program, restore them back to their original respective register. Thus, you will not destroy them during the course of the program's execution. Based on the rule of programming, Statements labelled NMI_IN start with the instruction CALL PUSH_R performing what we statē just now - push all the registers on̄o the stack.

Routines from SCAN through CHK_ALTl are used to check if the three keys of column KC-11 (CTRE, SHIFT, and ALT keys) are entered. If the key entered is of CTRL key, then bit 3 of the variable SPECIAL will be set to 1 for future use somewhere else in the program. This is true for the SHIFT and ALT keys.

Statements, starting from the instruction labelled KCOL and ending with the last instruction JMP SCAN OUT of the routine labelled FIND_NEXT_KEY, begin to scan the keyboard matrix from column KC-1ø b̄ sending the value $\emptyset F F H$ to $I / O$ port $\emptyset 16 \emptyset H$ and the value $\emptyset F B H$ to $I / O$ port $\emptyset 18 \emptyset H$, respectively.

After scanning up each culumn, the equivalent binary number of ØFBFEH will be shifted one digit to the right in order to scan the next column. This is done by the instruction SAR AX, 1 contained in the routine FIND_NEXT_KEY.

If the program recognizes that there is a key entered from the keyboard, control of execution will turn to the instruction labelled KEY_DN (key down). Remember that the DI register is used as a count for the position code of a key in our program. It will
be automatically incremented by one after a key of the matrix (KC-1 $\times \mathrm{KC}-\emptyset$ ) has been scanned out.

Routines from KEY DN through CTRL P l first check if the key entered is the CABP LOCK key ( $\bar{a} \bar{k} e y$ to set the uppercase character) whose position code in our program is 50. How can we obtain the ASCII code of a key? Because each key has its own position code stored in the DI register, we use it as a displacement (namely, offset) between the beginning of table PTA_TAB and the ASCII character desired. And then we again find out the starting address of table PTA_TAB by the instruction MOV $B X$, offset PTA TAB. Finally, by adding the $B X$ and DI, we get the corresponding $A$ ASCII code of a key and store it in the AL register again.

Let us now look at the routine AND_9FH. This "AND" instruction is used to obtain the ASCII code of a certain control character. For instance, the hex value of character $A$ is 41 H . And performing this AND logic operation will result in the ASCII code ( $\emptyset 1 \mathrm{H}$ ) of the control character CTRL_A.

The default image of characters shown on the LCD screen of the MPF-I/88 is in upper case (capital letter). If one enters any alphabetic character with the CAP LOCK key, the program will accept it as lowercase characters. Try to trace the routines CHK_CAPS and SHIFT_CAPS_LOCK, you will understand the meaning of those statements.

The statements starting from the instruction labelled CHK_OLD_NO seem to be a little disficult to trace, for there are some factors we have to take into account. For example, one might strike more than one key (up to ten keys) at a time without releasing them. What the program should have to do is to accept them and display them on the screen, then repeat displaying the character on the screen which was depressed last. This is accomplished by routines labelled CHK_OLD_NO, FILL_IN_NEW_BUF, FILL_ $\emptyset$, FILL_1, and CHK_OLD_NO_1.

Assuming that a valid key has been struck, we now have its ASCII code in the AL register. We must place this byte onto the key queue so that it is available to the GET_KEY routine. One more thing we have to do is to place this byte into buffer NEW_KEY_BUF as well for next scanning comparison. This is accomplished by ${ }^{-}$the routine labelled FILL_IN_NEW_FUF_AND_Q.

Now, let us look at routines from SCAN_OUT through REN_NMI. Each time the program completes a scanning operation from KC=1l to KC$\emptyset$, control of the pregram execution will be tranfered to here to initialize some counters and internal flags. Finally, the program returns control of the execution to the CPU to end up itself by executing the instruction IRET which is located at the end of the REN_NMI routine.

Recall that the Instruction Pointer (IP) is used to tell the CPU the address of the next instruction to be executed. When you use
the CALL instruction, the CPU will save the IP on the top of the stack for jumping back, and then control of the program execution will be transferred to the subroutine desired. Let us now look at the PUSH R routine and see its first instruction POP CS:IP MEM. This instruction is used to pop off the stack into memory somewhere in the Code Segment the IP which the CPU just pushed onto the stack.

At this point, you might ask why we put this instruction here. This is because the PUSH R routine is used to push the current status of registers required onto the stack. If we don't write this instruction in this routine, the IP will be forced down to the bottom of the stack; thus, once this PUSH R routine is completed, the RET instruction can not cause control of the program to go back to the address that the CALL instruction saved earlier, for the address stored on the top of the stack is not of the origianl contents of the IP. Therefore, in order to ensure that the IP is always on the top of the stack, we first pop it off the stack, and then push it again onto the top of the stack after pushing all the register we required.

The rest of the program we do not explain are considered not difficult for you to trace. Try to trace all the program, then you can experience many skills in programming in 8088 assembly language.


## 1. Data Transfer Instructions

Data transfer instructions are used to move data from a specified point to another. The data that is transferred may be in groups of 8 bits or 16 bits.

Most data transfir instructions have two operands, such as MOV. The first operand is called the destination operand, in which the result of the operation is stored. The second operand is the source operand, which stores the data before transfer. Some of data transfer instructions only have one operand, such as POP and PUSH. The only operand can be a source operand or a destination operand.

Data transfer instructions that we will introduce to you below includes: MOV (move), PUSH, POP, XCHG (exchange), IN, OUT (input/output ports), and XLATB (translate). Each instruction is described in parts as follows: Description, Flag register bits affected, syntax, and Example.

## 1. Data Transfer Instructions

Data transfer instructions are used to move data from a specified point to another. The data that is transferred may be in groups of 8 bits or 16 bits.

Most data transfir instructions have two operands, such as MOV. The first operand is called the destination operand, in which the result of the operation is stored. The second operand is the source operand, which stores the data before transfer. Some of data transfer instructions only have one operand, such as POP and PUSH. The only operand can be a source operand or a destination operand.

Data transere instructions that we will introduce to you below includes: MOV (move), PUSH, POP, XCHG (exchange), IN, OUT (input/output ports), and XLATB (translate). Each instruction is described in parts as follows: Description, Flag register bits affecter, Syntax, and Example.

MOV
Description: MOV = move
Move a byte or a word from the source operand to the destination operand. The source operand can be memory, register or an immediate value. The destination operand can be memory or register.

Flag registers affected: none.

Syntax:
MOV reg,mem/reg
MOV mem/reg,reg
MOV mem/reg, numb

Example 1:

```
MOV DX,3 ;move 3 to DX
MOV AX,\varnothing ;initialize AX to \emptyset
MOV AX,DX ;move the content of DX to AX
```

PUSH
Description: PUSH = push
Decrease SP (the Stack Pointer) by 2, and then store a word from the source operand to the current top of the stack that SP points to.

Flag registers affected: none.

Syntax:
PUSH reg/mem
Example 1:
PUSH $B X$;store the contents of $B X$ to the stack

## Example 2:

PUSH [123] ; store the contents of the memory location ;in the DS that is addressed by the value $; 123 \mathrm{H}$ to the stack

```
POP
Description: POP = pop
Remove the word at the top of stack that SP points to the
destination operand, and then increase the SP by 2 to point to
the new top of the stack.
Flag registers affected: none.
Syntax:
    POP reg/meml6
Example l:
    POP DX ;store the word at the top of stack to
    ;DX
    MOV AX,DX ;store contents
Example 2:
    POP [123] ;pop off the stack to the memory location
        ;in the DS which is addressed by the value
        ;123H
```

XCHG
Description: XCHG =exchange
Swap the contents of the source and the destination operands.

Elag registers affected: none.

## Syntax:

XCHG mem/reg,reg
Example 1:
MOV AX, 3 ; move 3 to AX
MOV BX,5 ; move 5 to BX
$X C H G A X, B X$; move the contents of $A X$ to $B X$ and ; move the contents of $B X$ to $A X$

## IN

Description: $I N=$ input port
Transfer $a$ byte or a word from an input port to AL. The port number can be an immediate constant or can be stored in the DX.

Elag register bits affected: none

Syntax:
IN AL/AX,port
Example 1:
MOV AX, $\varnothing$; Initialize AX to $x$.
MOV DX,lA3 ; Move the I/O port address lA3 into the DX ;register. The content of current cursor ;position can be read from the $I / O$ port ; lA3.
IN AL, DX ; Read the content of cursor position from ;I/O port.
INT 7 ;Return control to the monitor program.

After the program has been executed, the AX register will contain $\emptyset \emptyset 2 \emptyset$ and the DX register will contain $\emptyset 1 A 3$.
out
Description: OUT = output port
This instruction outputs a byte or a word from AL or AX to an output port. The port number may be an immediate value or may be placed in the DX.

Flag register bit affected: none

Syntax:
OUT port,AL/AX
Example 1:
MOV AL, 41 ; Move ASCII code 41H ('A') to AL. MOV DX,LAl ;Move I/O port address lAl into the DX ; register so that the contents of DX point ; to the output port, which is used by the

OUT DX,AL ;Write data contained in the AL onto LCD. INT 7 ; Return control to the monitor program.

The character 'A' will be displayed on the LCD after executing the program.

XLAT

Description: XLAT $=$ translate
This instruction is used to translate characters from one code to another, such as, ASCII to EBCDIC or vice versa. It replaces a byte in the AL with a byte from a 256-byte, user-coded translation table. $B X$ is usually assumed as the beginning of the translation table. AL is regarded as the offset. The instruction plus $B X$ and $A L$ and then move the content of the result address to AL.

Flag register bits affected: none

Syntax:
XLAT

Example 1:
MOV AL, 0 E
MOV BX, 40
MOV BYTE[4F],11
XLAT ;change the content of AL from F to 11
INT 7
After the execution, the AL will be loaded with llH which is originally stored on the memory location 4 F .

## 2. Arithmetic Instructions

In this section, we will describe the arithmetic instructions as follows: ADD (addition), INC (increment), SUB (subtract), DEC (decrement), NEG (negate), CMP (compare), MUL (multiply), and DIV (divide).

The arithmetic instructions provide the following four basic operations: addition, subtraction, multiplication and division. You can use these instructions to manipulate the following types of numbers: unsigned binary, signed binary, unsigned packed decimal, and unsigned unpacked decimal.

The contents of the flag register can be ls or 0 . Like all registers, it is a l6-bit register. Nine of the 16 bits are used independently as flags and are used to reflect different kinds of results from arithmetic operations. Seven bits are unused on the 8088. Some of the more important flag bits are described below. A flag is set if it is l. It is clear if it is $\varnothing$.

CF (carry flag) is set if there is a carry out of the most singificant bit or borrow into the most significant bit. Otherwise, it is cleared.

PF (parity flag) is set if the result of an arithmetic operation has an even number of l-bits. Otherwise, it is cleared. Note that the parity flag only tests byte length data.

AF (auxiliary flag) is set if there is a carry out of bit 3 to bit 4, or a borrow from bit 4 to bit 3. Otherwise, it is cleared. You can use this flag in both 8 -bit or 16 -bit arithmetic operations.

ZF (zero flag) is set if the result of the operation equals $\varnothing$. Otherwise, it is cleared.

SF (sign flag) is set if the result of the operation is less than $\emptyset$. It is cleared if the result is larger than or equal' to $\emptyset$.

OF (overflow flag) is set if the result of the operation is larger than its destination operand.

ADD
Description: $A D D=$ addition
Add the source operand to the destination operand and place the sum in the destination operand. The sum may be a byte or a word.

Elag register bits affected: AF, CF, OF, PF, SF, ZF.

Syntax:
ADD reg,mem/reg
ADD mem/reg,reg
ADD mem/reg, numb

Example 1:
MOV AX, 7
MOV CX,2
ADD CX,AX ; add contents of $A X$ to $C X$ and return the ;result

Example 2:
MOV CL, 5
ADD CL, 2 ;add immediate value 2 H to $C L$ and ;return the result to CL

INC
Description: INC = increment
Add one to the destination operand, which may be a byte or a word.

Flag register bits affected: $A F, O F, P F, S E, Z F$.

Syntax:
INC reg/mem
Example 1:

| ADDRESS | MNEMONICS | OPERANDS | COMMENTS |
| :---: | :---: | :---: | :---: |
| 0080:0000 | MOV | CX, A | ; move value 10 into $C X$ |
| Ø080:ø003 | MOV | BYTE[100],01 | ; move value 01 into the ;memory location |
| 0080:0008 | MOV | DI, 101 |  |
| 0080:000B | MOV | AL, [100] | ; move the contents of the |
|  |  |  | ; memory location addressed <br> ;by $10 \emptyset$ into $A L$ |
| 0ø80:000E | MOV | [DI], AL | ; move the contents in the ; AL into the memory <br> ; location addressed by the <br> ; contents in DI |
| Ø080:0010 | INC | DI | ; add one to DI and return <br> ; the result to DI |
| 0080:0011. | INC | BYTE[100] | ; add one to the memory <br> ; location addressed by $1 \varnothing \emptyset$ |
| 0080:0015 | LOOP | $\emptyset B$ | ```;if CX is not equal to 0, ;jump to the memory ;location addressed by the ;value ØB``` |
| Ø080:0017 | INT | 7 | ; transfer control to the ;monitor program |

After execution, the memory locations ranging from 100 to 10 A will be as follows:

| $1 \emptyset 0$ | $\emptyset \mathrm{~B}$ |
| :--- | :--- |
| 101 | $\emptyset 1$ |
| $1 \emptyset 2$ | $\emptyset 2$ |
| 103 | $\emptyset 3$ |
| 104 | $\emptyset 4$ |
| 105 | $\emptyset 5$ |
| 106 | $\emptyset 6$ |
| 107 | 07 |
| 108 | $\emptyset 8$ |
| 109 | $\emptyset 9$ |
| 10 A | $\emptyset \mathrm{~A}$ |

$$
A-11
$$

SUB
Description: $S U B=$ subtract
Subtract the source operand from the destination operand, and place the difference into the destination operand. The contents of either operand may be signed or unsigned numbers.

Flag register bits affected: AF, CF, OF, PF, SF, ZF.

Syntax:
SUB reg,mem/reg
SUB mem/reg, reg
SUB mem/reg, numb

Example l:
MOV CX,9
MOV BX, 3
SUB CX,BX ; subtract $B X$ from $C X$ and return the ; difference to $C X$
INT 7
After execution, the $C X$ will contain $\emptyset 6$.

Example 2:
MOV AL, 10
SUB AL,A ; subtract 10 from $A L$ and return the ; difference to AL
INT 7
After execution, the AL will contain $\varnothing 6$.

DEC
Descripition: DEZ = decrement
Subtract one from the destination operand. The operand must be an unsigned binary number, which can be a byte or a word.

Flag register bits affected: $A F, O E, P F, S F, Z F$.

Syntax:
DEC reg/mem
Example 1:
DEC AX ; subtract one from $A X$ and return the ;result to AX

Example 2:
DEC BYTE[123] ; subtract one from the contents of ; memory location 123

NEG
Description: NEG = negate
Produce two's complement of the destination operand, that is, reverse the sign of the number.

Flag register bits affected: AF, CF, OF, PF, SF; ZF.

Syntax:
NEG reg/mem
Example 1:
MOV AX, $\varnothing$
MOV AL, $\varnothing 1$; move value 1 into $A L$
NEG AX ; change AX to FFFF
NEG AL ;change AL to its original value øl INT 7

After execution, the AX will contain $F F \emptyset l$.

CMP
Description: CMP = compare
Compare two operands by subtracting the source from the destination. Both operands are unchanged since the difference is not placed in the operand. CMP can be followed by any conditional jump instruction. If the destination is greater than the source jump is taken.

Flag register bits affected: AF, CF, OF, PF, SE, ZF.

Syntax:
CMP reg,mem/reg
CMP mem/reg, reg
CMP mem/reg, numb

Example 1:
CMP BX,CX ; compare BX with CX
Example 2:
CMP BL, ø2 ; compare BL with $\emptyset 2 \mathrm{H}$
Example 3:
CMP WORD[7F2],16 ;Subtract value 16 H from memory ; location addressed by 7 F 2 (low byte) ; and 7E3 (high byte), and use the ; result to set the flags. The result ; of this operation is not stored back ;into the specified locations.

Suppose memory location 7 F 2 contains 91 H and 7 F 3 contains FFH , the contents of thess two memory locations are not changed after execution.

MUL

```
Description: MUL = multiply
Multiply source operand by AX or AL. If the source operand is a
word, multiply it by AX and return the product in DX and AX. If
the source operand is a byte, multiply it by AL and return the
product in AH and AL. The operand is unsigned binary numbers.
Flag register bits affected: CF, OF.
                            AE, PF, SF, ZF undefined.
```

Syntax:
MUL mem/reg
Example 1:
MOV AX, 3
MOV CX,2
MUL CX ; multiply AX by the contents of $C X$
INT 7
AX will contain $\varnothing 6 \mathrm{H}$ after execution and $D X$ contains $\emptyset \varnothing$.

DIV
Description: DIV = divide
Divide the dividend by the source operand. If the source operand is a byte, it divides the dividend in AH and AL and then returns the remainder in $A H$ and the quotient in AL. If the source operand is a word, it divides the dividend in $D X$ and $A X$ and then returns the remainder in $D X$ an the quotient in $A X$.

Flag register bits affected: $A F, C F, O F, P F, S F, Z F$ are undefined.

Syntax:
DIV mem/reg

Example 1:
DIV CL ;CL divides what in $A H$ and $A L$
Example 2:
MOV DX, 23
MOV AX, 4
MOV CX,3E8
DIV CX ;Divide $\varnothing 0230004 \mathrm{H}$ by 3 E 8 H ; (divide DX:AX by CX)
INT 7
After execution, the $A X$ will contain $\varnothing 8 E 5 H$ and the $D X$ will contain $\emptyset 2 \mathrm{FCH}$.

## 3. Logical Instructions

The logical instructions include NOT, AND, OR, XOR, TEST, SHL, SHR, RCL, ROL, RCR, and ROR.

Unlike the arithmetic instructions which always regards their operands as numbers, the logical instructions regards their operands as strings of bits. In addition, the logical instructions can operate on a byte or a word operand.

The flags are not affected by the logical NOT. However, AND, OR, XOR and TEST affects the status of the flag register as follows:

CF: cleared.
OF: cleared.
AF: undefined.
PF: set for even number of l-bits, clear for odd number of 1bits.
SF: depends on the status of the high-bit of the operand.
ZF: depends on the numeric value of the operand.

NOT
Description:
Form the one's complement of the destination operand. The destination may be a byte or a word.

Flag register bits affected: none.

Syntax:
NOT reg/mem
Example 1:
NOT BYTE[106]
Suppose memory location 100 H contains 80 H , after execution, its contents will be changed to 7 EH .

## AND

Description:
Perform the logical "and" bit by bit between the source operand and the destination operand. The result is stored in the destination.
$\emptyset$ AND $\emptyset=\emptyset$
$\emptyset$ AND $1=0$
1 AND $\emptyset=0$
1 AND $1=1$

Flag register bits affected: CF, OF, PF, SF, ZF. AF undefined.

Syntax:
AND reg,mem/reg
AND mem/reg,reg
AND mem/reg, numb

Example l:
AND CX, $\quad \mathrm{FF}$
Example 2:
AND $A X, B X$

OR
Description: $O R=$ inclusive $O R$
Perform logical "inclusive or" bit by bit between the source operand and the destination operand. The result is stored in the destination operand.
$\emptyset$ OR $\emptyset=\emptyset$
$\emptyset O R 1=1$
1 OR $\emptyset=1$
1 OR $1=1$

Flag register bits affected: CF, OF, PF, SF, ZF. AF undefined.

Syntax:
OR reg,mem/reg
OR mem/reg,reg
OR mem/reg, numb

Example 1:
OR AX,BX
Example 2:
OR CL, 41

XOR
Description: $X O R=$ exclusive $O R$
Perform the logical "exclusive or" bit by bit between the source operand and the destination operand. The result is stored in the destination operand.
$\emptyset$ XOR $\emptyset=\emptyset$
$\emptyset$ XOR $1=1$
1 XOR $\emptyset=1$
1 XOR $1=\emptyset$

Flag register bit affected: CF, OF, PF, SF, ZF. AF undefined.

Syntax:
XOR reg,mem/reg
XOR mem/reg,reg
XOR mem/reg, numb

Example 1:
XOR CL, BL」
Example 2:
XOR AX, $\varnothing 1$

TEST
Description:
Perform the logical "and" of the source operand and the destination operand. The result is not returned to the destination operand, which leaves both operands unchanged. However, it affects flags. When TEST is followed by JNZ (jump if not zero), the jump will be taken if there are "l" bits of the result.

Flag register bits affected: CF, OF, PF, SF, ZF. AF undefined.

Syntax:
TEST reg,mem/reg
TEST mem/reg, reg
TEST mem/reg, numb

Example 1:
TEST BL, 34
Example 2:
TEST AX, 0FF4

```
RCL, ROL,
Description: RCL = rotate through carry left
    ROL = rotate left
Rotate the bits in the operand. ROL moves the bits
out of the MSB (most significant bit) of the operand and then
shift them back to the LSB (least significant bit) of the
operand. RCL moves a bit out of the MSB of the operand into the
CF. And then shift the CF bit into the empty LSB of the operand.
The number of rotation is determined by the count register. If
count = l, source operand is l; if count > l, the number of
rotation is stored in the CL.
Elag register bits affected: CF, OF.
Syntax:
ROL mem/reg,l
ROL mem/reg, CL
RCL mem/reg,l
RCL mem/reg,CL
Example 1:
ROL AX, 1
ROL BYTE[10ø],l
Example 2:
ROL AX,CL,
ROL BYTE[100],CL,
Example 3:
RCL BX,1
RCL WORD[100],1
```


## Example 4:

```
RCL BX,CL
RCL WORD[1øø],CL
```

```
RCR, ROR
Description: RCR = rotate through carry right
    ROR = rotate right
ROR moves the bits out of the LSB of the operand and then shift
them back to the MSB of the operand. RCR moves a bit out of the
LSB of the operand into the CF and then shift the CF bit into the
empty MSB of the operand.
Flag register bits affected: CF, OF.
Syntax:
ROR mem/reg,l
ROR mem/reg,CL
RCR mem/reg,l
RCR mem/reg,CL
Example 1:
ROR AX,1
Example 2:
ROR AX,CL
ROR BYTE[126],CL
Example 3:
RCR BX, 1
Example 4:
RCR BYTE[127],CL
```

SHL
Description: SHL = shift logical left
This instruction shift the bits in the destination operand to the left. Empty bit positions are filled with zeroes. The number of bits to be shifted is determined by the count register. If count $=1$, the source operand is 1 ; if count $>1$, the number of shift is stored in the CL.

Flag register bits affected: CF, OF, PF, SF, ZF. AF undefined.

Syntax:
SHL mem/reg,1
SHL mem/reg,CL

Example 1:
SHL BX,I
Example 2:
SHL BYTE[126],CL

SAR,SHR
Description: SAR $=$ shift arithmetic right

$$
\text { SHR }=\text { shift logic right }
$$

SAR shifts the bits in the destination operand to the right. The number of shift is determined by the count register. Empty bit positions are filled with the number that equals to the original high-order bit (sign bit) in order that sign of the original operand is retained. SHR shifts the bits in the destination operand to the right. The number of shift is determined by the count register. Empty bit positions are filled with zeroes.

Flag register bits affected: CF, OF, PF, SF, ZF.
AF undefined.

Syntax:
SAR mem/reg, 1
SAR mem/reg,CL
SHL mem/reg,l
SHL mem/reg,CL

Example 1:
SAR SI,l
Example 2:
SAR SI,CL
Example 3:
SHR BYTE[123],1
Example 4:
SHR BYTE[123],CL

## 4. String-Manipulation Instructions

The 8088 assembly language string-manipulation instructions provide powerful control over strings (bytes or words) of data that are stored in memory.

There are five basic string instructions - MOVS, CMPS, SCAS, LODS and STOS. These instructions are appended with a B or $a \mathrm{~W}$ ( $B$ for a byte, $W$ for a Word, as the case may be) to the mnemonic, so as to indicate whether a byte or a word is to be processed.

The operands for these instructions are implied. The source operand is addressed by the SI (Source Index) register, while the destination operand is addressed by the DI (Destination Index) register. So, when coding these string-manipulation instructions, there is no need to specify the operands.

The source string is always assumed to be in the data segment while the destination string is in the extra segment. The source and destination pointers are updated automatically to point to the next element in the string and this makes it possible for the processor to handle long data strings simply by just repeating the basic string operation a number of times. This process of repeating the operation can be done by prefixing the basic string operation with a repeat code such as REP, REPZ, REPNZ, etc.

When a basic string instruction is prefixed with a repeat code, the processor will repeat the operation of this instruction a number of times equal to the value of the $C X$ register, at the same time subtracting one from the CX register each time the instruction is executed.

For detailed description of these string-manipulation instructions, turn to the following pages.

MOVS

Description: MOVS = Move string byte or word
MOVS instruction moves or transfers a byte or word from the source string to the destination string addressed by the Source Index (SI) and Destination Index (DI) respectively. The source and destination operands can either be registers or memories.

When used together with the prefix REP, MOVS performs memory-tomemory block transfer.

Flag register bits affected: none

Syntax:

1. MOVSB
2. MOVSW

Example :
MOV CX,20; Set counter to $2 \varnothing$
REP MOVSW ; Repeat move string word $2 \emptyset$ times

## CMPS

```
Description: CMPS = Compare string byte or word
Compares the value of the source string (addressed by SI) with
the destination string (addressed by DI). When this instruction
is executed, a subtraction is performed between the source string
and the destination string without actually affecting the
contents of either strings. This instruction is used to determine
whether the source or the destination string is bigger. But, the
statuses of the flag registers are affected after this operation.
The CMPS instruction can be prefixed with JG,JNZ, JZ, REPE, REPZ,
REPNE or REPNZ.
Flag register bits affected: AF, CF, OF, PF, SF, ZF
```

Syntax:
1. CMPSB
2. CMPSW
Examples :

| MOV | $C X, 1 \varnothing$ | ; Set counter to 10 |
| :--- | :--- | :--- |
| REP | CMPSW | ; Repeat until $C X=\varnothing$ |

MOV CX,5 ; Set Counter to 5
REPNZ CMPSB ; Repeat compare operation if $C X$ not $=\emptyset$
; and $Z E$ not $=1$

SCAS

Description: $\quad$ SCAS $=$ Scan string byte or word
Updates the contents of the flag registers by subtracting the contents of the destination operand (addressed by DI) from the contents of the accumulator (AL if string is a byte or AX iE string is a word) register. This operation does not actually alter the contents of the destination operand or the accumulator itself, but merely scans over their contents. The DI is automatically updated after the execution of this instruction.

The SCAS instruction can be prefixed with REPE, REPNE, REPZ OR REPZE.

Elag Register bits affected: AF, CF, OF, PF, SF, ZF

Syntax:

1. SCASB
2. SCASW

Examples:

| MOV CX, 12 ;Set value of counter. <br> SCASB  |  |
| :--- | :--- |
|  |  |
| MOCan string of OUTPUTl. |  |

LODS
Description: LODS = Load string byte or word
LODS instruction tranfers the contents of the source string operand (addressed by SI) to the accumulator (AL or AX register depending on whether a byte or word is being moved), at the same time updates SI to point to the next element in the string. When prefixed with REP, this instruction will cause the accumulator to be overwritten after each repetition.

Flag register bits affected: none

Syntax:

1. LODSB
2. LODSW

Examples :

| MOV CX, 11 | ; Set value of counter |
| :--- | :--- |
| LODSW | ;Perform word loading operation |


| MOV | CX,l | ; Set value of counter |
| :--- | :--- | :--- |
| REP | LODSB | ;Repeat Loading operation if $C X=\emptyset$ |
| INT | 7 | ;Else, stop execution. |

STOS

Description: $S T O S=$ Store string byte or word

Stores the contents of the register AX ( 8 bits, for a byte) or $A L$ (16 bits, for a word) into the memory location addressed by the DI (Destination Index) register and then increments the DI to point to the next location in the string. The STOS instruction can be prefixed with REP.

Flag register bits affected: none

Syntax:

1. STOSB
2. STOSW

Example 1:

| MOV | $C X, 18$ | ; Set value of counter |
| :--- | :--- | :--- |
| REP | STOSW | : Repeat store operation until $C X=\emptyset$. |

Example 2:

| Address | Mnemonies | Operands | Comment |
| :---: | :---: | :---: | :---: |
| 0080:0040. | MOV | CX,WORD [45] | ; Set value of counter equal <br> ; to contents of memory |
|  |  |  | ; location addressed by 45 H . |
| 0080:0044 | STOSB |  | ;perform store operation |
| ø080:0045 | DW | 12 |  |

## 5. Transfer-of-Control Instructions

The transfer-of-control instructions allow the user to transfer control from one point to another in the program. These instructions allow us to alter the sequence of an otherwise straight-line program. The transfer can either be intersegment (from one segment to another) or intrasegment (within one segment).

The transfer-of-control instructions include CALL, RET, JMP, the conditional jump instructions (i.e., JZ, JNZ, etc.), LOOP, the conditional loop instructions (I.e., LOOPE, LOOPNE,etc.), INT and IRET.

## CALL

Description: $\quad$ CALL $=$ Call a procedure

The CALL instruction is used to perform a subroutine before returning to the inain program that calls the subroutine. When a CALL instruction is encountered, the processor adjusts the IP to point to the next instruction to be executed following the CALL, then saves it on the stack (to allow the RET instruction in the subroutine to return control to the main program), performs the subroutine and finally returns to the main program to continue executing the rest of the instructions.

Flag register bits affected: none

Syntax:

1. CALL procedure
2. Call dword ptr [addr]
3. CALL reg:off
4. CALL reg

Example :

| Address | Mnenonics | Operands | Comment |
| :---: | :---: | :---: | :---: |
| 0080:0000 | MOV | AX,WORD [102] |  |
| 0080:0003 | CALL | $\emptyset B$ | ;Call the routine addressed by <br> ; value $0 B$. |
| 0080:0006 | POP | AX |  |
| 0080:0007 | MOV | CX, DX |  |
| 0080:0009 | JMP | Ø1A | ;Jumps to the instruction <br> ;addressed by value 1 A. |
| 0080:000B | PUSH | AX |  |
| 0080:000С | MOV | AX, WORD [FE] |  |
| 008も: ø0.F | INC | WORD [100] |  |
| 0080:0013 | ADD | AX,WORD [100] |  |
| 0080:0017 | MOV | DX,AX |  |
| 0080:0019 | RET |  |  |
| 0080:001A | CMP | AX,CX |  |

## RET

Description: $\quad$ RET $=$ Return from Procedure

RET returns control from a procedure or subroutine back to the instruction following CALL in the main program. The word at the top of the stack is popped by the RET instruction, then stored in the instruction pointer. The $S P$ (stack pointer) is then incremented by two. If there is an optional pop value, this value is added to the SP. The IP then contains the address of the next instruction following the original CALL instruction in the program.

Flag register bits affected: none

## Syntax:

```
RET
```

RET pop-value
RETF pop-word

Example:

| Address | Mnemonics | Operands | Comments |
| :---: | :---: | :---: | :---: |
| 6080:0600 | CALL | 5 | ; Invoke routine addressed by memory <br> ; location 5 |
| 9080:0083 | JMP | 6 |  |
| 0080:0005 | MOV | SI, 20б | ; Move address 200 to SI |
| 9080:9008 | CLD |  |  |
| 0080:8009 | LODSB |  | ; Move a byte of data addressed by the SI ;register into the Al register |
| 0080:000A | CMP | AL, 1 | ; Check if the end of the predefined data ; is encountered |
| 0080:000C | JNE | 18 | ;If data ends, jump to the instruction ; contained in memory location 18 H . |
| 0080:006E | LODSW |  | ; Move a word of data addressed by the ; SI register into AX |
| 9080:800F | MOV | CX, AX | ;Move frequency into $C x$ |
| 0080:8011 | LODSW |  |  |
| 0080:0012 | MOV | BX, AX | ; Move music pitch into BX |
| 0080:0014 | INT | 18 |  |
| 0080:0016 | JMP | 9 |  |
| 0080:0018 | RET |  |  |
| 9080:8200 | DB | 1 |  |
| 0080:0201 | DW | 1D5,86 |  |
| 0080:0205 | DB | 1 | - |
| 9080:0206 | DW | 183,86 |  |
| 0080:020A | DB | 1 |  |
| 0680:820B | DW | 196,80 |  |



## JMP

Description: $\quad J M P=$ Jump

The JMP is an unconditional jump instruction used within a program to transfer control to the target location. The JMP instruction can either be a direct or indirect jump. A jump is direct when the target address is the address contained in the IP (Instruction Pointer), whereas in an indirect jump, the target address is contained in a register or memory address specified in the operand of the JMP instruction.

The JMP instruction can access 65,635 bytes of memory by jumping forward (up to 32,767 bytes) or backward (up to 32,768 bytes). By using the JMP instruction, the user can create a loop for instructions that are repeated a number of times, thereby saving time spent in coding the program and the memory space used to store the program.

Flag register bits affected: none

Syntax:

1. JMP off (near jump)
2. JMP reg:off (far jump)

Example 1:

| Address | Mnemonics | Operands | Comments |
| :---: | :---: | :---: | :---: |
| 0080:0000 | MOV | DX,1A1 | ; Move I/O port 1Al to DX |
| 0080:0093 | MOV | AX, 0 | ; Set initial value of AX |
| 0080:0006 | MOV | CX, 0 | ; Set initial value of $C X$ |
| 0080:0009 | ADD | AX, CX | ; Add CX to AX |
| 6080:000B | ADD | AX, 30 | ; Obtain ASCII codes from 36H |
| 0080:000E | OUT | DX, AX | ;Output a character on the ;screen |
| 0680:606F | INC | CX |  |
| 0086:0010 | MOV | AX, $\square$ |  |
| 0080:0013 | JMP | 69 | ; Jump to the instruction <br> ; addressed by location 9 |

Example 2:

| Address | Mnemonics | Operands | Comments |
| :---: | :---: | :---: | :---: |
| 6080:0000 | MOV | DX, 16 | ; Move target address to Dx |
| 0080:0003 | MOV | AX, ${ }^{\text {d }}$ | ; Clear accumulator |
| 0080:0006 | MOV | CX, 5 | ; Set initial value of CX |
| 0080:0009 | ADD | AX, CX | ; Add contents of CX to ; accumulator |
| 0080:000B | JMP | DX | ; Get target address from DX |

## Conditional Jump

The conditional jump instructions are used for decision making regarding the program flow if certain conditions are met. To determine whether certain conditions are met or not, the microprocessor tests the contents of some specific flag registers.

Below is a list of the $8 \emptyset 88$ conditional jumps:

| Conditional <br> Jump instructions | Condition: JUMP if | JUMP is performed if: |
| :---: | :---: | :---: |
| JA | Above | CF or $\mathrm{ZF}=\emptyset$ |
| JNBE | Not below or equal | CF or $\mathrm{ZF}=\square$ |
| JNB | Not below | $C E=\emptyset$ |
| JAE | Above or equal | $C F=\emptyset$ |
| JB | Below | $C \mathrm{~F}=1$ |
| JNAE | Not above or equal | $C F=1$ |
| JC | Carry | $C F=1$ |
| JBE | Below or equal | CF or $\mathrm{ZF}=1$ |
| JNA | Not above | CF or $\mathrm{ZF}=1$ |
| JE | Equal | $\mathrm{ZF}=1$ |
| J Z | Zero | $\mathrm{ZF}=1$ |
| JNLE | Not less or equal | $\mathrm{ZF}=\emptyset$ |
| JG | Greater | $\mathrm{ZF}=\emptyset$ |
| JLE | Less or Equal | $\mathrm{ZF}=1$ |
| JNG | Not greater | $\mathrm{ZF}=1$ |
| JNL | Not less | SF XOR OF $=\emptyset$ |
| JGE | Greater or equal | SF XOR OF $=\emptyset$ |
| JL | Lower than | SF XOR OE = 1 |
| JNGE | Note $>$ nor $=$ | SF XOR OF $=1$ |
| JNC | Not carry | $\mathrm{CF}=0$ |
| JNE | Not equal | $\mathrm{ZF}=\emptyset$ |
| JN\% | Not zero | $\mathrm{ZF}=\emptyset$ |
| JNO | Not overflow | $O F=\emptyset$ |
| JNP | Not parity | $P \mathrm{P}=\emptyset$ |
| JPO | Parity odd | $\mathrm{PF}=\emptyset$ |
| JNS | Positive | $\mathrm{SF}=\emptyset$ |
| JO | Overflow | $\mathrm{OF}=1$ |
| JP | Parity | $\mathrm{PF}=1$ |
| JPE | Parity even | $\mathrm{PF}=1$ |
| JS | Sign | $S E=1$ |

Flag register bits affected: CF, ZF, SF, PF, OF

Syntax：
$J$（condition）

Example 1：

| Address | Mnemonics | Operands | Comment |
| :---: | :---: | :---: | :---: |
| 9080：0000 | MOV | cx，$\varnothing$ | ；Set initial value of $C x$ |
| 0080：0003 | MOV | AX， 0 | ；Clear accumulator |
| 9080：0066 | ADD | AX，CX | ；Add CX to AX |
| 0080：9008 | ADD | AX， 30 | ；Obtain ASCII codes from 30 H to 80⿴⿱冂一⿰丨丨丁口 |
| 0080：600B | INT | B | ；Output a character to the LCD ；successively |
| 9080： 000 D | INC | CX | ；Increase CX by 1 |
| 0080：000E | CMP | CX， 80 | ；Check if CX reaches 128 （decimal） |
| 0080：0012 | JNE | 3 | ；Jump to the instruction addressed by <br> ；the value 3 ． |
| 0080：0014 | INT | 7 | ；Return to the monitor |

After the execution of this program，characters corresponding to the ASCII codes 30 H to 80 H will be displayed on the LCD screen．

Example 2：

| Address | Mnemonics | Operands | Comments |
| :---: | :---: | :---: | :---: |
| 0080：0000 | MOV | BX， 10 | ；Set $B X$ to 10 H （decimal 16） |
| 0080：0003 | CMP | BX，F | ；Check if $B X$ is greater than F |
| 0080：0006 | JA | A | ；If $B X$ is greater than $F$ ，jump to the <br> ；instruction addressed by the value of $A$ |
| 6080：0008 | INT | 7 | ；If BX is less than F ，return to monitor |
| 6080：600A | MOV | AL， 31 |  |
| 9080：900C | INT | 9 | ；Outputs character＂ 1 ＂to the LCD |
| 9080：006E | DEC | AL |  |
| 6080：0010 | INT | 9 | ；outputs character＂g＂to the LCD |
| 9680：9012 | MOV | AL， 3 E |  |
| 0080：0014 | INT | 9 | ；Outputs character＂＞＂to the LCD |
| 0080：6016 | MOV | AL， 46 |  |
| 6080：6018 | INT | 9 | ；Outputs character＂F＂to the LCD |
| 6980：061A | MOV | AL， 20 |  |
| 0080：001C | INT | 9 | ；Outputs a blank to the L．CD |
| 6080：001E | INT | 7 | ；Return to the monitor |

After executing this program，a message＂ $10>\mathrm{F}$＂will be shown on the screen．The purpose of this program is to produce the result of the instruction JA．

## LOOP

## Unconditional Loop

## Description:

LOOP is an unconditional instruction that transfers control to the instruction indicated by the label operand, no matter what the condition of the Flag register. However, the number of times the LOOP instruction is executed depends on the contents of the CX register which serves as a counter for the LOOP. Each time the LOOP instruction is executed, the $C X$ register is decremented by 1 and tested if itt is zero. When $C X=\varnothing$, the processor stops executing the LOOP instruction and goes on to process the next instruction.

The LOOP instruction sometimes uses a jump instruction called JCXZ (Jump if CX register is Zero) to make its decision on when to start looping and when to get out of the loop. By placing the JCXZ instruction after the instruction that loads the CX register and before the instruction that starts the program loop, the processor tests the content of the $C X$ register first. If, initially it is zero, the LOOP instruction is bypassed, program execution jumps to the next instruction following LoOP. Whereas, in the absence of the JCXZ instruction, upon encountering a LOOP instruction, the first thing the processor does is to subtract the value of $C X$ by 1 . At this point, if the initial value of $C X$ is zero, subtracting $l$ from $C X$ will give a difference of geFerfer, since $\quad$ FFFFFF is now the value of the $C X$ register, the program will have to loop this number of times before it can exit from the loop. To have a better idea on what this is all about, refer to Example 2 below.

Flag register bits affected: none

Syntax:

LOOP address

Example 1:

| Address | Mnemonics | Operands | Comments |
| :---: | :---: | :---: | :---: |
| 0080:0000 | MOV | AX, ${ }^{\text {a }}$ | ; Set AX to zero |
| 0080:0003 | MOV | Cx, [102] | ; Move the contents of memory location ;102 to cx |
| 0080:0067 | CMP | CX, 0 | ; Check if CX equals $\emptyset$ |
| 0080:000A | JZ | 15 | ; If $C X=0$, jump to memory address 15 |
| 0080:000C | ADD | AX, [100] | ; Else add the contents of memory <br> ; location 100 to AX |
| 0080:0010 | LOOP | C | ; Perform the instruction addressed by ; value of $C$ a number of times equal |



## Example 2:

| Address | Mnemonics | Operands | Comments |
| :--- | :--- | :--- | :--- |
| $0080: 9000$ | MOV | AX, 0 |  |
| $0080: 0003$ | MOV | CX, [102] |  |
| $0080: 0007$ | JCXZ | 12 |  |
| $0080: 0009$ | ADD | AX, $[100]$ |  |
| $0080: 000 D$ | LOOP | 9 |  |
| $0080: 000 F$ | MOV | $[104]$, AX |  |
| $0080: 0012$ | INT | 7 |  |
| $0080: 0100$ | DW | 1 |  |
| $0080: 0102$ | DW | A |  |
| $0080: 0104$ | DW | 0 |  |

## Conditional Loop

Description:
The conditional loop instructions are executed when certain conditions are met. These conditions are reflected by the status of zero flag. Keep in mind that the number of times a loon is executed depends on the value of the CX register (this holds true for both conditional and unconditional LOOP), while the Zero Flag only determine whether a loop is to be performed or not.

The conditional loop instructions are as follows:

```
LOOPE - Loop while equal
LOOPZ - Loop while zero
LOOPNE - Loop while not equal
LOOPNZ - Loop while not zero
```

If $Z F=1$ and $C X$ register not equal to zero, both LOOPE and LOOPZ will cause the program to loop. In the same manner, $\mathrm{iF} \mathrm{ZF}=\boldsymbol{y}$ and CX register not equal to zero, both LOOPNE and LOOPNZ will cause the program to loop.

Flay register bits affected: ZF
Syntax:

1. LOOPE address
2. LOOPZ address
3. LOOPNE address
4. LOOPNZ address

Example 1:

| Address | Mnemonics | Operands | Comments |
| :---: | :---: | :---: | :---: |
| 0080:6000 | ADD | AX, CX |  |
| 0080:0002 | CMP | $\mathrm{AX},[16 \mathrm{~B}]$ | ; Check if $A X$ equals to the contents ; memory location 10 B |
| 0080:0006 | LOOPE | $\sigma$ | ; If equal, repeat addition |
| 0080:0088 | MOV | [10B],AX | ; Save contents of $A X$ in $10 B$ |

Example 2

| Address | Mnemonics | Operands | Comments |
| :--- | :--- | :--- | :--- |
| $0080: 0000$ | ADD | AX,CX |  |
| $0080: 0002$ | DEC | CX |  |
| $0080: 0063$ | LOOPZ | 0 |  |
| $0080: 0005$ | INT | 7 |  |

```
INT
Description: INT \(=\) Software Interrupt
The INT instruction is used to initiate a software interrupt, thereby causing a temporary break in the normal execution of \(a\) program. Interrupt vectors corresponding to \(I / O\) routines were set up in the low memory addresses during initialization. The interrupt vector contains the address of an interrupt service routine.
When an INT instruction is executed, the processor stops whatever it is doing at the moment to service the interrupt, then returns to what it was doing before being interrupted. However, keep in mind that before servicing the interrupt, the processor pushes the contents of the current \(C S\) (Code Segment) register into the stack and the high word of the doubleword interrupt pointer is in turn pushed into the CS. Then, the current contents of the IP is pushed into the stack and the contents of the low word of the interrupt pointer is pushed into the IP.
There is a total of 256 interrupt-signal sources. In order to identify the interrupt-signal sources, a interrupt pointer should be specified in the operand field of the INT instruction.
Elag register bits affected: IF,TF
```

Syntax:
INT interrupt pointer

Example 1:


I RET

Description: IRET $=$ Return from Interrupt
After servicing an interrupt routine, the processor returns to the program at the point where it was interrupted, through the IRET instruction, which is the final instruction in any interrupt routine. When an IRET instruction is executed, the IP value, CS value and the flag values are popped from the stack...t stored in their respective registers. Program execution then continues from the point of interruption.

Flag register bits affected: all

Syntax:
IRET

## 6. Processor-Control Instructions

The processor-control instructions allow the user to set or clear the carry, direction and interrupt flags, invert the current state of the carry flay and even stop instruction executions.

The processor-control instructions consist of the following: CLC, CLD, CLI, CMC, STC, STD and STI.

```
    CLC
Description: Clear Carry Flag
The CLC instruction affects only the carry flag. when a CLC
instruction is executed, the carry flag is zeroed out regardless
of the state of the carry flag prior to the execution of this
instruction.
Flag register bits affected: CF
```

Syntax:
CLC
CLD
Description: CLD $=$ Clear Direction Flag
The CLD instruction only affects the Direction Flag. CLD zeroes
out the DF, thereby causing the string instructions to increment
the SI and/or DI index registers automatically.
Flag register bits affected: DF
syntax:
CLD

CLI

```
Description: CLI = Clear Interrupt-Enable Flag
```

The CLI instruction zeroes out the IE (Interrupt-Enable Flag). When the IF is cleared, maskable interrupts are disabled, that means an external interrupt request thai finears on the INTR line will be ignored. However, a non-maskable or a software interrupt is still honored.

Flag register bits affected: IF

## Syntax:

CLI

## CMC

```
Description: CMC = Complement Carry Elag
The CMC instruction allows us to invert the current state of the
carry Elag. If the carry flag equals 0, executing the CMC
instruction will set it to l. The CMC instruction only affects
the carry flag.
Flag register bits affected: CF
```

Syntax:

CMC

```
Description: STC = Set Carry
```

The $S T C$ instruction sets the carry flag to 1 , regardless of the
state of the carry flag prior to the execution of this
instruction. Only the carry flag is affected. .

Flag register bits affected: CE

Syntax:
STC

STD

Description: STD $=$ Set Direction Flag
The STD instruction sets the DF (Direction Flag) to 1 regardless of the state of the Direction Flag prior to the execution of this instruction. STD only affects the DF.

Flag register bits affected: DE

Syntax:
STD

STI

Description: $S T I=$ Set Interrupt-Enable Flag
STI sets the IF to 1, thereby letting the processor acknowledge maskable interrupt requests on the INTR line after the instruction following STI has been executed.

Elag register bits affected: IF

Syntax:
STI








## CONIENTS

1. Outline ..... 1
2. Features ..... 2
3. Logical Structure and Function ..... 3
3.1 Symbol Diagram ..... 3
3.2 Pin Assignment and Dimention Outline ..... 4
3.3 Terminal Function ..... 6
3.4 Block Diagram. ..... 7
3.5 Function of Each Block ..... 8
3.6 Interfacing to MPU ..... 20
3.7 Reset Function. ..... 21
4. Instruction ..... 24
4.1 Outline. ..... 24
4.2 Description of Details ..... 26
5. Electrical Characteristics. ..... 31
5.1 Absolute Maximum Ratings ..... 31
5.2 Electrical Characteristics ..... 32
5.3 Timing Characteristics ..... 36
5.4 Power Supply Conditions Using Internal Reset Circuit ..... 39
6. Outline

The LCD-II (type HD 44780 ) is a dot matrix liquid crystal display controller \& driver LSI for displaying alphanumerics, kana characters and symbols. It memorizes character codes ( 8 bits/character) sent from microcomputers or microprocessors (MPU) into display data RAM (DD RAM, 80 bytes $=640$ bits, 80 character size), converts them to either $5 \times 7$ or $5 \times 10$ dot matrix character patterns, which are then sent to the internal liquid crystal display driver. Since the HD 44780 has an internal 16 -common signal driver and 40-segment signal driver, one HD44780 can display up to 16 characters ( 1 character being $5 \times 7$ dots, $1 / 16$ duty). If a driver LSI HD44100H is externally connected to the HD44780, up to 80 characters can be displayed.

The HD44780 is internally equipped with character generator ROM (CG ROM) that will generate 2 character fonts; 1 font containing $1605 \times 7$ dot characters and the other containing $325 \times 7$ dot characters. It is further equipped with character generator RAM (CG RAM, 64 bytes=512 bits) in 8 character size if the character font is $5 \times 7$ dot, or 4 character size if $5 \times 10$ dots. CG RAM can be programmed for each application. A feature offering great convenience in actual use. The user can specify any pattern for character-generator ROM. For details, see "The LCD-II (HD44780) Breadboard User's Manual"

To designate character display position, write an instruction into the instruction register from the MPU via data bus and then write a character code into the data register via data bus. Since the HD44780 has a function for automatically shifting the position into which characters are written after character codes by writing only the character code, character displays at serial positions from the next operation are possible. Since the HD 44780 also has the function shift the entire display, you can display input from either left or right.

Since both the display data RAM and character generator RAM can be read from the MPU, whatever part not used for display can be used for the general data RAM.

The HD 44780 is an 80 -pin plastic flat package CMOS LSI. It can transfer data in 4-bit-2-operation or 8-bit-1-operation, allowing either a 4 or 8 bit interface to the MPU. When combined with a CMOS MPU, the user can develop portable battery drive equipment utilizing the liquid crystal display's low power consumption.

## 2. Features

$.5 \times 7$ and $5 \times 10$ dot matrix liquid crystal display controller driver

- Capable of interfacing to 4 -bit or 8 -bit MPU.
. Display data RAM . . . $80 \times 8$ bits ( 80 characters, max.)
. Character generator ROM....
Character font $5 \times 7$ dots: 160 characters
Character font $5 \times 10$ dots: 32 characters
. Character generator RAM....
Programmable; 8 types of $5 \times 7$ dot character font, or
4 types of $5 \times 10$ dot character font
- Both display data and character generator RAMs can be read from the MPU.
- Internal liquid crystal display driver.... 16 common signal drivers 40 segment signal drivers
- Duty factor selection (selected by program)....

1/8 duty: 1 line of $5 \times 7$ dots + cursor
1/11 duty: 1 line of $5 \times 10$ dots + cursor
1/16 duty: 2 lines of $5 \times 7$ dots + cursor

- Maximum number of display characters

| No. of Display Lines | Duty Factor | Extension | HD44780 | HD44100H | No. of Display Characters |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 1-1ine } \\ & \text { display } \end{aligned}$ | $\begin{aligned} & 1 / 8 \\ & 1 / 11 \\ & \text { duty } \\ & \hline \end{aligned}$ | Not provided | 1 pc . | ---- | 8 characters x 1 line |
|  |  | provided | 1 pc . | 9 pcs. (8 characters/pc. | 80 characters x 1 line |
| $\begin{aligned} & \text { 2-1ine } \\ & \text { display } \end{aligned}$ | 1/16 duty | Not provided | 1 pc . |  | 8 characters x 2 lines |
|  |  | provided | 1 pc | 4 pcs. (8 characters x 2 lines/pc) | 40 characters x 2 lines |

- Wide range of instruction functions

Display clear, Cursor home, Display ON/OFF, Cursor ON/OFF,
Display character blink, Cursor shift, Display shift

- Internal automatic reset circuit at power $O N$. (Internal reset circuit)
- Internal oscillation circuit (with external resistor or ceramic filter ) (External clock operation possible )
- CMOS process
- Logic power supply; A single+5V (excluding power for liquid crystal display drive)
- Operation temperature range: $-20 \sim+75^{\circ} \mathrm{C}$
(Device for $-40+85^{\circ} \mathrm{C}$ available upon request)
- 80-pin plastic flat package (FP-80)


## 2 HITACHI

3. Logical Structure and Function
3.1 Symbol Diagram


### 3.2 Pin Assignment and Dimension Outline

(1) Pin Assignment




Lead section


Lead section
(Unit:mm)

### 3.3 Terminal Function

"Table 3.1 Functional Description of Terminals

| $\begin{array}{\|r\|} \hline \text { Signal } \\ \text { name } \end{array}$ | $\begin{array}{\|c\|} \hline \text { No.of } \\ \text { lines } \\ \hline \end{array}$ | Input/ <br> Output | $\begin{array}{r} \text { Connected } \\ \text { to } \end{array}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| RS | 1 | Input | MPU | Signal to select registers <br> " 0 ": Instruction register (for write) <br> Busy flag; address counter (for read) <br> " 1 ": Data register (for read and write) |
| R/W | 1 | Input | MPU | ```Signal to select read (R) and write (W) "0": Write "1": Read``` |
| E | 1 | Input | MPU | Operation start signal for data read / write |
| $\frac{\mathrm{DB}_{4}}{\mathrm{DB}_{7}}$ | 4 | Input/ Output: | MPU | Higher order 4 lines data bus with bidirectional tri-state. Used for data transfer between the MPU and the HD44780. DB'7 can be used as a BUSY flag. |
| $\stackrel{\mathrm{DB}_{0}}{\mathrm{DB}_{3}}$ | 4 | Input/ Output | MPU | Lower order 4 lines data bus with bidirectional tri-state. Used for data transfer between the MPU and the HD44780. These four are not used during 4-bit operation. |
| $\mathrm{CL}_{1}$ | 1 | Output | HD44100H | Clock to latch serial data D sent to the driver LSI HD44100. |
| $\mathrm{CL}_{2}$ | 1 | Output | HD44100H | Clock to shift serial data D. |
| M | 1 | Output | HD44100H | Switch signal to convert liquid crystal drive waveform to AC |
| D | 1 | Output | HD44100H | ```Character pattern data corresponding to each common signal is serially sent. "0": Non selection "1": Selection``` |
| $\stackrel{\mathrm{COM}_{16}}{\widetilde{\mathrm{COM}_{1}}}$ | 16 | Output | Liquid crystal display | Common signals that are not used are charged to nonselection waveforms. That is, $\mathrm{COMg}_{\mathrm{CO}} \mathrm{COM} 16$ are in nonselection waveform at $1 / 8$ duty factor, and $\mathrm{COM}_{12} \sim \mathrm{COM}_{16}$ are in non-selection waveform at $1 / 11$ duty factor. |
| $\begin{array}{\|c\|} \hline \text { SEG1~ }^{\text {SEG40 }} \end{array}$ | 40 | Output | $\begin{aligned} & \text { Liguid } \\ & \text { Crisplay } \end{aligned}$ | Segment signal |
| $\mathrm{V}_{1} \sim \mathrm{~V}_{5}$ | 5 |  | $\begin{aligned} & \text { Power } \\ & \text { supply } \end{aligned}$ | Power supply for liquid crystal display drive |
| $\mathrm{V}_{\mathrm{cc}}, \mathrm{GND}$ | 2 |  | Power ${ }_{\text {supply }}$ | $\mathrm{V}_{\mathrm{cc}} ;+5 \mathrm{~V}, \mathrm{GND} ; 0 \mathrm{~V}$ |
| $\begin{array}{r} \mathrm{osC}_{1}, \\ \mathrm{osc}_{2} \end{array}$ | 2 |  |  | ```Terminals connected to resistor or ceramic filter for internal clock oscillation. For external clock operation, the clock is input to OSCl.``` |


3.5 Function of Each B1ock
(1) Register

The HD 44780 has two 8 -bit registers, an instruction register (IR) and a data register (DR).
The IR stores instruction codes such as display clear and cursor shift, and address information for display data RAM (DD RAM) and character generator RAM (CG RAM). The IR can be written from the MPU but not read by the MPU. The DR temporarily stores data to be written into the DD RAM or the CG RAM and data to be read out from DD RAM or CG RAM. Data written into the DR from the MPU is automatical ${ }^{1} \mathrm{y}$ written into the DD RAM or the CG RAM by internal operation. The $D R$ is also used for data storage when reading data from the DD RAM or the CG RAM. When address information is written into the IR, data is repd into the DR from the DD RAM or the CG RAM by internal operation. Data transfer to the MPU is then completed by the MPU reading DR. After the MPU reads the DR, data in the DD RAM or CG RAM at the next address is sent to the DR for the next read from the MPU. Register selector (RS) signals make theix selection from these two registers.
Table 3.2 Register selection

| RS | R/W | Operation |
| :---: | :---: | :--- |
| 0 | 0 | IR write as internal operation (Display clear, etc.) |
| 0 | 1 | Read busy flag $\left(\mathrm{DB}_{7}\right)$ and address counter ( $\mathrm{DB}_{0} \mathrm{DB}_{6}$ ) |
| 1 | 0 | DR write as internal operation (DR to DD or CG RAM) |
| 1 | 1 | DR read as internal operation (DD or CG RAM to DR) |

(2) Busy flag (BF)

When the busy flag is " 1 ", the HD44780 is in the internal operation mode, and the next instruction will not be accepted. As Table 3.2 shows, the busy flag is output to $\mathrm{DB}_{7}$ when $\mathrm{RS}=0$ and $\mathrm{R} / \mathrm{W}=1$. The next instruction must be written after ensuring that the busy flag is " 0 ".
(3) Address counter (AC)

The address counter ( AC ) assigns addresses to DD and CG RAMs. When an instructiot for address is written in IR, the address information is sent from IR to AC. Selection of either DD or CG RAM is also determined concurrently by the instruction.
After writing into (or reading from) DD or CG RAM display data, $\hat{A} \mathrm{C}$ is automatically incremented by +1 (or decremented by -1 ). AC contents are output to $\mathrm{DB}_{0} \sim \mathrm{DB}_{6}$ when $\mathrm{RS}=0$ and $\mathrm{R} / \mathrm{W}=1$, as shown in Table 3.2 .
(4) Display data RAM (DD RAM)

The display data RAM (DD RAM) stores display data represented in 8-bit character codes. Its capacity is $80 \times 8$ bits, or 80 characters. The display data RAM (DD RAM) that is not used for display can be used as a general data RAM. Relations between DD RAM addresses and positions on the liquid crystal display
are shown below.
The DD RAM address ( $A D D$ ) is set in the Address Counter ( $A C$ ) and is represented in hexadecimal.


Hexadecimal
(Example) DD RAM address "4E"

(a) When the display characters are less than 80 , the display begins at the head position. For example, 8 characters using 1 HD44780 are displayed as :


When the display shift operation is performed, the DD RAM address moves as:

| Shift | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Right <br> Shift | 4 F | 00 | 01 | 02 | 03 | 04 | 05 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Display)

(b) 16-character display using an HD 44780 and an HD 44100 H is as shown below:

When the display shift operation is performed, the DD RAM address moves as:


(c) The relation between display position and DD RAM address when the number of display digits is increased through the use of one HD44780 and two or more HD44100H's can be considered an extension of (b).
Since the increase can be 8 digits for each additional HD 44100 H , up to 80 digits can be displayed by externally connecting 9 HD44100H's.

(a) When the number of display characters is less than $40 \times 2$ lines, the 2 lines from the head are displayed. Note that the first line end address and the second line start address are not consecutive. For example when an HD44780 is used, 8 characters $\times 2$ lines are displayed as:

| (digit) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | $\leftarrow$ Display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1-line | 00 | 01 | 02 | 03 | 04 | 05 | 08 | 07 | $\leftarrow \underset{\text { Dddress }}{\text { DD RAM }}$ |
| 2-line | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |  |

When display shift is performed, the DD RAM address moves as:


| (Right Shift |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 27 | 00 | 01 | 02 | 03 | 04 | 05 | 08 |
| Display) | 67 | 40 | 41 | 42 | 43 | 44 | 45 |

(b) 16 characters $\times 2$ lines are displayed when an HD44780 and an HD44100H are used:


When display shift is performed, the DD RAM address moves as follows:

| Display) | 01 | 0.2 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0 A | 0 B | 0 C | 0 D | 0 E | 0 F | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4 A | 4 B | 4 C | 4 D | 4 E | 4 F | 50 |


| Display) | 27 | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0 A | 0 B | 0 C | 0 D | 0 E |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 67 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4 A | 4 B | 4 C | 4 D | 4 E |

(c) The relation between display position and DD RAM address when the number of display digits is increased by using one HD44780 and two or more HD44100H's, can be considered an extension of (b).

Since the increase can be 8 ditits x 2 lines for each additional HD44100H, up to 40 digits $\times 2$ lines can be displayed by connecting 4 HD $44780^{\prime}$ s externallv.

(5) Character Generator ROM (CG ROM)

The character generator ROM generates $5 \times 7$ dot or $5 \times 10$ dot character patterns from 8-bit character codes. It can generate 160 types of $5 \times 7$ dot character patterns and 32 types of $5 \times 10$ dot character patterns. Table 3.3 and 3.4 show the relation between character codes and character patterns in the Hitachi standard HD44780A00. User defined character patterns are also available by mask-programming ROM. For details, see "The LCD-II (HD44780) Breadboard User's Manual".
(6) Character Generator RAM (CG RAM)

The character generator RAM is the RAM with which the user can rewrite character patterns by program. With $5 \times 7$ dots, 8 types of character patterns can be written and with $5 \times 10$ dots 4 types can be written. Write the character codes in the left columns of Tables 3.3 and 3.4 to display character patterns stored in CG RAM.
Table 3.5 shows the relation between CG RAM addresses and data and display patterns.
As Table 3.5 shows, an area that is not used for display can be used as a general data RAM.

Table 3.3 Correspondence between Character Codes and Character Pattern (Hitachi standard HD44780A00)


Table 3．4 Correspondence between Character Codes and Characte

| $\begin{aligned} & \text { Higher } \\ & \text { Lower } 4 \text { bit } \\ & 4 \text { bit } \end{aligned}$ | 0000 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times \times \times \times 0000$ | CG RAM （1） |  | $\varnothing$ | － | P | \} | p |  | － | 夕 | ミ | $\alpha$ | p |
| $\times \times \times \times 0001$ | （2） | $!$ | 1 | A | Q | a | 9 | － | 了 | 千 | $厶$ | $\because$ | 9 |
| $\times \times \times \times 0010$ | （3） | ＂ | 2 | B | R | b | r | $\Gamma$ | 1 | ＂ | $\times$ | $\beta$ | $\theta$ |
| $\times \times \times \times 0011$ | （4） | \＃ | 3 | C | S | c | s | 」 | ウ | テ | モ | $\varepsilon$ | $\infty$ |
| $\times \times \times \times 0100$ | （5） | \＄ | 4 | D | T | d | $t$ | ， | x | 卜 | ＋ | $\mu$ | $\Omega$ |
| $\times \times \times \times 0101$ | （6） | \％ | 5 | E | U | e | $u$ | － | 才 | ナ | 2 | $\sigma$ | $\cdots$ |
| x×××0110 | （7） | \＆ | 6 | F | V | $f$ | v | $\Rightarrow$ | 力 | $=$ | $\exists$ | $\rho$ | $\Sigma$ |
| $\times \times \times \times 0111$ | （8） | ， | 7 | G | W | g | w | 7 | キ | 又 | ラ | 9 | $\pi$ |
| $\times \times \times \times 1000$ | （1）． | （ | 8 | H | X | h | x | 1 | ク | ネ | リ | $r$ | $\overline{\mathrm{x}}$ |
| $\times \times \times \times 1001$ | （2） | ） | 9 | I | $Y$ | i | y | ， | ケ | ／ | ル | －1 | y |
| $\times \times \times \times 1010$ | （3） | ＊ | ： | J | Z | j | $z$ | ＝ | コ | 八 | $\checkmark$ | j | 千 |
| $\times \times \times \times 1011$ | （4） | ＋ | ； | K | 〔 | k | （ | ＊ | サ | ヒ | 口 | x | 万 |
| $\times \times \times \times 1100$ | （5） | ， | $<$ | L | 7 | 1 | 1 | ＋ | シ | 7 | $ワ$ | ¢ | 円 |
| $\times \times \times \times 1101$ | （6） | － | $=$ | M | J | m | ） | $\cdots$ | ス | $\sim$ | ン | £ | $\div$ |
| $\times \times \times \times 1110$ | （7） | － | ＞ | N | $\wedge$ | n | $\rightarrow$ | ＊ | セ | ホ | ＊ | $\bar{n}$ |  |
| $\times \times \times \times 1111$ | （8） | 1 | ？ | 0 | － | 0 | $\leftarrow$ | ＊ | ソ | マ | － | $\because$ |  |

Table 3.5 Relation between CG RAM Addresses and Character Codes (DD RAM) and Character Patterns (CG RAM Data)
(a) For $5 \times 7$ dot character patterns

| Character Codes <br> (DD RAM Data) | CG RAM Address | Character Patterns (CG RAM Data) |  |
| :---: | :---: | :---: | :---: |
| 7 5 4 3 2 1 <br> 0      <br> f Higher Order Bits    Lower Order Bits $\rightarrow$ | 5 4 3 2 1 0 | HHigher Order Bits Lower Order Bits $\rightarrow$ |  |
| $\begin{array}{llllllll}0 & 0 & 0 & 0 & * & 0 & 0 & 0\end{array}$ | $\begin{array}{llll:lll}0 & 0 & 0 & 0 & 1 & 1 & 1 \\ & & & & 0 & 0 & 0 \\ 0 & 0 & 1 \\ & & & 1 & 0 & 0 & 1 \\ & & & 1 & 1 & 0 \\ & & & 1 & 1 & 1\end{array}$ |  | Character <br> Pattern <br> Example (1) <br> $\begin{aligned} & \text { Cursor } \\ \leftarrow & \text { Position }\end{aligned}$ |
| $\begin{array}{llllllll}0 & 0 & 0 & 0 & * & 0 & 0 & 1\end{array}$ |  | $\begin{array}{\|c\|c:c\|ccc\|c\|} * \\ * & * & 1 & 0 & 0 & 0 & 1 \\ & & 0 & 1 & 0 & 1 & 0 \\ & 1 & 1 & 1 & 1 & 1 \\ \hline & 0 & 0 & 1 & 0 & 0 \\ \hline & 1 & 1 & 1 & 1 & 1 \\ \hline & 0 & 0 & 1 & 0 & 0 \\ & * & 0 & 0 & 1 & 0 & 0 \\ & * & 0 & 0 & 0 & 0 \\ \hline \end{array}$ | Character <br> Pattern <br> Example (2) |
| $\begin{array}{llllllll} 0 & 0 & 0 & 0 & * & 1 & 1 & 1 \end{array}$ |  |  | No effect |

(Note) 1: Character code bits $0 \sim 2$ correspond to CG RAM address bits $3 \sim 5$ (3 bits: 8 types).
2: CG RAM address bits $0 \sim 2$ designate character pattern line position. The 8 th line is the cursor position and display is performed in logical OR by the cursor.
Maintain the 8 th line data, corresponding to the cursor display position, in the " 0 " state for cursor display. When the 8 th line data is " 1 ", bit 1 lights up regardless of cursor existence.

3: Character pattern row positions correspond to CG RAM data bits 0 4, as shown in the figure (bit 4 being at the left end). Since CG RAM data bits $5 \sim 7$ are not used for display, they can be used for the general data RAM.

4: As shown in Table 3.3 and 3.4, CG RAM character patterns are selected when character code bits $4 \approx 7$ are all " 0 ". However, since character code bit 3 is a ineffective bit, the " $R$ " display in the character pattern example, is selected by character code "OO" (hexadecimal) or "08" (hexadecimal).
5: "1" for CG RAM data corresponds to selection for display and "0" for non-selection.
(b) For $5 \times 10$ dot character patterns

| Character Codes <br> - (DD RAM Data) | CG RAM Address | Character Patterns (CG RAM Data) |  |
| :---: | :---: | :---: | :---: |
| 7 6 5 4 8 2 <br> 1 0     <br> 4 Higher Order Bits   <br> Lower Order Bits $\rightarrow$    | $\|$5 4 3 2 1 0 <br> 4 Higher Order Bits   <br> Lower Order Bits $\rightarrow$    |  |  |
|  |  |  | Character Pattern Example <br> Cursor $\leftarrow$ Position |
| $\begin{array}{llllllll} 0 & 0 & 0 & 0 & * & 1 & 1 & * \end{array}$ |  |  | No Effect |

(Note) 1: Character code bits 1,2 correspond to CG RAM address bits 4,5 (2 bits: 4 types).
2: CG RAM address bits $0 \sim 3$ designate character pattern line position. The llth line is the cursor position and display is performed in logical OR with cursor.
Maintain the 11 th line data corresponding to the cursor display position in the " 0 " state for cursor display. When the 11 th line data is " 1 ", bit 1 lights up regardless of cursor existence. Since the 12 th $\sim 16$ th lines are not used for display, they can be used for the general data RAM.

3: Character pattern row positions are the same as $5 \times 7$ dot character pattern positions.
4: CG RAM character patterns are selected when character code bits $4 \sim 7$ are all " 0 ". However, since character code bit 0 and 3 are ineffective bits, " $P$ " display in the character pattern example is selected by e character code "00", "01", "08" and "09" (hexadecimal).

5: "1" for CG RAM data corresponds to selection for display and "0" for non-selection.
(7) Timing Generation Circuit

The timing generation circuit generates timing signals to operate internal circuits such as DD RAM, CG ROM and CG RAM. RAM read timing needed for display and internal operation timing by MPU access are separately generated so they do not interfere with each other. Therefore, when writing data to the DD RAM, for example, there will be no undesirable influence, such as flickering, in areas other than the display area. This circuit also generates timing signals to operate the externally connected driver LSI HD44100H.
(8) Liquid Crystal Display Driver Circuit

The 1iquid crystal display driver circuit consists of 16 common singal drivers and 40 segment signal drivers. When character font and number of lines are selected by a program, the required common signal drivers automatically output drive waveforms, the other common signal drivers continue to output non-selection waveforms. The segment signal driver has essentially the same configuration as the driver LSI HD44100H (see Fig. 6.12). Character pattern data is sent serially through a 40 -bit shift register and latched when all needed data has arrived. The latched data controls the driver for generating drive waveform outputs.
The serial data is sent to the HD 44100 H , externally connected in cascade, used for display digit number extension.
Send of serial data always starts at the display data character pattern corresponding to the last address of the display data RAM (DD RAM). Since serial data is latched when the display data character pattern, corresponding to the starting address, enters the internal shift register, the HD44780 drives the head display. The rest displays, corresponding to latter addresses, are added with each additional HD 44100 H .

## 18 HITACHI

(9) Cursor / Blink Control Circuit

This is the circuit that generates the cursor or blink. The cursor or the blink appear in the digit residing at the display data RAM (DD RAM) address set in the address counter (AC).
When the address counter is (08) 16 , a cursor position is :

AC 6 AC 5 AC 4 AC 3 AC 2 AC 1 AC 0

AC | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |



1 digit $230 \quad 4 \quad 5 \quad 6 \quad 7 \quad 8 \quad 9 \quad 10 \quad 11 \quad \leftarrow \quad$ Display position

(Note) The cursor or blink appears when the address counter ( AC ) selects the character generator RAM (CG RAM). But the cursor and blink are meaningless.

The cursor or blink is displayed in the meaningless position when $A C$ is the CG RAM address.

### 3.6 Interfacing to MPU

In the HD 44780 , data can be sent in either 4 -bit 2 -operation or 8 -bit 1operation so it can interface to both 4 and 8 bit MPU's.
(1) When interface data is 4 -bits long, data is transferred using only 4 buses : $\mathrm{DB}_{4} \sim \mathrm{DB}_{7} . \quad \mathrm{DB}_{0} \sim \mathrm{DB}_{3}$ are not used. Data transfer between the HD44780 and the MPU completes when 4 -bit data is transferred twice. Data of the higher order 4 bits (contents of $\mathrm{DB}_{4} \sim \mathrm{DB}_{7}$ when interface data is 8 bits long) is transferred first, then the lower order 4 bits (content of $\mathrm{DB}_{0} \sim \mathrm{DB}_{3}$ when interface data is 8 bits long) is transferred. Check the busy flag after 4 -bit data has been transferred twice (one instruction). A 4-bit 2-operation will then transfer the busy flag and address counter data.


Fig. 3.1 4-bit Data Transfer Example
(2) When interface data is 8 bits long, data is transferred using the 8 data buses of $\mathrm{DB}_{0} \sim \mathrm{DB}_{7}$.

```
3.7 Reset Function
    3.7.1 Initializing by Internal Reset Circuit
    The HD44780 automatically initializes (resets) when power is turned on using the internal reset circuit. The following instructions are executed in initialization. The busy flag (BF) is kept in busy state until initialization ends. ( \(B F=1\) ) The busy state is 10 ms after Vcc rises to 4.5 V .
(1) Display clear
(2) Function ser .................................. \(=1\) : 8 bit long interface data
\(\mathrm{N}=0\) : 1-line display
\(\mathrm{F}=0: 5 \times 7\) dot character font
(3) Display ON/OFF control ............ D \(=0\) : Display OFF
\(C=0\) : Cursor OFF
\(B=0\) : Blink OFF
(4) Entry mode set \(\ldots . . . . . . . . . . . .\).
\(S=0\) : No shift
(Note) When conditions in "5.4 Power Supply Conditions Using Internal Reset Circuit" are not met, the internal reset circuit with not operate normally and initialization will not be performed. In this case initialize by MPU according to "3.7.2 Initializing by Instruction".
3.7.2 Initializing by Instruction
If the power supply conditions for correctly operating the internal reset circuit are not met, initialization by instruction is required.
Use the following procedure for initialization.
```

(1) When interface is 8 bits long ;



$$
\begin{aligned}
& \text { BF cannot be checked before this instruction. } \\
& \text { Function set (Interface is } 8 \text { bits long.) }
\end{aligned}
$$

BF cannot be checked before this instruction.
BF cannot be checked before this instruction.
Function set ( Interface is 8 bits long.)
Function set ( Interface is 8 bits long.)

| RS | $\mathrm{P} / \mathrm{W}_{1} \mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5} \mathrm{DR}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 |


| $\mathrm{RS}^{\mathrm{P}} / \mathrm{W} \mathrm{DB}_{7} \mathrm{DB}_{6} \mathrm{DB}_{5} \mathrm{DB}_{4}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | N | F | * | * |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1/D | S |

Initialization ends.

## 4. Instruction

### 4.1 Outline

Only two HD44780 registers, the Instruction Register (IR) and the Data Register (DR) can be directly controlled by the MPU. Prior to internal operation start, control information is temporarily stored in these registers, to allow interface from HD44780 internal operation to various types of MPUs which operate in different speeds or to allow interface to peripheral control ICs. HD44780 internal operation is determined by signals sent from the MPU. These signals include register selection signals (RS), read/write signals (R/W) and data bus signals ( $\mathrm{DB}_{0} \sim \mathrm{DB}_{7}$ ), and are called instructions, here. Table 4.1 shows the instructions and their execution time. Details are explained in subsequent sections. Instructions are of 4 types, those that,
(1) Designate HD44780 functions such as display format, data length, etc.
(2) Give internal RAM addresses.
(3) Perform data transfer with internal RAM
(4) Others

In normal use, category (3) instructions are used most frequently.
However, automatic incrementing by +1 (or decrementing by -1) of HD44780 internal RAM addresses after each data write lessens the MPU program load. The display shift is especially able to perform concurrently with display data write, enabling the user to develop systems in minimum time with maximum programing efficiency. For an explanation of the shift function in its relation to display, see Item 6.6 .
When an instruction is executing during internal operation, no instruction other than the busy flag/address read instruction will be executed. Because the busy flag is set to " 1 " while an instruction is being executed, check to make sure it is on " 1 " before sending an instruction from the MPU. (Note) Make sure the HD44780 is not in the busy state ( $\mathrm{BF}=0$ ) before sending the instruction from the MPU to the HD44780. If the instruction is sent without checking the busy flag, the time between first and next instructions is much longer than the instruction time. See Table 4-1 for a list of each instruction execution time.

## 24 HITACHI

Table 4.1 Instructions

| Instruction | Code |  |  |  |  |  |  |  |  |  | Description | Execution Time (max)(when fcp orfosc is 250 KHz ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RSR/LDB7 |  |  | DB6 | $\mathrm{DB}_{5}$ | DB4 | DB3 | $\mathrm{DB}_{2} \mathrm{DB}_{1} \mathrm{DB}_{0}$ |  |  |  |  |
| Clear Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Clears entire display and sets DD RAM address $U$ in address counter. | 1.64 ms |
| Return Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | * | Sets DD RAM address 0 in address counter. Also returns display being shifted to original position. DD RAM contents remain unchanged. | 1.64 ms |
| Entry Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I'D | S | Sets cursor move direction and specifies shift of display. These operations are performed during data write and read. | 40 $\mu \mathrm{s}$ |
| $\begin{gathered} \text { Display } \\ \text { ON/OFF } \\ \text { Control } \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | Sets ON/OFF of entire dispaly cursor ON/OFF (C), and blink of cursor position character (B). | (D), <br> $40 \mu \mathrm{~s}$ |
| Cursor or Display Shift | 0 | 0 | 0 | 0 | 0 |  |  | R/L | * | * | Moves cursor and shifts display without changing DD RAM contents. | 40 $\mu \mathrm{s}$ |
| Function Set | 0 | 0 | 0 | 0 |  |  |  | F | * | * | Sets interface data length (DL number of display lines (L). and character font (F). | $40 \mu \mathrm{~s}$ |
| Set CG RAM Address | 0 | 0 | 0 | 1 |  |  |  | CG |  |  | Sets CG RAM address. CG RAM data is sent and received after this setting. | $40 \mu \mathrm{~s}$ |
| Set DD RAM Address | 0 | 0 | 1 |  |  | $A_{D}$ | D |  |  |  | Sets DD RAM address. DD RAM data is sent and received after this setting. | $40 \mu \mathrm{~s}$ |
| Read <br> Busy Flag <br> \& Address | 0 | 1 | BF |  |  | AC |  |  |  |  | Reads Busy flag (BF) indicating internal operation is being performed and reads address counter contents. | OHs |
| Write Data to CG or DD RAM | 1 | 0 |  |  | Wri | ite | Dat |  |  |  | Writes data into DD RAM or CG RAM. | $40 \mu \mathrm{~s}$ |
| Read Data from CG or DD RAM | 1 | 1 |  |  |  | ad | Dat |  |  |  | Reads data from DD RAM or CG RAM. | $40 \mu \mathrm{~s}$ |
|  |  | D $=0$ $=1$ $C=1$ $c=0$ $L=1$ $L=0$ $=1:$ $1:$ $1: 5$ |  | crem crem comp ift <br> splay <br> rsor <br> ift <br> ifts <br> bits <br> ines <br> do <br> erna <br> acc | ment <br> pani <br> ay <br> $r$ mo <br> to <br> s to <br> s, <br> s, <br> ts, <br> ally <br> cept | $t$ <br> ies <br> shif <br> ove <br> the $\begin{aligned} & 0 \text { th } \\ & D L=0 \\ & N=0: \\ & F=0 \\ & y \text { op } \\ & t \text { in } \end{aligned}$ | di <br> ft <br> e r <br> he <br> 0 : <br> : 1 <br> 0:5 <br> per <br> nst | spl <br> igh <br> lef <br> 4 b <br> lin <br> $\times 7$ <br> atin <br> ruc | ay <br> t. <br> t. <br> its <br> ne <br> dots <br> ng <br> tion |  | DD RAM:Display data RAM <br> CG RAM:Character generator RAM <br> ACC: CG RAM address <br> $A_{D D}: D D$ RAM address. <br> Corresponds to cursor address. <br> AC: Address counter used for both DD and CG RAM address. | Execution time changes when frequency changes. <br> (Example) <br> When fcp or fosc is 270 KHz : $40 \mu \mathrm{~s} \times \frac{250}{270}=37 \mu \mathrm{~s}$ |

[^0]4.2 Description of Details
(1) Clear Display


Writes space code "20" (hexadecimal) (character pattern for character code " 20 " must be blank pattern) into all DD RAM addresses. Sets DD RAM address 0 in address counter. Returns display to its original status if it was shifted. In other words, the display disappears and the cursor or blink go to the left edge of the display (the first line if 2 lines are displayed). Set $I / D=1$ (Increment Mode) of Entry Mode. S of Entry Mode doesn't change.
(2) Return Home


Sets the DD RAM address 0 in address counter. Returns display to its original status if it was shifted. DD RAM contents do not change. The cursor or blink go to the left edge of the display (the first line if 2 lines are displayed).
(3) Entry Mode Set


I/D: Increments $(I / D=1)$ or decrements $(I / D=0)$ the DD RAM address by 1 when a character code is written into or read from the DD RAM. The cursor or blink moves to the right when incremented by 1 and to the left when decremented by 1 . The same applies to writing and reading of CG RAM.

S : Shifts the entire display either to the right or to the left when $S$ is 1 ; to the left when $I / D=1$ and to the right when $I / D=0$. Thus it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM nor when writing into or reading out from the CG RAM does it shift when $S=0$.
(4) Display ON/OFF Control

$D$ : The display is $O N$ when $D=1$ and $O F F$ when $D=0$. When off due to $\mathrm{D}=0$, display data remains in the DD RAM. It can be displayed immediately by setting $\mathrm{D}=1$.
$C$ : The cursor displays when $C=1$ and does not display when $C=0$. Even if the cursor disappears, the function of $I / D$, etc. does not change during display data write. The cursor is displayed using 5 dots
in the 8 th line when the $5 \times 7$ dot character font is selected and 5 dots in the 11th line when the $5 \times 10$ dot character font is selected.

B: The character indicated by the cursor blinks when $\mathrm{B}=1$. The blink is displayed by switching between all blank dots and display characters at 409.6 ms interval when fcp or $\mathrm{fosc}=250 \mathrm{kHz}$. The cursor and the blink can be set to display simultaneously.
(The blink frequency changes according to the reciprocal of fcp or fosc. $409.6 \times \frac{250}{270}=379.2 \mathrm{~ms}$ when $\mathrm{fcp}=270 \mathrm{kHz}$.)

(a) Cursor Display Example
(b) Blink Display Example
(5) Cursor or Display Shift

Shifts cursor position or display to the right or left without writing or reading display data. This function is used to correct or search for the display. In a 2-line display, the cursor moves to the 2 nd line when it passes the 40 th digit of the lst line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly each line only moves horizontally. The 2nd line display does not shift into the lst line position. S/C R/L

00 Shifts the cursor position to the left. (AC is decremented by one.)
01 Shifts the cursor position to the right. (AC is incremented by one.)
10 Shifts the entire display to the left. The cursor follows the display shift.

11 Shifts the entire display to the right. The cursor follows the display shift.

Address counter ( AC ) contents do not change if the only action performed is shift display.
(6) Function Set

Code


DL : Sets interface data length. Data is sent or received in 8 bit lengths
( $\mathrm{DB}_{7} \sim \mathrm{DB}_{0}$ ) when $\mathrm{DL}=1$ and in 4 bit lengths $\left(\mathrm{DB}_{7} \sim^{\sim} \mathrm{DB}_{4}\right)$ when $\mathrm{DL}=0$.
When the 4 bit length is selected, data must be sent or received twice.
N : Sets number of display lines.
F : Sets character font.
(Note) Perform the function at the head of the program before executing all instructions (except "Busy flag/address read"). From this point, the function set instruction cannot be executed unless the interface data length is changed.

| N | F | No. of <br> Display Lines | Character Font | Duty Factor | Remarks |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | $5 \times 7$ dots | $1 / 8$ |  |
| 0 | 1 | 1 | $5 \times 10$ dots | $1 / 11$ |  |
| 1 | $*$ | 2 | $5 \times 7$ dots | $1 / 16$ | Cannot display 2 lines with <br> $5 \times 10$ dot character font. |

* (Don't Care)
(7) Set CG RAM Address

Code


Sets the CG RAM address into the address counter in binary AAAAAA.
Data is then written or read from the MPU for the CG RAM.
(8) Set DD RAM Address


Sets the DD RAM address into the address counter in binary AAAAAAA.
Data is then written or read from the MPU for the DD RAM.
However, when $\mathrm{N}=0$ ( 1 -line display), AAAAAAA is " $00^{\prime \prime} \sim$ " 4 F " (hexadecimal).
When $\mathrm{N}=1$ (2-line display), AAAAAAA is " $00^{\prime \prime} \sim$ " 27 " (hexadecimal) for the first line, and " 40 " $\sim$ " 67 " (hexadecimal) for the second line.

## Read Busy Flag and Address



Reads the busy flag (BF) that indicates the system is now internally operating by a previously received instruction. $\mathrm{BF}=1$ indicates that internal operation is in progress. The next instruction will not be accepted until BF is set to " 0 ". Check the BF status before the next write operation.

At the same time, the value of the address counter expressed in binary AAAAAA is read out. The address counter is used by both CG and DD RAM addresses, and its value is determined by the previous instruction. Address contents are the same as in Items (7) and (8).
(10) Write Data to CG or DD RAM


Writes binary 8 bit data DDDDDDDD to the CG or the DD RAM. Whether the CG or DD RAM is to be written into is determined by the previous specification of CG RAM or DD RAM address setting. After write, the address is automatically incremented or decremented by 1 according to entry mode. The entry mode also determines display shift.
(11) Read Data from CG or DD RAM


Reads binary 8 bit data DDDDDDDD from the CG or DD RAM.
The previous designation determines whether the CG or DD RAM is to be read. Before entering the read instruction, you must execute either the CG RAM or DD RAM address set instruction. If you don't, the first read data will be invalidated. When serially executing the "read" instruction, the next address data is normally read from the second read. The "address set" instruction need not be executed just before the "read" instruction when shifting the cursor by cursor shift instruction (when reading out DD RAM). The cursor shift instruction operation is the same as that of the DD RAM's address set instruction.

After a read, the entry mode automatically increases or decreases the address by 1. However, display shift is not executed no matter what the entry mode is.
(Note) The address counter (AC) is automatically incremented or decremented by 1 after "write" instructions to either CG RAM or DD RAM. RAM data selected by the $A C$ cannot then be read out even if "read" instructions are executed. The conditions for correct data read out are: execute either the address set instruction or cursor shift instruction (only with DD RAM), just before reading out execute the "read" instruction from the second time the "read" instruction is serial.
5. Electrical Characteristics
5.1 Absolute Maximum Ratings

| Item | Symbol | Limit | Unit | Note |
| :--- | :--- | :--- | :---: | :---: |
| Power Supply Voltage (1) | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Power Supply Voltage (2) | V 1 to V5 | $\mathrm{V}_{\mathrm{CC}}-13.5$ to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 3 |
| Input Voltage | $\mathrm{V}_{\mathrm{F}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Operating Temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | Tstg | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Note 1: If LSI's are used above absolute maximum ratings, they may be permanently destroyed. Using them within electrical characteristic limits is strongly recommended for normal operation. Use beyond these conditions will cause malfunction and poor reliability.
Note 2: All voltage values are referenced to $G N D=0 V$.
Note 3: Applies to $V 1$ to $V 5$. Must maintain $V_{C C} \geqq V 1 \geqq V 2 \geqq V 3 \geqq V 4 \geqq V 5$.

$$
(\text { high } \leftarrow \quad \rightarrow \text { low })
$$

### 5.2 Electrical Characteristics <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$

$\mathrm{V}_{\mathrm{CC}}$

| Item | Symbol | Test condition | Limit |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |
| Input "High" Voltage (1) | $\mathrm{V}_{\text {IHI }}$ |  | 2.2 | - | $\mathrm{V}_{\mathrm{CC}}$ | V | (2) |
| Input "Low" Voltage (1) | $\mathrm{V}_{\text {IL1 }}$ |  | -0.3 | - | 0.6 | V | (2) |
| Output "High" Voltage (1)(TTL) | $\mathrm{V}_{\mathrm{OH} 1}$ | $-\mathrm{I}_{\mathrm{OH}}=0.205 \mathrm{~mA}$ | 2.4 | - | - | V | (3) |
| Output "Low" Voltage (1) (TTL) | $\mathrm{V}_{\text {OLl }}$ | $\mathrm{I}_{\text {OL }}=1.2 \mathrm{~mA}$ | - | - | 0.4 | V | (3) |
| Output "High" Voltage (2)(CMOS) | $\mathrm{V}_{\mathrm{OH} 2}$ | $-\mathrm{I}_{\mathrm{OH}}=0.04 \mathrm{~mA}$ | $0^{0.9 V_{C C}}$ | - | - | V | (4) |
| Output "Low" Voltage (2) (CMOS) | $\mathrm{v}_{\text {OL2 }}$ | $\mathrm{I}_{\text {OL }}=0.04 \mathrm{~mA}$ | - | - | $0.1 V_{C C}$ | V | (4) |
| Driver Voltage Descending (COM) | $\mathrm{v}_{\text {COM }}$ | $\mathrm{Id}=0.05 \mathrm{~mA}$ | - | - | 2.9 | V | (10) |
| Driver Voltage Descending (SEG) | $\mathrm{v}_{\text {SEG }}$ | $\mathrm{Id}=0.05 \mathrm{~mA}$ | - | - | 3.8 | V | (10) |
| Input Leakage Current | $\mathrm{I}_{\text {IL }}$ | $\mathrm{V}_{\text {in }}=0$ to $\mathrm{V}_{\text {CC }}$ | - | - | 1 | $\mu \mathrm{A}$ | (5) |
| Pull up MOS Current | $-I_{P}$ | $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}$ | 50 | 125 | 250 | $\mu \mathrm{A}$ |  |
| Power Supply Current (1) | $\mathrm{I}_{\mathrm{CCl}}$ | $\begin{aligned} & \text { Ceramic filter } \\ & \text { oscillation } \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{osc}}= \\ & 250 \mathrm{kHz} \end{aligned}$ | - | 0.55 | 0.8 | mA | (6) |
| Power Supply Current (2) | $\mathrm{I}_{\mathrm{CC} 2}$ | Rf oscillation External clock operation $\begin{aligned} & \mathrm{v}_{\mathrm{CC}}=5 \mathrm{v}, \mathrm{f}_{\mathrm{osc}}= \\ & \mathrm{f}_{\mathrm{cP}}=270 \mathrm{kHz} \end{aligned}$ | - | 0.35 | 0.6 | mA | $\begin{aligned} & (6) \\ & (11) \end{aligned}$ |
| External Clock Operation |  |  |  |  |  |  |  |
| External Clock Frequency | $\bar{f}_{\text {cp }}$ |  | 125 | 250 | 350 | kHz | (7) |
| External Clock Duty | Duty |  | 45 | 50 | 55 | \% | (7) |
| External Clock Rise Time | $\mathrm{t}_{\mathrm{rcp}}$ |  | - | - | 0.2 | us | (7) |
| External Clock Fall Time | ${ }^{\text {f }}$ fcp |  | - | - | 0.2 | us | (7) |
| Input "High" Voltage (2) | $\mathrm{V}_{\text {IH2 }}$ |  | $\mathrm{V}_{C C^{-1}} . \mathrm{C}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V | (12) |
| Input "Low" Voltage (2) | $\mathrm{V}_{\text {IL2 }}$ |  | -0.3 | - | 1.0 | V | (12) |
| Internal Clock Operation (Rf oscillat ion) |  |  |  |  |  |  |  |
| Clock Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{Rf}=91 \mathrm{k} \Omega \pm 2 \%$ | 190 | 270 | 350 | kHz | (8) |
| Internal Clock Operat ion (Ceramic filter oscillat ion) |  |  |  |  |  |  |  |
| Clock Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | Ceramic filter | 245 | 250 | 255 | kHz | (9) |
| LCD Voltage | $\mathrm{V}_{\text {LCD1 }}$ | $v_{C C}-v^{\prime} \left\lvert\, \frac{1 / 5 \text { bias }}{1 / 4 \text { bias }}\right.$ | 4.6 | - | 11 | V | (13) |
|  | $\mathrm{v}_{\mathrm{LCD} 2}$ |  | 3.0 | - | 11 | V | (13) |

Note 1: The following are I/O terminal configurations ecxept for liquid crystal display output.

- Input Terminal

Applicable Terminals: E
(No pull up MOS)


Applicable Terminals: RS, R/W
(With pull up MOS)


- Output Terminal

Applicable Terminals: $\mathrm{CL}_{1}, \mathrm{CL} 2, \mathrm{M}, \mathrm{D}$


- I/O Terminal

Applicable Terminals: $\mathrm{DB}_{0}$ to DB7


Note 2: Input terminals and I/O terminals Excludes $\mathrm{OSC}_{1}$ terminals.
Note 3: I/O terminals.
Note 4: Output terminals.

Note 5: Current flowing through pull-up MOS's and output drive MOS's is excluded.

Note 6: Input/Output current is excluded. When input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply. To avoid this, input level must be fixed at high or low.
Note 7: External clock operation.


Note 8: Internal oscillator operation using oscillation resistor Rf,


$$
\mathrm{Rf}_{\mathrm{f}}: 91 \mathrm{k} \Omega \pm 2 \%
$$

Since oscillation frequency varies depending on $O S C_{1}$ and $O S C_{2}$ terminal capacity, wiring length for these terminals should be minimized.

Note 9: Internal oscillator operation using a ceramic filter. is used.


Ceramic filter: CBS250A (Murata)
Rf: $1 M \Omega \pm 10 \%$
$\mathrm{C}_{1}: 680 \mathrm{pF} \pm 10 \%$
$C_{2}$ : $680 \mathrm{pF} \pm 10 \%$
$\mathrm{Rd}: 3.3 \mathrm{k} \Omega \pm 5 \%$

## 34 HITACHI

Note 10: Applies to both $\mathrm{V}_{\mathrm{COM}}$ and $\mathrm{V}_{\mathrm{SEG}}$ voltage drops.
$V_{C O M}$ : From power supply terminal $V_{C C}, V 1, V 4, V 5$ to each common signal terminal (COM1 to COM16)
VSEG: From power supply terminal VCC, V2, V3, V5 to each segment signal terminal ( $\mathrm{SEG}_{1}$ to $\mathrm{SEG}_{40}$ )

Note 11: Relation between operation frequency and current consumption is shown in this diagrom. $\quad\left(V_{C C}=5 V\right)$


Note '12: Applied to OSC1 $_{1}$ terminal.
Note 13: The condition for $C O M$ pin voltage drop $\left(V_{C O M}\right)$ and SEG pin voltage drop ( $\mathrm{V}_{\mathrm{SEG}}$ ).

### 5.3 Timing Characteristics

## Write Operation



Fig.5-1 Bus Write Operation Sequence
(Writing data from MPU to HD44780)

Read Operation


Fig. 5-2 Bus Read Operation Sequence (Reading out data from HD44780 to MPU)


Fig. 5.3 Sending Data to Driver LSI HD44100H
5.3.1 Bus Timing Characteristics $\binom{\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=\mathrm{V}}{\mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}}$

Write Operation (Writing data from MPU to HD44780)

| Item |  | Symbol | Test Conditions | Limit |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | max |  |
| Enable Cycle Time |  |  | $\mathrm{t}_{\mathrm{cyc}}{ }^{\mathrm{E}}$ | Fig. 5.1 | 1000 | - | ns |
| Enable Pulse Width | "High" level | ${ }^{\mathrm{PW}}$ EH | Fig. 5.1 | 450 | - | ns |
| Enable Rise/Fall Time |  | ${ }^{t_{E r},{ }^{\text {t }} \text { Ef }}$ | Fig. 5.1 | - | 25 | ns |
| Address Set-up Time | $\mathrm{RES}^{\text {RS, }} \mathrm{R} / \mathrm{W}$ | ${ }^{\text {t }}$ AS | Fig. 5.1 | 140 | - | ns |
| Address Hold Time |  | $\mathrm{t}_{\mathrm{AH}}$ | Fig. 5.1 | 10 | - | ns |
| Data Set-up Time |  | ${ }^{\text {DSWW }}$ | Fig. 5.1 | 195 | - | ns |
| Data Hold Time |  | $\mathrm{t}_{\mathrm{H}}$ | Fig. 5.1 | 10 | - | ns |

Read Operation (Reading data from HD44780 to MPU)

| Item |  | Symbol | Test Conditions | Limit |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | max |  |
| Enable Cycle Time |  |  | $\mathrm{t}_{\text {cycE }}$ | Fig. 5.2 | 1000 | - | ns |
| Enable Pulse Width | $\begin{aligned} & \text { "High" } \\ & \text { level } \end{aligned}$ | $\mathrm{PW}_{\text {EH }}$ | Fig. 5.2 | 450 | - | ns |
| Enable Rise/Fall Time |  | $\mathrm{t}_{\mathrm{Er}, \mathrm{t}_{\mathrm{Ef}} \mathrm{f}}$ | Fig. 5.2 | - | 25 | ns |
| Address Set-up Time | RS, R/W | ${ }^{\text {A }}$ S | Fig. 5.2 | 140 | - | ns |
| Address Hold Time |  | ${ }^{\text {AH }}$ | Fig. 5.2 | 10 | - | ns |
| Data Delay Time |  | ${ }^{\text {t }}$ DDR | Fig. 5.2 | - | 320 | ns |
| Data Hold Time |  | ${ }^{\text {t }}$ DHR | Fig. 5.2 | 20 | - | ns |

5.3.2 Interface Signal with HD44100H Timing Characteristics

$$
\binom{\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}}{\mathrm{Ta}=-20 \text { to }+75^{\circ} \mathrm{C}}
$$

| Item |  | Symbol | Test Conditions | Limit |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | max |  |
| Clock Pulse Width | $\begin{aligned} & \text { "High" } \\ & \text { level } \\ & \hline \end{aligned}$ |  | ${ }^{\text {t }}$ CWH | Fig. 5.3 | 800 | - | ns |
| Clock Pulse Width | "High" <br> level | ${ }^{\text {chwL }}$ | Fig. 5.3 | 800 | - | ns |
| Clock Set-up Time |  | ${ }^{\mathrm{t}} \mathrm{CSU}$ | Fig. 5.3 | 500 | - | ns |
| Data Set-up Time |  | ${ }^{\text {t }}$ SU | Fig. 5.3 | 300 | - | ns |
| Data Hold Time |  | tDH | Fig. 5.3 | 300 | - | ns |
| M Delay Time |  | ${ }^{\text {t }}$ DM | Fig. 5.3 | $-1000$ | 1000 | ns |

5.4 Power Supply Conditions Using Internal Reset Circuit

| Item | Symbol | Test Conditions | Limit |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| Power Supply Rise Time | trcc | - | 0.1 | 10 | ns |
| Power Supply OFF Time | $t_{\text {OFF }}$ | - | 1 | - | ns |

Since the internal reset circuit will not operate normally unless the preceding conditions are met, initialize by instruction.
(Refer to 3.7.2 "Initializing by Instruction")

(Note) $t_{\mathrm{OFF}}$ stipulates the time of power OFF for power supply instantaneous dip or when power supply repeats $O N$ and OFF.


```
8086/8088 l6-Bit Microprocessor Primer;
Christopher L. Morgan & Mitchell Waite;
Intel Corporation
8\emptyset86/8087/8\emptyset88 Macro Assembly Language Reference Manual;
Intel Corporation
8088 Assembler Language Programming: The IBM PC;
David C. Willen & Jeffrey I. Krantz; Computer Applications
Unlimited; Howard W. Sams & Company
THE 8086 BOOK includes the 8088;
Russell Rector - George Alexy;
OSBORNE/McGraw-Hill
MS-DOS Operating System Macro Assembler Manual;
Microsoft Corporation
Assembly Language Programming for the IBM Personal Computer;
David J. Bradley;
Prentice-Hall, Inc.
```

OFFICE/
$15 F L$, 135 CHIEN KUO $N$. ROAD. SEC. 2. TAIPE:
10479. TAIWAN, R.O.C

TEL (02)505-5533
TELEX: 19162 MULTHC FAX: 02 ) 505.4451
FACTORY/
FACTORY/
1 INDUSTRYE, ROAD, III
HSINCHU SCIENCE-BASED INDUSTRIAL PARK
HSINCHU SCIENCE-BASED NO.C
HSINCHU, TAIWAN 3OO, R.O.C



[^0]:    * No Effect

