

# Compal Confidential

## DH5AV\_JV\_0V Schematics Document


AMD Raven Ridge Platform

AMD R17M-P1-50/R18M-M1-60/R18M-G1-90

LA-G021P REV:1.8

2017-12-25

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title		
				COVER PAGE		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Shared with ACER</small>				Size	Document Number	Rev
				Custom	DH5AV_JV_0V_LA-G021P	1.8
				Date:	Thursday, January 11, 2018	Sheet 1 of 48



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title
				<b>BLOCK DIAGRAMS</b>
Size	Document Number	Rev		
Custom	DH5AV_JV_0V_LA-G021P	1.B		
Date:	Monday, December 25, 2017	Sheet	2	of 48

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

### Voltage Rails

Power Plane	Description	S0	S3	S5
+19V_VIN	Adapter power supply (19V)	ON	ON	ON
+19VB	AC or battery power rail for power circuit.	ON	ON	ON
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+0.8VALW	0.8V always on power rail	ON	ON	OFF
+0.8VS	0.8V switched power rail	ON	OFF	OFF
+1.8VALW	1.8V always on power rail	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5V	2.5V power rail for APU and DDR	ON	ON	OFF
+1.2V	1.2V power rail for APU and DDR	ON	ON	OFF
+0.6VS	0.6V switched power rail for DDR terminator	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	AC:ON DC:OFF
+5VS	5V switched power rail	ON	OFF	OFF
+RTC_APU	RTC power	ON	ON	ON
+3V_LAN	3.3V LAN IC power	ON	ON	OFF
+TP_VCC	3.3V Touch Pad power	ON	ON	OFF
+3VSDGPU	VGA power	ON	OFF	OFF
+1.8VSDGPU	VGA power	ON	OFF	OFF
+0.8VSDGPU	VGA power	ON	OFF	OFF
+VDDCI	VGA power	ON	OFF	OFF
+VGA_CORE	VGA power	ON	OFF	OFF
+FP_VCC	3.3V Finger Print power	ON	ON	OFF

### BOARD ID Table

Board ID	PCB Revision
0	EVT
1	DH5JV
2	DH5AV
3	DH50V

ZZZ @  
 DA8001E9010  
 PCB 2827 LA-G021P REV1 MB 2  
 ZZZ PCB@  
 DAZ28200100  
 PCB DH5JV LA-G021P LS-G021P/E911P  
 ZZZ PCB1@  
 DAZ28200101  
 PCB DH5JV LA-G021P LS-G021P/E911P 1A  
 ZZZ PCB1B@  
 DAZ28200102  
 PCB DH5JV LA-G021P LS-G021P/E911P 1B

### Board ID / SKU ID Table for AD channel

Vcc	3.3V				
Ra	100K +/- 1%				
Board ID	Rb	V min	V typ	V max	EC AD
0	0				0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V		0xE7 - 0xFF

### APU SMBus/I2C Address Table

Master	Device	Address[7:1]	Address [7:0]	
			Write	Read
I2C Port 0 (+1.8VS)				
I2C Port 1 (+1.8VS)	G-Sensor (Reserver)	0001 1000b 18h	0011 0000b 30h	0011 0001b 31h
I2C Port 2 (+3VS)				
SMBus Port 0 (+3VS)	JDIMM1	0101 0000b 50h	1010 0000b A0h	1010 0001b A1h
	JDIMM2	0101 0001b 51h	1010 0010b A2h	1010 0011b A3h
I2C Port 3 (+3VALW)	PTP (Synaptics)	0010 1100b 2Ch	0101 1000b 58h	0101 1001b 59h
	PTP (ELAN)	0001 1111b 15h	0011 1110b 3Eh	0011 1111b 3Fh
SMBus Port 1 (+3VALW)				


### EC SMBus Address Table

SMBus Port 1 (+3VALW)	Smart Battery	0000 1011b 0Bh	0001 0110b 16h	0001 0111b 17h
	Charger IC (BQ24735)	0000 1001b 09h	0001 0010b 12h	0001 0011b 13h
SMBus Port 2 (+3VS)	APU Temp. (TSI)	0100 1100b 4Ch	1001 1000b 98h	1001 1001b 99h
	GPU Temp.	0100 0001b 41h	1000 0010b 82h	1000 0011b 83h
	CC-Logic	1100 0000b C0h	1000 0000b 80h	1000 0001b 81h


### BOM Structure Table

BOM Structure	BTO Item
@	Unpop
EMC@/EMC@	EMI/ESD Pop/Unpop
4F@	HDMI Royalty
CONN@	Mechanical Connector
JP@	Jump
RS@	R-Short
TP@	Test Point
TPM@	TPM Circuit
PCIE@/T1PCIE@	PCIe Rev1.1 APU PCIe SSD
SATA@	SATA Redriver PARADE/TT Solution
GS@	G-Sensor Circuits
LDO@/SWR@	RTL8411 LDO Mode/Switching Mode
PAR@/TI@	SATA Redriver PARADE/TT Solution
CHG@/NCHG@	USB Charger/Non-Charger
255@	Audio Codec AL255 Design
256@/256EMC@	Audio Codec AL256 Design
UMA@	UMA Config
R3/R5/R7APU@	APU PN Refer p.6
15W@/25W@/35W@	APU Watt Config
T1@/T2@	APU Type Config
EJ@/EA@/VX@	EJ/EA/VX Project Config
DIS@/TIDIS@	VGA Circuits/Type1-APU VGA Circuits GPU and VRAM Config Refer p.23
R535@	R18M-M2-60 GPU
RX540@	R17M-P1-50 GPU
RX565@	R18M-G1-90 GPU
LEXA@	LEXA Series VGA
VRAM7G@/VRAM6G@	VRAM7G and VRAM6G
HUB@/NHUB@	USB20 HUB/Non-HUB
FP@/FP EMC@	Finger Print
DMIC2@/DMIC4@	2 or 4 DMIC Design
HDT@	HDT Circuits
TYPEC@	TYPEC Circuits
TYPECEMC@	TYPEC EMC Circuits
NTYPEC@	No TYPEC Circuits


### POWER SEQUENCE



### VGA POWER SEQUENCE




Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NOTES LIST Size Document Number Date: Monday, December 25, 2017 Sheet 3 of 48




FOR ACPUS

R18M-M2-60  
R17M-P1-50  
R18M-G1-90






**Main Func = CPU**



**APU PN Table**


APU Platform	R3 PN	R3 PN	R3 PN	R3 PN
<b>Raven</b>	UC1 R3APUDC@	UC1 R3APUQC@	UC1 R5APU@	UC1 R7APU@
	S IC RAVEN3 YM2200C4T2OFB 2G BGA ABO! <b>SA0000BBJ30</b>	S IC RAVEN3 YM2300C4T4MFB 2G BGA ABO! <b>SA0000BIT20</b>	S IC RAVEN5 YM2500C4T4MFB 2G BGA ABO! <b>SA0000A8R30</b>	S IC RAVEN7 YM2700C4T4MFB 2.2G BGA ABO! <b>SA0000ASA20</b>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FP5 (1/7) PEG/PCIE/SATA	
Size	Document Number	Date		Rev	1.B
Custom	DH5AV_JV_0V_LA-G021P	Tuesday, December 26, 2017		Sheet	6 of 48




Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
			Customer	DH5AV JV 0V LA-G021P
			Date:	Monday, December 25, 2017
			Sheet	7 of 48


EC/THERM




SVID




HDT+



DISP




TESTPOINT




Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Compal Electronics, Inc.
				(3/7) DISP/MISC/HDT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Custm DH5AV JV 0V LA-G021P Date: Monday, December 25, 2017
				Rev 1.B Sheet 8 of 48







ACPI




HDA




Strap Pin




	AGPIO4	AGPIO9	AGPIO12	AGPIO23
H	DIS	Type1	DMIC x4	RSV
L	UMA	Type2	DMIC x2	RSV










48MHz CRYSTAL





32.768KHz CRYSTAL



USB Function





8MB SPI ROM











Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Compal Electronics, Inc.
THE SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number <b>FP5 (5/7) CLK/USB/SPI/LPC</b> Rev <b>1.8</b>
Date:	Monday, December 25, 2017	Sheet	10	of 48

+APU\_CORE\_SOC Cap  
place at Power Side




All BU (on bottom side under SOC) ACROSS VDDIO AND VSS SPLIT




+APU\_CORE Cap place at Power Side

**RTC OF APU**




Need OPEN for Clear CMOS




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title (6/7) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Customer	Rev	1.8
Date:	Monday, December 25, 2017	Sheet	11	of 48

# Main Func = CPU


UC1G




UC1M





UC1H



UC1L



UC1K




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FP5_(7/7)_GND/RSVD/CSI	
Size	Document Number	Date		Rev	1.B
Custom	DH5AV_JV_0V_LA-G021P	Monday, December 25, 2017		Sheet	12 of 48

# Reverse Type-4H


2-3A to 1 DIMMs/channel

Address : A0




**Layout Note:**  
Place near JDIMM1



**Note:**  
Check voltage tolerance of VREF\_DQ at the DIMM socket




**Layout Note:**  
Place near JDIMM1.257, 259



**Layout Note:**  
Place near JDIMM1.255




Follow CRB design



Place near to SO-DIMM connector.

**Layout Note:**  
Place near JDIMM1.258



Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Customer				DH5AV_IV_OV_LA-G021P
Date:	Monday, December 25, 2017	Sheet	13	of 48


Compal Electronics, Inc.

DDR4 SO-DIMM

# Reverse Type-8H


2-3A to 1 DIMMs/channel

Address : A2




**Layout Note:** Place near JDIMM2



**Note:** Check voltage tolerance of VREF\_DQ at the DIMM socket




**Layout Note:** Place near JDIMM2.257, 259




**Layout Note:** Place near JDIMM2.255




Follow CRB design



Place near to SO-DIMM connector.





**Layout Note:** Place near JDIMM2.258









Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Document Number
				<b>DDR4 SO-DIMM</b>
				Customer
				<b>DH5AV JV OV LA-G021P</b>
				Date: Monday, December 25, 2017
				Sheet 14 of 48

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title R18M-M260/G190_(1/9)_PCIE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number DH5AV_JV_0V_LA-G021P
Date: Monday, December 25, 2017				Sheet	15 of 48

Function Support	Pin	R18M-M2-60	R18M-G1-55/79 R18M-G1-99
AC/DC Mode I: AC L: DC	GP105	Yes	Yes
Thermal VR_HOT# (Fan tachometer)	GP106	No	Yes
Peak Current Control	GP1021	No	Yes



**Boot-VID Code**

SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

# LEXA Strap




Table 3-27 Primary Memory Aperture Sizes Requested at PCI Configuration

Size of the Primary Memory Apertures	ROM_CONFIG[2:0]
128 MB	000
256 MB	001
64 MB	010
8 GB	011
16 GB	100
1 GB	101
2 GB	110
4 GB	111

3.2.2.2 ROM Configurations

For designs that have a dedicated ROM device for the GPU video BIOS:

- Use the GPU default strap on GPIO\_22\_ROMCSB (i.e., 1).
- Use the GPU default straps on GPIO\_13, GPIO\_12, and GPIO\_11 (i.e., 101).

# R535 Strap

**Resistor Divider Lookup Table**

0402 1% resistors are required


R_pu (ohm)	R_pd (ohm)	Bitt [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

**Capacitor Divider Lookup Table**

Cap (nF)	Bitt [5:4]
680nF	00
82nF	01
10nF	10
NC	11



<p>PS_0[3:1]=001 PS_0[5:4]=11</p> <p>Strap Name: PS_0[1] ROM_CONFIG[0] PS_0[2] ROM_CONFIG[1] PS_0[3] ROM_CONFIG[2] PS_0[4] N/A PS_0[5] AUD_PORT_CONN_PINSTRAP[0]</p>	<p>PS_1[3:1]=001 PS_1[5:4]=11</p> <p>Strap Name: PS_1[1] STRAP_BIF_GEN3_EN_A PS_1[2] STRAP_BIF_CLK_CFG_EN PS_1[3] N/A PS_1[4] STRAP_TX_CFG_DRV_FULL_SWING PS_1[5] STRAP_TX_DEEMPH_EN</p>	<p>PS_2[3:1]=000 PS_2[5:4]=11</p> <p>Strap Name: PS_2[1] N/A PS_2[2] N/A PS_2[3] STRAP_BIOS_ROM_EN PS_2[4] STRAP_BIF_VGA_DIS PS_2[5] N/A</p>	<p>PS_3[3:1]=000 PS_3[5:4]=11</p> <p>Strap Name: PS_3[1] BOARD_CONFIG[0] (Memory ID) PS_3[2] BOARD_CONFIG[1] (Memory ID) PS_3[3] STRAP_BOARD_CONFIG[2] (Memory ID) PS_3[4] AUD_PORT_CONN_PINSTRAP[1] PS_3[5] AUD_PORT_CONN_PINSTRAP[2]</p>
--	--	--	--








**Polaris Memory ID**


BOARD_CONFIG[2:0]	R_pu (ohm)	R_pd (ohm)	Bld [3:1]	
000:SAM	256Mx32	NC	4.75k	000
001:HYX	256Mx32	8.45k	2k	001
010:SAM	128Mx32	4.53k	2k	010
011:HYX	128Mx32	6.98k	4.99k	011
100:MIC	256Mx32	4.53k	4.99k	100

















For ACER Use



**LEXA Memory ID**






Place close to GPU (within 25mm) and place component within (5mm) close to each other

Place close to GPU (within 25mm) and place component within (5mm) close to each other






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title
				R18M-M260/G190 (4/9) MEM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				DH5AV JV OV LA-G021P
				Rev
				1.8
				Date
				Monday, December 25, 2017
				Sheet
				18 of 48



For ACQUISITION Use

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title <b>R18M-M260/G19 (5/9)_DISPLAY</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>DH5AV_JV_0V_LA-G021P</b>
Date: Monday, December 25, 2017				Sheet	19 of 48

Rev  
1.B





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title
				R18M-M260/G19 (6/9) PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document	Number	Rev	1/5
Custom	DH5AV_JV_0V_LA-G021P		Date:	Monday, December 25, 2017
			Sheet	20 of 48




### A0 Channel

### A1 Channel




Decoupling Caps for single-sided  
 1x 10µF /per DRAM  
 8x 1µF /per DRAM

Decoupling Caps for clamball  
 1x 10µF /per clamball DRAM  
 8x 1µF /per DRAM





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title
				R18M-M260/G190 (7/9)_CH A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.8
Date:	Monday, December 25, 2017	Sheet	21	of 48




### B0 Channel

### B1 Channel



Decoupling Caps for single-sided  
 1x 10µF /per 0.500A  
 8x 1µF /per 0.500A  
 8x 0.1µF /per 0.500A





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	Document Number	Date	Monday, December 25, 2017	Sheet 22 of 48
Custom	DH5AV_JV_0V_LA-G021P			

### 5.3 Power-up/down Sequence

"R17M-P1-50 / R17M-P1-70" has the following requirements with regards to power-supply sequencing to avoid damaging the GPU:

- All the GPU supplies, except for VDD\_33, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 20 mV/μs.
- It is recommended that the 3.3-V rail ramps up first.
- The 1.8 rail must reach its steady state at least 10 μs before VDDC, VDDCI, VDD\_08, and VMEMIO start to ramp up.



#### For AMD R17M-P1-50/R18M-M2-60/R18M-G1-90 VRAM

Memory ID/Vendor/Size	Memory PN R3(ABO) A0	Memory PN R3(ABO) A1	Memory PN R3(ABO) B0	Memory PN R3(ABO) B1
000 (5Gb) SAMSUNG (6Gb) 256M x32	UV1001 V4G_S@ S IC D5 256M32 K4G80325FB-HC03 FBGA ABO! SA000094R30	UV1002 V4G_S@ S IC D5 256M32 K4G80325FB-HC03 FBGA ABO! SA000094R30	UV1003 V4G_S@ S IC D5 256M32 K4G80325FB-HC03 FBGA ABO! SA000094R30	UV1004 V4G_S@ S IC D5 256M32 K4G80325FB-HC03 FBGA ABO! SA000094R30
001 (5Gb) HYNIX (6Gb) 256M x32	UV1001 V4G_H@ S IC D5 256M32 H5GC8H24MJR-T2C BGA ABO! SA000092G20	UV1002 V4G_H@ S IC D5 256M32 H5GC8H24MJR-T2C BGA ABO! SA000092G20	UV1003 V4G_H@ S IC D5 256M32 H5GC8H24MJR-T2C BGA ABO! SA000092G20	UV1004 V4G_H@ S IC D5 256M32 H5GC8H24MJR-T2C BGA ABO! SA000092G20
010 (5Gb) SAMSUNG 128M x32	UV1001 V2G_S@ S IC D5 128M32 K4G41325FE-HC28 FBGA ABO! SA000091T30	UV1002 V2G_S@ S IC D5 128M32 K4G41325FE-HC28 FBGA ABO! SA000091T30	UV1003 V2G_S@ S IC D5 128M32 K4G41325FE-HC28 FBGA ABO! SA000091T30	UV1004 V2G_S@ S IC D5 128M32 K4G41325FE-HC28 FBGA ABO! SA000091T30
011 (5Gb) HYNIX 128M x32	UV1001 V2G_H@ S IC D5 128M322.5G H5GC4H24AJR-T2C ABO! SA000085V70	UV1002 V2G_H@ S IC D5 128M322.5G H5GC4H24AJR-T2C ABO! SA000085V70	UV1003 V2G_H@ S IC D5 128M322.5G H5GC4H24AJR-T2C ABO! SA000085V70	UV1004 V2G_H@ S IC D5 128M322.5G H5GC4H24AJR-T2C ABO! SA000085V70
100 (5Gb) MICRON (6Gb) 256M x32	UV1001 V4G_M@ S IC D5 256M32 MT51J256M32HF-60A ABO! SA000096K30	UV1002 V4G_M@ S IC D5 256M32 MT51J256M32HF-60A ABO! SA000096K30	UV1003 V4G_M@ S IC D5 256M32 MT51J256M32HF-60A ABO! SA000096K30	UV1004 V4G_M@ S IC D5 256M32 MT51J256M32HF-60A ABO! SA000096K30

#### AMD GPU PN



R17M-P1-50 PN R3(ROH)	UV1001 RX540@ S IC 216-0905018 A1 R17M-P1-50 ABO! SA0000ALY20
R18M-M2-60 PN R1(ROH)	UV1001 RX35@ S IC 216-0915006 A0 R18M-M2-60 FCBGA 769P GPU 0FA SA0000BF900
R18M-G1-90 PN R1(ROH)	UV1001 RX565@ S IC 216-0908001 A1 R18M-G1-90 FCBGA 769P GPU 0FA SA0000BF900

#### For AMD R18M-G1-90 VRAM Table (7Gb)





Memory ID/Vendor/Size	Memory PN R3(ABO) A0	Memory PN R3(ABO) A1	Memory PN R3(ABO) B0	Memory PN R3(ABO) B1
000 (7Gb) SAMSUNG (7Gb) 256M x32	UV1001 V4G_S7G@ S IC D5 256M32 K4G80325FB-HC28 FBGA ABO! SA000092D00	UV1002 V4G_S7G@ S IC D5 256M32 K4G80325FB-HC28 FBGA ABO! SA000092D00	UV1003 V4G_S7G@ S IC D5 256M32 K4G80325FB-HC28 FBGA ABO! SA000092D00	UV1004 V4G_S7G@ S IC D5 256M32 K4G80325FB-HC28 FBGA ABO! SA000092D00
001 (7Gb) HYNIX (7Gb) 256M x32	UV1001 V4G_H7G@ S IC D5 256M32 H5GC8H24MJR-R0C BGA ABO! SA00009U110	UV1002 V4G_H7G@ S IC D5 256M32 H5GC8H24MJR-R0C BGA ABO! SA00009U110	UV1003 V4G_H7G@ S IC D5 256M32 H5GC8H24MJR-R0C BGA ABO! SA00009U110	UV1004 V4G_H7G@ S IC D5 256M32 H5GC8H24MJR-R0C BGA ABO! SA00009U110
100 (7Gb) MICRON (7Gb) 256M x32	UV1001 V4G_M7G@ S IC D5 256M32 MT51J256M32HF-70A ABO! SA00009TY10	UV1002 V4G_M7G@ S IC D5 256M32 MT51J256M32HF-70A ABO! SA00009TY10	UV1003 V4G_M7G@ S IC D5 256M32 MT51J256M32HF-70A ABO! SA00009TY10	UV1004 V4G_M7G@ S IC D5 256M32 MT51J256M32HF-70A ABO! SA00009TY10

Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.5
Document Number				R18M-M260/G190 (9/9) NOTE
Date: Monday, December 25, 2017				Sheet 23 of 48

### LCD POWER CIRCUIT




### LED PANEL Conn.




<8>	EDP_TXP0	C371	1	2	.1U_0402_16V7K	EDP_TXP0_C
<8>	EDP_TXN0	C372	1	2	.1U_0402_16V7K	EDP_TXN0_C
<8>	EDP_TXP1	C373	1	2	.1U_0402_16V7K	EDP_TXP1_C
<8>	EDP_TXN1	C374	1	2	.1U_0402_16V7K	EDP_TXN1_C
<8>	EDP_TXP2	C2695	1	2	.1U_0402_16V7K	EDP_TXP2_C
<8>	EDP_TXN2	C2696	1	2	.1U_0402_16V7K	EDP_TXN2_C
<8>	EDP_TXP3	C2698	1	2	.1U_0402_16V7K	EDP_TXP3_C
<8>	EDP_TXN3	C2697	1	2	.1U_0402_16V7K	EDP_TXN3_C

<8>	EDP_AUXP	C370	1	2	.1U_0402_16V7K	EDP_AUXP_C
<8>	EDP_AUXN	C369	1	2	.1U_0402_16V7K	EDP_AUXN_C







FOR ACER USE

### Touch Screen




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EDP/CAMERA/DMIC	
Size	Document Number	Rev		1.B	
Custom	DH5AV_JV_0V_LA-G021P				
Date:	Monday, December 25, 2017	Sheet	24	of	48





Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	HDMI REDDRIVER (PS8409)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Customer	Document Number	Rev	Date: Thursday, January 11, 2018	
	DH5AV JV 0V LA-G021P	1.B	Sheet 25 of 48	

# LAN-RTL8411B



From EC  
High active.  
EN threshold voltage min:1.2V  
typ:1.6V max:2.0V  
Current limit threshold 1.5~2.8A  
+3V\_LAN Rising time must >0.5ms and <100ms

PU at PCH side

CL15,CL17 close to U12

SWR mode

LDO mode

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB

ISOLATEB





ISOLATEB

ISOLATEB






ISOLATEB

ISOLATEB



ISOLATEB



	Protect contact		Card contact
	Write protect (Lock)	Write Enable (Unlock)	
Card Uninsert	Open	Open	Open
Card insert	Close	Open	Close




# Wireless LAN





## NGFF WL+BT (KEY E)

74	3.3V	GND	75
72	3.3V	RESERVED/REFCLKN1	73
70	UM_Power_SRC/GPIO1/PEWake#	RESERVED/REFCLKP1	71
68	UM_Power_SINK/CLKREQID#	GND	69
66	UM_SWP/PERST1#	Reserved/PERn1	67
64	RESERVED	Reserved/PERp1	65
62	ALERTB (I/O)(3.3)	GND	63
60	IDC_CLK (O)(0.3.3)	Reserved/PETn1	61
58	IDC_DATA (I)(0.3.3)	Reserved/PETp1	59
56	W_DISABLE#1 (O)(0.3.3V)	GND	57
54	Reserved/W_DISABLE#2 (O)(0.3.3V)	PEWake#n (I)(0.3.3V)	55
52	PERST0# (O)(0.3.3V)	CLKREQD# (I)(0.3.3V)	53
50	SUSCLK(32kHz) (O)(0.3.3V)	GND	51
48	COEX1 (I/O)(0.1.8V)	REFCLKNO	49
46	COEX2 (I/O)(0.1.8V)	REFCLKPO	47
44	COEX3 (I/O)(0.1.8V)	GND	45
42	VENDOR_DEFINED	PERn0	43
40	VENDOR_DEFINED	PERp0	41
38	VENDOR_DEFINED	GND	39
36	UART_RTS (O)(0.1.8V)	PETn0	37
34	UART_CTS (I)(0.1.8V)	PETp0	35
32	UART_TX (O)(0.1.8V)	GND	33
30	Reserved/SDIO_WAKE# (I)(0.3.3V)	Reserved/SDIO_CMD# (I)(0.3.3V)	29
28	Reserved/SDIO_DAT# (I)(0.3.3V)	Reserved/SDIO_CLK# (I)(0.3.3V)	27
26	Reserved/SDIO_RST# (I)(0.3.3V)	Reserved/SDIO_RST# (I)(0.3.3V)	25
24	Reserved/SDIO_RST# (I)(0.3.3V)	Reserved/SDIO_RST# (I)(0.3.3V)	23
22	UART_Rx (I)(0.1.8V)	SDIO_Reset# (O)(0.1.8V)	21
20	UART_Wake# (I)(0.3.3V)	SDIO_Wake# (I)(0.1.8V)	19
18	GND	SDIO_DAT7(O)(0.1.8V)	17
16	LED#1 (I)(O)	SDIO_DAT2(O)(0.1.8V)	15
14	PCM_OUT/IS_SD_OUT (O)(0.1.8V)	SDIO_DAT1(O)(0.1.8V)	13
12	PCM_IN/IS_SD_IN (I)(0.1.8V)	SDIO_CMD(O)(0.1.8V)	11
10	PCM_SYNC/IS_VS (O)(0.1.8V)	SDIO_CLK(O)(0.1.8V)	9
8	PCM_CLK/IS_SCK (O)(0.1.8V)	GND	7
6	LED#1 (I)(O)	GND	5
4	3.3V	USB_D+	3
2	3.3V	GND	1




## KEY E




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M.2 KEY-E (WLAN)	
Size	Document Number	Rev		1.B	
Custom	DH5AV_JV_0V_LA-G021P				
Date:	Monday, December 25, 2017	Sheet	27	of 48	

# SATA Re-Driver and cable HDD Conn.


## G-Sensor (reserved)



## JHDD1, JHDD2Co-Lay




# SATA NGFF SSD Conn.



SSD_DET#	Function
0	PCIe SSD Device
1	SATA SSD Device

# HD Audio Codec




Pin9 need to matching with SOC HDA interface.

Pin20 ALC255/256/233 : Power for combo jack depop circuit at system shutdown mode


Pin4 ALC255/256/233 : DC DET (For Japen customer only)

DOS mode

OS mode




for ALC256 co-layer GND & GNDA moat




for ALC256 co-layer


## DMIC3/4 Conn. (support on 256)



## Int. Speaker Conn.




## Headphone Out




Pin15 ALC255/256/233 : Jack Detect for SPDIF-OUT and SPK-OUT port






## GND & GNDA moat



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	
				HDA CODEC (ALC255/256)	
Customer	DH5AV JV 0V LA-G021P	Size	Document Number	Rev	1.8
Date:	Monday, December 25, 2017	Sheet	29	of	48




Board ID / Rb			
DHSJV	1	R1564 EJ@	S0D34120280
DHSJV	2	R1564 EA@	S0D34120280
DHSJV	3	R1564 VX@	S0D34120280





Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	EC ENE-KB9022
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Customer	DH5AV JV 0V LA-G021P	Rev	1.8	Date: Monday, December 25, 2017
Sheet		30 of 48		


# ON/OFF BTN




# TP/B Conn.




# Lid Switch (Hall Effect Switch)




# KB Backlight




# KB Conn.



# TPM





BADD	SELECTION
* 1	AEH(write), AFh(read)




# Finger Print

Power Source Check  
EGIS ETU801 +FP\_VCC=5V  
ELAN SA464K-2200 +FP\_VCC=3.3V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	KB/TP/TPM/LID
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document	Number	Customer	Rev	
		DH5AV_JV_0V_LA-G021P		1.B	
Date:	Monday, December 25, 2017	[Sheet	31	of	48


# FAN Conn




# Screw Hole




# Reset Circuit



## Reset But ton







## BI SW





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN/BATT RESET_DEGUB SW DH5AV JV_0V_LA-G021P Rev 1.B
Date:	Monday, December 25, 2017	Sheet	32	of 48



# USB3.0 (Port 0)




## Non-Charger Co-lay




## USB Host Charger Truth Table


CHG_EN	CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Note
0	0	1	0	1	SDP1-OFF	ILIM_H	Port power off
1	0	1	0	1	SDP1	ILIM_H	Data Lines Connected
1	0	1	1	1	DCP Auto	ILIM_H	Data Lines Disconnected
1	1	1	1	1	CDP	ILIM_H	Data Lines Connected



## USB HUB



C279 close to U73 pin5  
C280 close to U73 pin9  
C283 close to U73 pin14  
C284 close to U73 pin21



SUB/B Type-A  
Touch Screen  
Finger Print  
WLAN/BT



100mils 2.5A

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2017/12/25	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document	Number	Rev	
Custom		DH5AV_JV_0V_LA-G021P	1.8	
Date:	Monday, December 25, 2017	Sheet	33	of 48




# USB3.0 Type-C




# USB3.0 Type-C




For ESD request




Initial Current mode selection		
CUR_MODE0	CUR_MODE1	MODE
H	L	Default Current
L	H	Medium current
H	H	High current








For ACER use




GPP_B1	GPP_B4	RSET(kΩ)	MODE	limit point
L	L	6.2	0.9A	1.09A
L	H	3.53	1.5A	1.92A
H	L	2.54	2A	2.67A
H	H	1.94	3A	3.5A








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	
				DC INTERFACE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	
Custom	DH5AV_JV_0V_LA-G021P			1.B	
Date:	Monday, December 25, 2017	Sheet	35	of	48



For ACER use



Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	DCIN
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size: Custom Document Number: DH5AV_JV_0V_LA-G021P Date: Monday, December 25, 2017
				Rev: 1.8 Sheet: 36 of 48





For KB9022 OTP	Active	Recovery
VCIN0_PH (V)	92C, 1V	56C, 2.V
PH202 (ohm)	7.3092K	26.11K

For KB9012 sense 20mΩ	Active	Recovery
SR 45W	58.5W, 0.61V	58.5W, 0.61V
BR 65W	84.5W, 0.61V	84.5W, 0.61V

PH202 under CPU bottom side :  
 CPU thermal protection at 96 degree C ( shutdown )  
 Recovery at 56 degree C

2013/10/02  
 Add for ENE9022 Battery Voltage drop detection.  
 Connect to ENE9022 pin64 AD1.

Reserve for 2-cell design




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	
				BATTERY CONN / OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	1.B
				Date	Monday, December 25, 2017
				Sheet	37 of 48

Protection for reverse input

Vgs = 20V  
 Vds = 60V  
 Id = 250mA

max Power loss 0.22W for 90W; 0.12W for 65W system; 0.05W for 45W  
 CSR rating: 1W  
 VCSIP-VCSIN spec < 81mV



Need check the SOA for inrush

Range: 2V-3.5V  
 20+49.9/(392+49.9)=2.55V

h3CH <BIT9> PFSYS current gain  
 Rsl = 10mΩ and Rsl2 = 5mΩ or Rsl = 10mΩ and Rsl2 = 1mΩ  
 Rsl1 = 1.14uA/W  
 Rsl2 = 0.285uA/W  
 Rsl = 20mΩ and Rsl2 = 10mΩ or Rsl = 20mΩ and Rsl2 = 2mΩ  
 Rsl1 = 2.28uA/W  
 Rsl2 = 0.57uA/W


ACIN  
 PFSys = KPFSYS x (VAD P x IAD P + VBA T x IBA T)  
 PFSYS = 1.2V / Ipsy9  
 PFSYS = 1.14uA/W  
 Adapter wattage = 45W  
 Battery wattage = 40W  
 PFSys = 1.14 x (45+40) = 96.9uA  
 PFSys = 1.2V / 96.9uA = 12.3K-ohm

ADP  
 Battery wattage = 60W  
 Battery wattage = 40W  
 PFSys = 1.14 x (60+40) = 119.7uA  
 PFSys = 1.2V / 96.9uA = 10K-ohm


\*\*Design Notes\*\*  
 For 45W/65W/90W system, 2S/3S/4S battery  
 Maximum Charging current 3.5A  
 Maximum Battery discharge power 55W  
 #Register Setting  
 1. 0X3D8 bit10 set 0 (default 1) to enable turbo boost function  
 2. Disable turbo when AC only  
 #Circuit Design  
 1. ACLIM and CCLIM are divider voltage control.  
 2. Use 7K7 chokes and 3X3 H/L side MOSFET  
 Charge current 3A  
 Power loss : 1.79W (H/S=0.227W, L/S=1.273W, Choke=0.297W)  
 Power density : 0.61 (23X16)  
 #Protect function  
 1. ACOPV : VCC voltage > 24V  
 2. SMOUS timeout : 0X3D8 bit15 set 0 (default 0) to enable 175s(default).  
 3. ACCO : 0X3CH bit4 set1 release adapter limit function (default:Enable).  
 4. CHOCOP : based on charge current setting  
 5. BATOVF : 4.6V/cell  
 6. BATLOW : No.  
 7. TSHUT : 150C

Battery current limited by CCLIM = 3.89A.  
 Adapter current limited by ACLIM = 4.23A.  
 (PR779 and PQ741 are for charge ACLIM when AC in)  
 CCLIM = VccLIM / 44 x Rsl2  
 (Rsl = 10mΩ and Rsl2 = 10mΩ or Rsl = 20mΩ and Rsl2 = 20mΩ)  
 ACLIM = VccLIM / 32 x Rsl  
 (Rsl = 10mΩ and Rsl2 = 10mΩ or Rsl = 20mΩ and Rsl2 = 20mΩ)  
 AC.LIM = Vac.LIM / 32 x Rsl

For 4S per cell 4.35V battery



Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	PWR_CHARGER
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION, DISSEMINATION, OR USE OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THE INFORMATION CONTAINED HEREIN IS FOR INTERNAL USE ONLY AND IS NOT TO BE RELEASED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Doc#	Monday, December 25, 2017	Sheet	38	of 38





Output capacitor ESR need follow below equation to make sure feed back loop stability  
 $ESR = 20mV * L * f_{sw} / 2V$

POK need pull high, it will pull high on VS transfer circuit

**3V Dual Mos AON7934**  
 H/S (Q1) Rds(on) :typ:12.4mOhm, max:15.8mOhm  
 Idsm (TA=25)=13A, Idsm (TA=70)=7.8A  
 L/S (Q2) Rds(on) :typ:9.1mOhm, max:11.6mOhm  
 Idsm (TA=25)=15A (Typ), Idsm (TA=70)=9A (Typ)  
 Choke: 7x7x3  
 Rdc= 18mohm (Typ), 22mohm (Max)  
 Switching Frequency: 355kHz  
 Ipeak=9.4A  
 Iocp=11.3A  
 OVP: 113%


**5V Dual Mos AON7934**  
 H/S (Q1) Rds(on) :typ:12.4mOhm, max:15.8mOhm  
 Idsm (TA=25)=13A, Idsm (TA=70)=7.8A  
 L/S (Q2) Rds(on) :typ:9.1mOhm, max:11.6mOhm  
 Idsm (TA=25)=15A (Typ), Idsm (TA=70)=9A (Typ)  
 Choke: 10x10x3  
 Rdc= 14.5mohm (Typ), 16mohm (Max)  
 Switching Frequency: 300kHz  
 Ipeak=12A  
 Iocp=15A  
 OVP: 113%

- $V_{out1} = 2V * (1 + 30.9k / 20k) = 5.09V$ ;  $V_{out2} = 2V * (1 + 13.7k / 20k) = 3.37V$
- 5V current limit =  $(140K * 10uA / 8 / 11.6mohm) = 15A$
- 3.3V current limit =  $(105K * 10uA / 8 / 11.6mohm) = 11.3A$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+3VALW/+5VALW	
Size	Document Number	Rev		Date	
Custom	DH5AV_JV_0V_LA-G021P	1.B		Monday, December 25, 2017	
				Sheet	39 of 48

0.6Volt +/- 5%  
TDC 0.7A  
Peak Current 1A



Mode	Level	+0.6VSP	VTTREF_1.2V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off


H/S AON7408 Rds(on) :typ:27mOhm, max:34mOhm  
Idsm(TA=25)=7.5A, Idsm(TA=70)=5.5A

L/S AON7506 Rds(on) :typ:13mOhm, max:15.8mOhm  
Idsm(TA=25)=12A, Idsm(TA=70)=10.5A

Choke: 5x5x3  
Rdc=13mohm(Typ), 14mohm(Max)

Switching Frequency: 530kHz  
Ipeak=9.5A  
Iocp=11.4A  
OVP: 110%~120%

Due to buyer command.  
PC508,PC510 need change to SE00000QL10.  
Because 0603 change to 0402, PVT need change footprint.




$$V_{out} = 0.8V * (1 + (21.5/10)) = 2.52V \quad 0.8\%$$



Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title			
				+1.5VP/+0.75VSP			
				Size	Document Number	Rev	
				Custom	DH5AV_JV_0V_LA-G021P	1.B	
				Date:	Monday, December 25, 2017	Sheet	40 of 48

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






EN pin don't floating  
If have pull down resistor at HW side, pls delete PR2



VFB=0.6V  
Vout=0.6V\*(1+R1/R2)=0.9V




Vout=0.6V\*(1+Rup/Rdown)

Note:  
When design Vin=5V, please stuff snubber to prevent Vin damage

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				DH5AV_JV_0V_LA-G021P
				Rev 1.8
				Date: Monday, December 25, 2017   Sheet 41 of 48

Module model information  
 RT880C\_CZ35W\_V2A.mdd for IC portion  
 RT880C\_CZ35W\_V2B.mdd for SW portion



**APU\_core**  
 TDC 35A (15W & 25W), 53A (35W)  
 EDC 45A (15W & 25W), 70A (35W)  
 OCP current 63A (15W & 25W), 98A (35W)  
 Load line -2.1mV/A  
 FSW=430kHz  
 DCR 0.98mohm +/-5%  
 TYP MAX  
 H/S Rds (on) :11.7mohm , 14mohm  
 L/S Rds (on) :2.7mohm , 3.3mohm

$I_{ocp\_spike} = (3.19375 - 0.64) * PR755 / (2 * DCR * R_{limon})$   
 $I_{ocp\_TDC}$  has relation between  $ocp\_spike$  and  $\Delta V_{SET1}$   
 $\Delta V_{SET1} = +5VS * ( PR788 / PR784 )$

$I_{ocp\_spike} = (3.19375 - 0.64) * PR709 / (DCR * R_{limon})$   
 $I_{ocp\_TDC}$  has relation between  $ocp\_spike$  and  $\Delta V_{SET1}$   
 $\Delta V_{SET1} = +5VS * ( PR788 / PR784 )$

**+APU\_CORE\_SOC**  
 TDC 10A (15W & 25W & 35W)  
 EDC 13A (15W & 25W & 35W)  
 OCP current 18.2A (15W & 25W & 35W)  
 Load line -4mV/A  
 FSW=400kHz  
 DCR 0.98mohm +/-5%  
 TYP MAX  
 H/S Rds (on) :11.7mohm , 14mohm  
 L/S Rds (on) :2.7mohm , 3.3mohm


SVD CPU and SVC CPUrc filter put CPU side.  
 SVT\_CPU RC filter put controller side.

EN1: high > 2V, low < 0.8V  
 Can't be floating.


Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	RT880CGOW
<small>THIS SHEET OF INFORMATION CONTAINS IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS TO BE KEPT SECRET AND NOT BE DISSEMINATED WITHOUT THE EXPRESS WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC. IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.</small>				
Rev	1	Docu	1	1

**+APU\_CORE**

**+APU\_CORE**



**+APU\_CORE**




**APU\_CORE**  
 330uF\*5  
 22uF\*27  
 0.22uF\*8  
 180pF\*1

near CPU    CPU back side

330u is common part SGA00009S00

**+APU\_CORE\_SOC**

**+APU\_CORE\_SOC**



near CPU



330u is common part SGA00009S00

For ACER

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title	
				+APU_CORE Cap	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	
Custom	DH5AV_JV_0V_LA-G021P			1.B	
Date:	Monday, December 25, 2017	Sheet	43	of	48


EN pin don't floating  
If have pull down resistor at HW side, pls delete PR2

Module model information  
SY8208D\_V1.mdd



FOR ACCEPT

Security Classification	Compal Secret Data		Title	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number DH5AV_JV_0V_LA-G021P
				Rev 1.B
				Date: Monday, December 25, 2017
				Sheet 44 of 48






VGA\_CORE  
 TDC 30A (25W), 47A (40W), 55A (50W), 60A (60W)  
 EDC 45A (25W), 80A (40W), 105A (50W), 140A (60W)  
 OCP current 63A (25W), 120A (40W), 147A (50W), 200A (60W)  
 Load line = -0.6mV/A  
 FSW=400kHz  
 DCR 0.98mohm +/-5%  
 H/S Rds(on) : 11.7mohm, 14mohm  
 L/S Rds(on) : 2.7mohm, 3.3mohm

+VDDCI  
 TDC 8A (25W & 40W & 50W & 60W)  
 EDC 12A (25W & 40W & 50W & 60W)  
 OCP current 18A (25W & 50W)  
 FSW=400kHz  
 DCR 0.98mohm +/-5%  
 H/S Rds(on) : 11.7mohm, 14mohm  
 L/S Rds(on) : 2.7mohm, 3.3mohm

+0.8VSDGUP  
 TDC 2A (R535\_25W) 4A (R560\_60W)  
 Vout=0.6V\* (1+Rup/Rdown)  
 = 0.954V R535\_25W  
 = 0.906V R560\_60W

Security Classification		Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2017/8/25	Designed Date	2018/10/25	Rev	1
Doc No	RT8880CGW	Doc No	RT8880CGW	Rev	1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPILE ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPILE ELECTRONICS, INC. ANY UNAUTHORIZED REPRODUCTION OR TRANSMISSION OF THIS SHEET IS PROHIBITED.				Date	Month, Day, Year (e.g., 2017, 10, 25)
				Sheet	45 of 48



FOR ACER USE

Title	<Title>
Size	Document Number
B	DH9AV_JW_1V_LA-0021P
Date:	Monday, December 25, 2017
	Sheet 46 of 48
	Rev 1.3

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
01	Design Update	Down Size for EMI Cap	1.0	39, 41, 42, 44, 45	Change PC315, PC603, PC811, PC826, PC843, PC849, PC1408, PC1426, PC1467, PC1004, PC1442, PC1481 from 680P_50V_K_X7R_0603 (SE025681K80) to 680P_50V_K_X7R_0402 (SE074681K80).	2017/10/20	B
02	Design Update	Down Size for VGA Cap	1.0	45	Change PC1443 from 0.047U_0603_25V7M (SE042473M80) to 0.047U_0402_25V7K (SE00000MJ00)	2017/10/20	B
03	Design Update	Solution Change	1.0	38	Change PQ310 from AON6366E (SB00001D800) to EMB04N03H (SB00001C500) Change 135W Adapter PQ311, PQ312 from AON7506 (SB000010A00) to AON7380 SB00001GM00 Delete the PC323 10U_0805_25V (SE00000QK00)	2017/10/20	B
04	Design Update	Down Size for EMI Cap	1.0	36	Change PC101 from 100P_50V_J_NPO_0603 (SE024101J80) to 100P_50V_J_NPO_0402 (SE071101J80). Change PC102 from 1000P_50V_K_X7R_0603 (SE025102K80) to 1000P_50V_K_X7R_0402 (SE074102K80).	2017/10/20	B
05	Design Update	change to r-short	1.0	38, 39, 40, 41, 42	Change PR304, PR314, PR316, PR317, PR322, PR334, PR509, PR510, PR515, PR414, PR611, PR815 (0402) AND PR327, PR312 (0603) ohm to r-short	2017/11/1	B
06	Design Update	change HW sequence disable VDDCI	1.0	45	Change PC1476 from 0.22U_0402_10V6K (SE095224K00) to 0.47U_0402_6.3V6K (SE124474K80) Add PR1466 for disable VDDCI when ues R535 GPU	2017/11/1	B
07	Design Update	tune CPU transient and load line	1.0	42	Change PR809 from 2.49K_0402_1% (SD034249180) to 2.7K_0402_1% (SD034270180) Change PR826, PR841, PR856 from 2.26K_0603_1% (SD014226180) to 2.7K_0402_1% (SD034270180) Change PR806 from 53.6K_0402_1% (SD034536280) to 80.6K_0402_1% (SD034806280) 15W CPU Change PC807, PC830 from 330P_0402_50V8J (SE000006180) to 270P_0402_50V7K (SE074271K80) Change PR859 from 18.2K_0402_1% (SD034182280) to 43K_0402_1% (SD034430280) Change PR858 from 30.9K_0402_1% (SD034309280) to 48.7K_0402_1% (SD034487280) Change PC828 to un pop	2017/11/6	B
08	Design Update	Down Size for EMI Cap	1.0	37	Change PC201, PC203 from 1000P_50V_K_X7R_0603 (SE025102K80) to 1000P_50V_K_X7R_0402 (SE074102K80)	2017/11/14	B
09	Design Update	Down Size for Cap	1.0	40, 39	Change PC507, PC506 from 10U_0805_6.3V6K (SE095216K80) to 10U_0603_6.3V6M (SE000005T80) Change PC416, PC417 from 680P_0603_50V_K_X7R_0603 (SE024681K80) to 680P_0402_50V7K (SE074681K80)	2017/11/14	B
10	Design Update	Cap shortage	1.0	38, 45	Change PC313, PC314, PC1428, PC1429 from 1U_0402_16V6K (SE000009L00) to 1U_0402_10V6K (SE00000QL10)	2017/11/14	B
11	Design Update	Cap shortage	1.0	44, 46	Change PC1015, PC1476, PC9056, PC9057, PC9058, PC9059, PC9060, PC9061, PC9062, PC9063, PC9064, PC9065, PC9066, PC9067, PC9068, PC9069, PC9070, PC9071 from 0.22U_0402_10V6K (SE095224K00) to 0.22U_0402_16V7K (SE00000R700)	2017/11/14	B
12	Design Update	紅丹 測試	1.0	46	Delete PC1538 330U_D1_2VY_R9M (SGA00009S00) Reserved 22U_0603_6.3V6M*4 (SE00000M000) Change PC1505 from 220U_D2_SX_2VY_R9M (SGA20221D40) to 330U_D1_2VY_R9M (SGA00009S00) for PWR_VGA	2017/11/14	B
13	Design Update	change to common part	1.0	42	Change PC820, PC834 from 33U_25V_NC_6.3X4.5 (SF000007700) to 33U_25V_NC_6.3X4.5 (SF000007200)	2017/11/14	B
14	Design Update	For sourcer request	1.0	42	Change PC820, PC834 from 33U_25V_NC_6.3X4.5 (SF000007200) to 33U_25V_NC_6.3X4.5 (SF000007700)	2017/11/23	B
15	Design Update	tune VDDP in AMD spec	1.0	41	Change PR609 from 26.7K_0402_1% (SD034267280) to 24.3K_0402_1% (SD00000AT80) PQ601 unpop	2017/11/23	B
16	Design Update	use SW solution in standby mode	1.0	38, 43	PR326 0_0603_5% pop PQ309 LMUN5113T1G_SOT323-3 un pop PQ313 LTC015EUBFS8TL_UMT3F un pop PC9094 330U_D2_2V_Y un pop	2017/11/23	B
17	Design Update	reserve two cell low batt protect	1.0	37	pop PR212 0_0402_5% (SD028000080) pop PC204 0.1U 25V K X5R (SE00000G880) pop PR213 750K +-1% 0402 (SD00000AL80) pop PR214 0 +-5% 0402 (SD028000080) pop PR216 150K +-1% 0402 (SD034150380) pop PR212 0 +-5% 0402 (SD028000080)	2017/11/23	B
18	Design Update	change PQ307 and PQ313 source for source request	1.0	38	change PQ307 & PQ313 form LTC015EUBFS8TL (SB00000RM00) to LMUN5236T1G (SB000011K00)	2017/11/23	B
19	Design Update	adaject BATGONE Threshold	1.0	37	change PR203 from 6.49K_0402_1% (SD034649180) to 200K_0402_1% (SD034200380)	2017/11/23	B
20	Design Update	adaject boost ability	1.0	38	change PC309 from 0.22U_0603_25V7K (SE000005Z80)to 0.47U_0603_16V7K (SE026474K80)	2017/11/23	B
21	Design Update	for EMI request	1.0	38	add PL302/PL303 FBMA-L11-201209-800LMA50T (SM01000U600)	2017/12/22	B
22	Design Update	for ACIN point	1.0	38	change PR306 392K_0402_1% (SD034392380) to 499K_0402_1% (SD034499380) change PR310 49.9K_0402_1% (SD034499280) to 66.5K_0402_1% (SD034665280)	2017/12/22	B

Item	Page#	Date	Request Owner	Issue Description	Solution Description	Rev.
1		07/31		1. Initial		0.1
2		09/30		EVT Final		0.1
3		11/02		1. UW1 change PN(SA00008ELE0) 2. US11,U74 change PN(SA00004ZA00) 3. L43,L44 change PN(SM01000K500) 4. US10 Pin2,3 swap Pin 10,11 (USB Charger modify) 5. RC6155 change location to CLR1 6. RM23,RM24,RM25,RM26 add 0-ohm with T1PCIE@ 7. All 1uF_0402 capacitor change to 1uF_0201 (SE00000UC00) 8. CS123 change PN(SE00000X200) 9. CC16 change to 1uF (SE00000UC00) 10. RO18 change to pop with PAR@ 11. JDMIC1 change to 4pin connector (SP02000TI00) 12. R1562 pop, R1564 change to 20k (SD034200280) 13. R3_APU change PN(SA0000BBJ20) 14. US12 update value and part description 15. Q101,R101,R102,R103,R104 add with @ for UART0 debug 16. L2508,L2511,LS7 change to small size (SM070005U00) 17. PCB change PN(DAZ28Z00100) 18. SKU_ID change to AGPIO23, AGPIO40 will left N.C. 19. RC30,RC700,RC690,RC1676,RC1677,RC1672,RL1,RL13,RM20,RS10,RS127,RS147,RV807,RV1632,RV1632,R110,R4018 change to R-short 20. UV4 change PN(SA0000A4K00)		1.0
4		11/07		1. CV450,CV451 change to 10pF 2. C796,C797 change to 3.9pF 3. Combine power 11/06 4. R756,R765,R769,R779,R782,R782,R795,R794 change to R-short 5. L2516,L2517 add with EMC@ R4031,R4032 remove 6. RS150,RS151 add with @ for debug		1.0
5		11/15		1. CC120 change to 0402_50V7K (SE074661K80) 2. Combine power		1.0
6		11/20		1. Board ID set by project 2. VRAM table add MICRON VRAM 3. Memory strap pin add MICRON config PV4G_M@ 4. EVT@ change to @ 5. R3APU@ separate to R3APUDC@ and R3APUQC@ 6. CS11,CS12,CS14,CS15 change to 0.1uF_0402_25V (SE00000G880) 7. TPM@,FP@,GS@,HDT@ remove from BOM PVT Final		1.0
7		12/18		1. C796,C797 change PN to SE07139AC80 (S CER CAP 3.9P 50V C NPO 0402) 2. RW5,RW6,RW7,RW8 change to pop 3. RC6175,RC6174 change to @, RC693 change to DIS@, RC692 change to UMA@ 4. VRAM config V4G_S7G@,V4G_H7G@,V4G_M7G@ add into table and strap-pin 5. RC6175 change to @, RC6174 change to @ 6. US11 change to Power Switch (SA00006Y700, S IC G527ATP1U TSOT-23 6P PW SW) 7. RS154,RS155,RS156 add with TYPEC@; CS124 add with @ 8. SWG1 change to @ 9. QS4 change to @; RS148,RS149 change to TYPEC@ 10. QC1 change to TYPEC@; RC616,RC617 change to NTYPEC@ 11. RS112,QS6 change to @ 12. Q2509,RC6158,RC6159 change to pop; R2622,R2623 change to @		1.B
8		12/22		1. RO19 remove from BOM. 2. DAZ28Z00102 add into NOTE LIST		1.B
9		12/22		1. PCB Location change to ZZZ1/ZZZ2/ZZZ3 2. D2016,D2017,D2018 change to EMC@		1.B

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Number
				DH5AV_JV_0V_LA-G021P
Date: Monday, December 25, 2017				Rev 1.B
Sheet 48 of 48				



Item	Page#	Date	Request Owner	Issue Description	Solution Description	Rev.
10		12/25		1. PCB change location to ZZZ, and config to PCB1A@,PCB1B@ 2. BOM Loader without HUB@ 3. APU PN update to R3 PN 4. Update Schematic to 1B		1.B

For ACER use

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/12/25	Deciphered Date	2019/12/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR Size Document Number Custom DH5AV JV 0V LA-G021P Rev Date: Monday, December 25, 2017 Sheet 48 of 48