

# Hynetek Semiconductor Co., Ltd.

# USB Type-C and PD Source Controller HUSB350

### **FEATURES**

- USB PD3.0 with PPS certified, TID 1508
- USB Type-C 1.3 and USB PD3.0 compliant
- Support up to Six FPDOs
  - o Typical 5V, 9V, 12V, 15V and 20V PDOs
  - Support 5V~23.5V user-defined FPDOs, 5A maximum current and 115W maximum output power
- Support up to Three APDOs
  - Support 5V Prog, 9V Prog, 15V Prog and 20V Prog
  - 20mV LSB for Voltage Regulation and 50mA LSB for Current Regulation
  - Constant power limit
- Support QC2.0/QC3.0, BC1.2 DCP protocols
  - o Apple 5V, 2.4A mode
  - o BC1.2 DCP mode
  - QC2.0 5V, 9V and 12V discrete mode voltage adjustment
  - QC3.0 3.6V ~ 12V continuous mode voltage adjustment at 200mV step
  - Fast Charging Protocol supported
  - Adaptive Fast Charging Protocol supported
- Integrate constant voltage (CV) loop compensation and constant current (CC) loop compensation network
  - Integrate secondary side compensation circuit, such as TL431
- VBUS and VIN pins fast discharge
- Voltage operating range: 3.3V to 25V
- Support cable voltage drop compensation 0, 50,100m $\Omega$  or 200m $\Omega$

- Support Smart Power Derating function for USB-C + USB-A dual-port charger or two USB-C ports charger
- Multiple Time Program Supported
- Dedicated GPIO pin for Attach, Low Current indication
- Integrated VCONN power and eMarker detection
- OTP, VIN OVP, VIN UVP, VIN UVLO and OCP protections
- CC pin support 28V high voltage to protect the CC pin and VBUS pin short risk
- SOP-14A/B and QFN-16 packages
- Enhanced ESD HBM on CC1,CC2,D+,D-

# **APPLICATIONS**

- AC-DC power adapter
- Car charger
- USB-PD converter

### **GENERAL DESCRIPTION**

The HUSB350 is a high performance, high-integrated USB Type-C Power Delivery source controller. The HUSB350 supports PD3.0, PD2.0, PPS, QC2.0/QC3.0, FCP, AFC, BC1.2 DCP etc. The HUSB350 incorporates all required protections, like Overtemperature Protection (OTP), Over-voltage Protection (OVP), Under-voltage Protection (UVP), and Under-voltage Lock-Out (UVLO). The HUSB350 supports smart power derating function for dual-port charger applications. It is available in SOP-14A/B and QFN-16 package options.

#### TYPICAL APPLICATION CIRCUIT




Figure 1. HUSB350 Typical Application Circuit

# **REVISION HISTORY**

Version	Date	Descriptions	
V1.0	Oct.21, 2019	Initial version	
V1.12	Dec.17, 2019	Update PDER	
V1.4	Mar.1, 2021	Add Block Diagram Update PDER function Add VOTP, VPDER	
V1.5	Apr.8, 2021	Add SOP-14B package version	
V1.6	May, 2021	Update I <sub>CC_OPR</sub> , I <sub>CC_SLEEP</sub> Update Order Guide Table	

# Contents

Features	
Applications	1
General Description	
Typical Application Circuit	
Revision History	2
Specifications	5
Absolute Maximum Rating	7
Thermal Resistance	7
ESD Caution	7
Pin Configuration and Function Description	8
Theory of Operation	g
Block diagram	9
VIN and VDD Pins	9
VIN Power System	9
VIN Discharge	9
VIN Voltage Sense	9
VDD System Supply	9
Control Loop Compensation Circuit (VFB, CS+, CS-, IFB, OPTO Pins)	g
Constant Voltage Loop Compensation Circuit (CV Loop)	g
Constant Current Loop Compensation Circuit (CC Loop)	10
Voltage Shift Slew Rate	10
Cable Voltage Drop Compensation (IR Compensation)	10
CC1 and CC2 Pins	10
Type-C CC Function	10
BCM Driver	10
VCONN Power and eMarker Detection	10
D+ and D- Pins	10
Mode1: 5V/2.4A charge mode (Divider 3 Mode)	10
Mode2: USB BC1.2 DCP charge mode	10
Mode3: HVDCP mode	10
VBUS Pin	11
vSafe0V Detection	11
VBUS Discharge	11
Gate Pin	11
GPIO PIN	11
PDER PIN	11
Over-voltage Protection (VIN_OV)	12
Under-voltage Protection (VIN_UV)	12
Over-temperature Protection (OT)	12
Over-current Protection (IIN_OC)	13
Typical Applications Circuits	14

# **DATA SHEET**

Circuit Design of SYSTEM and APPLICATION	
Constant voltage loop compensation design	16
Constant current loop compensation design	
CC1 and CC2 design	16
D+/D- design	17
PMOS gate driver design	17
Current sense design	17
PCB Layout Guide	
CC1 and CC2 Pins ESD protetcion	19
D+ and D- Pins ESD protetcion	19
Current sense circuit PCB routing	19
Decoupling capacitor placement	
Package Outline Demensions	21
SOP-14A/B Package	
QFN-16 Package	22
Packge Top Marking	22
Ordering Guide	22

DATA SHEET HUSB350

# **SPECIFICATIONS**

 $V_{IN}$  = 5V,  $T_A$  = 25°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
GENERAL PARAMETERS	Jynnou	1 GOL COMUNIONS	IVIIII	ıyp	IVIAA	Jill
Supply Voltage	V <sub>IN</sub>		3.3		25	V
Supply Voltage UVLO Threshold	V <sub>IN_UVLO</sub>	Rising	3.3	2.85	23	V
Supply voltage OVLO Theshold	V IN_UVLO	Falling		2.75		V
Supply Current at Normal Operating	1	CC1 is attached		2.75		mA
Supply Current at Normal Operating	I <sub>CC_OPR</sub>	with Rd, VIN=5V		2		IIIA
Supply Current at Sleep Mode	I <sub>CC SLEEP</sub>	CC1 and CC2		0.9		mA
Supply Culterit at Sicep Wood	ICC_SLEEP	floating, VIN=5V		0.5		1117
Regulator Voltage	V <sub>DD</sub>	nodang, viiv ov		1.8		V
Operating Junction Temperature	TJ		-40		125	°C
Operating Ambient Temperature	T <sub>A</sub>		-40		105	°C
Type-C	- A					
Default Mode Pullup Current Source	I <sub>CC DEF</sub>		64	80	96	μA
1.5A Mode Pullup Current Source	I <sub>CC_1P5</sub>		166	180	194	μA
3.0A Mode Pullup Current Source	I <sub>CC 3P0</sub>		304	330	356	μA
UFP Detecting threshold at Default Current	V <sub>TH_DEF</sub>		1.51	1.6	1.64	V
UFP Detecting threshold at 1.5A current	V <sub>TH_1A5</sub>		1.51	1.6	1.64	V
UFP Detecting threshold at 3.0A current	V <sub>TH_3A0</sub>		2.46	2.6	2.74	V
BMC COMMON PARAMETERS	• III_3AU		2. 10			+ -
Bit Rate	f <sub>BitRate</sub>		270	300	330	Kbps
BMC TX PARAMETERS	·DILTale		210	500	500	Tups
Maximum Difference between the Bit-rate	Deve				0.25	%
during the Part of the Packet Following the	PBitRate				0.23	70
Preamble and the Reference Bit-rate.						
Time to Cease Driving the Line after the End	t <sub>EndDriveBMC</sub>				23	μs
of the Last bit of the Frame.	LIIdDIIVEBING					μο
Fall Time	t <sub>Fall</sub>		300			ns
Time to cease driving the line after the final	t <sub>HoldLowBMC</sub>		1			μs
high-to-low transition.	1 loid2011 Billio					
Time from the End of Last Bit of a Frame until	t <sub>InterFrameGap</sub>		25			μs
the Start of the First bit of the Next						
Preamble.						
Rise Time	t <sub>Rise</sub>		300			ns
Time Before the Start of the First Bit of the	t <sub>StartDrive</sub>		-1		1	μs
Preamble when the Transmitter shall Start						
Driving the Line.						
Voltage Swing	V <sub>Swing</sub>		1.05	1.125	1.2	V
Transmit Low Voltage			-75		75	mV
Transmitter Output Impedance	Z <sub>Driver</sub>		33	54	75	Ω
BMC RX PARAMETERS						
Hysteresis				160		mV
Time Window for Detecting Bus Non-idle	t <sub>TransitionWindow</sub>		12		20	μs
Number to Count to Detect Bus Non-idle	n <sub>Count</sub>		3			
Time Constant of a Single Pole Filter to Limit	t <sub>RxFilter</sub>		100			ns
Broad-band Noise Ingression1						
Receiver Input Impedance	Z <sub>BmcRx</sub>		1			МΩ
Divider 3 Mode					-	
D+ and D- Output Voltage	$V_{DPDM\_2V7}$	Divider 3 mode		2.7		V
D+ and D- Output Impedance	R <sub>DPDM_2V7</sub>		24	30	36	kΩ
HVDCP Mode						
Output Voltage Selection Reference	V <sub>SEL_REF</sub>		1.8	2.0	2.2	V
Data Detect Voltage Reference	V <sub>DAT_REF</sub>		0.25	0.325	0.4	V
D+ Line Leakage Resistance	R <sub>DAT LKG</sub>		300	-	1500	kΩ
D- Pulldown Resistance	R <sub>DM_DWM</sub>			15		kΩ
D+ to D- Resistence During DCP mode	R <sub>DCP DAT</sub>	HVDCP is		100	200	Ω
	DOI _DAI	disabled			•	1
D+ High Gitch Filter Time	T <sub>GLITCH_BC_DONE</sub>		1000	1250	1500	ms
<del>-</del>		i e			-	1 -

Output Voltage Glitch Filter Time	T <sub>GLITCH_V_CHANGE</sub>	ſ	20	40	60	ms
Glitch Filter for D+/D- Continuous Change	T <sub>GLITCH_CONT_CHANGE</sub>		100	150	200	us
FCP Mode	GLITCH_CONT_CHANGE		100	100	200	us
D- FCP Tx Valid Output High	$V_{TX\_VOH}$		2.55		3.6	V
D- FCP Tx Valid Output Low	VTX_VOL		2.00		0.3	V
D- FCP Rx Valid Input High	V <sub>IX_VOH</sub>		1.4		3.6	V
D- FCP Rx Valid Input Low	V <sub>RX_VOH</sub>		1.4		1	V
D- FCP Output Low Resistance	_				600	Ω
Unit Interval For FCP	R <sub>PD</sub> FCP_UI		144	160	176	
	FGF_UI		144	100	170	μs
VOLTAGE CONTROL(VFB PIN)				10		
Voltage Sense Scaling Factor				10		
Time from Source issue GoodCRC to Start	t <sub>SrcTransition</sub>			30		ms
Voltage Transition						<del> </del>
CURRENT CONTROL (CS+, CS-, IFB PINS)				_		
Current Sense Resistor				5		mΩ
GATE PIN					00	
Maximum Sinking Current			2		20	mA
Pull Low Impedance				50	150	Ω
GPIO PIN						
Maximum Sinking Current			2		20	mA
Pull Low Impedance				50	150	Ω
GPIO PDER High Input Voltage	V <sub>GPIO_PDER_HIGH</sub>			1.4		V
GPIO PDER Low Input Voltage	V <sub>GPIO_PDER_LOW</sub>			8.0		V
PDER PIN						
1 <sup>st</sup> Level Input Voltage	$V_{PDER1}$			2.4		V
2 <sup>nd</sup> Level Input Voltage	$V_{PDER2}$	To trigger power		1.2		V
3 <sup>rd</sup> Level Input Voltage	$V_{PDER3}$	derating		8.0		V
4 <sup>th</sup> Level Input Voltage	$V_{PDER4}$			0.325		V
OTP Input Voltage Falling	$V_{OTP\_FALL}$			0.214		V
OTP Input Voltage Rising	V <sub>OTP_RISE</sub>			0.371		V
OPTO PIN						
Min OPTO Current				30		μA
Max Pull Down Current				3		mA
Output Voltage Regulation						
5V Output Accuracy	$V_{5V}$	RDO=5V	4.75	5.1	5.5	V
FPDO Output Accuracy	V <sub>FPDO</sub>	RDO≠5V, With	95		105	%
•	-	•				
APDO Output Accuracy	$V_{APDO}$	respect to V <sub>IN_REF</sub> With respect to	95		105	%
APDO Output Accuracy	VAPDO	· ·	95		105	70
OV AND OC PROTECTIONS		V <sub>IN_REF</sub>				
	V	5V offset and IR	115	120	125	%
Over-voltage Protection Threshold	$V_{IN\_OV}$	comp disabled	115	120	123	70
Under-voltage Protection Threshold	V	With respect to	75	80	85	%
onder-voitage Frotection Tilleshold	$V_{IN\_UV}$	V <sub>IN REF</sub>	75	00	00	70
Over-current Protection Threshold	lu oo	Default, With		125		%
Over-current Frotection Threshold	I <sub>IN_OC</sub>	respect to I <sub>IN_REF</sub>		120		/0
Thermal Shutdown Risng	t <sub>TSD_RISE</sub>	103bcor to IIN_KEL		130		°C
Thermal Shutdown Falling				110		°C
- Inormal Orlatowit Laming	t <sub>TSD_FALL</sub>		I	110		

DATA SHEET HUSB350

### **ABSOLUTE MAXIMUM RATING**

Table 2.

. 45.6 2.	
Parameter	Rating
VIN, GATE, VBUS, OPTO ,CC1,CC2	-0.5V to +28V
PDER, GPIO, D+, D-, CS+, CS-, VFB, IFB	-0.5V to +6V
VDD	-0.5V to +2V
Storage Temperature Range	-65°C to +150°C
Operating Junction Temperature Range	-40°C to +125°C
ESD HBM (CC1,CC2,D+,D-)	±5 kV
Soldering Conditions	JEDEC J-STD-020
Soldering Reflow Peak Temperature	260°C

#### THERMAL RESISTANCE

 $\theta_{\text{JA}}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

**Table3. Thermal Resistance** 

Package Type	<b>Ө</b> ЈА	θις	Unit
SOP-14A/B	83.5	37.7	°C/W
QFN-16	47	4.5	°C/W

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTION




Figure 2. Pin Configuration, View from Top.

**Table 4. HUSB350 Pin Function Description** 

SOP14A	SOP14B	QFN16	Pin	Pin	Voltage	Pin Description		
Pin No.	Pin No.	Pin No.	Name	Type	Type	·		
1	1	15	VIN	Р	HV	Supply input voltage. Connect this pin to GND via the		
						recommended ceramic capacitor.		
2	2	16	GND	Р	-	Power ground.		
-	-	1	GPIO	OD	LV	General purpose IO.		
3	3	2	GATE	OD	HV	Open drain gate drive output.		
4	4	3	VDD	Р	-	1.8 V regulator output for system power.		
5	5	4	D+	DIO	LV	USB D+ line.		
6	6	5	D-	DIO	LV	USB D- line.		
7	7	6	CC1	AIO	HV	Type-C CC1 line.		
8	8	7	CC2	AIO	HV	Type-C CC2 line.		
9	9	8	CS+	Al	LV	Positive input of the current sense amplifier.		
10	10	9	CS-	Al	LV	Negative input of the current sense amplifier. Provide a low		
						ohmic connection to GND.		
11	11	10	VFB	Al	LV	Voltage loop feedback.		
12	-	11	IFB	Al	LV	Current loop feedback.		
-	12	12	PDER	Al	LV	Power derating control pin. It is pulled high internally. Tie		
						different resistors to GND can trigger Power Derating		
13	13	13	VBUS	Al	HV	VBUS sense and discharge sink.		
14	14	14	OPTO	Al	HV	OPTO driver.		

# Legend:

HV=High Voltage Pin (Max 28V)

LV=Low Voltage Pin (Max 6V or 2V)

**OD=Open Drain Pin** 

A=Analog Pin

P= Power Pin

D=Digital Pin

I=Input Pin

O=Output Pin

# THEORY OF OPERATION

#### **BLOCK DIAGRAM**

The following figure shows the function block diagram of HUSB350. For the details of every block, please refer to the following sections.




Figure 3. HUSB350 Block Diagram

#### **VIN AND VDD PINS**

#### VIN Power System

VIN pin is the power supply input, which is derived from the output of the AC-DC or DC-DC converter. Connect a 1µF decoupling MLCC between VIN pin and GND pin, as closer so possible.

#### VIN Discharge

The VIN pin is also connected to an internal MOSFET and discharging resistor, which is used as a bleeder to help discharge the output capacitor to vSafe5V upon the detachment of a connected device, or to a lower desired output voltage level upon a UFP request, such as from 20V to 5V.

#### VIN Voltage Sense

See the Control Loop Compensation Circuit (VFB, CS+, CS-, IFB, OPTO Pins) section.

#### VDD System Supply

An internal liner regulator is used to provide 1.8V system voltage. Connect a  $1\mu F$  MLCC to VDD pin for decoupling, as closer so possible.

#### CONTROL LOOP COMPENSATION CIRCUIT (VFB, CS+, CS-, IFB, OPTO PINS)

In the HUSB350, the constant voltage loop compensation (CV loop) and constant current loop (CC loop) compensation are implemented. The output of the compensator is used to drive the primary side of the opto-coupler and control the AC-DC power loop.

#### Constant Voltage Loop Compensation Circuit (CV Loop)

The input of CV loop is connected to VFB pin, which is derived from the internal  $90k\Omega$  and  $10k\Omega$  voltage divider. The voltage divider sense the VIN voltage. Therefore, the VFB voltage is 10% of VIN voltage. The CV loop compensator is implemented by the resistor and capacitor network between OPTO pin and VFB pin.

#### Constant Current Loop Compensation Circuit (CC Loop)

USB PD3.0 PPS defines current limit function clearly. In the HUSB350, the CC loop input is derived from a  $5m\Omega$  current sense resistor. The current signal is filtered by an RC network and fed to the CS+ and CS- differential inputs. The CC loop compensator is implemented by the resistor and capacitor network between OPTO pin and IFB pin.

#### Voltage Shift Slew Rate

During PD voltage shift, to make sure the voltage shift smoothly and to reduce inrush during voltage shift, the HUSB350 has a fixed voltage shift slew rate setting.

### Cable Voltage Drop Compensation (IR Compensation)

The cable voltage drop compensation is implemented in the HUSB350. Once it is enabled, the output voltage increases with 0mV/A, 50mV/A, 100mV/A or 200mV/A according to the load current. It is equivalent to adding a negative resistance to cancel or reduce the cable resistance. The negative resistance can be programmed as  $0m\Omega$ ,  $-50m\Omega$ ,  $-100m\Omega$  or  $-200m\Omega$ .

For example, for the 5V 3A condition with the 100mV/A compensation option, the actual output voltage is: 5V+3A\*100mV/A=5.3V.

#### **CC1 AND CC2 PINS**

#### Type-C CC Function

CC1 and CC2 are the Configuration Channel pins used for connection and attachment detection, plug orientation determination and system configuration management across USB Type-C cable. CC1 and CC2 only support DFP mode with 500mA, 1.5A and 3A current advertising. CC1 and CC2 can support 28V high voltage. This is used for protection when the CC1 or CC2 is shorted to the VBUS pin.

#### **BCM** Driver

Through the Type-C detection, one of CC1or CC2 pins will be connect to the internal BMC block to achieve PD communication.

#### VCONN Power and eMarker Detection

The HUSB350 supports VCONN power and USB eMarker (such as HUSB330, HUSB331 or HUSB332) detection function. The USB PD protocol defines that if an adapter is not with a captive cable, when the adapter has a PD output current more than 3A, it's PD controller must support VCONN power supply and eMarker detection function.

For example, in a 90W PD power adapter, when the HUSB350 detects the eMarker IC in the cable which indicates that the cable current rating is 5A current, the HUSB350 can advertise a preset 20V/4.5A output capability, and then the sink device can draw 90W power. If the HUSB350 does not detect an eMarker IC or the current rating indicated by the eMarker IC is only 3A, the HUSB350 can only advertise maximum 3A output current capability, and the sink device can only draw maximum power of 60W.

#### D+ AND D- PINS

The HUSB350 has D+ Pin and D- Pin, which can support three charge modes as below:

#### Mode1: 5V/2.4A charge mode (Divider 3 Mode)

The HUSB350 support 5V/2.4A charge mode.

#### Mode2: USB BC1.2 DCP charge mode

The HUSB350 support USB BC1.2 DCP charge protocol.

#### Mode3: HVDCP mode

The HVDCP mode includes multiple charging protocols, including QC2.0/QC3.0/FCP/AFC. HUSB350 supports the QC2.0/3.0 Class A (5/9/12V), FCP (5/9V) and AFC (5/9/12V).

The control truth table is shown as below.

## **Table 5. HVDCP Voltage Mode**

Input Signa	Is from Device	Output Voltage from Adaptor
D+ D-		VBUS Voltage
0.6V	0.6V	12 V
3.3 V	0.6 V	9 V
0.6 V	3.3 V	Continuous Mode

0.6 V	GND	5 V

#### **VBUS PIN**

This pin is used to sense VBUS presence, monitor VBUS voltage and discharge VBUS on USB Type-C receptacle side. Connect directly to VBUS at the Type-C Receptacle.

#### vSafe0V Detection

When the HUSB350 enter AttachWait.SRC for  $t_{CCDebounce}$ , it detects whether the VBUS voltage is within vSafe0V. If yes, the HUSB350 pulls low GATE pin and enters Attached.SRC state. If no, it will stay at AttachWait.SRC state.

#### **VBUS Discharge**

The VBUS pin is also connected to an internal MOSFET and discharging resistor, which is used as a bleeder to help discharge the output capacitor to vSafe0V upon the detachment of a connected device, or to a lower desired output voltage level upon a UFP request, such as from 20V to 5V.

#### **GATE PIN**

The GATE pin is open—drain output allows to drive directly a PMOS load switch. When the HUSB350 enters Type-C attached state (Attached.SRC), GATE pin is pulled low. When the HUSB350 exits from Type-C attached state, the GATE pin is removed from being pulled low.

#### **GPIO PIN**

The GPIO pin is open-drain output which can be configured as 4 functions:

- Low VIN and Low lo indication: the GPIO pin is internally pulled down in default. When VIN is lower than 4.5V and load current is lower than 0.5A, GPIO becomes HIZ. An external pull-up resistor can be tied to this pin to get a high voltage signal.
- Low lo indication: the GPIO pin is internally pulled down in default. When load current is lower than 0.5A, GPIO becomes HIZ. An external pull-up resistor can be tied to this pin to get a high voltage signal.
- UFP indication: the GPIO pin is in HIZ status in default. When there is a sink attached at the CC pin, GPIO is pulled down.
- GPIO PDER: When PDER pin (Pin 12) is configured as OTP function. This GPIO pin can be re-configured as an additional Power Derating input by connecting this pin to an external pull-up DC voltage (VDD, etc.) via a resistor. With this setting, when GPIO is pulled down to be lower than V<sub>GPIO\_PDER\_LOW</sub>, the advertised PDP of HUSB350 is changed to be PDP-ΔP1. (See more details in the section of "PDER Pin").




Figure 4. GPIO Pin Connection

The HUSB350 SOP-14A/B package does not support this function.

### **PDER PIN**

The HUSB350 with QFN-16 package supports Smart Power Derating (SPD) function, which can optimize output power distribution when used in a USB-A + USB-C dual-port charger or USB-C +USB-C dual-port charger. The SPD is always enabled for HUSB350. And the PDER pin is pulled up to an internal current source. When ting different resistors at PDER pin, HUSB350 can re-advertise different pre-set power settings as shown in the table below:

#### Table 6. Recommended PDER Resistor

$R_{PDER}(K\Omega)$	Advertised Power by HUSB350
00	Default Power Setting (PDP)
30	Default Power Setting(PDP) – any power P1
15	Default Power Setting(PDP) – any power P1- △ P
10	Default Power Setting(PDP) – any power P1-2* △ P
0	5V or 5/9V or 5/9/12V

Any power P1 could be any power value which is lower than Default Power Settings(PDP). △ P could be a pre-set value such as 10W, 12W, 15W or 18W. ○ Once PDER pin is forced tie to GND, HUSB350 can only advertise 5V or 5/9V or 5/9/12V.

PDER pin can also configured as Over-temperature protection. When this function is selected, ting a NTC of 100K resistance with BK=4100, with the increase of temperature, V<sub>PDER</sub> falls and shut down the system after V<sub>PDER</sub> <V<sub>OTP FALL</sub>.




Figure 5. PDER Pin Connection for OTP

The HUSB350 SOP-14A package does not support this function.

#### PROTECTION FUNCTIONS

#### OVER-VOLTAGE PROTECTION (VIN\_OV)

The HUSB350 detects the VIN pin voltage to achieve over-voltage protection function. The threshold to trigger over-voltage protection is 120% of the  $V_{IN\_REF}$ . When the over-voltage condition occurs, the HUSB350 stops to pull the GATE pin low. When the over-voltage condition is removed, the HUSB350 is reset to standby mode and will automatic recover again.

#### UNDER-VOLTAGE PROTECTION (VIN\_UV)

The HUSB350 detects the VIN pin voltage to achieve under-voltage protection function. The threshold to trigger under-voltage protection is 80% of the  $V_{IN\_REF}$ . When the under-voltage condition occurs, the HUSB350 stops to pull the GATE pin low. When the over-voltage condition is removed, the HUSB350 is reset to standby mode and will automatic recover again.

According to PD protocol, under-voltage protection is turned off when it works in PPS mode.

#### **OVER-TEMPERATURE PROTECTION (OT)**

When the junction temperature rises across 130°C, over-temperature protection takes action and the load switch is turned off. When the junction temperature falls across 80°C, the HUSB350 is reset to standby mode and will automatic recover again.

# OVER-CURRENT PROTECTION (IIN\_OC)

When the current sensed by the sense resistor exceeds protection threshold, the over-current protection takes action and the load switch is turned off. When the over-current condition is removed, the HUSB350 is reset to standby mode and will automatic recover again.

# TYPICAL APPLICATIONS CIRCUITS

Figure 6 to Figure 7 provide some application circuits where the HUSB350 drives an opto-coupler.




Figure 6. HUSB350 QFN-16 Package Application Circuit




Figure 7. HUSB350 SOP-14A Package Application Circuit




Figure 8. HUSB350 SOP-14B Package Application Circuit

# CIRCUIT DESIGN OF SYSTEM AND APPLICATION

#### Constant voltage loop compensation design

The CV loop compensation is the network between OPTO pin and VFB pin, as shown in Figure 9. A  $1k\Omega$  resistor and a 470nF capacitor placed in series are recommended. Increasing the capacitance value can achieve more stable loop, but the voltage transient response may be slowed down. The "NC" marked device is an optional capacitor to optimize high frequency loop characteristics. We suggest debug the HUSB350 circuit and main power supply circuit together to achieve best loop performance.

### Constant current loop compensation design

The CC loop compensation is the network between OPTO pin and IFB pin used in constant current control mode, as show in Figure 9. A  $1k\Omega$  resistor and a 22nF capacitor in series are recommended. Change of capacitance value can get different constant current response speed. We suggest debug the HUSB350 circuit and main power supply circuit together to achieve best loop performance.




Figure 9. HUSB350 compensation loop circuit

#### CC1 and CC2 design

The CC1 and CC2 pins can sustain 28V high voltage and 5kV HBM ESD. In extremely conditions, even CC1/CC2 shorts to 25V VBUS voltage will not cause chip to be damaged. To improve high reliability, we suggest adding filter circuit and ESD protection devices shown in Figure 10. The resistor and capacitor values are recommended to be  $22\Omega$  and 330pF respectively. This circuit can meet USB PD eye diagram test requirement.

The filter capacitor should connect to the HUSB350 ground. 12V voltage rating TVS devices are recommended, and the TVS devices should be connect to Type-C connector power ground closely.




Figure 10. CC1/CC2 and D+/D- circuit

#### D+/D- design

In the HUSB350, D+/D- pins support 5kV ESD HBM. To improve high reliability, we suggest adding filter circuit and ESD protection device in Figure 10. A  $22\Omega$  resistor is recommended. In addition, 5V TVS devices are recommended, and should be connect to Type-C connector power ground closely.

#### PMOS gate driver design

To select a suitable PMOS, we need to consider about below points:

- Select -30V rated Vds PMOS to meet more than 20V VBUS output.
- Calculate maximum current by maximum nominal current x1.3, select a proper Rdson specification, and then calculate maximum power dissipation and temperature rise.
- If PPS is needed, the lowest VBUS is 3.15V, then Vgs(th) spec should be considered to make sure the PMOS can be normally driven and output rated current when VBUS is 3.15V.

The driver divided resistor value is recommended with  $30k\Omega$  and  $1k\Omega$ , as shown in Figure 11. 15V rated TVS in Figure 11 is used when the maximum output voltage is 20V. The PMOS specification can be changed according to real application situation. For example, when the power adapter does not support 20V PDO, then the 15V TVS is not required. When the power adapter does not support PPS, the  $1k\Omega$  resistance can be changed to  $10k\Omega$ , and no TVS is required.




Figure 11. PMOS typical driver circuit

#### Current sense design

As shown in Figure 12, the current sense resistor is  $5m\Omega$ . 1% accuracy and 1206 package are recommended. In normal situation, 0.25W power dissipation rating is enough for this resistor. To reduce the interference of the current ripple, we recommend adding a  $510\Omega$  and 1uF RC filter network. The current sense signal should goes to CS+ pin and CS- pin with differential routing. Please refer to PCB Layout Guide section to design current sense layout on PCB. If the overcurrent protection threshold is lower than the setting value caused by poor PCB layout, the "NC" marked resistor in Figure 12 can be added to fine adjust the overcurrent protection threshold.




Figure 12. Current sense circuit

# **PCB LAYOUT GUIDE**

The PCB layout guide is described based on the reference design of HUSB350 SOP-14A package PD daughter card. When the HUSB350 is placed on AC-DC power board, the guide should also be followed.

#### **CC1 AND CC2 PINS ESD PROTETCION**

As shown in Figure 13, capacitors C7 and C8, resistors R6 and R10 should be placed closely to the HUSB350. The ground connection of capacitors C7 and C8 should be close to GND pin of the HUSB350. The TVS devices D1 and D4 should be close to Type-C connector power ground.




Figure 13. CC1 and CC2 routing

#### **D+ AND D- PINS ESD PROTETCION**

As shown in Figure 14, D+ and D- connects to Type-C connector by resistors R12 and R11 respectively. The TVS devices D2 and D3 should be close to Type-C connector power ground.




Figure 14. D+ and D- routing

#### **CURRENT SENSE CIRCUIT PCB ROUTING**

As shown in Figure 15, the GND pin of the HUSB350 connects to the power ground with the sense resistor R3. Try to avoid the HUSB350 ground and CS- grounding connecting together. If the HUSB350 ground connects to CS- pin unavoidably, the connection between the HSB350 ground and grounding end of R3 should be short and thick as much as possible. The capacitor filter C2 should be as close to the CS+ and CS- pins of the HUSB350 as possible, we suggest using Kelvin Connect to connect current sense resistor by leading a differential pair signal from the sense resistor pads. The current sense resistor connects power ground and Type-C connector ground, the routing should be short and thick. No inductance device is allowed in this path.




Figure 15. Current sense routing

### **DECOUPLING CAPACITOR PLACEMENT**

As shown in Figure 16, the decoupling capacitor C9 should be placed as closer to VIN pin of the HUSB350 as possible. The power input goes from the daughter card VIN pin and goes to the C9 first, then goes to the VIN pin of the HUSB350. The VDD decoupling capacitor should be placed as closer to the VDD pin as possible.







Figure 16. HUSB350 decoupling capacitor placement

# **PACKAGE OUTLINE DEMENSIONS**

# **SOP-14A/B PACKAGE**







Symbol	Dimensions In	Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
А		1.750		0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.250		0.049		
b	0.310	0.510	0.012	0.020	
С	0.100	0.250	0.004	0.010	
D	8.450	8.850	0.333	0.348	
E	5.800	6.200	0.228	0.244	
E1	3.800	4.000	0.150	0.157	
е	1.270	(BSC)	0.050	(BSC)	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	

Figure 17. SOP-14A/B Package, 8.65 mm × 6 mm

#### **QFN-16 PACKAGE**




Figure 18. QFN-16 Package, 4 mm × 4 mm

### **PACKGE TOP MARKING**




Figure 19. Package Top Marking

# **ORDERING GUIDE**

Order Number	PKG Type	5V	9V	12V	15V	20V	oc/cc	VCN	Cable Comp	HVDCP	Quantity
HUSB3500_B400A	SOP14B	3	3	/	3	2.25	1.2OC	N	0.1	Υ	Tape & Reel, 4k
HUSB3500_B600A	SOP14B	3	3	/	3	3.25	1.2OC	N	0.1	Υ	Tape & Reel, 4k
HUSB3500_xxxxB	QFN16	Customizable, Contact Hynetek									
HUSB3500_xxxxA	SOP14	Customizable, Contact Hynetek									

#### IMPORTANT NOTICE

Hynetek Semiconductor Co., Ltd. and its subsidiaries (Hynetek) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Hynetek's terms and conditions of sale supplied at the time of order acknowledgment.

Hynetek warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Hynetek's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent Hynetek deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

Hynetek assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using Hynetek components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Hynetek does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which Hynetek components or services are used. Information published by Hynetek regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Hynetek under the patents or other intellectual property of Hynetek.

Reproduction of significant portions of Hynetek information in Hynetek data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Hynetek is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of Hynetek components or services with statements different from or beyond the parameters stated by Hynetek for that component or service voids all express and any implied warranties for the associated Hynetek component or service and is an unfair and deceptive business practice.

Hynetek is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Hynetek components in its applications, notwithstanding any applications-related information or support that may be provided by Hynetek. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify Hynetek and its representatives against any damages arising out of the use of any Hynetek components in safety-critical applications.

In some cases, Hynetek components may be promoted specifically to facilitate safety-related applications. With such components, Hynetek's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No Hynetek components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those Hynetek components which Hynetek has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of Hynetek components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Hynetek has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, Hynetek will not be responsible for any failure to meet ISO/TS16949.

Please refer to below URL for other products and solutions of Hynetek Semiconductor Co., Ltd.

Address: Rm 3008, Building B, Excellence Qianhai One, 5033 Menghai Avenue, Nanshan District, Shenzhen, China 518052

www.hynetek.com