

Striving for SDR Performance Portability in the Era of Heterogeneous SoCs

Jeffrey S. Vetter Seyong Lee Mehmet Belviranli Roberto Gioiosa Richard Glassbrook Abdel-Kareem Moadi

GNU Radio Conference 2019 Huntsville, Alabama 16 Sep 2019



ORNL is managed by UT-Battelle, LLC for the US Department of Energy





http://ft.ornl.gov

vetter@computer.org

Highlights

- Motivation: Recent trends in computing paint an ambiguous future
 - Contemporary systems provide evidence that power constraints are driving architectures to change rapidly
 - Multiple architectural dimensions are being (dramatically) redesigned: Processors, node design, memory systems, I/O
 - Complexity is our main challenge
- Applications and software systems across many areas are all reaching a state of crisis
 - Applications will not be functionally or performance portable across architectures
 - Programming and operating systems need major redesign to address these architectural changes
 - Procurements, acceptance testing, and operations of today's new platforms depend on performance prediction and benchmarking.
- ORNL Cosmic project investigating design and programming challenges for these trends in SDR
 - Performance modeling and ontologies
 - Performance portable compilation to many different heterogeneous architectures/SoCs
 - Intelligent scheduling system to automate discovery, device selection, and data movement
 - Targeting wide variety of existing and future architectures (DSSoC and others)



Motivating Trends



Contemporary devices are approaching fundamental limits



Dennard scaling has already ended. Dennard observed that voltage and current should be proportional to the linear dimensions of a transistor: 2x transistor count implies 40% faster and 50% more efficient.

R.H. Dennard, F.H. Gaensslen, V.L. Rideout, E. Bassous, and A.R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," *IEEE Journal of Solid-State Circuits*, 9(5):256-68, 1974,



Figure 1 | As a metal oxide-semiconductor field effect transistor (MOSFET) shrinks, the gate dielectric (yellow) thickness approaches several atoms (0.5 nm at the 22-nm technology node). Atomic spacing limits the



Figure 2 | As a MOSFET transistor shrinks, the shape of its electric field departs from basic rectilinear models, and the level curves become disconnected. Atomic-level manufacturing variations, especially for dopant

I.L. Markov, "Limits on fundamental limits to computation," *Nature*, 512(7513):147-54, 2014, doi:10.1038/nature13570.



designlines AUTOMOTIVE

News & Analysis Foundries' Sales Show Hard Times Continuing

Peter Clarke 5/23/2016 09:33 PM EDT 2 comments f Like < 6 🎔 Tweet in Share G 43 **SEMICONDUCTOR** ENGINEERING nd UMC, tw LOI Manufacturing, Design & Test > Uncertainty Grows For Snm, 3n with recent sen winter is no ma **Uncertainty Grows For** Bot ales that we 5nm, 3nm thos as after both f 😏 in 🖅 📴 🔁 👎 74 revenue inc cause they eetasia.com Samsung to Invest \$115 Billion in

GlobalFoundries Forfeit 7nm Manufacturing - EE Times Asia

^{6-7 mint} Intel's 10nm Is Broken, the bi Delayed Until 2019

Globa than t by Paul Alcorn April 26, 2018 at 6:30 PM

subsi

Share Post

DESIGNLINES | WIRELESS AND NETWORKING DESIGNLINE

GlobalFoundries Selling ASIC Business to Marvell Another Step Toward the End of Moore's Law

By Dylan McGrath, 05.20.19 🛛 🗍 1

Samsung and TSMC move to 5-nanometer manufacturing

Foundry & Chip Businesses by

37

COMMENTS

ers of

evelopers

2030

			Number	of Foundries wi	th a Cutting Ed	ge Logic Fab				
SilTerra										
X-FAB										
Dongbu HiTek										
ADI	ADI									
Atmel	Atmel									
Rohm	Rohm									
Sanyo	Sanyo									
Mitsubishi	Mitsubishi									
ON	ON									
Hitachi	Hitachi									
Cypress	Cypress	Cypress								
Sony	Sony	Sony								
Infineon	Infineon	Infineon								
Sharp	Sharp	Sharp								
Freescale	Freescale	Freescale								
Renesas (NEC)	Renesas	Renesas	Renesas	Renesas						
SMIC	SMIC	SMIC	SMIC	SMIC						
Toshiba	Toshiba	Toshiba	Toshiba	Toshiba						
Fujitsu	Fujitsu	Fujitsu	Fujitsu	Fujitsu						
TI	TL	TI	TI	TI						
Panasonic	Panasonic	Panasonic	Panasonic	Panasonic	Panasonic					
TMicroelectronics	STM	STM	STM	STM	STM					
UMC	UMC	UMC	UMC	UMC	UMC					
IBM	IBM	IBM	IBM	IBM	IBM	IBM				
AMD	AMD	AMD	GlobalFoundries	GF	GF	GF	GF			
Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	
TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	
Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Futu
190 pm	120 nm	00 nm	65 nm	45 pm/40 pm	20 mm /00 mm	00 mm (00 mm	16 mm/14 mm	10	7	E

Business climate reflects this uncertainty, cost, complexity, consolidation

NVIDIA Buys Mellanox To Bring HPC Scaling To Data Centers

Kevin Krewell Contributor Tirias Research Contributor Group () Enterprise & Cloud

The 2019 semiconductor merger and acquisition season has officially been

kicked (nytimes.com

technol

offer aft **Hewlett Packard Enterprise to Acquire** and Xili Supercomputer Pioneer Cray said in a

on the c 5-6 minutes

center Technology Hewlett Packard Enterprise to Acquire Supercomputer perform **Pioneer Crav**



ewlett Packard Enterprise will pay about \$1.4 billion to acquire Cray, which has designed some of the most powerful computer systems in use.CreditPaco Freire/SOPA Images, via LightRocket and Getty Images





SANDISK COMPLETES ACQUISITION OF FUSION TOSHIBA storage solutions, today oper of flash-based PCIe and go-to-market talent of d Saniav Mehrotra, president enterprise flash solutions Toshiba to sell 'minority stake' in chip business to Western Digital Now A Storage Powerhouse With SanDisk Acquisition DESIGNLINES | MEMORY DESIGNLINE Q1 Chip Sales Drop Among

By Dylan McGrath, 05.01.19 🔲 0

SAN FRANCISCO — Global chip sales sank by 15.5% sequentially in the first quart among the largest quarter-to-quarter declines for the industry in the last 35 years

Chip sales totaled \$96.8 billion in the first quarter, down from \$114.7 billion last according to the World Semiconductor Trade Statistics (WSTS) organization, which sales data from chipmaker member companies. On a year-over-year basis, first-qu

Sixth Wave of Computing



http://www.kurzweilai.net/exponential-growth-of-computing



Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Pace of Architectural Specialization is Quickening

- Industry, lacking Moore's Law, will need to continue to ۲ differentiate products (to stay in business)
 - Use the same transistors differently to enhance performance
- Architectural design will become extremely important, critical
 - Dark Silicon
 - Address new parameters for benefits/curse of Moore's Law
- 50+ new companies focusing on hardware for Machine • Learning



nnounced on Thursday following Intel's acquisition of deep learning startur ervana Systems earlier this ve http://www.theinguirer.net/inguirer/news/2477796

ai-platform-takes-aim-at-nvidias-gpu-techology



D.E. Shaw, M.M. Deneroff, R.O. Dror et al., "Anton, a special-purpose machine for molecular dynamics Communications of the ACM, 51(7):91-7, 2008.



GOOGLE BUILT ITS VERY OWN CHIPS TO POWER ITS AI BOTS



GODGLE HAS DESIGNED Its own computer chip for driving deep neural networks, an AI technology that is reinventin the way Internet services operate.

This morning at Google I/O, the centerpiece of the company's year, CEO Sundar Pichai said that Google has designed an ASIC, or application-specific integrated circuit that's specific to deep neural nets. These are networks o

http://www.wired.com/2016/05/google-tpu-custom-chips



TOM SIMONITE BUSINESS 11.27.18 08:12 PM



nazon Web Services CEO Andy Jassy speaks at an event in San Francisco in 201 DAVID PAUL MORRIE/BLOOMBERG/GETTY IMAGES

BIG SOFTWARE COMPANIES don't just stick to software any more-they build computer chips. The latest proof comes from Amazon, which announced late Monday that its cloud computing division has created its own chips to power customers' websites and other services. The chips, dubbed Graviton, are built around the same technology that powers smartphones and tablets. That approach has been much discussed in the cloud industry but never







Xilinx ACAP



https://fossbytes.com/nvidia-volta-gddr6-2018/



Analysis of Apple A-* SoCs







Growing Open Source Hardware Movement Enables Rapid Chip Design



Ariane, PicoRV32, Piccolo, SCR1, Hummingbird, ...

Codasip, Cortus, C-Sky, Nuclei, SiFive, Syntacore, ...

National

Summary:

Transition Period will be Disruptive – Opportunities and Pitfalls Abound

- New devices and architectures may not be hidden in traditional levels of abstraction
- Examples
 - A new type of CNT transistor may be completely hidden from higher levels
 - A new paradigm like quantum may require new architectures, programming models, and algorithmic approaches

Layer	Switch, 3D	NVM	Approximate	Neuro	Quantum
Application	1	1	2	2	3
Algorithm	1	1	2	3	3
Language	1	2	2	3	3
API	1	2	2	3	3
Arch	1	2	2	3	3
ISA	1	2	2	3	3
Microarch	2	3	2	3	3
FU	2	3	2	3	3
Logic	3	3	2	3	3
Device	3	3	2	3	3

Adapted from IEEE Rebooting Computing Chart



The Summit System @ ORNL #1 on Top 500 since June 2018

System Performance

- Peak of 200 Petaflops (FP₆₄) for modeling & simulation
- Peak of 3.3 ExaOps (FP₁₆) for data analytics and artificial intelligence
- Max power 13 MW

The system includes

- 4,608 nodes
- Dual-rail Mellanox EDR InfiniBand network
- 250 PB IBM file system transferring data at 2.5 TB/s

Each node has

- 2 IBM POWER9 processors
- 6 NVIDIA Tesla V100 GPUs
- 608 GB of fast memory
 (96 GB HBM2 + 512 GB DDR4)
- 1.6 TB of NV memory



National Laboratory

28

U.S. Department of Energy and Cray to Deliver Record-Setting Frontier Supercomputer at ORNL

Exascale system expected to be world's most powerful computer for science and innovation

Topic: Supercomputing

May 7, 2019

30



OAK RIDGE, Tenn., May 7, 2019—The U.S. Department of Energy today anr contract with Cray Inc. to build the Frontier supercomputer at Oak Ridge Nati which is anticipated to debut in 2021 as the world's most powerful computer v performance of greater than 1.5 exaflops.

Scheduled for delivery in 2021, Frontier will accelerate innovation in science and technology and maintain U.S. leadership in high-performance computing and artificial intelligence. The total contract award is valued at more than \$600 million for the system and technology development. The system will be based on Cray's new Shasta architecture and Slingshot interconnect and will feature high-performance AMD EPYC CPU and AMD Radeon Instinct GPU technology.

Frontier | 7 May 2019

Peak Performance	>1.5 EF
Footprint	> 100 cabinets
Node	1 HPC and AI Optimized AMD EPYC CPU 4 Purpose Built AMD Radeon Instinct GPU
CPU-GPU Interconnect	AMD Infinity Fabric Coherent memory across the node
System Interconnect	Multiple Slingshot NICs providing 100 GB/s network bandwidth Slingshot dragonfly network which provides adaptive routing, congestion management and quality of service.
Storage	2-4x performance and capacity of Summit's I/O subsystem. Frontier will have near node storage like Summit.

Department of Energy (DOE) Roadmap to Exascale Systems

An impressive, productive lineup of *accelerated node* systems supporting DOE's mission





Domain Specific System on Chip (DSSoC) Program to address these challenges Performer domains and applications



ORNL Cosmic Project





Cosmic Castle | Development Lifecycle





Cosmic Castle | Project Overview





Cosmic Castle | Project Overview



Summit (IBM POWER9+NVIDIA Volta) Node installed Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

IBM Summit Node with 6 Nvidia Tesla V100 GPUs (8335-GTX)

- Same CPU/GPU/Memory as nodes in OLCF Summit
 - 2 Power9 CPUs (IBM 02CY209)
 - 22 Cores each, 4 threads/core
 - 606GiB main memory
 - 6 Tesla V100 SXM2 16GB GPUs
- Provides a development and evaluation environment for Power9/V100 GPUs
- Tracks (as closely as possible) the software stack in use on Summit
- Shared / Queued / Single User availability modes will be available



AMD Radeon VII Available

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

- AMD Radeon VII, Vega 20 Architecture
 - GCN 5 on TSMC 7FF process, 13.2B transistors
 - 60 Compute Units with 3.4 DP peak TF
 - 16 GB HBM2 with 4096-bit width for ~1TBps bandwidth
 - TBP 300W
 - PCle 3.0 x16
- Intel Xeon Skylake Host
 - HP Z4 G4 Workstation w/ PCle 3.0 x16
 - W-2123 / 64Gb host
 - 1 CPU * 4 cores * 2 threads/core
- 512 GB SSD uncommitted/available
- Software
 - AMD ROCm development tools
 - HIP (Heterogeneous Compute Interface for Portability) available
 - OpenCL 2.1
- Additional Details
 - https://www.anandtech.com/show/13832/amd-radeon-viihigh-end-7nm-february-7th-for-699
 - https://en.wikipedia.org/wiki/AMD_RX_Vega_series#cite_ note-anand_radeon_vli



NVIDIA DGX Workstation Available

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

- · 4X Tesla V100 GPUs
- TFLOPS (Mixed precision) 500
- · GPU Memory 128 GB total system
- NVIDIA Tensor Cores 2,560
- NVIDIA CUDA® Cores 20,480
- CPU Intel Xeon E5-2698 v4 2.2 GHz (20-Core)
- System Memory 256 GB RDIMM DDR4
- Full NVIDIA stack
- Other compilers/tools installable on request





ARM ThunderX2 Node Available

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

ThunderX2 Workstation

 Cavium (Marvell) ThunderX2 with ARMv8.1 instruction set.



- 2 <u>Cpus</u>, each with 28 Cores with 4 threads/core
- 128 GiB Main Memory
- Gigabyte MT91-FS1-00 motherboard
- Multiple access levels available to researchers investigating ARM8v1 performance
- Traditional ARM/Linux software stack available



Intel Stratix 10 FPGA available

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

- Intel Stratix 10 FPGA and four banks of DDR4 external memory
 - Board configuration: Nallatech 520
 Network Acceleration Card
- Up to 10 TFLOPS of peak single precision performance
- 25MBytes of L1 cache @ up to 94 TBytes/s peak bandwidth
- 2X Core performance gains over Arria^c 10
- Quartus and OpenCL software (Intel SDK v18.1) for using FPGA
- Provide researcher access to advanced FPGA/SOC environment







Mar 2019

For more information or to apply for an account, visit https://excl.ornl.gov/

NVIDIA Jetson AGX Xavier SoC available

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

NVIDIA Jetson AGX Xavier:

- High-performance system on a chip for autonomous machines
- Heterogeneous SoC contains:
 - Eight-core 64-bit ARMv8.2 CPU cluster (Carmel)
 - 1.4 CUDA TFLOPS (FP32) GPU with additional inference optimizations (Volta)
 - 11.4 DL TOPS (INT8) Deep learning accelerator (NVDLA)
 - 1.7 CV TOPS (INT8) 7-slot VLIW dual- processor Vision accelerator (PVA)
 - A set of multimedia accelerators (stereo, LDC, optical flow)
- Provides researchers access to advanced high-performance SOC environment











National Laboratory

Qualcomm 855 SoC (SM8510P)

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

		0	6	0	0	0	0	0	0	0	0	0	0	0	0	0
		0			0		0	0	0	0	0	0	0	e	0	e
	0 0 0	9	0				0	0	0	0	0	0	0			
														0	e	0
														0	0	0
Adreno 6	10		e.,		a de			VO	<i>.</i>	-	de	-		0		0
Aureno	ŧU		3	iut.	Jui	uy	011	~~		110	ue			0	0	0
														0	¢	0
														0	0	0
															9	0
						-								2	2	2
			w	1-1-	1/E	17	LO	cai	tio	n					2	
															ě	i.
Hexagon	590															0
пехадон	550													•	0	•
0.0									~	~	~			•	0	0
			15	p	e	ct	r	а	3	6	U				•	
Vuro ASE																
Ky10 465			s	ec	urit	ty 🛛								C	¢	0
0.0.0														e	e	0
			_											0	0	0
														0	0	0
			1	1	1	1	1	1	2	1	1	2	2		2	
				1	1	C	$\mathbf{D}(\mathbf{c})$	λ	Jo	lc	Ó	m	m	lr	١C	

Kyro 485 (8-ARM Prime+BigLittle Cores)

Prime Core	476	A76	476	A55 128 KB	А55 128 КВ
512 KB	256 КВ	256 KB	256 KB		
			20	48KB	

Hexagon 690 (DSP + AI)

- Quad threaded Scalar Core
- DSP + 4 Hexagon Vector Xccelerators
- New Tensor Xccelerator for AI
- Apps: Al, Voice Assistance, AV codecs

Adreno 640

- Vulkan, OpenCL, OpenGL ES 3.1
- Apps: HDR10+, HEVC, Dolby, etc
- Enables 8k-360° VR video playback
- 20% faster compared to Adreno 630



- Snapdragon X24 LTE (855 built-in) modem LTE Category 20
 Snapdragon X50 5G (external) modem (for 5G devices)
- Qualcomm Wi-Fi 6-ready mobile platform: (802.11ax-ready, 802.11ac Wave 2, 802.11ay, 802.11ad)

• Qualcomm 60 GHz Wi-Fi mobile platform: (802.11ay, 802.11ad)

- Bluetooth Version: 5.0
- Bluetooth Speed: 2 Mbps
- High accuracy location with dual-frequency GNSS.

Spectra 360 ISP

- New dedicated Image Signal Processor (ISP)
- Dual 14-bit CV-ISPs; 48MP @ 30fps single camera
- Hardware CV for object detection, tracking, streo depth process
- 6DoF XR Body tracking, H265, 4K60 HDR video capture, etc.

Qualcomm Development Board connected to (mcmurdo) HPZ820



- Connected Qualcomm board to HPZ820 through USB
- Development Environment: Android SDK/NDK
- Login to mcmurdo machine
 - \$ ssh –Y mcmurdo
- Setup Android platform tools and development environment \$ source /home/ngx/setup_android.source
- Run Hello-world on ARM cores
 - \$ git clone https://code.ornl.gov/nqx/helloworld-android
 - \$ make compile push run
- Run OpenCL example on GPU
 - \$ git clone https://code.ornl.gov/nqx/opencl-img-processing
 - Run Sobel edge detection

\$ make compile push run fetch

Login to Qualcomm development board shell

\$ adb shell

\$ cd /data/local/tmp

For more information or to apply for an account, visit https://excl.ornl.gov/

RISC-V



Hardware

Open-source cores:

Foundation

Rocket, BOOM, RI5CY, Ariane, PicoRV32, Piccolo, SCR1, Hummingbird, ...

Commercial core providers: Andes, Bluespec, Cloudbear, Codasip, Cortus, C-Sky, Nuclei, SiFive, Syntacore, ...

Inhouse cores: Nvidia, +others



DARPA









End-to-End System: Gnu Radio for Wifi on two NVIDIA Xavier SoCs

Xavier SoC



- Signal processing: An opensource implementation of IEEE-802.11 WIFI a/b/g with GNR OOT modules.
- Input / Output file support via Socket PDU (UDP server) blocks
- Image/Video transcoding with OpenCL/OpenCV







• Preliminary SDR Application Profiling:

- Created fully automated GRC profiling toolkit
- Ran each of the 89 flowgraph for 30 seconds
- Profiled with performance counters
- Major overheads:
 - Python glue code (libpython), O/S threading & profiling (kernel.kallsysms, libpthread), libc, ld, Qt
- Runtime overhead:
 - Will require significant consideration when run on SoC
 - Cannot be executed in parallel
 - Hardware assisted scheduling is essential

Library	Percentage
[kernel.kallsyms]	27.8547
libpython	18.6281
libgnuradio	11.7548
libc	7.7503
ld	3.8839
libvolk	3.7963
libperl	3.7837
[unknown]	3.6465
libQt5	2.9866
libpthread	2.1449





- GNR-Tools
 - PY1Q2: Three tools are released
 - Block-level Ontologies [ontologyAnalysis]
 - Following properties are extracted from a batch of block definition files: Descriptions and IDs, source and sink ports (whether input/output is scalar, vector or multi-port), allowed data types, and additional algorithm-specific parameters
 - Flowgraph Characterization [workflowAnalysis]
 - Characterization of GNR workloads at the flowgraph level.
 - Scripts automatically run for for 30 seconds and reports a breakdown of high-level library module calls
 - Design-space Exploration [designSpaceCL]
 - Script to run 13 blocks included in gr-clenabled
 - Both on a GPU and on a single CPU core
 - By using input sizes varying between 24 and 227 elements.
 - PY1Q3: Two more tools are added
 - cgran-scraper
 - GRC-analyzer

	C A http	os://code.orni.gov/tub/gnr-t	ools	A	14	
	Projects 🗸 Gr	oups 🗸 🛛 More 🗸	G	3 ~	Search	or jump to
;	Belviranli, Mehme	t E 🗉 GNR-Tools 🖤 Details				
	G GI	NR-Tools @ oject ID: 4474				
	0 - 05	Star 0 🦞 Fork 0	Clone 🐱			
	Add license	-0-1 Commit 🦻 1 Branch	n Ø O Tags	3 82	KB Files	2
		A CONTRACTOR OF A CONTRACTOR O				
1	master initial Belvir	gnr-tools / + commit anli, M., E authored 1 month	ago			
	master initial Belvir	gnr-tools / + commit anli, M., E authored 1 month	ago Add COM	ITRIBU	JTING	€ Add Ku
R 1	master initial Belvir	gnr-tools / + commit anli, M., E authored 1 month Add CHANGELOG	ago Add COM	ITRIBU	JTING	€ Add Ku
1	master initial Belvin	gnr-tools / +	ago Add COM Las init	NTRIBL st com	JTING mit	€ Add Ku
8 11 6	master initial Belvir README Name designSp ontology/	gnr-tools / + commit anli, M., E authored 1 month Add CHANGELOG aceCL Analysis	ago Add COM Las init init	ITRIBU St com ial con	JTING mit nmit	€ Add Ku
1 1	master initial Belvir README Name designSp ontology/ workflow/	gnr-tools / + commit anli, M., E authored 1 month add CHANGELOG aceCL Analysis Analysis	ago Add COM Las init init init	NTRIBU st com ial con ial con	JTING mit arnit arnit	€ Add Ku





Block proximity analysis

- Creates a graph:
 - <u>Nodes</u>: Unique block types
 - Edges: Blocks used in the same GRC file.
 - Every co-occurrence increases edge weight by 1.
- This example was run
 - With --mode proximityGraph
 - On randomly selected sub-set of GRC files

borip-USRP-UHD.grc	live_signal_detection.grc
cdma_tx_hier1.grc	psk_burst_ldpc_tx.grc
cdma_tx_hier.grc	psk_burst_tx.grc
dsat.grc	rfnoc_digital_gain_network_host.grc
dsss_sim_perfekt_sync_fg_without_fec.grc	rtty_decode.grc
dvbt_tx_demo_8k_QPSK_rate78.grc	run_RootMUSIC_lin_array_simulation.gr
fbmc_frame_generator_perf_test.grc	sat_1kuns_pf.grc
flarm_2chan.grc	sat_3cat_2.grc
frontend_lilacsat1_rx_fcdpp.grc	snapshot-approach.grc
fsk_tx.grc	symbol_differential_filter_phases.grc
ieee802_15_4_OQPSK_PHY.grc	symbol_sampling.grc
jy1sat.grc	tx_usrp.grc
kr01.grc	usrp-input.grc











Aspen: Abstract Scalable Performance Engineering Notation



K. Spafford, et al, "Aspen: A Domain Specific Language for Performance Modeling," in Proc. SC12.



64

GNURadio Flowgraph to Aspen Application Model Conversion





66

Graph-Based Abstract Machine Model



class Zynq::Board-ZCU102 : Aspen::CompoundNode {
 // Processing units
 Zynq::APU cpu;
 ARM::Mali400MP2 gpu;
 ARM::CortexR5 rpu;
 Xilinx::UltraScale+<nFPUs=400M> fpga;

// Memory
Aspen::DDR3<freq=2000MHZ, CL=16> systemMemory;

// Memory controllers, switchs, mmus
Zynq::SMMU smmu;
Aspen::Switch<bw=100GBs, latency= 25ns> lpSwitch;
Aspen::Switch<bw=1TBs, latency= 35ns> centralSwitch;
Aspen::PCIController<ver=3, totalLanes=24> pciController;

Nodes

Edges

Graph

CAK RIDGE

National Laboratory

// Define interconnects (edges)
Aspen::Bus<bw=400GBps> cci_fp;
Aspen::Bus<bw=100GBps> cci_lp;
Aspen::PCIe<version=3,lane=16> pcieBus;

@add

cpu --cci_fp-- smmu; gpu --cci_fp-- smmu; fpga --cci_fp-- smmul systemMemory --cci_fp[2]-- smmu; // Multiple links

smmu --cci_fp-- centralSwitch; smmu --cci_fp-- pciController; fpga --cci_fp[2]-- centralSwitch

lpSwitch --cci_fp-->> smmu; // Unidirectional link
lpSwitch <<--cci_fp-- centralSwitch
rpu --cci_lp[2]-- lpSwitch;</pre>

pciController --pcieBus -->> Aspen::OUTPUT
pciController <<--pcieBus -->> Aspen::INPUT



DARPA

Programming Systems







- OpenARC is the first opensourced, OpenACC/OpenMP compiler supporting Altera FPGAs, in addition to NVIDIA/AMD GPUs and Intel Xeon Phis.
- OpenARC is a high-level intermediate representation based, extensible compiler framework, where various performance optimizations, traceability mechanisms, fault tolerance techniques, etc., can be built for the complex heterogeneous computing.







75

Heterogeneous Architecture Support by OpenARC





- Ported the OpenACC version of the GNU Radio blocks to OpenMP3 (CPU target), CUDA (GPU target), and OpenCL (GPU target) and compared against the reference CPU version.
- Tested Platform: NVIDA Jetson Xavier (8-core ARM CPU, NVIDIA Volta GPU, two NVDLA Engines and VLIW Vision Processor)





- OpenARC automatically generates a structured Aspen performance model from the ported OpenACC code of the GNU Radio blocks.
- Aspen performance prediction tools digest the generated Aspen models and derive performance predictions for the target application.





DARPA

Programming Systems





Cosmic Runtime and Scheduler

- Framework for programming extremely heterogeneous systems
 - Programming model and programming model runtime
 - Maximize resource utilizations
 - Abstract low-level architecture details from programmers
 - Dynamically schedule work to available resources
- Key programming features:
 - Scheduler dispatches application tasks to available computing resources
 - Asynchronous execution of runnable tasks
 - Devices are managed by the scheduler and presented as "Processing Elements" to users
 - Independent applications submit tasks without having to synchronize with each other
 - Simplified APIs and programming model (e.g., compared to OpenCL)
- Flexibility:
 - Provides a scheduling framework in which new scheduling algorithm can be plugged in
 - Multiple scheduling algorithms co-exist
 - Users don't need to port code when running on different systems
 - Executing tasks on different PEs doesn't require user intervention or code modification
 - Resources allocated at the last moment







82

Exploiting Parallelism in SDR





Cosmic ISR / Prep

- ISR assumes that user application ...
 - Written in high level, performance portable programming model (e.g., OpenACC or OpenCL if nec)
 - OpenARC presented in last section
 - Has target code versions generated appropriate versions of target system code
 - JIT is possible for OpenCL targets (except FPGA)
- ISR contains specific RT modules for each device
- ISR sets up dependencies as specified by compiler, user
- ISR creates catalog of data to orchestrate data movement across disparate device memories





- During execution, ISR must
 - Discover available devices
 - Pick the most appropriate device for the task
 - Maintain dependencies
 - Orchestrate data movement
- Device selection uses any number of policies
 - Random, Round-robin, profiling, hints, ontology, performance models (Aspen)
 - ISR must also monitor existing device work to make tradeoffs
- Current support for
 - AMD GPU
 - NVIDIA GPU
 - CPU
 - Xeon Phi
 - Intel FPGA







Introspective Layer

- OpenCL provides a good compatibility layer but doesn't provide sufficient introspective feedback: •
 - Performance counters •
 - Interference counters •
 - Power/Energy metrics .
 - Temperature sensors •



Recap

- Motivation: Recent trends in computing paint an ambiguous future
 - Multiple architectural dimensions are being (dramatically) redesigned: Processors, node design, memory systems, I/O
 - Complexity is our main challenge
- Applications and software systems across many areas are all reaching a state of crisis
 - Need a focus on performance portability
- ORNL Cosmic project investigating design and programming challenges for these trends in SDR
 - Performance modeling and ontologies
 - Performance portable compilation to many different heterogeneous architectures/SoCs
 - Intelligent scheduling system to automate discovery, device selection, and data movement
 - Targeting wide variety of existing and future architectures (DSSoC and others)

• Visit us

- We host interns and other visitors year round
 - Faculty, grad, undergrad, high school, industry
- Jobs in FTG
 - Postdoctoral Research Associate in Computer Science
 - Software Engineer
 - Computer Scientist
 - Visit <u>https://jobs.ornl.gov</u>
- Contact me <u>vetter@ornl.gov</u>



Bonus Material



ASCR Extreme Heterogeneity Workshop

January 23-25, 2018 Virtual Meeting

- Goal: Identify Priority Research Directions for Computer Science needed to make future supercomputers usable, useful and secure for science applications in the 2025-2040 timeframe
 - Note that <u>quantum computing</u> was defined as out of scope by ASCR.
- Primary focus on the software stack and programming models/environments/tools
- 150+ participants: DOE labs, academia, and industry
- White papers solicited (106 received!) to contribute to the FSD, identify potential participants, and help refine the agenda
- First ASCR workshop to use Basic Research Needs format (BES inspired)
 - Summit, Summit report, Factual Status Document, whitepapers, BRN/PRD result
- Organizing Committee
 - Jeffrey Vetter (ORNL), Lead Organizer and Program Committee Chair
 - Ron Brightwell (Sandia-NM), Pat McCormick (LANL), Rob Ross (ANL), John Shalf (LBNL)
 - Lucy Nowell, ASCR Program Manager
- Program Committee Members
 - Katy Antypas (LBNL, NERSC), David Donofrio (LBNL), Maya Gokhale (LLNL), Travis Humble (ORNL), Catherine Schuman (ORNL), Brian Van Essen (LLNL), Shinjae Yoo (BNL)

https://orau.gov/exheterogeneity2018/ https://doi.org/10.2172/1473756





Future Technologies Group (FTG)

Jeffrey S. Vetter, Group Leader

The Future Technologies Group performs research in core technologies for emerging generations of high-end computing architectures, including prototype computer architectures and experimental software systems. We investigate these technologies with the goal of improving the performance, energy efficiency, reliability, and productivity of these architectures for our sponsors and applications teams. See <u>http://ft.ornl.gov</u>.





Key Technical Areas

- Heterogeneous
 architectures
- Deep memory hierarchies including non-volatile memory
- Performance measurement, analysis, simulation, and modeling of emerging architectures.
- Programming systems to address emerging architectures

Mathematics Division

 Beyond Moore's Computing

Software Artifacts

- Scalable Heterogeneous Computing Benchmarks (SHOC)
- mpiP
- DESTINY
- Aspen
- OpenARC
- Papyrus
- NVL-C
- Oxbow
- LLVM Clacc and Parallel IR
- DRAGON
- RISC-V Extensions

Sponsors

- DOE ASCR, BER
- DOE Exascale Computing
 Project
- DOE SciDAC
- DARPA
- ORNL LDRD
- National Science Foundation
- Department of Defense
- NIH

Impact

rria

- Publications in SC, ICS, HPDC, TPDS, DATE, PLDI, IPDPS, Trans VLSI, etc.
- Two Gordon Bell awards
- NSF Keeneland

https://www.thebroadcastbridge.com/content/entry/1094/altera-announces-arria-10-2666mbps-ddr4-memory-fp

- DOE Titan
- IEEE TCHPC Early Career
- IEEE Fellows
- ~100 interns
- ~130 FTG seminars



FusionIO



Progre	ssion of Expe	erimental Computing	TRL 7-9 Operational
TRL 1-3 Basic • Examples: nanotube memristor- neuromor chip-level photonics quantum	Concepts carbon- computing, -based phic computing, silicon , universal computing	TRL 4-6 Emerging • Examples: FPGAs in HPC, TrueNorth, SpiNNaker, D- Wave, Emu, many SoC- based systems, TPU, Gen-Z, NoCs, near-memory computing • Evaluate, Set Emerging Core • Evaluate, Set • Evaluate, Set <td< th=""><th> Examples: Titan, Cori, Mira, Summit, BlueWaters, Keeneland, Stampede, Tsubame2.5 elect, and Improve aputing Technologies Production </th></td<>	 Examples: Titan, Cori, Mira, Summit, BlueWaters, Keeneland, Stampede, Tsubame2.5 elect, and Improve aputing Technologies Production
"Be	nch" System	CS & Math Research	
"Be Programming	nch" System Assembly language, or less	CS & Math Research Few, if any, development tools	Language support and compilers.
Programming OS-R	nch" System Assembly language, or less Manual	CS & Math Research Few, if any, development tools Specialized programming environments and OSs	Language support and compilers. Commodity OS & runtime systems
Programming OS-R Scale	nch" System Assembly language, or less Manual Small collections of devices	CS & Math Research Few, if any, development tools Specialized programming environments and OSs Single to hundreds of engineered processing elements	 Language support and compilers. Commodity OS & runtime systems >10,000 processing elements
"Be Programming OS-R Scale Performance	nch" System Assembly language, or less Manual Small collections of devices Analytical projections based on device empirical evaluation.	 CS & Math Research Few, if any, development tools Specialized programming environments and OSs Single to hundreds of engineered processing elements Analytical projections or simulation based on component or pilot system empirical evaluation. 	 Language support and compilers. Commodity OS & runtime systems >10,000 processing elements Empirical evaluation of prototype and final systems.
ProgrammingOS-RScalePerformanceApps	nch" System Assembly language, or less Manual Small collections of devices Analytical projections based on device empirical evaluation. Small encoded kernels	 CS & Math Research Few, if any, development tools Specialized programming environments and OSs Single to hundreds of engineered processing elements Analytical projections or simulation based on component or pilot system empirical evaluation. Architecture-aware algorithms; Mini-apps; Small applications 	 Language support and compilers. Commodity OS & runtime systems >10,000 processing elements Empirical evaluation of prototype and final systems. Numerical libraries; Full scale applications

ORNL ExCL Model

https://excl.ornl.gov

- Provide low-level access to emerging computer architectures to encourage experimentation and prototyping of new hardware and software solutions.
- Not just testbeds, but staff and software environments to support this mode of operation.

ExCL Common Infrastructure



ExCL Technology Pillars

