


„PSEUDO-RANDOM NUMBERS GENERATORS IMPLEMENTED WITH FPGA TECHNOLOGY”

Cracow Grid Workshop 2017



Marek Wróblewski¹, Marek Sawerwain¹
¹ Institute of Control & Computation Engineering
University of Zielona Gora

M.Wroblewski@issi.uz.zgora.pl, M.Sawerwain@issi.uz.zgora.pl



UNIWERSYTET
ZIELONOGÓRSKI

Agenda

1. Introduction
2. Pseudo random number generators
3. PRNGs implementations with FPGA
4. Performance details
5. Summary
6. References

Generating pseudo-random numbers is a very important task in the context of many computational methods, e.g.


- based on the Monte Carlo method,
- cryptography applications.

Important to know the efficiency and quantity of energy needed to efficiently generate large amounts of value from pseudorandom numbers generators.

Scalable of FPGA technology.

Introduction

The general scheme for building a typical FPGA. The main element is the so-called lookup-table (LUT), which allows you to build any Boolean functions. There are also BRAM - BLOCK RAM memory units that act as fast auxiliary memory, which is capable of working with any clock allowed by a particular FPGA.



Pseudo random number generators

List of periods for individual generators and indication of the most important parameters characterizing a given pseudorandom string generator.

Generator	Parameters	Period
MRG32k3a	—	$3.1 \cdot 10^{57}$
MT19937	—	$4.3 \cdot 10^{6001}$ (or $2^{19937} - 1$)
GM19	$k=15, q=28, g=2^{(19)} - 1$	$2.7 \cdot 10^{11}$
GM31	$k=11, q=14, g=2^{(31)} - 1$	$4.6 \cdot 10^{18}$
GM61	$k=24, q=74, g=2^{(61)} - 1$	$5.3 \cdot 10^{36}$
LFSR113	—	$1.0 \cdot 10^{34}$
XORSHIFT	$k=5$	2^{160}
MWC256	$k=257$	2^{8222}
CMWC4096	$k=4097$	10^{33000}

Pseudo random number generators

Mersenne Twister (MT):

$$x_{k+n} = x_{k+m} \oplus (x_k^u \oplus \dots \oplus x_{k+1}^l) A$$

MRG32k3a:

$$X_{n+1} = AX_n \pmod{m_1}, Y_{n+1} = BY_n \pmod{m_2}$$

LFSR113:

$$X_n = (X_{n-p} + X_{n-p+q}) \pmod{2}, U_n = \sum_{i=1}^{32} X_{ns+i-1} 2^{-i}$$

Pseudo random number generators


GM19, GM31 and GM61:

$$\begin{pmatrix} x_i^{(n)} \\ y_i^{(n)} \end{pmatrix} = M \begin{pmatrix} x_i^{(n-1)} \\ y_i^{(n-1)} \end{pmatrix} \pmod{g},$$

$$a^{(n)} = \sum_{i=0}^{s-1} [2x_i^{(n)} / g] \cdot 2^i.$$

PRNGs implementations with FPGA

Xilinx Virtex-7 FPGA VC707



Fot. <https://dev.sifive.com>

PRNGs implementations with FPGA

Xilinx Virtex-7 FPGA VC707

Clocking

- Fixed Oscillator with differential 200MHz output used as the “system” clock for the FPGA
- Programmable Oscillator with 156.250 MHz as the default output and frequency targeted for Ethernet applications but oscillator is programmable for many end uses
- Differential SMA clock input
- Differential SMA GTX reference clock input
- Jitter attenuated clock used to support CPRI/OBSAI applications that perform clock recovery from a user-supplied SFP/SFP+ module

Configuration

- Onboard JTAG configuration circuitry to enable configuration over USB
- JTAG header provided for use with Xilinx download cables such as the Platform Cable USB II
- 128MB (1024Mb) Linear BPI Flash for PCIe® Configuration
- 16MB (128Mb) Quad SPI Flash

Expansion Connectors

- FMC1 – HPC (8 XCVR, 160 single ended or 80 differential (34 LA pairs, 24 HA pairs, 22 HB pairs) user-defined pins)
- FMC2 – HPC (8 XCVR, 116 single ended or 58 differential (34 LA pairs, 24 HA pairs) user-defined pins)
- Vadj supports 1.8V
- IIC

Communication & Networking

- Gigabit Ethernet GMII, RGMII and SGMII
- SFP+ transceiver connector
- GTX port (TX, RX) with four SMA connectors
- UART To USB Bridge
- PCI Express x8 gen2 Edge Connector (lay out for Gen3)

Memory

- 1GB DDR3 SODIMM 800MHz / 1600Mbps
- 128MB (1024Mb) Linear BPI Flash for PCIe Configuration
- SD Card Slot
- 8Kb IIC EEPROM

Control & I/O

- 5X Push Buttons
- 8X DIP Switches
- Rotary Encoder Switch (3 I/O)
- AMS FAN Header (2 I/O)

Debug & Analog Input

- 8 GPIO Header, 9 pin removable LCD
- Analog Mixed Signal (AMS) Port

Display


- HDMI Video OUT
- 2 x16 LCD display
- 8X LEDs

Power

- 12V wall adapter or ATX
- Voltage and Current measurement capability

PRNGs implementations with FPGA

Just enter the code in the classic ANSI C language to get a complete conversion and hardware implementation. Automatic implementation of resources in FPGA.



Source: Vivado Design Suite User Guide High-Level Synthesis UG902

PRNGs implementations with FPGA

The screenshot displays the Vivado HLS IDE interface for a project named 'rndNumFPGAHLs-gm19-VC707'. The main editor window shows the source code for 'gm19hls.h' and 'gm19hls.cpp'. The code defines several modular integer functions for generating random numbers:

```
44 /*  
45 unsigned int moduint(unsigned int a, unsigned int b)  
46 {  
47     return a - ( b * (unsigned int) ( a / b ) );  
48 }  
49 */  
50  
51 unsigned int moduint_by_gm19_g(unsigned int a)  
52 {  
53     #pragma HLS resource variable=a core=FAddSub_nodsp  
54     #pragma HLS RESOURCE variable=gm19_g core=FMul_nodsp  
55     return a - ( gm19_g * (unsigned int) ( a >> 19 ) );  
56 }  
57  
58  
59 unsigned long long modullint(unsigned long long a, unsigned long long b)  
60 {  
61     return a - ( b * (unsigned long long) ( a / b ) );  
62 }  
63  
64  
65 unsigned int moduint_by32(unsigned int a)  
66 {  
67     return a - ( 32 * (unsigned int) ( a >> 5 ) );  
68 }  
69  
70 unsigned int moduint_by2(unsigned int a)  
71 {  
72     return a - ( 2 * (unsigned int) ( a >> 1 ) );  
73 }  
74  
75
```

The right-hand pane shows the 'Outline' window, listing the symbols defined in the header file, including constants and function declarations.

The bottom console window displays the synthesis log, indicating that the C synthesis is complete. Key statistics include a peak memory usage of 207.652 MB and a total elapsed time of 20.065 seconds.

```
Vivado HLS Console  
INFO: [RTMG 210-282] Generating pipelined core: 'gm19_top_urem_39nibs_div'  
INFO: [RTMG 210-278] Implementing memory 'gm19_top_x_GM19S_jbC_ram' using block RAMs with power-on initialization.  
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 207.652 ; gain = 157.828  
INFO: [SYSC 207-301] Generating SystemC RTL for gm19_top.  
INFO: [VHDL 208-304] Generating VHDL RTL for gm19_top.  
INFO: [VLOG 209-307] Generating Verilog RTL for gm19_top.  
INFO: [HLS 200-112] Total elapsed time: 20.065 seconds; peak allocated memory: 154.434 MB.  
Finished C synthesis.
```

PRNGs implementations with FPGA

The screenshot displays the Vivado HLS interface for a project named 'mdNumFPGAHLs-gm19-VC707'. The main window shows the 'Synthesis Report for 'gm19_top'', which is divided into several sections:

- General Information:** Provides details about the synthesis process, including the date (Wed Oct 18 10:18:03 2017), version (2016.4), project name, solution name, product family (virtex7), and target device (xc7vx485tffg1761-2).
- Performance Estimates:** This section is expanded to show timing and latency data.
 - Timing (ns):** A summary table shows the clock 'ap_clk' with a target of 5.00 ns, an estimated value of 4.38 ns, and an uncertainty of 0.63 ns.
 - Latency (clock cycles):** A summary table shows that the latency is currently unknown, with all values marked as '?' and a type of 'none'.

At the bottom of the window, the 'Vivado HLS Console' displays the following log messages:

```
Vivado HLS Console
INFO: [RTMG 210-282] Generating pipelined core: 'gm19_top_urem_39nibs_div'
INFO: [RTMG 210-278] Implementing memory 'gm19_top_x_GM195_jbC_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 207.652 ; gain = 157.828
INFO: [SVSC 207-301] Generating SystemC RTL for gm19_top.
INFO: [VHDL 208-304] Generating VHDL RTL for gm19_top.
INFO: [VLOG 209-307] Generating Verilog RTL for gm19_top.
INFO: [HLS 200-112] Total elapsed time: 20.065 seconds; peak allocated memory: 154.434 MB.
Finished C synthesis.
```

PRNGs implementations with FPGA

In the GM and MT generators for loops use unroll-loop. Optimization technology contribute to increased performance, for example for the GM19 generator, unroll loop expansion can be done manually or use the #pragma HLS UNROLL expression:

```
gm19_genRand_fl1: for(i=0;i<32;i++) {  
#pragma HLS UNROLL  
    x_GM19S_default[old][i] =  
        moduint_by_gm19_g( (gm19_qg+gm19_k*x_GM19S_default[New][i] -  
            gm19_q*x_GM19S_default[old][i]) );  
}
```

PRNGs implementations with FPGA

For example, to increase performance in GM generators, modulo division by g is implemented as follows:

```
ullint modullint_by_gm31_g(ullint a) {  
    return a - ( gm31\_g * (ullint) (a >> 31) );  
}
```

The use of multiplication and bit shift significantly improves performance, "ullint" is a redefinition of an unsigned long long int.

PRNGs implementations with FPGA

The amount of hardware resources (where BRAM means block-ram and FPGA has direct access to it, DSP - computational unit for realisation Arithmetics operations, FF - ip-ops and LUT - Lookup table) of the Virtex 7 VC707 FPGA for the pseudo-random sequence generators used. The parentheses give an approximate percentage as the type of resources used throughout the entire layout used (the total number of individual resources is the last row in the table).

	BRAM18K	DSP48E	FF	LUT
GM19	2 ($\approx 0\%$)	40 (1%)	11553 (1%)	16173 (5%)
GM31	4 ($\approx 0\%$)	44 ($\approx 1\%$)	9422 ($\approx 1\%$)	10354 ($\approx 3\%$)
GM61	8 ($\approx 0\%$)	224 (8%)	32808 (5%)	36842 (12%)
LFSR113	0 (0%)	0 (0%)	283 ($\approx 0\%$)	769 ($\approx 0\%$)
MGR32K3	0 (0%)	232 (8%)	4010 ($\approx 0\%$)	5070 (1%)
MT19937	2 ($\approx 0\%$)	14 ($\approx 0\%$)	914 ($\approx 0\%$)	2009 ($\approx 0\%$)
XORSHIFT	0 (0%)	4 ($\approx 0\%$)	356 ($\approx 0\%$)	795 ($\approx 0\%$)
MWC256	2 ($\approx 0\%$)	4 ($\approx 0\%$)	411 ($\approx 0\%$)	4149 ($\approx 1\%$)
CMWC4096	8 ($\approx 0\%$)	2 ($\approx 0\%$)	2337 ($\approx 0\%$)	67663 ($\approx 22\%$)
Total:	2060	2800	607200	303600

Performance details for GM61

A few remarks:

- 200 MHz clock is used
- The basic version of the code running in the FPGA environment needed 6786 clock cycles.
- The loop for extraction (unroll) resulted in 3329 clock cycles.
- Our own modulo operation resulted in 145 clock cycles.
- Two modifications of the code gave 46 times the acceleration.
- Methods built into the HLS environment are not optimized for performance and hardware resources used by the FPGA.
- One generator needs 0.242W (estimation).

Performance details

Time results for generating 10^8 pseudorandom numbers using the implementation using the Intel i7 4790k 4.0 GHz processor.
In addition to the selected generators, performance results were also presented using SSE intrusions.

Generator	Time in sec.		Numbers per sec.	
	without OPT	opt -O2	without OPT	Z opt -O2
GM19	34,35	8,16	2,910,731	12,242,678
GM19 SSE	1,50	1,37	66,513,021	72,858,343
GM31	42,02	8,18	2,379,779	12,214,872
GM31 SSE	1,96	1,77	50,975,653	56,461,881
GM61	99,18	55,17	1,008,219	1,812,480
GM61 SSE	4,42	4,27	22,601,746	23,417,352
MRG32k3a	2,83	2,10	35,232,516	47,568,946
MRG32k3a SSE	0,49	0,37	200,005,120	265,832,590
MT19937	0,73	0,29	136,274,611	342,655,152
MT19937 SSE	0,27	0,21	366,287,485	474,985,821
LFSR113	0,67	0,31	147,794,142	314,005,657
LFSR113 SSE	0,57	0,56	173,211,521	175,980,059
XORSHIFT	0.30	0.20	333,333,333	500,000,000
MWC256	0.42	0.18	238,095,238	555,555,555
CMWC4096	0.43	0.21	238,095,238	476,190,476

Performance details

The performance of a single generator described by the number of clock (termed clks per num.) necessary to determine the next pseudorandom number and the quantity of random numbers generated per one second (termed PRNs/sec.) assuming that we will use a 200 MHz clock.

Generator	GM19	GM31	GM61
clks per num.	65	160	145
PRNs/sec.	3,076,923	1,250,000	1,379,310
Generator	MRG32k3a	MT19937	LFSR113
clks per num.	99	9242	1
PRNs/sec.	2,020,202	13,497,728	200,000,000
Generator	XORSHIFT	MWC256	CMWC4096
clks per num.	6	8	6
PRNs/sec.	33,333,333	25,000,000	33,333,333

Performance details

The developed RNGFPGLIB library offers access to numerical generators RNGs of the following types: LFSR113, GM19, GM31, GM61, MRG32k3a, MT19937, as well as XORSHIFT, MWC256, CMWC4096.

The library code is based on the code in the original versions presented by the Authors of the individual solutions.

However, to get higher performance or significantly reduce the number of resources modifications are required.

Although it should be noted that the original code can be used as a basis for implementing an algorithm in the FPGA.

However, the performance will be lower.

<https://github.com/qMSUZ/PRNGFPGLIB>

1. The performance achieved depends on the type of generator.
2. Ease of implementation of many generators.
3. Ability to scale performance according to the needs of the task.
4. Lower energy consumption for generating a single number.

References

1. Barash, L., Shchur, L.N.: Periodic orbits of the ensemble of Sinai-Arnold cat maps and pseudorandom number generation, *Phys. Rev. E* 73 (2006) 036701.
2. Barash, L.Yu., Shchur, L.N.: RNGSSELIB: Program library for random number generation, SSE2 realization, *Computer Physics Communications*, Vol. 182, Issue 7, pp. 15181527 (2011).
3. Barash, L.Yu.: Applying dissipative dynamical systems to pseudorandom number generation: Equidistribution property and statistical independence of bits at distances up to logarithm of mesh size, *Europhys. Lett.* 95 pp. 10003 (2011).
4. Grassberger, P.: On correlations in good random number generators, *Phys. Lett.* 181 (1993) 43.
5. L'Ecuyer, P.: Good parameters and implementations for combined multiple recursive random number generators. *Operations Research*, Vol. 47, Issue 1, pp.159{164 (1999).
6. L'Ecuyer, P.: Tables of Maximally-Equidistributed Combined LFSR Generators, *Math. of Comp.*, 68(255) (1999) 261269.
7. L'Ecuyer, P.: Random number generation with multiple streams for sequential and parallel computing. In: *Proc. of the 2015 Winter Simulation Conf. (WSC)*, Yilmaz, L., Chan, W.K.V., Moon, I., Roeder, T.M.K., Macal, C., Rossetti, M.D. Eds., Huntington Beach, CA, 2015, pp. 31 { 44 (2015).

Thank you
for your attention