

16-Bit CCD/CIS Analog Signal Processor

Features

- · Operating voltage: 3.3V
- Low power consumption at 56mW
- Power-down mode: Under 1μA (clock timing keep low)
- 16-bit 6 MSPS A/D converter
- · Guaranteed no missing codes
- 1~6 programmable gain
- · Supports CDS/SHA mode

- ±200mV programmable offset Input clamp circuitry
- Internal voltage reference
- Multiplexed byte-wide output (8+8 format)
- Programmable 3-wire serial interface
- 3.3V digital I/O compatibility
- 28-pin SSOP (209mil) package

Applications

Low power flatbed document scanners


General Description

The HT82V36 is a complete analog signal processor for CCD imaging applications. It features a 1-channel architecture designed to sample and condition the outputs of linear CCD arrays. It consists of an input clamp, Correlated Double Sampler (CDS), offset DAC and Programmable Gain Amplifier (PGA), and a low power 16-bit A/D converter.

The CDS amplifiers may be disabled for use with sensors such as Contact Image Sensors (CIS) and CMOS active pixel sensors, which do not require CDS.


The 16-bit digital output is multiplexed into an 8-bit output word that is accessed using two read cycles. The internal registers are programmed through a 3-wire serial interface, which provides gain, offset and operating mode adjustments.

Block Diagram





Pin Assignment



Pin Description

| Pin No. | Pin Name | I/O | Description |
|---------|----------|-------|----------------------------------|
| 1 | CDSCLK1 | DI | CDS reference clock pulse input |
| 2 | CDSCLK2 | DI | CDS data clock pulse input |
| 3 | ADCCLK | DI | A/D sample clock input |
| 4 | ŌĒ | DI | Output enable, active low |
| 5 | DRVDD | Р | Digital driver power |
| 6 | DRVSS | Р | Digital driver ground |
| 7~14 | D7~D0 | DO | Digital data output |
| 15 | SDATA | DI/DO | Serial data input/output |
| 16 | SCLK | DI | Clock input for serial interface |
| 17 | SLOAD | DI | Serial interface load pulse |
| 18, 27 | AVSS | Р | Analog ground |
| 19, 28 | AVDD | Р | Analog supply |
| 20 | REFB | AO | Reference decoupling |
| 21 | REFT | AO | Reference decoupling |
| 23 | CML | AO | Internal reference output |
| 24 | VING | Al | Analog input |
| 25 | OFFSET | AO | Clamp bias level decoupling |
| 22, 26 | NC | _ | No connection |

Absolute Maximum Ratings

| Supply VoltageV _{SS} -0.3V to V _{SS} +3.6V | Storage Temperature50°C to 125°C |
|--|-----------------------------------|
| Input VoltageV _{SS} -0.3V to V _{DD} +0.3V | Operating Temperature25°C to 75°C |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

| Councile and | Domenton | Tes | t Conditions | N4: | T | M | 11 |
|-----------------|---------------------------|----------|--------------|----------------------|------|---------------------|------|
| Symbol | Parameter | V_{DD} | Conditions | Min. | Тур. | Max. | Unit |
| Logic Inp | uts | | | | | | |
| V _{IH} | High Level Input Voltage | _ | _ | 0.8×V _{DD} | _ | _ | V |
| V _{IL} | Low Level Input Voltage | _ | _ | _ | _ | 0.2×V _{DD} | V |
| I _{IH} | High Level Input Current | _ | _ | _ | 10 | _ | μА |
| I _{IL} | Low Level Input Current | _ | _ | _ | 10 | _ | μΑ |
| C _{IN} | Input Capacitance | Ī — | _ | _ | 10 | _ | pF |
| Logic Out | puts | | | | | | |
| V_{OH} | High Level Output Voltage | _ | _ | V _{DD} -0.5 | | _ | V |
| V _{OL} | Low Level Output Voltage | _ | _ | _ | _ | 0.5 | V |
| I _{OH} | High Level Output Voltage | _ | _ | _ | 1 | _ | mA |
| I _{OL} | Low Level Output Voltage | _ | _ | _ | 1 | _ | mA |

A.C. Characteristics

| Comple al | Domeston. | Tes | t Conditions | N4: | T | M | Unit | |
|-------------------|--------------------------------|-----------------|--------------|----------|------|----------|-------|--|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | Max. | Ullit | |
| Maximum | Conversion Rate | • | | • | | | | |
| t_{MAX} | CDS/SHA Mode | _ | _ | 6 | _ | _ | MHz | |
| Accuracy | (Entire Signal Path) | • | | • | | | | |
| | ADC Resolution | _ | _ | _ | 16 | _ | | |
| | Integral Nonlinear (INL) | _ | _ | _ | ±16 | _ | LSB | |
| | Differential Nonlinear (DNL) | _ | _ | -1 | _ | 2 | LSB | |
| | Offset Error | _ | _ | -100 | TBD | 100 | mV | |
| | Gain Error | _ | _ | _ | TBD | _ | %FSR | |
| Analog In | puts | | | | | ' | | |
| R _{FS} | Full-scale Input Range | _ | _ | 1.3 | 1.4 | 1.6 | Vp-p | |
| Vi | Input Limits | _ | _ | AVDD-0.3 | | AVDD+0.3 | V | |
| Ci | Input Capacitance | _ | _ | _ | TBD | _ | pF | |
| li | Input Current | _ | _ | _ | TBD | _ | μΑ | |
| Amplifiers | S | | | | | 1 | | |
| | PGA Gain at Minimum | _ | _ | _ | 1 | _ | V/V | |
| | PGA Gain at Maximum | _ | _ | _ | 5.85 | _ | V/V | |
| | PGA Gain Resolution | _ | _ | _ | 6 | _ | Bits | |
| | Programmable Offset at Minimum | _ | _ | _ | -200 | _ | mV | |
| | Programmable Offset at Maximum | _ | _ | _ | 200 | _ | mV | |
| | Offset Resolution | _ | _ | _ | 9 | _ | Bits | |
| Temperat | ure Range | | | | | | | |
| t _A | Operating | _ | _ | 0 | _ | 70 | °C | |
| Power Su | pplies | | | | | | | |
| V _{ADD} | AVDD | _ | _ | 3 | 3.3 | 3.6 | V | |
| V _{DRDD} | DRVDD | _ | _ | 3 | 3.3 | 3.6 | V | |
| Power Co | nsumption | | | · | | | | |
| P _{tot} | Total Power Consumption | _ | _ | _ | 56 | _ | mW | |
| | | | | | | | | |



Timing Specification

| Symbol | Parameter | Min. | Тур. | Max. | Unit | | | | | | |
|--------------------|-----------------------------------|------|------|------|--------|--|--|--|--|--|--|
| Clock Para | Clock Parameters | | | | | | | | | | |
| t _{ADCLK} | Pixel Rate Clock | 166 | _ | _ | ns | | | | | | |
| t _{ADH} | ADCCLK Pulse High Width | 80 | _ | | ns | | | | | | |
| t _{ADL} | ADCCLK Pulse Low Width | 80 | _ | | ns | | | | | | |
| t _{C1} | CDSCLK1 Pulse Width | 20 | _ | _ | ns | | | | | | |
| t _{C2} | CDS Mode CDSCLK2 Pulse Width | 20 | _ | _ | ns | | | | | | |
| t _{C3} | SHA Mode CDSCLK2 Pulse Width | 40 | _ | _ | ns | | | | | | |
| t _{C2ADF} | CDSCLK2 Falling to ADCCLK Falling | 60 | _ | _ | ns | | | | | | |
| t _{ADFC1} | ADCCLK Falling to CDSCLK1 Rising | 2 | _ | _ | ns | | | | | | |
| t _{ADFC2} | ADCCLK Falling to CDSCLK2 Rising | 2 | _ | _ | ns | | | | | | |
| t _{AD} | Analog Sampling Delay | 5 | _ | _ | ns | | | | | | |
| Serial Inter | face | ' | | | | | | | | | |
| f _{SCLK} | Maximum SCLK Frequency | 10 | _ | _ | MHz | | | | | | |
| t _{LS} | SLOAD to SCLK Setup Time | 10 | _ | _ | ns | | | | | | |
| t _{LH} | SCLK to SLOAD Hold Time | 10 | _ | _ | ns | | | | | | |
| t _{DS} | SDATA to SCLK Rising Setup Time | 10 | _ | _ | ns | | | | | | |
| t _{DH} | SCLK Rising to SDATA Hold Time | 10 | _ | _ | ns | | | | | | |
| t _{RDV} | Falling to SDATA Valid | 10 | _ | _ | ns | | | | | | |
| Data Outpu | ıt | · | • | | | | | | | | |
| t _{OD} | Output Delay | _ | 8 | _ | ns | | | | | | |
| | Latency (Pipeline Delay) | | 9 | _ | Cycles | | | | | | |

Functional Description

Integral Nonlinear (INL)

Integral nonlinear error refers to the deviation of each individual code from a line drawn from zero scale through positive full scale. The point used as zero scale occurs 1 /2 LSB before the first code transition. Positive full scale is defined as a level 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each particular code to the true straight line.

Differential Nonlinear (DNL)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Thus every code must have a finite width. No missing codes guaranteed to 16-bit resolution indicates that all 4096 codes, respectively, must be present over all operating ranges.

Offset Error

The first ADC code transition should occur at a level 1/2 LSB above the nominal zero scale voltage.

The offset error is the deviation of the actual first code transition level from the ideal level.

Gain Error

The last code transition should occur for an analog value 1/2 LSB below the nominal full-scale voltage.

Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between the first and last code transitions.

Aperture Delay

The aperture delay is the time delay that occurs when a sampling edge is applied to the HT82V36 until the actual sample of the input signal is held. Both CDSCLK1 and CDSCLK2 sample the input signal during the transition from high to low, so the aperture delay is measured from each clock's falling edge to the instant the actual internal sample is taken.



Internal Register Descriptions

| Register | Register Address | | | | Data Bits | | | | | | | | |
|---------------|------------------|------------|----|-----|-----------|----|-----|--------|------------------|-------------------------|-----------------|--------------|--|
| Name | A2 | A 1 | A0 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| Configuration | 0 | 0 | 0 | 0 | 0 | 1 | 1 | CDS on | Clamp Voltage | Enable Power Down | Output Delay | 1byte out | |
| Reserved | 0 | 0 | 1 | | | | | | | | | | |
| Reserved | 0 | 1 | 0 | | | | | | | | | | |
| PGA | 0 | 1 | 1 | Х | 0 | 0 | MSB | | | | | LSB | |
| Reserved | 1 | 0 | 0 | | | | | | | | | | |
| Reserved | 1 | 0 | 1 | | | | | | | | | | |
| Offset | 1 | 1 | 0 | MSB | | | | | | | | LSB | |
| Reserved | 1 | 1 | 1 | | | | | | | | | | |

Internal Register Map

| D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------|----------|----------|----------|---------------|------------|-----------------|--------------|--------------------------------|
| | | | | CDS operation | Clamp bias | Power-down | Output delay | 1 byte out (High-byte only) |
| Set to 0 | Set to 0 | Set to 1 | Set to 1 | 1=CDS mode* | 1=2.5V* | 1=On | 1=On | 1=On |
| | | | | 0=SHA mode | 0=2V | 0=Off (Normal)* | 0=Off* | 0=Off* |

Configuration Register Settings

Note: * Power-on default value


PGA Gain Register

Bits D7 and D6 in the register must be set low, and bits D5 through D0 control the gain range in 64 increments. See figure for a graph of the PGA gain versus PGA register code. The coding for the PGA register is straight binary, with an all zero words corresponding to the minimum gain setting (1x) and an all one word corresponding to the maximum gain setting (5.85x).

The PGA has a gain range from 1x (0dB) to 5.85x (15.3dB), adjustable in 64 steps. The Figure shows the PGA gain as a function of the PGA register code. Although the gain curve is approximately linear in dB, the gain in V/V varies in non-

linear proportion with the register code, according to the following the equation: Gain= $\frac{5.63}{1+4.85\times(\frac{63-G}{63})}$

Where G is the decimal value of the gain register contents, and varies from 0 to 63.



PGA Gain Transfer Function



| D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Gain (V/V) | Gain (dB) |
|----------|----------|----------|--------|--------|--------|--------|--------|---------|---------------|--------------|
| Set to 0 | Set to 0 | Set to 0 | MSB | | | | | LSB | | |
| 0 | 0 0 | 0 | 0 | 0 | 0 0 | 0 | 0 | 0* 1 | 1.0 1.013 | 0.0 0.12 |
| 0 | 0 0 | 0 0 | 1 1 | 1 1 | 1 1 | 1 1 | 1 1 | 0 1 | 5.43 5.85 | 14.7 15.3 |

PGA Gain Register Settings

Note: * Power-on default value

Offset Register


Bits D8 through D0 control the offset range from -200 mV to 200 mV in 512 increments.

The coding for the offset registers is sign magnitude, with D8 as the sign bit. The Table shows the offset range as a function of the bits D8 through D0.


| D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Offset (mV) |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------|
| MSB | | | | | | | | LSB | |
| 0 | 0 0 | 0 | 0 0 | 0 0 | 0 0 | 0 | 0 0 | 0* 1 | 0 0.78 |
| 0 1 1 | 1 0 0 | 1 0 1 | 200 0 -0.78 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | –200 |

Note: * Power-on default value

Timing Diagrams




Serial Write Operation Timing




Serial Read Operation Timing





1-Channel CDS Mode Timing




1-Channel SHA Mode Timing




Application Circuits

The recommended circuit configuration for 1-channel CDS mode operation is shown below. The recommended input coupling capacitor value is $0.1\mu F$ (see circuit operation section for more details).

A single ground plane is recommended for the HT82V36. A separate power supply may be used for DRVDD, the digital driver supply, but this supply pin should still be decoupled to the same ground plane as the rest of the HT82V36. The loading of the digital outputs should be minimized, either by using short traces to the digital ASIC, or by using external digital buffers. All $0.1\mu F$ decoupling capacitors should be located as close as possible to the HT82V36 pins.







Note: For the SHA Mode, all of the above considerations also apply, except that the analog input signal is directly connected to the HT82V36 without using a coupling capacitor. The OFFSET pin should be grounded if the input to the HT82V36 is to be referenced to ground, or a dc offset voltage should be applied to the OFFSET pin in situation where a coarse offset needs to be removed from the input.




Package Information

28-pin SSOP (209mil) Outline Dimensions







| C. mahal | | Dimensions in mil | |
|----------|------|-------------------|------|
| Symbol | Min. | Nom. | Max. |
| А | 291 | _ | 323 |
| В | 196 | _ | 220 |
| С | 9 | _ | 15 |
| C' | 396 | _ | 407 |
| D | 65 | _ | 73 |
| E | _ | 25.59 | _ |
| F | 4 | _ | 10 |
| G | 26 | _ | 34 |
| Н | 4 | _ | 8 |
| α | 0° | _ | 8° |



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, Ćhina 518031

Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031

Tel: 010-6641-0030, 6641-7751, 6641-7752

Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538

Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2004 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.