

Introduction to LEON3, GRLIB



Adi Katav

akatav@kaltech.co.il

6201129 4(0) 972+ Ext 101

www.KALtech.co.il

Few words about KAL:



- **KAL provides professional ASIC consultancy for Digital/Analog ASIC Projects**
- **Silicon IP services**
- **Projects**
- **More info at our web site**

COMPANY INFORMATION





- **Located in Gothenburg, Sweden**
- **Private Company**
- **Management team with 40 years combined experience in the space sector:**
 - Per Danielsson: CEO
 - Jiri Gaisler: Founder and CTO
 - Sandi Habinc: System Design
- **14 engineers with expertise within electronics, ASIC and software design**



GAISLER PRODUCT PORTFOLIO



- LEON3 processor, STD/FT
- LEON compatible IP-blocks:
 - GRFPU, Floating Point Unit
 - Memory controllers
 - PCI, CAN, USB, I2C, SPI
 - 10/100/1000 Mbit Ethernet MAC
 - SpaceWire, 1553



- TSIM, ERC32 and LEON simulator
- GRMON, LEON Debug monitor
- RTOS ports for VxWorks & ThreadX

- LEON development boards
- Test Systems
- Technical support and adaptations
- Full software development environment based on open source tools



LEON3 FEATURES



High Performance


- 400 MHz on 0.13 μm ASIC (std-cell)
- 125 MHz on FPGA

Open Source Standard SW Environment

- GNU C/C++ compiler
- RTEMS real-time kernel
- eCos real-time kernel
- SnapGear Linux

Low Gate Count

- 25 kgates for ASIC
- 3,500 LUT
- 4,000 Cells



Full Simulator and Debug Monitor

- Simulator for developing and debugging SW
- Monitor for HW and SW validation

IP-Library of Cores for SOC Design

- Portable and Vendor independent
- Connection through standard AMBA bus

Customer Approval and Validation

- LEON is the standard processor of ESA
- Numerous commercial customers are using LEON

LEON3 SPARC V8 PROCESSOR



- **-7stage pipeline, multi-processor support**
- **Separate multi-set caches with LRU/LRR/RND**
- **On-chip debug support unit with trace buffer**
- **250/400 MHz on 0.18/0.13 um, 250/400 MIPS, 25 K gates**
- **125 MHz on FPGA, 3500 LUT**
- **Highly configurable:**
 - Cache size 1-256 Kbyte, sets 1-4, LRU/LRR Random
 - Mul/div options, FPU, MMU
 - Pipeline optimisation for specific target technologies
- **SEU tolerance by design for space applications, FT version**

- **GRLIB is a complete design environment:**
 - LEON3 / LEON3-FT
 - Floating Point Unit, Mul/Div
 - Timers, Interrupt Controller
 - Memory controllers (SRAM, SDRAM, DDR)
 - SpaceWire, CAN, Ethernet, PS2, UART, PCI, MIL-STD-1553B, USB 2.0
 - CCSDS Telemetry/Telecommand
- **AMBA on-chip bus with Plug & Play support**
- **Support for many tools and prototyping boards**
- **Support for portability between technologies**

GRLIB PLUG & PLAY



- **Fully compliant with AMBA 2.0 AHB/APB buses, with additional sideband signals**
- **Plug&Play information allows for distributed address decoding, interrupt steering, cachability information, etc.**
- **No modification of centralized resources, e.g. address decoder, arbiter or interrupt controller.**
- **Automatic generation of table including vendor and device identifier for each attached core, including version and interrupt information.**
- **Software can scan table and install the corresponding drivers etc.**
- **Hardware debuggers can use table for initializing the various IP cores etc.**

TSIM SIMULATOR



- **Emulates LEON3 system including memory**
 - Configurable cache size/org., PROM/SRAM size/width
 - Break/watchpoints, trace buffer, stack backtrace
 - Code coverage, check-pointing, profiling, GDB I/F
 - Loadable modules (I/O and AHB) for extension, library version
 - 20 MIPS, accuracy better than 5% (1% typical)
 - Memory EDAC emulation
 - SDRAM support up to 512 Mbyte
 - GRFPU timing
 - MMU emulation
- **Used in many projects (space and consumer)**

www.KALtech.co.il

VHDL Simulation



The screenshot displays the ModelSim EE/Pus 5.3c Linux interface during a VHDL simulation. The main window shows the simulation console output, which includes the command 'run 4000' and various testbench configuration parameters and code snippets. The console output is as follows:

```
VSIM 9> run 4000
# LEON-1 VHDL model and generic testbench, copyright ESA/ESTEC 1999
# Comments and bug reports to Jiri Gaisler, jgais@ws.estec.esa.nl
#
# Testbench configuration:
# 8 kbyte 32-bit rom, 0-ws
# 2x128 kbyte 32-bit ram, 0-ws
#
# 0x00000000 flush 0
# 0x00000004 sethi %hi(0x1000), %g1
# 0x00000008 or %g1, 0xc0, %g1
# 0x0000000c mov %g1, %psr
# 0x00000010 mov 0, %wim
# 0x00000014 mov 0, %tbr

VSIM 10>
```

The bottom-left pane shows the 'structure (sim)' window, displaying a hierarchical tree of the simulation components, including 'tbleon: tbleon(behav)', 'tb: tbgen(behav)', and 'leon0: leon0(rtl)'. The bottom-right pane shows the 'signals (sim)' window, listing various signals and their current values, such as 'reseth' (1), 'clk' (0), and 'address' (0C00000).

The rightmost pane displays a waveform viewer titled 'wave - default', showing the timing of various signals. The signals listed include 'reseth', 'clk', 'errorn', 'address', 'data', 'ramsn', 'ramcen', 'rwen', 'romsn', 'iosn', 'eop', 'b/p0/leon0/address', 'n/tb/p0/leon0/data', 'ramsn', 'ramcen', 'rwen', 'romsn', 'on/tb/p0/leon0/bsn', 'on/tb/p0/leon0/ben', 'n/tb/p0/leon0/read', 'b/p0/leon0/writen', 'b/p0/leon0/brcyn', 'b/p0/leon0/brcxn', 'on/tb/p0/leon0/pio', 'leon0/mcore0/remi', 'on0/mcore0/meno', '0/leon0/mcore0/ici', '0/leon0/mcore0/ico', 'leon0/mcore0/apbi', 'leon0/mcore0/apbo', 'on0/mcore0/ahbmi', '.hgrant', '.hready', '.hresp', '.hrdata', and '.hcache'. The waveform shows the timing of these signals, with a vertical blue line indicating the current simulation time.

- **Debug monitor for LEON2 systems providing non-intrusive debug environment on real target hardware**
 - Read/write access to all LEON registers and memories
 - Download and execution of applications
 - Built-in disassembler and trace buffer
 - Breakpoint and watchpoint management
 - Command-line mode or graphical user interface
 - Remote connection to GNU debugger (GDB)
 - Supported debug interfaces: PCI, USB, Ethernet, JTAG, UART and SpaceWire
- **Used in many projects (space and consumer)**

Eclipse



C/C++ - dhry_1.c - Eclipse Platform

File Edit Refactor Navigate Search Project Run Window Help

C/C++ Pr... 201

dhrystone

- Binaries
- Debug
- dhry.h
- dhry_1.c
- dhry_2.c
- leon2
- leon3
- stanford

```
#include "dhry.h"

/* Global Variables: */

Rec_Pointer    Ptr_Glob;
               Next_Ptr_Glob;
int            Int_Glob;
Boolean        Bool_Glob;
char           Ch_1_Glob;
               Ch_2_Glob;
int            Arr_1_Glob [50];
int            Arr_2_Glob [50] [50];

extern char * malloc ();
Enumeration    Func_1 ();
/* forward declaration necessary since Enumeration may not simply be int */

#ifdef REG
Boolean Reg = false;
#else
Boolean Reg = true;
#endif

/* variables for time measurement: */

#ifdef TIMES
```

Outline 201

- dhry.h
 - Ptr_Glob
 - Next_Ptr_Glob
 - Int_Glob
 - Bool_Glob
 - Ch_1_Glob
 - Ch_2_Glob
 - Arr_1_Glob
 - Arr_2_Glob
- malloc
- Func_1
- Reg
- # REG
- Begin_Time
- End_Time
- User_Time
- Microseconds
- Dhrystones_Per_Second
- main
- Ptr_Val_Par
- Int_Par_Par

Problems Properties Console 201

C-Build [dhrystone]

```
../dhry_1.c:390: warning: control reaches end of non-void function
Finished building: ../dhry_1.c

Building target: dhrystone.exe
sparc-clf-gcc -msoft-float -o dhrystone.exe dhry_1.o dhry_2.o
Finished building: dhrystone.exe
Build complete for project dhrystone
```

Writable SmartInsert 17:2

GDB/DDD




The screenshot displays the GDB/DDD interface with three main windows:

- Source Window:** Shows the source code for `stanford.c`. The code includes a `main` function that prints various statistics and calculates time for different algorithms. Below the code, it shows a dump of assembler code from `0x2000800` to `0x2000900`.
- Registers Window:** Lists the state of registers `g0` through `o3`. For example, `g0` is `0x0` (0), `g1` is `0x1` (1), and `o3` is `0xffffffff` (-1).
- Output Window:** Shows the execution output, including a table of statistics and performance metrics.

Perm	Towers	Queens	Intnm	Mn	Puzzle	Quick	Bubble	Tree	FFT
100	133	83	267	150	567	83	150	583	250

Metric	Value
Cycles	33306682
Instructions	23306849
Overall CPI	1.43
CPU performance (14.0 MHz)	9.80 MDPS (9.63 MIPS, 0.16 MFLOPS)
Simulated time	2379.19 ns
Processor utilisation	100.00 %
Real-time / simulator-time	1/1.18
Simulator performance	8290.24 KIPS
Used time (sys + user)	2.81 s

GRLIB SOC Config Tool



- **Available today**

- RTEMS-4.6.5+
- VxWorks 5.4, 6.3, 6.4
- ThreadX
- eCos
- Linux-2.6.21, uClinux-2.0.x

- **Under development**

- Nucleus
- LynxOS

- **RCC tool-chain, based on RTEMS-4.6.5 with extensions**
- **Initially ported from ERC32 BSP, maintained by GR**
- **Updates are being merged with RTEMS CVS (4.8)**
- **Supports AT697 with standard peripherals and any LEON3FT configuration with plug&play**
- **GRLIB drivers: GRPCI, GRSPW, CANOC, 1553, GRETH**
- **New drivers added for RASTA and GR701**
 - InSilicon-PCI, GRSPW, HCAN, PCI-F
 - LAN91C111 Ethernet MAC

- **Port and BSP available for VxWorks 5.4, 6.3 and 6.4**
- **Full source code for BSP and port (6.x) provided**
- **Compiled with DIAB or GCC (VxWorks-5.4)**
- **LEON2 Drivers:**
 - standard peripherals, LAN91C111
 - Supports MMU in COLE
 - GR701 support in development (PCI, SPW, 1553, CAN)
- **LEON3 Drivers:**
 - GRLIB: standard peri. + GRETH, GRSPW, CAN, 1553BRM
 - LEON3FT MMU support, LAN91C111
- **Workbench support on Linux and Windows hosts**

THREADX FOR LEON




- **Popular RTOS for deeply embedded systems**
- **LEON Port and BSP available for ThreadX-5.0**
- **Full source code for Kernel, BSP and port provided**
- **Small foot-print, GCC tool-chain**
- **Network stack (NetX) under testing**
- **USB stack (USBX) to be ported Q4-2007**
- **Has been used by NASA with ERC32 and Mongoose**
 - **NASA Deep Impact Sensor**
- **Device driver development done by end-user**

LICENSING MODEL



Gaisler Research uses an open source business model based on Dual Licensing. Dual licensing allows to provide commercial licenses for a fee, while at the same time offering the source code under open source licenses.




- ❖ Free access for the academic research community
- ❖ Free evaluation possibilities for companies
- ❖ Large user base gives sizable and quick feedback
- ❖ Commercial licenses for IP cores to companies not willing to comply with the GPL license
- ❖ Commercial licenses for the LEON3 FT IP core library
- ❖ Provide technical support and development tools

MARKET AND APPLICATIONS



The Fault Tolerant (FT) version is used for critical, military and aerospace applications



The Standard version (Non-FT) is used for commercial applications

CUSTOMERS AND APPLICATION



- **Commercial examples**
 - GPS receiver
 - Set top boxes
 - Sensors
 - RF-ID
 - Printers
 - Wireless
 - Power transmission
 - Video games
- **Space**
 - All European space companies
 - US, China, Canada, Korea, Israel, India, Taiwan
- **Research and Universities**
 - Used by hundreds of universities and research centres around the world

Other processors vs. Leon



PRODUCT	ARM 9	ARM 11	ARC 700	Xtensa LX	LEON3
Clock frequency (MHz)	250	400	400	350	400
Pipe-line stages	5	8	7	5	7
Gate count	000'100 <	000'100 <	000'100	000'28	000'25
Synthesizable to FPGA	No	No	Yes	Yes	Yes
Third party SW development tools	Yes	Yes	No	No	Yes
Open Source VHDL	No	No	No	No	Yes
License Cost	High	High	Medium	Medium	Low


Clock frequency: Depends on process and technology, figures are approximate for 0.13 μ m process

Gate count: Depends on processor configuration, figures are for bare processor


VERIFICATION STATUS



- **LEON3 independently certified by Sparc International**
- **Verified for space use according to the stringent requirements of the European Space Agency**
- **Used as reference design in the low power design package**
- **Used as reference design by major tool vendors: (Synopsis, Synplify, Mentor, Spirit)**
- **Promoted by Cadence through the open choice programme**
- **Partnership for military and space FPGA applications**



LEON3 Multi Processing



Example on the NX750LP

