



Data  
Systems

**PHILIPS**

## **Reference Manual P858 , P859**

A PUBLICATION OF  
PHILIPS DATA SYSTEMS  
APELDOORN, THE NETHERLANDS

PUB. NO. 5122 991 30621

DATE February 1982

Great care has been taken to ensure that the information contained in this handbook is accurate and complete. Should any errors or omissions be discovered, however, or should any user wish to make a suggestion for improving this handbook, he is invited to send the relevant details to:

PHILIPS DATA SYSTEMS  
SERV. DOC. AND TRAINING DEPT.  
P.O. Box 245, APELDOORN,  
THE NETHERLANDS.

Copyright © by PHILIPS DATA SYSTEMS.  
All rights strictly reserved. Reproduction or issue to third  
parties in any form whatever is not permitted without  
written authority from the publisher.

## TABLE OF CONTENTS

CHAPTER		PAGE	thr.	1-41
	1 SYSTEM ASPECTS	1-1		
	2 CABINETS	2-1		
	3 MOUNTING BOXES	3-1		
	4 INSTALLATION	4-1		
	5 TROUBLE SHOOTING			
	6 CONTROL PANELS	6-1		
	7 RESERVED			
	8 CPU P858-P859	8-1		
	9 INPUT/OUTPUT PROCESSOR (IOP/MIOP)	9-1		
	10 MEMORY MODULES	10-1		
	11 MEMORY MANAGEMENT UNIT	11-1		
	12 FLOATING POINT PROCESSOR P8501-020	12-1		
	13 RESERVED			
	14 CASSETTE CONTROL UNIT P833-152 (K7CU)	14-1		
	15 FLEXIBLE DISC CONTROL UNIT P830-045	15-1		
	16 FLEXIBLE DISC CONTROL UNIT P830-050 (FIMB)	16-1		
	17 BIG DISC CONTROL UNIT P825-040 (BIGD)	17-1		
	18 DISC CONTROL UNIT P824-040 (DCCU)	18-1		
	19 MAGNETIC TAPE CONTROL UNIT P831-060 (MTCU)	19-1		
	20 LINE PRINTER, CARD READER, CONTROL UNIT P840-003 (MCU2)	20-1		
	21 PAPER TAPE READER, PAPER TAPE PUNCH, SERIAL-CONTROL UNIT P840-002 (MCU3)	21-1		



1 SYSTEM ASPECTS

SECTION	1.1	INTRODUCTION	PAGE 1-3
	1.2	GENERAL PURPOSE BUS	1-5
	1.3	GP BUS ALLOCATION	1-11
	1.4	GP BUS EXCHANGE	1-12
	1.5	RECOMMENDED STANDARD INTERRUPTS FOR P858/9	1-14
	1.6	INTERRUPT SYSTEM P857R	1-15
	1.7	I/O CHANNEL	1-17
	1.8	PROGRAM STATUS WORD	1-20
	1.9	TRAPS	1-21
	1.10	INITIAL PROGRAM LOADER	1-23
	1.11	REMOTE IPL	1-25
	1.12	STANDARD DEVICE ADDRESSES	1-26
	1.13	BOOTSTRAP	1-27
	1.14	DATA TRANSFER PROCEDURES	1-34
	1.15	TYPE NUMBERS	1-37
	1.16	BASIC SYSTEM POWER CHARACTERISTICS	1-41

LIST OF ILLUSTRATIONS

FIGURE	1.1	P858/P859 SYSTEM MAIN COMPONENTS	1-4
	1.2	P857R EXCHANGE SEQUENCE	1-11
	1.3	TIMING FOR I/O INSTRUCTIONS	1-12
	1.4	TIMING FOR IOP EXCHANGES	1-13
	1.5	INTERRUPT SYSTEM	1-15
	1.6	DIAGRAM OF INTERRUPT SEQUENCE	1-16
	1.7	CONTROL UNIT MODES	1-17
	1.8	I/O INSTRUCTIONS	1-17
	1.9	GENERAL PROGRAMMING SEQUENCE	1-18
	1.10	BLOCKDIAGRAM OF TYPICAL CONTROL UNIT	1-19
	1.11	PROGRAM STATUS WORD OLD/NEW	1-20

FIGURE	1.12	INITIAL PROGRAM LOADER - PRINCIPLE	PAGE 1-24
	1.13	REMOTE IPL	1-25
	1.14	INPUT AND OUTPUT PROGRAMMED CHANNEL TRANSFERS	1-34
	1.15	IOP CHANNEL TRANSFERS	1-35
	1.16	DIRECT MEMORY ACCESS CHANNEL TRANSFERS	1-36

LIST OF TABLES

TABLE	1.1	CONNECTOR GP BUS	1-9
	1.2	CONNECTOR IOM, IOB CABLE	1-10
	1.3	INTERRUPTS P858/9	1-14
	1.4	INTERRUPT/TRAP LEVELS	1-21
	1.5	STANDARD DEVICE ADDRESS	1-26

## 1.1 INTRODUCTION

The P858/P859 mini computer systems utilize the P857R/A Central Processor Unit (CPU), which is the refreshed Belier version of the P857M-CPU.

The P857R employs Microprocessor technology to perform 3 principal CPU functions:

- . Arithmetic Logic Unit, in the form of 4x4-bit slices to generate the 16 bits.
- . Memory Address Sequensor, in the format of 4x4-bit slices to generated the 16-bit Memory Address.
- . Micro-Program Sequensor which has control over most CPU functions and their execution.

The 857R uses the P857 instruction set plus an extra three groups:


- . Bit String Handling
- . Address Loading
- . Character string handling

The system input/output and control is with the General Purpose (GP) Bus which interconnects all system units.

The 857R may also be connected with other devices of the P800 family; these devices are:

- . IOP (P856/57M)
- . Memories (P856/57M)
- . Control Units (856/57M)
- . FPP (P856/57M)

Figure 1.1 P858/P859 SYSTEM - MAIN COMPONENTS



The principle facilities available with the P858/P859 are as follows:

- . 16 hardware registers
- . V24 Interface for operators peripheral
- . V24 Interface for Control Panel
- . Power Failure/Automatic Restart
- . Battery Back-Up after Power Failure
- . Real Time Clock
- . 2 IOP Channels (16 subchannels)
- . 64 Binary coded interrupts
- . Hardware bootstrap loading facility to load from one of 16 external devices.
- . One of 3 serial Control Panels: HHCP-displays a hexadecimal address or data, FRCP-displays hexadecimal address and data simultaneously, ERCP-displays data and address in a bit format.
- . Logical addressing for up to 32K words 16 bits (CPU Function)
- . Physical addressing for up to 512K words, 20 bits (MMU Function).
- . Stop On Preset Address for up to 512K words, 20 bits (SOPA Function).

The principal components showing their connection in a P858/P859 configuration are shown in Figure 1.1.

## 1.2 GENERAL PURPOSES (GP) BUS

All transfer of information between elements of the P857R systems take place via the GP bus.

The lines of the bus comprise Input- and Output signals and Address for the data transfer requirements of the system.

The GP bus can be extended outside the basic mounting box. For this purpose 2 flexible, 125 Ohm, plug-in cables are used.

The GP bus lines can be extended to convenient lengths between equipment shelves up to a maximum length of 14.5 metres.

Line termination facilities are provided in the basic mounting box and, if required, in the equipment shelves.

Two types of signals are used on the bus: command signals and data signals.

Command signals are those which will cause an immediate action according to their change of state; these signals have not unknown state but are always either logic "1" or "0". Data signals carry the actual information exchanged amongst the system elements; these signals are permitted to adopt indeterminate values except when the information is actually being used in the processing.

The signals carried by the GP bus are described on the next pages.

When a mnemonic ends in "N" it means in the case of a data signal transmitted on the GP bus, that the signal is the complementary value of the true signal.


In the case of a control signal the "N" means, that the signal perform its function on being set to "0" (active low).

Most of the GP bus lines are used both inside and outside the basic mounting box. Where this does not apply, it is indicated in the signal description on the next pages.


**GP Bus Signals**  
**B10 00N to B10 15N**

16 data lines which are used to carry data information between all system elements concerned with the transmission or reception of data signals.

The bit location is as follows:



**MAD128, 64 and 00 to 15 (only MAD03, 04, 08-15 used externally also)** 18 address lines which carry different information according to the type of exchange. The bit location is as follows:



For a master-memory exchange the MAD lines carry the memory address and MAD15 is used as a character indicator. When set to 1 it indicates the right (least significant) character and when set to 0 the left (most significant) character.

For a master-control unit exchange the lines MAD10-15 carry the address of the control unit and lines MAD 04, 08 and 09 the function to be performed. MAD03 indicates whether or not the exchange in progress is the last. The functions are as listed below:


- MAD04 = 0 exchange to control unit
- MAD04 = 1 exchange to master
- MAD08 = 0 data exchange (INR, OTR)
- MAD08 = 1 command or status exchange
- MAD09 special functions
- MAD03 = 0 exchange not the last
- MAD03 = 1 last exchange.

For a master-external register exchange the lines MAD08 to 15 carry the address of the external register. MAD04 is used to indicate whether it is a read or write operation as follows:

- MAD04 = 0 write operation
- MAD04 = 1 read operation.

**BIEC 0 to BIEC 5**

Six signal lines which represent in encoded form the interrupt raised (other than internal interrupts) having the highest priority. The format is as follows:



SCEIN		A signal <i>Scan External Interrupts</i> sent by the CPU to control units at the end of each instruction which places on the BIEC 0 to 5 lines the 6 bits representing the highest priority external interrupt detected.
ACN		A signal <i>function accepted</i> which is sent by a control unit to the CPU to indicate that the requested function is accepted by the control unit.
BUSRN		A signal <i>bus request</i> which is sent to the bus controller in the CPU by a master which requires control of the bus to effect an exchange.
BSYN		A signal <i>bus busy</i> which is shared by all masters. It is set to "0" by the master which has been given control of the bus so that the exchange can commence without interruption.
MSN	{ Internal use only	A signal <i>master selected</i> which is transmitted to all other masters by the master which has become master of the bus to block all activity of the priority selection chain. The signal is released when the master is ready for the next priority transaction.
SPYC	(active low)	A signal <i>scan priority chain</i> sent by the bus controller to all masters in response to a BUSRN signal. The signal enables the highest priority master which has transmitted BUSRN to block the priority chain at its level.
OKO (internal use only)		A signal generated by the bus controller after all masters have been alerted by SPYC. It is sent to the master having the highest priority (determined by hard wiring in the priority selection chain).
OKI (internal use only)		A master which receives signal OKO regards the signal as OKI. It then retransmits a further OKO to the next master in the priority chain. The first master to receive OKI set to '1' and to retransmit OKO reset to '0' is next master of the bus.
CHA (internal use only)		A signal <i>character</i> transmitted to the memory by the master which has control of the bus to indicate whether the exchange is to be by character or by word as follows: CHA = 1      character operation CHA = .0      word operation.
WRITE (internal use only)		A signal <i>write</i> transmitted to the memory by the master which has control of the bus to write information into memory or to read information from memory as follows: WRITE = 1      write into memory WRITE = 0      read from memory.
CLEARN		A signal <i>clear</i> transmitted by the CPU to all elements connected to the GP bus to cause a general reset to zero.

<b>TMRN</b> (internal use only)	A signal <i>master to memory</i> transmitted by a master to memory to validate the data on the BIO and MAD lines during an exchange. The signal also controls the timing of the exchange.
<b>TMPN</b>	A signal <i>master to peripheral</i> transmitted by a master to a peripheral CU to validate the address of the peripheral CU and to initialize the exchange.
<b>TMEN</b>	A signal <i>master to external register</i> transmitted by a master to a unit containing the addressed register to validate the address and data of the register and to control the timing of the exchange.
<b>TRMN</b>	A signal <i>register or memory to master</i> transmitted by a unit controlling a register or by memory in reply to TMEN or TMRN to indicate that the unit
	transmitting the signal is in a condition to be read. The signal is also used to terminate the exchange.
<b>TPMN</b>	A signal <i>peripheral to master</i> transmitted by the peripheral control unit concerned in reply to TMPN. It is also used to validate the response of the control unit and to terminate the exchange.
<b>RSLN</b>	An Earth signal <i>reset line</i> transmitted by the CPU power supply (or external rack power supplies) and used to protect the peripherals during the switching on and switching off power sequence. The signal is also used to generate CLEARN when switching on.
<b>PWFN</b>	A signal <i>power fail</i> transmitted by the CPU power supply (or external rack power supplies) to warn the CPU that power failure has been detected. The signal is also used as a facility to restart the system at the point where it has been stopped.
<b>4 spare lines</b>	There are 4 spare lines provided on the GP bus extension cable outside the CPU cabinet.

Signal	Pin No.		Signal	Pin No.
+ 18V BIEC0 BIEC2 BIEC4	3A01 3A02 3A03 3A04		- 18V EARTH BIEC1 BIEC3	3B01 3B02 3B03 3B04
SCEIN + 16VM 0VM	3A05 3A06 3A07		BIEC5 + 16VM 0VM	3B05 3B06 3B07
BIO 00N BIO 02N BIO 04N BIO 06N BIO 08N BIO 10N BIO 12N BIO 14N	3A08 3A09 3A10 3A11 3A12 3A13 3A14 3A15		BIO 01N BIO 03N BIO 05N BIO 07N BIO 09N BIO 11N BIO 13N BIO 15N	3B08 3B09 3B10 3B11 3B12 3B13 3B14 3B15
OKO PWFN	3A16 3A17		OKI RSLN	3B16 3B17
EARTH MB + 5VL + 5VL 0VL 0VL EARTH MA EARTH MC	3A18 3A19 3A20 3A21 3A22 3A23 3A24 3A25		- 5VM + 5VL + 5VL 0VL 0VL + 5VM + 16VM	3B18 3B19 3B20 3B21 3B22 3B23 3B24 3B25
WRITE CHA TRMN TMRN TMEN TMPN TPMN OV ACN SPYC BUSRN MSN BSYN CLEARN OV MAD512 * MAD256 *	3A26 3A27 3A28 3A29 3A30 3A31 3A32 3A33 3A34 3A35 3A36 3A37 3A38 3A39 3A40 3A41 3A42 3A43		MAD15 MAD14 MAD13 MAD12 MAD11 MAD10 MAD09 MAD08 MAD07 MAD06 MAD05 MAD04 MAD03 MAD02 MAD01 MAD00 MAD64 MAD128	3B26 3B27 3B28 3B29 3B30 3B31 3B32 3B33 3B34 3B35 3B36 3B37 3B38 3B39 3B40 3B41 3B42 3B43

*M — Memory Voltage      L — Logic Voltage*

Table 1.1 CONNECTOR GP BUS

\* These lines must be "wire-wrapped" to the locations on which they will be used (memory, DMA, etc.).

Pin 3A23 and 3A41-43 are normally used for BREAK connections from Control Units.

Connector IOM Pin No.	Signal	Function
1-21 (odd nos ) 23,25,26,28, 29,31,32,34, 35,37,38,40, 41,43,45,47, 49	MA	Ground for address lines
2	MC	Ground for command lines
4	MAD04	
6	MAD03	
8	MAD08	
10	MAD09	
12	MAD10	
14	MAD11	- Address/Function lines
16	MAD12	
18	MAD13	
20	MAD14	
22	MAD15	
24	ACN	Accept Command
27	--	
29	CLEARN	Master Clear
30	TPMN	Peripheral Controller to Master
33	TMPN	Master to peripheral Controller
36	TMEN	Master to External Register
39	TRMN	External Register to Master
42,44,46,48, 50	+5V	Spare Logic Power Supply
Connector IOB Pin No.	Signal	Function
1,3	MC	Ground for command lines
5-37 (odd nos.)	MB	Ground for BIO lines
39-49 (odd nos.)	MC	Ground for command lines
2	RSLN	Reset from power supply
4	PWFN	Power failure signal
6-36 (even nos.)	BIO15N-	Bi-directional data lines
38	BIEC5	Encoded interrupt line (1sb)
40	SCEIN	Scan Interrupt line
42	BIEC3	
44	BIEC4	
46	BIEC1	Encoded interrupt lines
48	BIEC2	
50	BIEC0	




Table 1.2 CONNECTOR IOM, IOB CABLE

### 1.3 GP BUS ALLOCATION





Figure 1.2 P857R EXCHANGE SEQUENCE

## 1.4 GP BUS EXCHANGES

Exchanges on the General Purposes Bus must respect the timing as shown in figures 1.3 and 1.4.




Figure 1.3 TIMING FOR I/O INSTRUCTIONS





Figure 1.4 TIMING FOR IOP EXCHANGES

## 1.5 RECOMMENDED STANDARD INTERRUPTS FOR P858/9

	LEVEL HEX.	DEC	INTERR. CONTROL ADDRESS HEX	SIGNAL
INTERNAL	0	0	0	PF/AR
	1	1	2	LKM or Stackoverflow i.e. (A15) less than /100
	2	2	4	RTC
	3	3	6	FPP
	4	4	8	Spare (Temporary: memory error)
	5	5	A	Spare
	6	6	C	Operator Console
	7	7	E	Control Panel
EXTERN INT.	8	8	10	DTC
	9	9	12	DTC
	A	10	14	DTC
	B	11	16	DTC
	C	12	18	DTC
	D	13	1A	DTC
	E	14	1C	DTC
	F	15	1E	PTR
	10	16	20	Disc CDC (ad/16)
	11	17	22	Disc X1215 (ad/02)
	12	18	24	Disc floppy (ad/03)
	13	19	26	MT
	14	20	28	TK
	15	21	2A	CR
	16	22	2C	PTP
	17	23	2E	LP
	18	24	30	Disc X1216 (ad/01)
	19	25	32	Disc CDC (ad/17)
	1A	26	34	DTC
	1B	27	36	DTC
	1C	28	38	DTC
	1D	29	3A	DTC
	1E	30	3C	DTC
	1F	31	3E	DTC
				On I/OP

Table 1.3 INTERRUPTS P858/P859

## 1.6 INTERRUPT SYSTEM P857R




Figure 1.5 INTERRUPT SYSTEM




Figure 1.6 DIAGRAM OF INTERRUPT SEQUENCE

## 1.7 I/O CHANNEL

Control Unit Modes:

Example:





Figure 1.7 CONTROL UNIT MODES

## I/O Instructions Format



Instruction Bits	4	8	9		
MAD Lines	03	04	08	09	Accepted in mode
CIO Start	0	0	1	1	Inactive
CIO Stop	0	0	1	0	Always
INR (Input Transfer)	0	1	0	0	Exchange
OTR (Output Transfer)	0	0	0	0	Exchange
TST (Test Status)	0	1	1	0	Always
SST (Send Status)	0	1	1	1	Wait state
INR (last) IOP	1	1	0	0	Exchange
OTR (last) IOP	1	0	0	0	Exchange

Figure 1.8 IO INSTRUCTIONS

## CONDITION REGISTER (DISPLAYS TPMN AND ACN - LINES)

- 0 0 = accepted
- 0 1 = not accepted
- 1 1 = device address not recognized




Figure 1.9 GENERAL PROGRAMMING SEQUENCE





Figure 1.10 BLOCKDIAGRAM OF TYPICAL CONTROL UNIT

## 1.8 PROGRAM STATUS WORD



FE : Extended System Mode

FU : User Mode

RTC : Real Time Clock

PWF : Power Failure Interrupt

CPint : Control Panel Interrupt

ENB : Interrupt ENable

RUN : CPU in RUN Mode

CR : Condition Register

PLR : Program Level Register

PIF : Program Interrupt, Stack Overflow\*\*

\* These bits are not displayable (blanked in microprogram).

	CRO CR1	ARITHMETIC	COMPARE	I/O
CRO,1:	00 01 10 11	Zero Positive Negative Overflow	Equal Greater Less --	Accepted Not Accepted -- Device Address Unknown

\*\* Stackoverflow if (A15) smaller than /100.

Figure 1.11 PROGRAM STATUS WORD OLD/NEW

## 1.9 TRAPS

In case the CPU detects either an unknown instruction code or a privileged instruction in USER mode, the CPU will jump to the TRAP routine. Actions executed by the CPU are slightly different from an interrupt:

- store P (here: address of the 'wrong' instruction)
- store PSW (save condition register)
- update A15 (for possible interrupt)
- INHibit for interrupts
- USER to SYSTEM mode
- ABI to address /7E  
(/7E contains the startaddress of the TRAP routine)

STACK

Memory Layout of Interrupt and Trap Table:

Priority Level	Address	Memory	
0	0	Routine Address PWF/AR	
1	2	Routine Address PI	Standard
2	4	Routine Address RTC	
3	6	Routine Address CP	
4	8	Routine Address INT4	
60	78	Routine Address INT60	Machine Dependant
TRAP ENTRIES	7A	Page Fault	
	7C	D-Format	Standard
	7E	Invalid Instructions	

Table 1.4 INTERRUPT/TRAP LEVELS

Three kinds of traps can occur:

#### Memory Access Fault

##### Trap entry: /7A

This trap is activated whenever the CPU (User Mode) is informed of a "Page Fault" detection in the Memory Management Unit. For the particular trap, in addition to the P and PSW registers, a third parameter is pushed up into the stack: the 3rd word contains the Logical Page Number (LPN) on which the page fault was detected:

#### FORMAT:

= 0	LPN	= 0													
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

#### Not Wired Instruction in D-Format

##### Trap entry: /7C

This trap can be used for software simulation of not wired instructions of the D-format type (OPC = 1101, T8 mode).

#### Invalid Instructions

##### Trap entry: /7E

This trap is dedicated for "abort" action if any of the following are detected:

- . non-existing instructions
- . privileged instructions detected in User Mode
- . system stack access in User Mode

## 1.10 INITIAL PROGRAM LOADER (FIGURE 1.12)

The Initial Program Loader (IPL) is responsible for system initiation by enabling the eventual loading of an Object Program. For purposes of this description the IPL Sequence to load from a Sequential Device is described in 3 parts:

- . Bootstrap
- . Low Core IPL
- . High Core IPL

### BOOTSTRAP

The Bootstrap is contained in the Bootstrap ROM in the CPU in a format 1k x 4bits. The CPU assembles this format into 256 x 16-bit words which are loaded into Memory starting from 000. The Bootstrap enables the loading of the Low Core IPL.

### LOW CORE IPL

The Low Core IPL has 3 principal functions:

- . Calculates the size of Memory and subtracts 400 characters to find the High Core start address.
- . Loads High Core IPL.
- . Starts High Core IPL.

### HIGH CORE IPL

The High Core IPL has 3 principal functions:

- . Gives the peripheral address (Reg. A15) from which the Object Program is to be loaded.
- . The IDENT name of the program to be printed out on the ASR.
- . Loads the Object Program.




Figure 1.12 INITIAL PROGRAM LOADER - PRINCIPLE

### 1.11 REMOTE IPL (FIGURE 1.13)

The last 16 words of the Bootstrap (addresses 240-255(1E0 to 1FF) inclusive) contain parameters for up to 16 remote devices. The system enables operation in one of two modes:

- . Address is selected by card links OPSON-3N.
- . Remote Device sends its own address, no links selected.




Figure 1.13 REMOTE IPL

## 1.12 STANDARD DEVICE ADDRESSES

Device connected to:  
Single Device Controllers

Console Typewriter	/10 (FIXED)*
PTR	/20
PTP	/30
CR	/06
LP	/07

Device connected to:  
Multiple Device Controllers

X1215 Disc	Drive 0 cartridge fixed	/02 /22
	Drive 1 cartridge fixed	/12 /32
X1216 Disc	Drive 0 cartridge fixed	/01 /21
	Drive 1 cartridge fixed	/11 /31
Flexible Disc	Drive 0 Drive 1 Drive 2 Drive 3	/03 /13 /23 /33
Magnetic Tape	Drive 0 Drive 1 Drive 2 Drive 3	/04 /14 /24 /34
Cassette Tape	Drive 0 Drive 1 Drive 2	/05 /15 /25
Bigdisc	First Contr. Drive 0 /16 Drive 1 /36	Second Contr. Drive 0/17 Drive 1/37

\* Note: DEVICE ADDRESS /10 only and always to be used for integrated Control Unit on CP7R(A) board.

Table 1.5 STANDARD DEVICE ADDRESSES

## 1.13 BOOTSTRAP

```

00000 IDENT      BOOBIG
00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
00047
00048
00049
00050
00051
00052
00053
00054
00055
00056
00057
00058
00059
00060
00061
00062
00063
00064
00065
00066
00067
00068
00069
00070
00071
00072
00073
00074
00075
00076
00077
00078
00079
00080
00081

*      BOOBIG SUPPORT NEW BIG DISC CONTROLLERS BIGD2 AND FOLLOWING
*      CDC BIG DISC CONTROL UNIT

*      PROM      04062

*      BOOTSTRAP 256*16 BITS
*      CONTENTS THE DISC AND SEQUENTIAL BOOTSTRAP
*      ROM AND SEQUENTIAL BOOTSTRAP

*      ALLOWS MOREOVER IPL FROM MINI FIXED DISK X1250
*          FLOPPY DISK 1MB
*          IPLRZ CARD
*          REMOTE IPL ( ALCUZ , HLCUZ )
*          FIXED HEAD DISK DOC

*      AND ALSO BY USE OF ONE OF THE LAST 64 WORDS OF BOOTSTRAP
*      AS VALUE OF REGISTER A15
*          AUTOMATIC IPL
*          AUTOMATIC RE-IPL (BATTERY OFF)

*      EJECT
*      THE CONFIGURATION OF REGISTER A15 IS AS FOLLOWS :

*      BITS

*      0=1           INDICATES THE CU READING 16 BITS WORDS
*                  WHEN IT IS CONNECTED ON PROGRAMMED CHANNEL
*                  (FOR EX FLOPPY DISK )

*      1=1           THEN 3=1           DISK ON TOP OR PROGRAMMED CHANNEL
*                  PROGRAMMED CHANNEL
*      3=0           THEN 2=1           TO PROCESSOR
*                  2=1           MOVING HEADS
*                  2=0           FIXED HEADS

*      1=0           THEN 2=1           OTHER CASES
*                  THEN 3=1           ROM IPL OR DMA
*                  ROM IPL
*                  3=0 ; 0=1 ; 9=1 DMA UPL WITH CIO IPL
*                  3=0 ; 0=1 ; 9=0 FREE
*                  3=0 ; 0=0 ; 9=0 BIGD2
*                  3=0 ; 0=0 ; 9=1 NEW CU BIG DISC
*                  NOT YET SPECIFIED

*      2=0           SEQUENTIAL DEVICES OR CDC DISK

*      2=0           3=1           SEQUENTIAL DEVICES
*                  3=0           PROGRAMMED CHANNEL
*                  TO PROCESSOR

*      9             NOT SIGNIFICANT FOR BOOTSTRAP
*                  BUT MUST BE SET FOR MOVING-HEAD DISKS
*                  WITH ABSOLUTE SEEK
*                  USING IPL OF X1215/X1210 DISK

*      4 TO 7         BIO LINES FOR CIO START
*                  - 0111           FOR K7
*                  - 1010           FOR MT
*                  - 0001           FOR BIG DISC WITH CIO IPL
*                  - 0000           SECTOR # CONTAINING IPL
*                                  FOR FLOPPY 1/4 MB
*                                  FHD
*                                  X1250
*                                  FLOPPY 1 MB
*                  - INTERLACE = SECTOR # CONTAINING IPL
*                                  FOR X1215 /X1216
*                                  - 0000
*                  - 0000           FOR PAPER TAPE
*                                  FOR IPLRZ
*                  - BITS 4,5,6 = SECTOR # OF IPL
*                  BIT 7 = 0        AMOVABLE PART * FOR BIGD2
*                  7 = 1           FIXED PART   *
*                                  DEVICE ADDRESS

*      8=1           MULTI DEVICE CONTROLLER
*      8=0           SINGLE DEVICE CONTROLLER
*      10 TO 15      DEVICE ADDRESS

```

00082 EJECT  
 00083  
 00084  
 00085  
 00086  
 00087  
 00088  
 00089 NEWB10 LOADS THE IPL ( OR THE FIRST RECORD OF IPL )  
 00090 AT ADDRESS IPLADD  
 00091 THEN STARTS IT  
 00092 LOADING ADDRESS + 4 GIVEN TO THE IPL IN A14  
 00093 FOR DISC LIKE DEVICE THE RECORD IS SECTOR # (PHYSICAL SECTOR #  
 00094 SPECIFIED BY MEANS OF BIO LINES )  
 00095 THE LENGTH IS LENGTH OF A X1215 SECTOR (205 WORDS)  
 00096 OR LENGTH OF A FLOPPY SECTOR (64 WORDS)  
 00097 { OR 128 WORDS }  
 00098 FOR SEQUENTIAL DEVICES LENGTH IS IPLLEN CHARACTERS  
 00099 LEADING CHARACTERS ARE IGNORED  
 00100  
 00101 FOR CDC DISK THE IPL SECTOR IS READ ON LOCATION 0  
 00102  
 00103 FOR ROM IPL THE NEWR00 BRANCHES TO THE FIRST NOT NULL ROM  
 00104 LOCATION AFTER /202  
 00105  
 00106 FOR DMA UPL SPECIAL BLOCKS ARE ALREADY PROVIDED , A SPECIAL  
 00107 \* SEQUENCE IS FORESEEN BUT SURELY NOT CORRECT  
 00108 ( CIO IPL NOT SPECIFIED )  
 00109  
 00110 THAT VERSION OF BOOTSTRAP IS COMPATIBLE WITH EXISTING IPL  
 00111 SO - IPLADD = LOADING ADDRESS OF IPL = /80  
 00112 - IPLLEN = LENGTH OF A RECORD FOR = /50  
 00113 SEQUENTIAL DEVICES  
 00114 - SOME PART OF CODING USE BY SOME IPL MUST BE  
 00115 AT THE SAME PLACE  
 00116  
 00117 IPLADD EQU /80 LOADING ADDRESS OF IPL  
 00118 IPLLEN EQU /50 LENGTH OF A RECORD FOR  
 00119 SEQUENTIAL DEVICES  
 00120  
 00121 STADUP EQU /100 START ADDRESS OF IPL FOR DMA UPL  
 00122 EJECT  
 00123 AORG 0  
 00124  
 00125 BOOT EQU \*  
 00126 0000 5700 F RF BOOT00  
 00127 EJECT  
 00128  
 00129 SOME IPL ( FOR K7 , PTR , FLOPPY 1/4 MB )  
 00130 USE A PART OF BOOTSTRAP TO LOAD FURTHER RECORDS OF IPL  
 00131 TO BE COMPATIBLE WITH THEM  
 00132 SOME INSTRUCTIONS MUST BE AT THE SAME ADDRESS AS IN PREVIOUS  
 00133 BOOTSTRAPS  
 00134 AT /3E LDKL A5,/80CD  
 00135 AT /42 WER A5,0  
 00136 AT /5A RF(4) INR10  
 00137  
 00138 MOREOVER THE LOADING ADDRESS OF IPL MUST BE /80  
 00139 SO THE PART OF BOOTSTRAP WHICH LOADS THE IPL  
 00140 MUST BE LOADED BEFORE /80  
 00141  
 00142 REGISTERS  
 00143  
 00144 (A1) = REGISTER OF CIO START  
 00145 (A2) = INR INST. ADDRESS  
 00146 (A3) = CIO INST. ADDRESS  
 00147 (A4) = SST INST. ADDRESS  
 00148 (A5) = REMAINING # OF CHARACTERS (WORDS) TO BE READ ( PC )  
 00149 OR FIRST MULTIPLEX WORD ( IOP )  
 00150 (A6) CURRENT ADDRESS OF CHARACTER (WORD) TO BE READ ( PC )  
 00151 OR SECOND MULTIPLEX WORD ( IOP )  
 00152 (A7) = REGISTER OF INR OR SST  
 00153 (A8) = START ADDRESS OF IPL  
 00154 (A9) = FLAG USED IN PC. TO IGNORE LEADING CHARACTERS  
 00155 (A10) = NOT USED  
 00156 (A11) = NOT USED  
 00157 (A12) = LOADING ADDRESS OF UPL PART OF BOOTSTRAP  
 00158 OR LOADING ADDRESS OF IPL BIG DISC WITHOUT CIO IPL  
 00159 (A13) USED IF UPL  
 00160 (A14) NOT USED  
 00161 (A15) INPUT REGISTER OF BOOTSTRAP  
 00162  
 00163  
 00164  
 00165 SSTCP EQU \* SST FOR PROGRAMMED CHANNEL  
 00166 0002 F031 EXR\* A4 LOOP SST / INR

00167	0004	5400	F		RF(4)	INR		
00168				TSTSTA	EQU	*		
00169	0006	A720			ANKL	A7,,/4207		
00170							13 =DATA FAULT	
00171							14 =THROUGHPUT ERROR	
00172							15 =NOT OPERABLE	
00173	000A	5400	F		RF(4)	NEWIO		
00174							THEN START BOOTSTRAP AGAIN	
00175							FROM THE VERY BEGINNING,	
00176				BRANCH	EQU	*		
00177	000C	8F02			ABR	A8		BRANCH TO IPL
00178							*	
00179							*	
00180							*	
00181							*	
00182							IO BLOCK OF COMMANDS FOR BIGD2 CONTROL UNIT	
00183							*	
00184	000E	E000		BIGD20	DATA	/E000	SEEK TO ZERO	
00185	0010	0800		BIGD21	DATA	/800	BIT 4 = 1 TO GET INTERRUPT	
00186							BITS 5 TO 10 = SECTOR #	
00187							HITS 11 TO 15 = HEAD #	
00188	0012	00CD		BIGD22	DATA	/CD	TOTAL LENGTH	
00189	0014	00CD		BIGD23	DATA	/*CD	PARTIAL LENGTH	
00190	0016	0000		BIGD24	DATA	0	BUFFER ADDRESS MOST SIGNIF. BITS	
00191	0018	0000		BIGD25	DATA	0	BUFFER ADDRESS LEAST SIGNIF. BITS	
00192							*	
00193							IO BLOCK OF COMMANDS FOR FURTHER BIG DISC CONTROL UNIT	
00194							*	
00195	001A				RES	5		
00196				TSTA	EQU	*		
00197	0024	A720			ANKL	A7,,/4207	IF STATUS CORRECT	
00198	0028	5000	F		RF(0)	CIOSTA	EXECUTE CIO START	
00199					EQU	*		
00200	002A	871E			LDR	A7,A15		
00201	002C	3FC1			SLC	A7,1	DISK ?	
00202	002E	5600	F		RF(6)	SEQUEN	NO I SEQUENTIAL OR CDC	
00203							*	
00204							*	
00205							*	
00206					AORG	/30		
00207				DISK	EQU	*	DISK ON IOP OR PC	
00208	0030	3FC1			SLC	A7,1	MOVING HEADS ?	
00209	0032	5600	F		RF(6)	NOSEEK	NO	3A
00210	0034	0103			LDK	A1,3	YES ! PERFORM A CIO	3C
00211	0036	41C0		CIO	CIO	A1,1,0	SEEK TO CYLINDER 0	
00212							*	
00213							* PREPARE NEXT IO ON DISK	
00214							*	
00215				NOSEEK	EQU	*		
00216	0038	811E			LDR	A1,A15	GET	40
00217	003A	3966			SRL	A1,6	SECTOR #	42
00218	003C	213C			ANK	A1,/3C	IN A1	44
00219	003E	8520			LDKL	A5,/80CD	READ 205 (/CD) WORDS	46
00220	0040	80CD					*	
00221							* EXECUTE WER INSTRUCTIONS , WHATEVER THE CHANNEL IS	
00222							*	
00223				SEQUEN	EQU	*		
00224				WER1	EQU	*		
00225	0042	7500		WER2	EQU	A5,0	INIT LENGTH OF THE BUFFER	4A
00226					WER	*A6,1	INIT LOADING ADDRESS	4C
00227	0044	7601			DMACDC	EQU		
00228								
00229	0046	F031			EXR*	A4		4E
00230	0048	5826			RB(0)	TSTA	TEST STATUS BEFORE CIO START	
00231				CIOSTA	EQU	*		
00232	004A	F02D			EXR*	A3		50
00233	004C	5C06			RB(4)	*=4		52
00234	004E	871E			LDR	A7,A15		54
00235	0050	3F43			SLL	A7,3		56
00236	0052	5600	F		RF(6)	SST	MULTIPLEX	
00237							*	
00238							* PROGRAMMED CHANNEL	
00239							*	
00240							*	
00241							IF A9=A5 IGNORE LEADING CHARACTERS	
00242	0054	4F00		INR	EQU	*		
00243	0056	5C56			INR	A7,0,0	READ ONE CHAR	5C
					RB(4)	SSTCP	EXECUTE SST	5E

00244	0058	E994		CWR	A9,A5	LEADING CHAR ?	60
00245	005A	5400	F	RF(4)	INR10	NO	62
00246	005C	871C		LDR	A7,A7	CHECK IF NULL	64
00247	005E	580C		RB(0)	INR	YES : IGNORE	66
00248			*				
00249			INR10	EQU	*		
00250	0060	879E		LDR	A15,A15	TEST IF CU 16 BITS ON PC.	68
00251	0062	5600	F	RF(6)	STORE	NO 1 8+8	6A
00252			*				
00253	0064	8739		STR	A7,A6	STORF WORD	6C
00254	0066	1601		ADK	A6,1	INCREMENT CHARACTER ADDR	6E
00255			STORE	EQU	*		
00256	0068	E739		SCR	A7,A6	STORE CHARACTER	70
00257	006A	1601		ADK	A6,1	NEXT CHARACTER ADDR	72
00258	006C	1D01		SUK	A5,1	COUNT DONE ?	74
00259	006E	5C1C		RB(4)	INR	NO	76
00260			*			YES : CIO HALT	
00261	0070	0700		LDK	A7,0		
00262	0072	4780		CIO	A7,0,0		
00263	0074	5700	F	RF	SST		
00264			*				
00265			*			FOR IPL FROM CDC LOOP UNTIL SST ACCEPTED AT * /7A	
00266			*				
00267	0076			RES	-2		
00268				AORG	/7A		
00269			SST	EQU	*		
00270	007A	4FC0		SST	A7,0	LOOP UNTIL SST ACCEPTED	
00271	007C	5C04		RB(4)	*-2		
00272	007E	5F7A		RB	TSTSTA	TEST STATUS	
00273			*				
00274			*			ADDRESS OF AWORD FOR UPL RESTART	
00275			*				
00276	0080	0000	F	DATA	HARD		
00277			BOOT00	EQU	*		
00278	0082	8720		LDKL	A7,/AAAA	PATTERN TO BE CHECKED	
	0084	AAAA					
00279	0086	84A0		LDKL	A12,/F800	STACK	
	0088	F800					
00280			800010	EQU	*		
00281	008A	8733		STR	A7,A12		
00282	008C	EF32		CWR*	A7,A12		
00283	008E	5000	F	RF(0)	B00020		
00284	0090	9CA0		SUKL	A12,/1000		
	0092	1000					
00285	0094	5F0C		RB	B00010		
00286			B00020	EQU	*	MOVE BOOT UPL TO HIGH-CORE	
00287	0096	8120		LDKL	A1,BASE+0	BEGIN OF BOOT	
	0098	0000	F				
00288	009A	8212		LDR	A2,A12		
00289	009C	8320		LDKL	A3,LIMIT-BASE	LENGTH OF BOOT	
	009E	0000	F				
00290			80030	EQU	*		
00291	00AA	8424		LDR*	A4,A1		
00292	00A2	8429		STR	A4,A2		
00293	00A4	1202		ADK	A2,2		
00294	00A6	1102		ADK	A1,2		
00295	00A8	1B02		SUK	A3,2		
00296	00AA	590C		RB(1)	B0030		
00297			*				
00298			*			BASE REGISTERS INITIALIZATION	
00299			*				
00300			INIT10	EQU	*		
00301	00AC	0254		LDK	A2,INR	(A2) = INR *	
00302	00AE	0336		LDK	A3,CIO	(A3) = CIO *	
00303	00B0	047A		LDK	A4,SST	(A4) = SST *	
00304			*				
00305			*			GET DEVICE ADDRESS TO INITIALIZE THE 7(0 COMMANDS	
00306			*				
00307	00B2	861E		LDR	A6,A15	A6 = KEYS VALUE	6
00308	00B4	263F		ANK	A6,/3F	KEEP JUST DEVICE ADDRESS	8
00309	00B6	AE29		ORRS	A6,A2	INIT INR INST WITH DA	A
00310	00B8	AE2D		ORRS	A6,A3	CIO	C
00311	00BA	AE41		ORS	A6,HIO	HIO	
	00BC	0072					
00312			*				
00313			*			GET CONTROLLER TYPE AND ADDRESS.	
00314			*				
00315	00BE	871E		LDR	A7,A15	MULTIPLE OR SINGLE	12
00316	00C0	3FC8		SLC	A7,8	DEVICE CONTROLLER ?	14
00317	00C2	5600	F	RF(6)	INIT20	IF SINGLE BRANCH	16

00318	00C4	260F	ANK	A6,/F	KEEP THE DEVICE CONTROLLER ADDRESS	18	
00319			*				
00320			*				
00321			*				
00322			INIT20	EQU	*		
00323	00C6	AE31		ORRS	A6,A4	SST INSTRUCTION	1A
00324	00C8	3E41		SLL	A6,1	CHANNEL AND SUBCHANNEL VALUES	1C
00325	00CA	AE41		ORS	A6,WFR1	IN WER	
00326	00CE	AE41		ORS	A6,WFR2	INSTRUCTIONS	
00327	00D0	0044		LDR	A1,A7	LOAD A1 WITH BIO CONTENTS	22
00328	00D2	811C		LDK	A5,IPLLEN	(A5) = LENGTH TO BE LOADED	
00329	00D4	0550		LDR	A9,A5	USED FOR LEADING CHARACTERS	
00330	00D6	8194		LDKL	A6,IPLADD	LOADING ADDRESS OF IPL	
00331	00DC	8098		LDR	A8,A6		
00332	00DE	90A0		ADKL	A8,4	(A8) = START ADDRESS OF IPL	
00333	00E0	0004		LDR	A14,A6	(A14) = LOADING ADDRESS OF IPL	
00334	00E2	8698	*				
00335			*				
00336			*				
00337	00E4	3FE7		SRC	*A7,7	IS IT DISK ON IOP OR PC ?	2A
00338	00E6	5AB8		RB(2)	DISK	YES	2C
00339	00E8	3FC1		SLC	A7,1	ROM IPL OR DMA UPL ?	
00340	00FA	5EAA		RB(6)	SEQUEN	NO : INIT WER	
00341	00EC	3FC1		SLC	A7,1	YES : ROM IPL ?	30
00342	00EE	5200	F	RF(2)	ROMIPL	YES	
00343	00F0	3FE3		SRC	A7,3	BIG DISC ?	
00344	00F2	5600	F	RF(6)	BIGDIS	YES	
00345	00F4	80A0		LDKL	A8,STADUP	(A) = START ADDRESS OF IPL	
00346	00F6	0100		LDR	A1,A12		
00347	00F8	8112		ADK	A1,DMAUPL-BASE	NO : BRANCH TO BOOT UPL	
00348	00FA	1100	F	ABR	A1	IN HIGH-CORE	
00349	00FC	BF04		EJECT		(A12) = LOADING ADDRESS	
00350				BIGDIS	EQU	*	
00351			*				
00352			*				
00353			*				
00354			*				
00355			*				
00356	00FE	3FC9		SLC	A7,9	BIGD2 ? (BIT 9 = 0 )	
00357	0100	5200	F	RF(2)	BIGNEW	NO	
00358				BIGD2	EQU	*	
00359			*				
00360			*				
00361			*				
00362			*				
00363			*				
00364			*				
00365			*				
00366			*				
00367			*				
00368	0102	3FC3		SLC	A7,3	PUT SECTOR # BITS 4,5,6	
00369	0104	27F0		ANK	A7,/F0	VOLUME # BIT 7	
00370	0106	AF41		ORS	A7,BIGD21	IN BLOCK OF COMMANDS	
0108	0010						
00371							
00372	010A	010E		LDK	A1,BIGD20	BITS 8 9 10 11	
00373						(A1) = ADDRESS OF BLOCK OF	
00374	010C	84C1		ST	A12,BIGD25	COMMANDS	
010E	0018					LOADING ADDRESS OF IPL	
00375	0110	8092		LDR	A8,A12	STARTING ADDRESS OF IPL	
00376	0112	90A0		ADKL	A8,4		
0114	0004						
00377	0116	5FD2		RB	DHACDC	START LOADING	
00378			*				
00379			*				
00380			*				
00381			*				
00382	0118	5F18		BIGNEW	EQU	*	
00383			*		RB	BIGD2	

00384 EJECT  
 00385 ROMIPL EQU \*  
 00386 \*  
 00387 \* FETCH FOR THE FIRST LOCATION ROM , NOT NULL , FROM ADD /202  
 00388 \* AND BRANCH TO IT  
 00389 \*  
 00390 011A 8620 LDKL A6,/200  
 00391 011C 0200 LOOP EQU \*  
 00392 011E 1602 ADK A6,2  
 00393 0120 8618 LDR A6,A6  
 00394 0122 5802 RB(0) \*  
 00395 0124 8238 LDR\* A2,A6  
 00396 0126 5804 RB(0) LOOP TAKE CONTENTS OF CURRENT LOCATION  
 00397 0128 9039 IMR A6 ROM CONTENT =0 NOT SIGNIFICANT VALUE  
 00398 012A EA38 CWR\* A2,A6 TRY TO MODIFY THE CURR MEMORY  
 00399 012C 8818 ABR(0) A6 TEST IF STORE WAS SUCCESSFULL  
 00400 012E 8239 STR A2,A6 NO THE LOCATION CONTENTS NOT CHANGED  
 00401 0130 5F14 RB LOOP BRANCH TO IT  
 00402 0130 5F14 EJECT RESTORE PREVIOUS CONTENTS  
 00403 0130 5F14 GO TO TEST NEXT LOCATION  
 00404 \*  
 00405 \* DMA UPL  
 00406 \*  
 00407 HARD EQU /100  
 00408 \* BIT 0 AT LOCAATION /100 MUST BE 0  
 00409 BASE EQU \*  
 00410 CSD EQU \*  
 00411 0132 0001 DATA 1 CID ADDRESS 0 , 1  
 00412 0134 0600 DATA /600 CID ADDRESS 2 , INTD = \*\*\*\*  
 00413 0136 0000 DATA 0 INTS = \*\*\*\* , 0  
 00414 CID EQU \*  
 00415 0138 0001 DATA 1 IOD ADD OUT 0 , 1  
 00416 013A 1000 DATA /1000 IOD ADD OUT 2 , IOD ADD IN 0  
 00417 013C RES 1 IOD ADD IN 1 , 2  
 00418 013E 0000 ITSPEC DATA 0 INT SPEC , RDN IN  
 00419 0140 0000 DATA 0 PAI CODE , 0  
 00420 IOD EQU \*  
 00421 0142 0082 DATA /82 RDN OUT , COM# /82 (IPL)  
 00422 0144 0000 LOGSTA DATA 0 LOGICAL STATUS  
 00423 0146 0000 PHYSTA DATA 0 PHYSICAL STATUS  
 00424 0148 00FF DATA 255 IO AREA LENGTH  
 00425 014A 0000 DATA 0  
 00426 014C 0000 HEDCAR DATA \* MEDIUM CHARACTERS , \*  
 00427 014E 0000 DATA 0 \*\* , IO AREA ADD 0  
 00428 0150 0200 DATA /200 IO AREA ADD 1 , 2  
 00429 0152 0000 DATA 0 REL SECT # 0 , 1  
 00430 0154 0000 RSN DATA 0 REL SECT # 2 , \*\*  
 00431 0156 RES 6  
 00432 IODEND EQU \*  
 00433 DMAUPL EQU \*  
 00434 \*  
 00435 \* INIT CSD BLOCK WITH CID ADDRESS  
 00436 \* AND CID BLOCK WITH IOD ADDRESS  
 00437 \* THE ADDRESS FOR UPL IS ON 3 OCTADS  
 00438 \* PUT IN A13 CSD BLOCK ADDRESS TRANSMITTED TO IPL  
 00439 \*  
 00440 0162 E592 ECR A13,A12  
 00441 0164 E5D3 SC A13,CSD+1=BASE,A12  
 0166 0001  
 00442 0168 0106 LDK A1,CID=BASE  
 00443 016A E153 SC A1,CSD+2=BASE,A12  
 016C 0002  
 00444 016E E5D3 SC A13,CID+1=BASE,A12  
 0170 0007  
 00445 0172 0110 LDK A1,IOD=BASE  
 00446 0174 E153 SC A1,CID+2=BASE,A12  
 0176 0008  
 00447 0178 8592 LDR A13,A12  
 00448 017A E5D2 LC A13,CSD+2=BASE,A12  
 017C 0002  
 00449 017E 0100 LDK A1,CSD=BASE PUT CSD BLOCK ADDRESS  
 00450 0180 9112 ADR A1,A12 AND HARD BLOCK #  
 00451 0182 8220 LDKL A2,HARD  
 0184 0100  
 00452 0186 B941 MS 2,/80 INTO LOCATION /80 AND /82  
 0188 0080  
 00453 018A E11E ECR A1,A15  
 00454 018C 8204 LDR A2,A1  
 00455 018E 210F ANK A1,/F BITS 4,5,6,7 OF A15  
 00456 0190 3944 SLL A1,4 ARE BITS 0,1,2,3 OF  
 00457 0192 E153 SC A1,HEDCAR=BASE,A12 MEDIUM CHARACTERS  
 0194 001A  
 00458 0196 3A6E SRL \*A2,14 BITS 8,9 OF A15 ARE RELATIVE  
 00459 0198 E253 SC A2,ITSPEC+1=BASE,A12 DEVICE NUMBER  
 019A 000D  
 00460 019C 821E LDR A2,A15 D6  
 00461 019E 223F ANK A2,/3F PUT DMA UPL ADDRESS D8  
 00462 01A0 AA53 ORS A2,CIOUPL=BASE,A12  
 01A2 0000  
 00463 01A4 4180 CIOUPL CIO A1,0,0 DE  
 00464 TSTIT EQU \*  
 F

00465 01A6 E652 LC A6,ITSPEC-BASE,A12 LOOP UNTIL  
 01A8 000C ANK A6,/20 END OF IO  
 00466 01AA 2620 RB(0) TSTIT  
 00467 01AC 5808 LD A1,PHYSTA-BASE,A12 TEST STATUS PHYSTA  
 00468 01AE 8152 OR A1,LOGSTA-BASE,A12 AND LOGSTA  
 01B0 0014  
 00469 01B2 A952 RB(4) DMAUPL IF ONE OF THESE BITS SET  
 01B4 0012 ABR A8 START IPL  
 00470 01B6 5C56  
 00471 01B8 8F02 EJECT  
 00472  
 00473  
 00474 \* 64 WORDS ARE RESERVED AT END OF BOOTSTRAP  
 00475 \* THEIR CONTENTS ARE LOADED AT IPL IN REGISTER A15  
 00476 \* TO CHOOSE THE VALUE, THE HARDWARE USES AS INDEX  
 00477 \* ( WORD 0 IS THE LAST ONE AT LOCATION /1FE )  
 00478 \* ( WORD 63 FIRST /180 )  
 00479 \* THE VALUE OF A WHEEL WITH INDEXES FROM 0 TO /F  
 00480 \* OR STRAPS WITH INDEXES FROM 0 TO 7 3 STRAPS  
 00481 \* OR 0 TO /F 4 STRAPS  
 00482 \* OR 0 TO /3P 6 STRAPS  
 00483  
 00484  
 00485  
 00486  
 00487  
 00488 \* THIS WAY OF LOADING A15 IS USED WHEN IPL IS NOT DONE  
 00489 FROM A CONTROL PANEL  
 00490 \* \* AUTOMATIC IPL  
 00491 \* \* AUTOMATIC RE-IPL ( BATTERY OFF )  
 00492 \* \* REMOTE IPL  
 00492 01E0 FFFF AORG /1E0  
 00493 01E2 2116 DATA /FFFF DMA UPL  
 00494 01E4 65E2 DATA /2116 CMD FIXED PART  
 00495 01E6 2056 DATA /65E2 X1215 FIXED DISC INTERLACE 5  
 00496 01E8 2016 DATA /2056 NEW CU BIG DISC EUROBOARD  
 00497 01EA 0116 DATA /2016 CMD CARTRIDGE OR SMD  
 00498 01EC 400A DATA /0116 CDC 0 10 1EA  
 00499 01EE 103F DATA /400A FHD DISC  
 00500 01F0 0785 DATA /103F IPLRZ 0 1EE  
 00501 01F2 3000 DATA /0785 K7 IOP 7 1F0  
 00502 01F4 150D DATA /3000 ROM IPL 6 1F2  
 00503 01F6 63C2 DATA /150D REMOTE IPL 5 1F4  
 00504 01F8 60C1 DATA /63C2 X1215 3 CARTRIDGE 0 1F6  
 00505 01FA 6083 DATA /60C1 X1250 DISC  
 00506 01FC 4083 DATA /6083 FLOPPY 1MB 0 2 1FA  
 00507 01FE 1020 DATA /4083 FLOPPY IOP 1/4 MB  
 00508 LIMIT END BOOT PTR 0 1EE

#### SYMBOL TABLE

IPLADD	0080	A	IPLLLEN	0050	A	STADUP	0100	A	ROOT	0000	A
BOOT000	0082	A	SSTCP	0002	A	INR	0054	A	TSTSTA	0006	A
NEWIO	002A	A	BRANCH	000C	A	BIGD20	000E	A	BIGD21	0010	A
BIGD22	0012	A	BIGD23	0014	A	BIGD24	0016	A	BIGD25	0018	A
TSTA	0024	A	CIOSTA	004A	A	SEQUEN	0042	A	DISK	0030	A
NOSEEK	0038	A	CIO	0036	A	WER1	0042	A	WER2	0044	A
DHACDC	0046	A	SST	007A	A	INR10	0060	A	STORE	0068	A
HIO	0072	A	HARD	0100	A	B00010	008A	A	B00020	0096	A
BASE	0132	A	LIMIT	0200	A	B0030	00A0	A	INIT10	00AC	A
INIT20	00C6	A	ROMIPL	011A	A	BIGDIS	00FE	A	DMAUPL	0162	A
BIGNEW	0118	A	BIGD2	0102	A	LOOP	011E	A	CSD	0132	A
CID	0138	A	ITSPEC	013E	A	I0D	0142	A	LOGSTA	0144	A
PHYSTA	0146	A	MEDCAR	014C	A	RSN	0154	A	I0DEND	0162	A
CIOUPL	01A4	A	TSTIT	01A6	A						

ASS.ERR. 00000

:EOF

LIB

DATE :MAY 25 81 // TIME : 00H,49M,17S.  
LIBRARIAN REL 06 (01 06 76)

KOM

LEN

PEND

MES ASHLM

:EOJ

DATE :MAY 25 81 // TIME : 00H,49M,25S.

## 1.14 DATA TRANSFER PROCEDURES





Figure 1.14 INPUT AND OUTPUT PROGRAMMED CHANNEL TRANSFERS



Note: WER 1, 2 and 3 must be executed in this order.

Figure 1.15 IOP CHANNEL TRANSFERS

The DMA Channel enables a high speed control unit to make direct exchanges with memory. The following figure shows the sequence of events for a DMA transfer. The principle of operation is the same as for the IOP but as only one device is used the IOP/CU function is incorporated in the DMACU.




Figure 1.16 DIRECT MEMORY ACCESS CHANNEL TRANSFER (EXAMPLE CDC CONTROLLER)

## 1.15 TYPE NUMBERS

### BASIC SYSTEMS

In the P800 series "Basic Systems" have been defined.

A basic system consists of:

- a mounting box (rack) with a certain number of slots in which memory cards and control units can be inserted
- an integrated power supply unit
- a control panel and/or control panel interface
- a CPU-card- or cardset

The basic systems as described below do not contain any memory. However, for reasons of system responsibility no systems without memory can be delivered, unless a special arrangement with the customer has been made.

In some cases a basic system is equipped with a battery pack and logic for power supply during power failure and with a filter option.

Mounting gear for standard 19" cabinets is supplied with all basic systems.

TYPE NUMBER	DESCRIPTION
P858-400	P858 Basic System with 9 free general purpose slots, incl. power supply and extended control panel
P858-500	P858 Basic System with 16 free general purpose slots, incl. power supply and extended control panel
P859-400	P859 Basic System with 9 free general purpose slots, incl. power supply, integrated battery back-up and extended digital control panel
P870-256	P870 Basic System with 5 free general purpose slots, incl. 4K 16-bit words of memory, sockets for 6K or 12K PROM and power supply
P870-356	P870 Basic System with 11 free general purpose slots, incl. 4K 16-bit words of memory, sockets for 6 K or 12K PROM and power supply

## MOS MEMORIES

Type Number	Capacity	Access Time (us)	Power Consumption				Applicable System
				5VL	5VM	16VM	
P843-432	32K21	0.45	operable	2.8	1.73	0.8	859
			non-operable	2.8	1.73	0.44	
P843-464	64K21	0.45	operable	2.8	1.9	0.9	859
			non-operable	2.8	1.9	0.53	
P843-528	128K21	0.45	operable	2.8	2.0	1.0	859
			non-operable	2.8	2.0	0.65	

## CORE MEMORIES

Type Number	Capacity	Access Time (us)	Power Consumption				Applicable System
				5VL	5VM	16VM	
P843-216	16K16	0.3	operable	3.2	0.18	4.7	858
			non-operable	2.7	0.18	0.7	
P843-232	32K16	0.3	operable	4.5	0.3	4.7	858
			non-operable	4.0	0.3	0.7	

## BASIC SYSTEM OPTIONS

### P843-020 I/O PROCESSOR

High speed multiplex data channel. Automatic control of data exchange on cycle stealing basis. Requires 1 memory cycle per data transfer. Maximum throughput 830K words/sec., 8 channels standard.

Includes 3.0 m break line cable.

Mounting code: 1 slot.

Power consumption: +5V / 2.6A.

### P843-060 PROGRAMMABLE REAL TIME CLOCK (PRTC)

Mounting code: 1 slot.

Power consumption: +5V / 0.9A

## P847-020 SYSTEM FOR REMOTE LOADING

Includes Remote Control Unit (HDLC procedure) and supervisory panel.  
Mounting code: 1 slot and 2U.  
Power consumption: +5V / 2A.

## P857-020 FLOATING POINT PROCESSOR

Performs high speed arithmetic operations on 48-bit operands.  
Mounting code: 1 slot.  
Power consumption: +5V / 6A.

## PERIPHERAL CONTROL UNITS

### P840-001 CONTROL UNIT PTR/PTP

For punched tape reader P801-001 and tape punch P803-001.  
Mounting code: 1 slot.  
Power consumption: +5V / 2.8A

### P840-002 CONTROL UNIT PTR/PTP/V24

For punched tape reader P801-001, tape punch P803-001 and V24 devices.  
Mounting code: 1 slot.  
Power consumption: +5V / 2.8A, +18V / 0.025A, -18V / 0.04A.

### P801-040 CONTROL UNIT PTR

For punched tape reader P801-001.  
Mounting code: 1 slot.  
Power consumption: +5V / 1.3A.

### P845-040 CONTROL UNIT FOR SERIAL DATA TRANSFER

Interface according to CCITT recommendations V24 and V28, speed selectable from 110, 150, 200, 300, 600, 1200, 2400, 4800 and 9600 bits/sec.  
Mounting code: 1 slot.  
Power consumption: +5V / 1.9A, +18V / 0.025A, -18V / 0.04A.

### P824-040 CONTROL UNIT FOR UP TO 2 MOVING HEAD DISC DRIVES P824-012/014

To be connected via I/O Processor.  
Mounting code: 1 slot.  
Power consumption: +5V/4A.

P825-040 CONTROL UNIT FOR UP TO 2 MOVING HEAD CARTRIDGE DISC DRIVES P825-007/008

Including DMA facility and data chaining of variable record length format.

Mounting code: 1 slot.

Power consumption: +5V / 8A, -5V / 0.4A.

0.7us memories are required.

P830-045 CONTROL UNIT FOR UP TO 4 FLOPPY DISC DRIVES P830-006/015

Including 7m cable.

Mounting code: 1 slot.

Power consumption: +5V / 4.7A.

P830-050 CONTROL UNIT FOR UP TO 4 FLOPPY DISC DRIVES P830-006/015 OR  
UP TO 2 FLOPPY DISC DRIVES P830-025/035

Including 7m cable.

Mounting code: 1 slot.

Power consumption: +5VL / 2.3A.

I/O Processor required.

P831-060 CONTROL UNIT FOR UP TO 4 MAGNETIC TAPE UNITS P831-002/004/006

Mounting code: 1 slot.

Power consumption: +5V / 2.7A.

Can be used in Eurosystems with BUS-translator P843-107 or P843-117 and extension shelf P843-001.

P840-003 CONTROL UNIT CR/LP

For Cardreader P806-102 and matrix line printers P809-002/004.

Data Products interface compatible.

Mounting code: 1 slot.

Power consumption: +5V, 1.7A

P820-040 CONTROL UNIT LP

For matrix line printers P809-002/004 Data Products interface compatible.

Mounting code: 1 slot.

Power consumption: +5V, 0.7A.

P830-010 EQUIPMENT SHELF FOR 2 FLOPPY DISC DRIVES P830-006/015/025/035

Mounting code: Rack 6U, including power supply.

When 3 or 4 floppy disc drives are connected to one control unit, 2 equipment shelves are needed.

In case of extension CU cable 5111 199 71020 or 5111 199 71970 has to be used.

P833-152 SHELF FOR 3 CASSETTE TAPE DRIVE UNITS P833-002

Including control unit, CRC feature, power supply and 3m cable.

Mounting code: Rack 4U.

Can be used in Eurosystems with BUS-translator P843-107 or P843-117 (P853/4).

1.16 BASIC SYSTEM POWER CHARACTERISTICS

Type Number	Free Slots	Mounting Code	Power available (in Amp.)									
			Logic							Memory		
			+5V	-5V	+12V	-12V	+16V	+18V	-18V	+5V	+12V	+16V
P858-400	9	Rack 6U	30.4	2.0					1.9	1.9		9.0
P858-500	16	Rack 11U	68.9	4.0					3.9	3.9		18.0
P859-400	9	Rack 6U	48.8	0.8					1.8	1.9	8.0	3.0

Remark: The number of U(nits) denotes the height of the rack.

Standard 19" cabinets exist with a height of either 33U or 24U. Of all equipment to be mounted in the cabinet, mentioned in this catalogue, the height in units is given. Loose panels with heights of 1U, 3U, 5U or 7U are available to close the cabinet.

1U is 1.75" (44.45mm).



SECTION	2.1	INTRODUCTION BASIC AND EXTENSION CABINETS	PAGE 2-2
	2.2	MOUNTING DEVICES	2-2
	2.3	FRONT PANELS	2-2
	2.4	VENTILATION UNITS	2-2
	2.5	POWER DISTRIBUTION PANELS	2-2

## LIST OF ILLUSTRATIONS

FIGURE	2.1	MOUNTING KIT (P849-039)	2-3
	2.2	VENTILATOR UNIT	2-4
	2.3	10 AMPERE DISTRIBUTION PANEL	2-5
	2.4	10 AMPERE DISTRIBUTION PANEL CIRCUIT	2-6
	2.5	25 AMPERE DISTRIBUTION PANEL	2-7
	2.6	25 AMPERE DISTRIBUTION PANEL CIRCUIT	2-8
	2.7	EXTENSION CABINET DISTRIBUTION PANEL	2-9
	2.8	EXAMPLE OF CABINET WIRING	2-10

## 2.1 INTRODUCTION BASIC AND EXTENSION CABINETS

The Basic cabinet comprises a 19" rack with a usable depth of 700mm (27.5 inches) and a mounting height of 36 standard units enclosed by side panels and a rear door (the extension cabinets have the same characteristics except they have no side panels).

A mounting kit is required for cabinets that have moving head disc units fitted. It comprises a new rear door containing a ventilation unit, and a pedestal to be fitted at the front of the cabinet (see figure 2.1).

## 2.2 MOUNTING DEVICES

The different mounting devices include:

- . Telescopic slides for the Magnetic Tape Formatter and moving head disc drives.
- . Mounting Hinges for the Magnetic Tape Transport.
- . Fixed slides.

## 2.3 FRONT PANELS

Front panels of either 1, 3, 5 or 7 rack units are available to fill the spaces not used (or cover items like equipment shelves) in the cabinet.

## 2.4 VENTILATION UNITS

Convection cooling is sufficient if the total heat dissipation of the equipment in the cabinet is less than 700 kcal/h (800 watts). Above this level forced air circulation by one of the following ventilation units is necessary. Both units are similar except for the number of fans and the unit needs 1U space in the cabinet. The heat dissipation capabilities of the units are:

- P849-040 between 700 and 1030 kcal/h (800 to 1200 watts)
- P849-041 between 1030 and 1300 kcal/h (1200 to 1500 watts)

Figure 2.2 shows the two Ventilator Units.

## 2.5 POWER DISTRIBUTION PANELS

Two types of distribution panels are available to suit different power consumption levels. Both panels are 2U high and have a mains filter, mains isolation switch, neon indicator, fuse and terminal block. The current carrying capacities are:

- P849-042 10 amperes
- P849-043 25 amperes

The panels and their circuits are shown in the figures 2.3 to 2.7.






Figure 2.1 MOUNTING KIT (P849-039)



VENTILATOR UNITS ARE SUPPLIED WITH THE  
FIXED SLIDES AS SHOWN IN FIGURE 1.13

All dimensions are in mm

Figure 2.2 VENTILATOR UNITS




Figure 2.3 10 AMPERE DISTRIBUTION PANEL

Figure 2.4 10 AMPERE DISTRIBUTION PANEL, CIRCUIT




Figure 2.5 25 AMPERE DISTRIBUTION PANEL





Figure 2.6 25 AMPERE DISTRIBUTION PANEL, CIRCUIT






Figure 2.7 EXTENSION CABINET DISTRIBUTION PANEL




Figure 2.8 EXAMPLE OF CABINET WIRING

3 MOUNTING BOXES

SECTION		PAGE
	3.1 BASIC MOUNTING BOXES M4P/M5P	3-3
	3.2 BACK PANEL M4P	3-7
	3.3 POWER SUPPLY M4P/M5P	3-12
	3.4 BLOCKDIAGRAMS M4P/M5P	3-16
	3.5 TIMING M4P/M5P	3-19
	3.6 INTERNAL CONNECTIONS M4P/M5P	3-22
	3.7 BASIC MOUNTING BOX M4R	3-24
	3.8 BACK PANEL M4R	3-28
	3.9 BLOCKDIAGRAM M4R	3-31
	3.10 POWER SUPPLY M4R	3-34
	3.11 INTERNAL CONNECTIONS M4R	3-37
	3.12 EQUIPMENT SHELF E2 (P843-001)	3-39
	3.13 DIAGRAMS	3-43/44

LIST OF ILLUSTRATIONS

3.1	RACK FUNCTIONS	3-4
3.2	M4P RACK	3-5
3.3	M5P RACK	3-6
3.4	BACK PANEL PCB (GP BUS) FOR M4P RACK	3-7
3.5	CHASSIS VIEW OF SPECIAL CONNECTIONS	3-8
3.6	POWER SUPPLY UNIT 2 IN M5P RACK	3-12
3.7	REGULATOR CARD (+5V/+16V) - PØ	3-13
3.8	RST CARD - P1	3-14
3.9	BLOCKDIAGRAM OF M4P POWER SUPPLY AND KEY SWITCH	3-16
3.10	BLOCKDIAGRAM OF M5P POWER SUPPLIES AND KEY SWITCH	3-17
3.11	POWER SEQUENCING BLOCKDIAGRAM	3-18
3.12	POWER SEQUENCING TIMING	3-19
3.13a	CARD LAYOUT - RST CARD	3-20
3.13b	POWER SUPPLY INPUTS AND SEQUENSOR LOGIC	3-21
3.14	M4P RACK INTERNAL CONNECTIONS	3-22
3.15	M5P RACK INTERNAL CONNECTIONS	3-23
3.16	M4R RACK	3-25
3.17	M4R RACK FUNCTIONS	3-26
3.18	REAR VIEW OF M4R RACK	3-27
3.19	BACK PANEL PCB (GP BUS)	3-28
3.20	KEYSWITCH POSITIONS	3-31
3.21	BLOCKDIAGRAM OF M4R POWER SUPPLY AND BATTERY BACK-UP	3-33
3.22	M4R REGULATOR CARD	3-34
3.23	M4R BATTERY CARD	3-35
3.24	M4R RACK - POWER SUPPLY	3-37
3.25	M4R HEATSINK ASSEMBLY	3-38
3.26	EQUIPMENT SHELF E2 (P843-001)	3-39

FIGURE		PAGE
3.27	BUS AND BREAK CABLE EXTENSION E2	3-40
3.28	EQUIPMENT SHELF E2 - CIRCUIT DIAGRAM	3-41
3.29	REMOTE CONTROL CIRCUIT	3-42
3.30a	POWER SUPPLY +5V REGULATOR	3-43/44
3.30b	POWER SUPPLY +16V REGULATOR	3-45/46
3.30c	POWER SUPPLY +18V, -18V, -5V SUPPLIES	3-47
3.30d	HEATSINK ASSEMBLY	3-48
3.30e	PCB REG (PO) +5V/+16V	3-49
3.30f	MAINS FILTER UNIT	3-50
3.31a	M4R POWER SUPPLY: MAINS INPUT AND SEQUENCE LOGIC	3-51/52
3.31b	M4R POWER SUPPLY: +5V REGULATOR AND POWER SUPPLY	3-53/54
3.31c	M4R POWER SUPPLY: 16V REGULATOR AND POWER SUPPLIES	3-55/56
3.31d	M4R POWER SUPPLY: -5V REGULATOR AND POWER SUPPLY	3-57/58
3.31e	M4R BATTERY BACK-UP	3-59
3.31f	M4R REGULATOR CARD	3-60
3.31g	FILTER CARDS	3-61
3.31h	M4R BATTERY CARD	3-62
3.32a	POWER SUPPLY E2	3-63/64
3.31b	POWER SUPPLY COMPONENT LOCATION E2	3-65/66
3.32c	SEQUENCE CARD COMPONENT LAYOUT E2	3-67

#### LIST OF TABLES

TABLE		PAGE
3.1	CONNECTIONS TO CONNECTOR 5 OF CPU	3-9
3.2	EXTENSION RACK CONNECTIONS IOM AND IOB	3-10
3.3	GP BUS CONNECTORS	3-11
3.4	FUSES	3-15
3.5	CONNECTIONS TO CONNECTOR J5 OF CPU	3-29
3.6	EXTENSION RACK CONNECTIONS IOM AND IOB	3-30
3.7	POWER SUPPLY OUTPUTS	3-31
3.8	BATTERY BACK-UP, OUTPUTS	3-31
3.9	GP BUS CONNECTIONS	3-36

### 3.1 BASIC MOUNTING BOXES M4P/M5P

#### POWER REQUIREMENTS (FOR EACH POWER SUPPLY UNIT)

Single phase mains supply at 50 Hz.  $\pm 2$  Hz.  
or 60 Hz.  $\pm 3$  Hz.

Voltage: 100V, 115V, 220V, 240V,  $\pm 10\%$  at 600 W.

The rack is adapted to the mains voltage by taps on the transformer, see chapter 4.

#### POWER SUPPLY OUTPUTS (EACH POWER SUPPLY UNIT)

- . +16V regulated, 9 A max.  $\pm 3\%$  (due to  $\pm 10\%$  mains and load variation)
- . + 5V regulated, 43 A max.  $\pm 2\%$  (due to  $\pm 10\%$  mains and load variation)
- . - 5V regulated, 5 A max.  $\pm 2\%$  for ripple and noise (peak to peak from 0 to 20 MHz.)
- . +18V unregulated, 2 A max. -10% +70%
- . -18V unregulated, 2 A max.

#### PROTECTION FOR POWER SUPPLIES

- . + 5V Overcurrent limit before I nom. +50%  
(a short circuit will not damage the supply)  
Overvoltage limit between +6V and +7V  
Fused, see table 3.4
- . - 5V Overcurrent limit as for +5V  
Overvoltage limit between -6V and -7.5V  
Fused, see table 3.4
- . +16V Overcurrent limit as for +5V  
Overvoltage limit between +16.8V and +20.3V  
Fused, see table 3.4
- . +18V No overcurrent or overvoltage limits  
Fused, see table 3.4




Figure 3.1 RACK FUNCTIONS




Figure 3.2 M4P RACK





Figure 3.3 M5P RACK

### 3.2 BACKPANEL M4P



Note: The back panel PCB for the M5P is similar to this but longer and the power supply lines (only) are divided into two parts. The top power supply unit supplies the top 8 slots of the rack while the bottom power supply unit supplies the bottom 9 slots.

Figure 3.4 BACK PANEL PCB (GP BUS) FOR M4P RACK




Figure 3.5 CHASSIS-VIEW OF SPECIAL CONNECTIONS

Connector 5-Slot 1 (for CPU) Pin No.	Connector 5-Slot 2 (for FPP) Pin No.	Panel Connector Pin No.	Power Supply Pin No.	Connected at Key Switch	Signal	Signal Source
5A01-10	----	----	----	----	----	----
5A11	5A11	--	--	--	FLOAT	CPU
5A12	5A12	--	--	--	BSYCPUN	CPU
5A13	5A13	--	--	--	GFECHT	CPU
5A14	5A14	--	--	--	DONEFN	FPP
5A15	5A15	--	--	--	FLOCR1	FPP
5A16	5A16	----	----	----	----	----
5A17	5A17	--	--	--	OSC	CPU
5A18-29	----	----	----	----	----	----
5A30	--	1	--	Yes	LOCK	Key Switch
5A31	--	6	--	--	SDPM	Panel
5A32,33	----	----	----	----	----	----
5A34	--	2	--	--	SDMP	CPU
5A35	--	7	--	Yes	RTCE	Key Switch
5A36,37	----	----	----	----	----	----
5B01-11	----	----	----	----	----	----
5B12	5B12	--	--	--	PMFN	CPU
5B13	5B13	--	--	--	BOFFN	CPU
5B14	5B14	--	--	--	FLOCRO	FPP
5B15	5B15	--	--	--	FPPABS	FPP
5B16-19	----	----	----	----	----	----
5B20	5B20	--	--	--	PAFN	CPU
5B21-24	----	----	----	----	----	----
5B25	--	--	P1-10	--	RTCN	Power Supply
5B26-30	----	----	----	----	----	----
5B31	--	3	P1-12	Yes	OV	Power Supply
5B32,33	----	----	----	----	----	----
5B34	--	8	--	--	RESETN	CPU
5B35	--	5	--	--	+12V	CPU
5B36	----	----	----	----	----	----
5B37	--	9	--	--	-12V	CPU

Note: For M5P rack, RTCN (5B25) and associated ground (5B31) are only connected to the CPU from power supply unit 1.

Table 3.1 CONNECTIONS TO CONNECTOR 5 of CPU (USED IN THE BASIC RACK)

Connector IOM Pin No.	Signal	Function
1-21 (odd nos.) 23,25,26,28, 29,31,32,34, 35,37,38,40, 41,43,45,47, 49	MA	Ground for address lines
2	MC	Ground for command lines
4	MAD04	
6	MAD03	
8	MAD08	
10	MAD09	
12	MAD10	
14	MAD11	Address/Function lines
16	MAD12	
18	MAD13	
20	MAD14	
22	MAD15	
24	ACN	Accept Command
27	--	
30	CLEARN	Master Clear
33	TPMN	Peripheral Controller to Master
36	TMPN	Master to peripheral Controller
39	TMEN	Master to External Register
42,44,46,48, 50	TRMN	External Register to Master
	Spare	
	+5V	Logic Power Supply
Connector IOB Pin No.	Signal	Function
1,3	MC	Ground for command lines
5-37 (odd nos.)	MB	Ground for BIO lines
39-49 (odd nos.)	MC	Ground for command lines
2	RSLN	Reset from power supply
4	PWFN	Power failure signal
6-36 (even nos.)	BIO15N-	Bi-directional data lines
	BIOON	
38	BIEC5	Encoded interrupt line (1sb)
40	SCEIN	Scan Interrupt line
42	BIEC3	
44	BIEC4	
46	BIEC1	Encoded interrupt lines
48	BIEC2	
50	BIECO	

Table 3.2 EXTENSION RACK CONNECTIONS IOM AND IOB

Connector 3 Pin No. (on back panel)	Panel Connector Pin No. (where used)	Signal	Function
3A01		+18V	Data comm. and teletype supply
3A02-5		--	--
3A06		+16V	Memory (inhibit amps) supply
3A07		0V	Ground (logical)
3A08-16		--	--
3A17		PWFN	Power Failure Signal
3A18		0V	Ground (logical)
3A19,20	4	+5VL	Logic Supply
3A21,22		0V	Ground (logical)
3A23		--	--
3A24,25	3	0V	Ground (logical)
3A26-43		--	--
3B01		-18V	Data comm. and teletype supply
3B02		0V	Ground (mechanical)
3B03-5		--	--
3B06		+16V	Memory (inhibit amps) supply
3B07		0V	Ground (logical)
3B08-16		--	--
3B17		RSLN	Reset Signal
3B18		-5VM	Memory Supply
3B19,20		+5VL	Logic Supply
3B21,22		0V	Ground (logical)
3B23		+5VM	Memory Supply
3B24		--	--
3B25		+16V	Memory (inhibit amps) supply
3B26-43		--	--

Note: For M5P rack these connections are made for each power supply unit.

Table 3.3 GP BUS CONNECTIONS (USED BY POWER SUPPLY UNIT)

### 3.3 POWER SUPPLY M4P/M5P




Figure 3.6 POWER SUPPLY UNIT 2 IN M5P RACK (VIEWED FROM UNDERNEATH)

U-LINKS S1,S3,S4 ARE ALL FITTED FOR NORMAL OPERATION  
U LINK S2 SHOWN IN POSITION FOR NORMAL OPERATION





Figure 3.7 REGULATOR CARD (+5V/+16V) - PO

Figure 3.8 RST CARD - P1



Fuse	Purpose	Location
F206	Mains input, slow operating: 4 amp. for 220V/240V inputs 8 amp. for 100V/115V inputs	Rear of Rack
F101	0.1 amp., mains detector	PCB P1
F201	20 amp., +5V regulator	
F202	10 amp., +16V regulator	
F203	2 amp., auxiliary 15V supply for the power-supply circuits	Heatsink Assembly
F204	3.15 amp., -18V and -5V supplies	
F205	3.15 amp., +18V supply	


Table 3.4 FUSES

### 3.4 BLOCK DIAGRAMS M4P/M5P

Figure 3.9 BLOCK DIAGRAM OF M4P POWER SUPPLY AND KEY SWITCH

8202

P858/859 REF



02717

3-16

Figure 3.10 BLOCK DIAGRAM OF MSP POWER SUPPLIES AND KEY SWITCH





Figure 3.11 POWER SEQUENCING BLOCK DIAGRAM



### 3.5 TIMING M4P/M5P




Figure 3.12 POWER SEQUENCING TIMING

Figure 3.13a CARD LAYOUT - RST CARD (P1)





Figure 3.13b POWER SUPPLY INPUT AND SEQUENSOR LOGIC



### 3.6 INTERNAL CONNECTIONS M4P/M5P




Figure 3.14 M4P RACK INTERNAL CONNECTIONS




Figure 3.15 M5P RACK INTERNAL CONNECTIONS

### 3.7 BASIC MOUNTING BOX M4R (CAUTION: DANGEROUS VOLTAGES)

Single phase mains supply at 50Hz.  $\pm$  2Hz.

or 60Hz.  $\pm$  3Hz.

Voltage 110/115V  $\pm$  10% at 8 amps.

or 220/240V  $\pm$  10% at 4 amps.

The rack is adapted to mains voltage with soldered U-links on the regulator pcb in the power supply unit.

### POWER SUPPLY OUTPUTS (DC)

- . +5VL; +5V, 60A max.  $\pm$  3% stability due to 10% mains and dynamic load variation, 20-100% static load variation.  
Ripple and noise  $\leq$  1% (0 - 30MHz.).
- . -5VM; -5V, 0.8A max.  $\pm$  5% stability due to 10% mains and dynamic load variation, 10-100% static load variation.  
Ripple and noise  $\leq$  1% (0 - 30MHz.).
- . +16VM; +16V, 3A max.  $\pm$  15% stability due to 10% mains and dynamic load variation, 10-100% static load variation.
- . +18V ; -16V, 2A max. Ripple and noise  $\leq$  1% (0 - 30MHz.).
- . -18V ; -16V, 2A max. Ripple and noise  $\leq$  1% (0 - 30MHz.).

### POWER SUPPLY PROTECTION

- . Mains supply - Protected with a slow blow fuse
- . +5VL supply - Overcurrent limit between 60 and 70 amps.  
- Overvoltage limit between +5.5 and + 7.5V
- . -5VM supply - Overcurrent limit between 0.8 and 3 amps.  
Overvoltage limit between -5.5 and -7.5V
- . +16VM supply - No over voltage protection
- . +18V supply - No over current protection but a short circuit will not damage these supplies.

### BATTERY BACK-UP SUPPLIES - if fitted

- .+5VM; +5V, 8A max. -3% stability due to 10% mains and dynamic load variation and 10-100% static load variation.  
Ripple and noise  $\leq$  1% (0 - 30MHz.).

This supply is generated under normal operating conditions with mains supply on and during mains failure.

- .+16VM; as for +16VM supply from power supply unit.

This supply is generated only during mains failure.




Figure 3.16 M4R RACK

#### BATTERY BACK-UP SUPPLY PROTECTION - if fitted

- .+5VM; - Overcurrent limit between 8 and 10A.  
Overvoltage limit between +5.5 and +7.5V.
- .+16VM; - As for +16VM supply from power supply unit.

#### BATTERY BACK-UP TIME

A rechargeable battery maintains the +5VM and +16VM supplies during mains failures for the following times:

MOS memory of 128K words - 60 minutes  
 256K words - 30 minutes  
 512K words - 10 minutes

#### BATTERY CHARGE TIME

A completely discharged battery can be fully charged in 48 hours.




Figure 3.17 M4R RACK FUNCTIONS




Figure 3.18 REAR VIEW OF M4R RACK

### 3.8 BACKPANEL M4R




Figure 3.19 BACK PANEL PCB (GP BUS)

Connector J5-Slot 1 (for CPU) Pin No.	Connector J5-Slot 2 (for FPP) Pin No.	Panel Connector Pin No.	Signal	Signal Source
5A01-10	--	--	--	--
5A11	5A11	--	FLOAT	CPU
5A12	5A12	--	BSYCPUN	CPU
5A13	5A13	--	GFECHT	CPU
5A14	5A14	--	DONEF	FPP
5A15	5A15	--	FLOCR1	FPP
5A16	--	--	--	--
5A17	5A17	--	OSC	CPU
5A18-29	--	--	--	--
5A30	--	1	LOCK	Panel
5A31	--	6	SDPM	Panel
5A32,33	--	--	--	--
5A34	--	2	SDMP	CPU
5A35	--	7	RTCE	Panel
5A36,37	--	--	--	--
5B01-11	--	--	--	--
5B12	5B12	--	PMFN	CPU
5B13	5B13	--	BOFFN	CPU
5B14	5B14	--	FLOCRO	FPP
5B15	5B15	--	FPPABS	FPP
5B16-19	--	--	--	--
5B20	5B20	--	PAFN	CPU
5B21,22	--	--	--	--
5B23	--	--	BAWOFN	Battery Back-Up
5B24	--	--	--	--
5B25	--	--	RTCN	Power Supply
5B26-30	--	--	--	--
5B31	--	3	OV	Power Supply
5B32,33	--	--	--	--
5B34	--	8	RESETN	CPU
5B35	--	5	+12V	CPU
5B36	--	--	--	--
5B37	--	9	-12V	CPU

Table 3.5 CONNECTIONS TO CONNECTOR J5 OF CPU (MADE IN BASIC RACK)

Connector IOM Pin No.	Signal	Function
1-21 (odd nos.) 23,25,26,28, 29,31,32,34, 35,37,38,40, 41,43,45,47, 49	MA	Ground for address lines
2 4 6 8 10 12 14 16 18 20 22 24 27 30 33 36 39 42,44,46,48, 50	MC MAD04 MAD03 MAD08 MAD09 MAD10 MAD11 MAD12 MAD13 MAD14 MAD15 ACN -- CLEARN TPMN TMVN TMEN TRMN	Ground for command lines  Address/Function lines  Accept Command  Master Clear  Exchange Timing Signals Master to peripheral Controller Master to External Register External Register to Master  Spare Logic Power Supply
Connector IOB Pin No.	Signal	Function
1,3 5-37 (odd nos.) 39-49 (odd nos.) 2 4 6-36 (even nos.) 38 40 42 44 46 48 50	MC MB MC RSLN PWFN BI015N BI00N BIEC5 SCEIN BIEC3 BIEC4 BIEC1 BIEC2 BIECO	Ground for command lines Ground for BIO lines Ground for command lines Reset from power supply Power failure signal Bi-directional data lines  Encoded interrupt line (1sb) Scan Interrupt line  Encoded interrupt lines

Table 3.6 EXTENSION RACK CONNECTIONS IOM AND IOB

### 3.9 BLOCKDIAGRAM M4R

The power supply provides the following outputs:

Signal function	Signal Name at Power Supply	Signal Name at GP bus
+5V at 60A, logic supply	+5VL	+5VL
-5V at 0.8A, memory supply	-5VL	-5VM
+16V at 3A, memory supply	+16VM	+16VM
+18V (nominally +16V) at 2A, data comm. supply	+16VL	+18V
-18V (nominally -16V) at 2A, data comm. supply	-16VL	-18V
Power Failure Signal	PWFN	PWFN
Reset Signal	RSLN	RSLN
Real Time Clock Signal	RTCN	RTCN

Table 3.7 POWER SUPPLY OUTPUTS

The battery back-up system provides the following outputs:

Signal Function	Signal Name
+16V at 3A (during mains power failure only)	+16VM
+5V at 8A (during normal operation with power on or during power failure)	+5VM
"Battery was off" indication	BAWOFN

Table 3.8 BATTERY BACK-UP OUTPUTS

Keyswitch position	Functions
OFF	Power Supply off, Battery Back-Up off, key can be removed from keyswitch
ON	Power Supply on, Battery Back-Up on, key cannot be removed from keyswitch
ON	Power Supply on, Battery Back-Up on, key can be removed from keyswitch
MAINT	Power Supply off, Battery Back-Up on, key cannot be removed from (memory is maintained) keyswitch




Figure 3.20 KEYSWITCH POSITIONS

## LED INDICATORS

When the rack is moved forward on its telescopic slides out of the cabinet, four LED indicators can be seen (see figure 3.18). These monitor (from left to right) +16VL, -16VL, -5VL, +5VL supplies and RSLN rest signal. All four LED's should be lit for normal operation (ie. supplies active).

Figure 3.21 BLOCK DIAGRAM OF M4R POWER SUPPLY AND BATTERY BACK-UP





Figure 3.22 M4R REGULATOR CARD



Note: Each of the three strip connectors ( ) is shown with one pin position blacked out. These pins are cut off to provide a locator which mates with the key way on the associated Berg flying lead connector.




Figure 3.23 M4R BATTERY CARD (OPTIONAL)

Connector J3 Pin No. (on back panel)	Panel Connector Pin No. (where used)	Signal	Function
3A01		+18V	Data comm. and teletype supply
3A02-5		--	--
3A06		+16VM	Memory (inhibit amps) supply
3A07		OV	Ground (logical)
3A08-16		--	--
3A17		PWFN	Power Failure Signal
3A18		OV	Ground (logical)
3A19,20	4	+5VL	Logic Supply
3A21,22		OV	Ground (logical)
3A23		--	--
3A24,25	3	OV	Ground (logical)
3A26-43		--	--
3B01		-18V	Data comm. and teletype supply
3B02		OV	Ground (mechanical)
3B03-5		--	--
3B06		+16VM	Memory (inhibit amps) supply
3B07		OV	Ground (logical)
3B08-16		--	--
3B17		RSLN	Reset Signal
3B18		-5VM	Memory Supply
3B19,20		+5VL	Logic Supply
3B21,22		OV	Ground (logical)
3B23		+5VM	Memory Supply
3B24		--	--
3B25		+16VM	Memory (inhibit amps) supply
3B26-43		--	--

Table 3.9 GP BUS CONNECTIONS (USED BY POWER SUPPLY UNIT)

### 3.11 INTERNAL CONNECTIONS M4R




Figure 3.24 M4R RACK POWER SUPPLY




Figure 3.25 M4R HEATSINK ASSEMBLY

### 3.12 EQUIPMENT SHELF E2 (P843-001)



Equipment Shelf : E2.

Number of Slots : 6 sub-assembly slots for control units connected directly to the GP Bus.

Size : Height 3U (approx. 132.5 mm).

Power Supply : +5V 18A  
+18V 2A  
-18V 2A

Other Facilities : Where the Equipment Shelf is situated at the end of the GP Bus a termination is necessary. The Bus can be terminated by the inclusion within the shelf, or the required termination boards.



MAINS INPUT VARIATIONS

Figure 3.26 EQUIPMENT SHELF P843-001 LAYOUT (E2)




Figure 3.27 BUS AND BREAK CABLE EXTENSION (E2) (USING P843-001 EQUIPMENT SHELF)




Figure 3.28 EQUIPMENT SHELF P843-001 CIRCUIT-DIAGRAM (E2)




Figure 3.29 REMOTE CONTROL CIRCUIT P843-001 AND P833-152 EQUIPMENT SHELVES

3.13 DIAGRAMS M4P/M5P, M4R, E2





Figure 3.30a POWER SUPPLY +5V REGULATOR (=SHEET 2)





Note: Sheet 1: see figure 3.13

Figure 3.30b POWER SUPPLY +16V REGULATOR  
 (= SHEET 3)






Figure 3.30c POWER SUPPLY +18V, -18V, -5V SUPPLIES (= SHEET 4)




Figure 3.30d HEATSINK ASSEMBLY




Figure 3.30e PCB REG (P0) +5V/+16V





Figure 3.30f MAINS FILTER UNIT



Note:  
 Figure 4.1 = 3.24  
 Figure 4.2 = 3.31a  
 Figure 4.3 = 3.31b  
 Figure 4.4 = 3.31c  
 Figure 4.5 = 3.31d  
 Figure 4.6 = 3.31e

Figure 3.31a M4R POWER SUPPLY:  
MAINS INPUT AND SEQUENCE LOGIC






Figure 3.31b M4R POWER SUPPLY:  
 +5V REGULATOR AND POWER SUPPLY






Figure 3.31c M4R POWER SUPPLY:  
16V REGULATOR AND POWER SUPPLIES






Figure 3.31d M4R POWER SUPPLY:  
 -5V REGULATOR AND POWER SUPPLY






Figure 3.31e M4R BATTERY BACK-UP




Figure 3.31f M4R REGULATOR CARD




Figure 3.31g FILTER CARDS




Figure 3.31h M4R BATTERY CARD




Figure 3.32a POWER SUPPLY E2






Figure 3.32b POWER SUPPLY COMPONENT LOCATION E2






Figure 3.21c SEQUENCE CARD COMPONENT LAYOUT E2



SECTION	4.1	INTRODUCTION	PAGE 4-3
	4.2	SITE PREPARATION	4-3
	4.2.1	Environmental Conditions	4-3
	4.2.2	Electrical Requirements	4-4
	4.3	CONFIGURATION GUIDE	4-5
	4.4	RULES FOR CONNECTING GROUNDS IN A SYSTEM	4-6
	4.4.1	Grounding Rules for Mounting Boxes and Cabinets	4-6
	4.4.2	Logic Ground and Mechanical Ground	4-8
	4.4.3	Flat Cables	4-9
	4.4.4	Mains Cables	4-9
	4.4.5	General Rules for Shielded Cables	4-10
	4.4.6	Special Rules for Shielded Cables	4-11
	4.4.7	Ground Leads in Cabinets or Boxes	4-12
	4.4.8	Ground Leads to Devices	4-14
	4.5	INSTALLATION	4-20
	4.6	CONNECTOR DETAILS	4-21
	4.7	MAINS INPUT VOLTAGE ADAPTION	4-22
	4.8	REMOTE CONTROL CONNECTIONS	4-24
	4.9	PHYSICAL LAYOUT BASIC BOXES	4-25
	4.10	INTERCONNECTIONS	4-26

## LIST OF ILLUSTRATIONS

FIGURE	4.1	EXAMPLE FOR SYSTEM GROUNDING	4-7
	4.2	LOGIC AND MECHANICAL GROUND	4-8
	4.3	GROUNDING OF MOUNTING BOXES	4-8
	4.4	FLAT CABLE MOUNTING	4-9
	4.5	MAINS CABLE MOUNTING	4-10
	4.6	SHIELDED CABLE MOUNTING	4-10
	4.7	CONNECTOR FIXING SCREWS	4-12
	4.8	RESERVED	4-12
	4.9	EXAMPLE USING TERMINAL BLOCKS	4-13
	4.10	EXAMPLE USING CONNECTORS	4-13
	4.11a	GROUND LEAD - P824-012/014 (CARTRIDGE DISC DRIVE)	4-14
	4.11b	MOUNTING THE P824-012/014 (CARTRIDGE DISC DRIVE)	4-14
	4.12	GROUND LEAD - P825-008 (STORAGE MODULE DISC DRIVE)	4-14
	4.13	GROUND LEAD - P809-002/004 (LINE PRINTERS)	4-15
	4.14	GROUND LEAD - P801/P802 (PAPER TAPE READER)	4-15
	4.15	GROUND LEAD - P803/P804 (PAPER TAPE PUNCH)	4-15
	4.16	GROUND LEAD - P806/102 (CARD READER)	4-15
	4.17	GROUND LEAD - P817 (VIDEO DISPLAY UNIT)	4-16
	4.18	GROUND LEAD - P842 (PER 3100)	4-16

FIGURE		PAGE
	4.19	4-16
	4.20a	4-16
	4.20b	4-17
	4.21	4-18
	4.22	4-18
	4.23	4-19
	4.24	4-21
	4.25	4-22
	4.26	4-23
	4.27	4-23
	4.28	4-24
	4.29	4-25
	4.30	4-26
	4.31	4-27
	4.32	4-28
	4.33	4-29
	4.34	4-29
	4.35	4-30
	4.36	4-31
	4.37	4-31

#### LIST OF TABLES

TABLE		PAGE
	4.1	4-3
	4.2	4-4
	4.3	4-5
	4.4	4-11

#### 4.1 INTRODUCTION

Each P800 computer system is supplied with a set of configuration Sheets (that were compiled when the system was tested in the factory) which give the following details:

- . Invoice sheet of the system or units ordered.
- . Parts list specifying the major items in system (including I/O cards and logic options).
- . Wiring instructions for the interconnecting and signal cables.

With the information in these sheets most systems can be installed without any problem; however, for large systems (and when enlarging existing systems) problems can arise which are not always covered by the Configuration Sheets.

#### 4.2 SITE PREPARATION

Extensive site preparation is not normally required before installing a system. For simple configurations that will be part of a much larger existing system no site preparation is necessary. In general the only requirement is a floor strong enough to support the component parts of the system. A floor able to support a static loading of 500 kg/m<sup>2</sup> is strong enough for any mini-computer system.

##### 4.2.1 ENVIRONMENTAL CONDITIONS (TABLE 4.1)

The CPU can operate through a wide range of environmental conditions so the need for air conditioning etc., will depend on the peripherals used by the system. It is expected that the CPU and its peripherals will be located in an office/factory environment where the air is not contaminated by industrial processes. The general conditions for storage (with or without packaging), transport and operating are given in the following two tables; however, peripherals using magnetic media may specify more stringent conditions.

CLIMATIC CONDITIONS		0	NO	T
Temperature Range		0 to 50°C	-40 to 70°C	-40 to 70°C
Temperature Gradient		.LE. 1° C/mn	.LE. 1° C/mn	.LE. 1° C/mn
Pressure		600 to 1100 mb	600 to 1100 mb	600 to 1100 mb
Humidity without Condensation	RH%	.LE. 95%	.LE. 95%	
	TRE	.LE. 40°C	.LE. 40°C	
	DEW POINT	.LE. 30°C	.LE. 30°C	

Table 4.1 CLIMATIC CONDITIONS

MECHANICAL CONDITIONS	O	NO	TS
Vibrations	Freq. Range: 10-58Hz Peak Value : 0.75mm	Freq. Range: 10-500Hz	Freq. Range: 10-500Hz.
		Peak Value: 0.75mm	Peak Value: 0.75mm
	Freq. Range: 58-500Hz Acceleration: 0.5 g.	Acceleration: 1g.	Acceleration: 2.5g.
	Sweep Rate: 1 oct./mn	Sweep Rate: 1 oct./mn	Sweep Rate: 1 oct./mn
Shocks	Acceleration: 5 g.	Acceleration: 15g.	Acceleration: 15g.
	Duration: 11ms	Duration: 11ms	Duration: 11ms
	Motion: Half-sine One direction: -0z	Motion: Half-sine One direction: - Oz	Motion: Half-sine Six directions

Note: For Operating conditions, the vibrations and shocks are those encountered at rack level.

Table 4.2 MECHANICAL CONDITIONS

#### 4.2.2 ELECTRICAL REQUIREMENTS

A single phase a.c. supply complying with the following specification should be provided for the exclusive use of the computer system. It should be either a 3 wire single phase, neutral and earth, or two phases and earth; its current carrying capacity must be adequate for the total power requirements of both the CPU and the peripherals. The requirements are:

Voltage: : 115V, 220V or 240V r.m.s.  $\pm$  10%

Frequency :  $50\pm 2$ Hz or  $60\pm 3$ Hz

Voltage Transients : 1.5kV peak amplitude for a duration not exceeding 10 microseconds between half peak points at a repetition frequency of 3 to 10Hz. for not more than 10 minutes.

Transient State : The time between the voltage falling from nominal to zero and then returning to nominal must be not greater than 0.5 seconds.

Power Interrupts : Less than one every 10 seconds for a duration not exceeding 10ms.

If the mains supply is subject to frequent interruptions or failures, it is advisable to install an alternative supply source such as a rotary motor/generator.

#### 4.3 CONFIGURATION GUIDE

This guide mainly concerns operational access and uniformity of appearance, but is not important as far as system performance is concerned. The only critical layout restrictions concern the interconnecting peripheral signal cables and transmission lines. The rack is divided into imaginary levels and table 4.3 shows the recommended positions for the different units.

LOCATION	ITEM	UNITS* REQUIRED	
		Front	Back
Level 7 (2 units)	Nameplate Ventilation Unit	1 -	- 1
Level 6 (7 units)	Tape Punch Equipment Shelf	6 3,4,5	- 3,4,5
Level 5 (7 units)	6U6/6U12/M4P/M4R Box Punched Tape Reader Tape Punch Equipment Shelf	6 3 6 3,4,5,	- - - 3,4,5
Level 4 (7 units)	6U6/6U12/M4P/M4R Box Punched Tape Reader Tape Punch Moving Head Disc Equipment Shelf	6 3 6 6 3,4,5	- - - 6 3,4,5
Level 3 (7 units)	Moving Head Disc Tape Punch Equipment Shelf	6 6 3,4,5	6 - 3,4,5
Level 2 (3 units)	Equipment Shelf	3	3
Level 1 (4 units)	Power Distribution Panel Magnetic Tape Formatter	- -	3 2
Levels 5+6 or 3+4 (14 units)	Magnetic Tape Transport	14	-
Levels 2+1	Magnetic Tape Formatter Tape Punch	- 6	2 -

\* 1 unit = 1.75 inches = 44.45 mm.

Table 4.3 RECOMMENDED UNIT POSITIONS

#### 4.4 RULES FOR CONNECTING GROUNDS IN A SYSTEM

Each cabinet must have a mechanical ground or safety earth point to which the safety earth points of all the units mounted in the cabinet are connected. This safety earth point must be electrically connected between the main frame and the earth wire of the power cable supplying the cabinet from the site mains. Each cabinet must also have an electrical ground of OV and the shields of cables must not be used as inter-unit safety earth conductors. Cable shields must be connected to the safety earth using earthing leads as short as possible and of the same cross sectional area. To avoid either internal or inter-cabinet Electromagnetic interference, the mains cables to the different units should be mounted against the left-hand side of the mainframe and the I/O cables should be mounted against the right-hand side of the mainframe.

##### 4.4.1 GROUNDING RULES FOR MOUNTING BOXES AND CABINETS

The following rules should ensure a good ground continuity between the cabinets and the mounting boxes:

- Fixed Mounting Boxes

These mounting boxes are fastened to the mainframe by screws and a good continuity between the cabinet and the box is ensured by keeping the mating surfaces clean.

- Slide Mounted Boxes

A box mounted on telescopic slides does not have a reliable ground path so it is essential that an electrical link is made using metal braid. Remember using the ground conductor of the main lead or cable shielding for the ground connection is NOT acceptable.

- Cabinet Panels and Doors

All doors and panels must have a good electrical link to the mainframe and in particular the doors must be connected with metal braid.

The following diagram shows some examples:




Figure 4.1 EXAMPLE FOR SYSTEM GROUNDING

#### 4.4.2 LOGIC GROUND AND MECHANICAL GROUND

Logic ground and mechanical ground points are provided in each cabinet. They are situated close to each other and may be either connected or disconnected.

Figure 4.2 gives an example for Flexible Disc Drive shelves.




Figure 4.2 LOGIC AND MECHANICAL GROUND

A system may use several cabinets each containing a number of Mounting Boxes, but only one may have this link connected. All other cabinet links are disconnected.




Figure 4.3 GROUNDING OF MOUNTING BOXES

In a normal configuration the cabinet that holds the CPU/CIP is connected and all other cabinets are not connected. If more than one CPU/CIP is being used in the system then the user decides which CPU/CIP cabinet is to have the link connected.

#### 4.4.3 FLAT CABLES

Flat cables without shielding may cause electromagnetic fields to be set up in the equipment, so the use of such cables should be avoided. If this is not possible, the following special precautions must be taken:

- If channel type supporting members are in the cabinet, then they should be used so as to provide a shield around the cable.
- If these supporting members are used, then the cables should be run separately; either clamped flat against the panels or against the outside of other supporting members.
- Mounting flat cables one on top of the other should always be avoided. If this method must be used, then a metal plate (suitably supported and electrically connected to the cabinet) should be inserted between the cables.




Figure 4.4 FLAT CABLE MOUNTING

#### 4.4.4 MAINS CABLES

When planning an installation, an area along the mainframe should be reserved for the mains cables and all other cable should be kept as far as possible from this part of the mainframe. It is recommended that the cable be shielded either before or after the mains filter and that this shielding be connected to the mechanical ground at each end of the cable. The mains cable must be secured to the chassis by a metal clamp at the point where the shielding extends out of the cable sheath. Remember that the screw fixing the ground conductor to the chassis must be as close as possible to the metal cable clamp.




Figure 4.5 MAINS CABLE MOUNTING

#### 4.4.5 GENERAL RULES FOR SHIELDED CABLES

All twisted pairs must be contained inside a shielded cable and this shield must be connected to mechanical ground at each end. Specific lead dimensions are given for some peripherals but as a general rule the following dimensions should be adhered to:

- The lead must be as short as possible and never exceed a maximum length of 15 cm.
- Connections to the shielding must be soldered and connections to the mechanical ground must be made with either an eye-lug (for a 3 mm screw) or a push-on type connector (Faston 6.35 or equivalent).
- The cross section of the lead must be a minimum of AWG16 guage.




Figure 4.6 SHIELDED CABLE MOUNTING

#### 4.4.6 SPECIAL RULES FOR SHIELDED CABLES

For some devices the lead dimensions for connecting the shielded cables at the device and at the CPU/CIP are different from the general rules. These devices are listed in the following table.

	AT THE DEVICE			AT THE CPU/CIP		
	AWG	MAX. LENGTH	EYE LUG	AWG	MAX. LENGTH	EYE LUG
Magnetic Disc X1215/16	16	20cm	4mm	16	15cm	3mm
Magnetic Disc 9760/9762	16	08	3	16	10	3
Line Printer X1415/25	16	10	3	16	10	3
PER3100 (V24 Interface)	16	15	4	16	10	3
PER3100 (Curr. Loop Int.)	16	15	4	18	03	Molex pin 3
ASR33 (V24 Interface)	16	10	3	16	10	3
ASR33 (Curr. Loop Int.)	18	03	Molex pin 6	18	03	Molex pin 3
Tape Reader 2540EP	16	10	3	16	10	3
Card Reader CM300L	16	10	4	16	10	3
Tape Punch 4070	16	10	4	16	10	3
Display P817	16	10	4	16	10	3
	At the Terminal Box					
Remote Control Cables	18	10	--	18	03	Molex Center Pin
Break Cables	At the Extension Box					
	16	10	3	16	15	3
Break Cables	At the Cassette Box					
	16	10	3	16	15	3

Table 4.4 SPECIFIC LEAD DIMENSIONS

#### 4.4.7 GROUND LEADS IN CABINETS OR BOXES

The connection of ground leads for cabinets or boxes depends on the type of installation. The following examples show the different type of ground connections:




Figure 4.7 EXAMPLE USING CONNECTOR FIXING SCREWS

Figure 4.8 RESERVED




Figure 4.9 EXAMPLE USING TERMINAL BLOCKS




Figure 4.10 EXAMPLE USING CONNECTORS (TOP VIEW)

#### 4.4.8 GROUND LEAD TO DEVICES

The following illustrations show how a ground lead is connected at some of the peripheral devices:




Figure 4.11a GROUND LEAD P824-012/014 (CARTRIDGE DISC DRIVE)

Figure 4.11b MOUNTING THE P824-012/014 (CARTRIDGE DISC DRIVE)




Figure 4.12 GROUND LEAD - P825-008 (STORAGE MODULE DRIVE)




Figure 4.13 GROUND LEAD - P809-002/004 (LINE PRINTER)




Figure 4.14 GROUND LEAD - P801-802 (PAPER TAPE READER)




Figure 4.15 GROUND LEAD - P803/804 (PAPER TAPE PUNCH)




Figure 4.16 GROUND LEAD - P806-102 (CARD READER)




Figure 4.17 GROUND LEAD - P817 (VIDEO DISPLAY UNIT)

V24 Interface - At the device a tapped hole near the connector should be used to attach the lead.




Figure 4.18 GROUND LEAD - P842 (PER3100)

Current Loop Interface - At the device when using the extension cable the connection between the Molex connector pin 6 and the ASR mechanical ground is made with the cable shielding. Note that under no circumstances the Molex connectors must be situated outside the ASR base.




Figure 4.19 CURRENT LOOP INTERFACE CONNECTION

## Remote Control Cables

Cabinet side - The shielding is connected to the central pin of the Molex connector.




Figure 4.20a REMOTE CONTROL CABLE - CABINET SIDE

Connection at the Cabinet Terminal Box - When connecting the shielding of two cables at the Terminal Box, connect to the same terminal to ensure good continuity.




Figure 4.20b REMOTE CONTROL CABLE - CABINET TERMINAL BOX SIDE

Break Cables

At Extension Rack




Figure 4.21 BREAK CABLE EXTENSION RACK




Figure 4.22 BREAK CABLE CASSETTE RACK

At the Formatter Tape




Figure 4.23 BREAK CABLE - TAPE FORMATTER

#### 4.5 INSTALLATION SCHEDULE

You receive:

- pre-wired cabinet
- CPU-box with cards
- devics with cables
- documentation )
- testprogram ) to be ordered separately

To be done:

- mount boxes in cabinets according received drawings
- connect buscables, remote control, breaks and device cables
- set straps on cards/devices for:
  - interrupt levels and device addresses
  - transfer speed, parity etc.
- connect mains cable
- run testprograms
- fil in the evaluation-form

Note: Normally the system is tested before delivery and so straps and connections are put in a proper working position.

#### 4.6 CONNECTOR DETAILS FOR PRINTED CIRCUIT BOARDS P800

The boards are identified by the connector layout as shown in figure 4.24.




Figure 4.24 PRINTED WIRING BOARD-CONNECTOR LAYOUT

#### 4.7 MAINS SUPPLY VOLTAGE ADAPTION P858





Figure 4.25 TRANSFORMER WIRING

Note 1: Fan always connected between 1 and 3. Point 9 is shield between primary and secondary windings.

Note 2: Voltage adaption for P859 (M4R) on Control Card (see figure 3.22).



To reach transformer  
tappings:

1. Remove top rear  
cover (4 screws)
2. Remove power supply  
card (4 screws) and connector
3. Remove spacing plate  
(3 screws)

Figure 4.26 LOCATION TRANSFORMER FOR M1, M2, E2 AND CASSETTE EQUIPMENT SHELF




Figure 4.27 TRANSFORMER LOCATION M4P, M5P BOX

#### 4.8 REMOTE CONTROL CONNECTIONS






Figure 4.28 REMOTE CONTROL INTERCONNECTIONS

## 4.9 PHYSICAL LAYOUT BASIC BOXES



NOTE 1

THE POWER SUPPLY BUSES ARE SPLIT AND SO CARD DISTRIBUTION (IN PARTICULAR THE MEMORIES) MUST BE EVENLY DISTRIBUTED AT TOP AND BOTTOM.



NOTE 2

THERE ARE 2 WAYS OF USING THE FRCP; EITHER FIXED PERMANENTLY TO THE COVER PLATE OR ON A STAND SUITABLE FOR DESK-TOP WORK.




Figure 4.29 VIEWS OF 10 AND 17 CARD RACKS

## 4.10 INTERCONNECTIONS




Figure 4.30 CPU AND EXTENSION RACK CONNECTORS

## Routing and Connections for External Breaks

Example: (Addresses and levels not standard).

Line printer CU in the first extension chassis (E2) DA=/17 break level on IOP2 is 7, break output controller (see chapter 20 is 3A43).

Cassette-CU is the second extension chassis DA=/05 break level IOP2 is 5, break output on backpanel board (see chapter 14).







Figure 4.31 BREAK-CABLE DETAIL



SIGNAL	CONN. 5-CP7RA	CONN. 5-FPP	CONN. 3-CP7R	CONN3-MEM 128E BIG-DISC
DONEFN	A14	A14		
FLOCRO	B14	B14		
FLOCR1	A15	A15		
FPPABS	B15	B15		
OSC	A17	A17		
BOFFN	B13	B13		
BSYCPUN	A12	A12		
FLOATC	A11	A11		
GFETCH	A13	A13		
PAFN	B20	B20		
TMFN	B12	B12		
MAD512			A42	A42
MAD256			A43	A43


02926



Note 1: This example shows the connection of the OKO/OKI links giving the order of priority to Big Disc, IOPA, IOPB, IOP. Note that this is not obligatory; the order in which the Masters are connected is decided at system generation time.

Note 2: The switch-symbol represents the OKO/OKI Control Logic.

Figure 4.32 CONNECTIONS CP7R, FPP, IOP, DMA



Note 1: "Break Select Links" are only required when the Extension Racks are used; for the CPU Rack the link is incorporated in the printed circuit.

Note 2: Ensure that the connectors for the V24, Breaks 00-07 and Breaks 08-15 have the "Blank Pins" in the correct position, as shown above, and that the pins for Breaks 00 and 08 correspond to the printed circuit points 00 and 08.

Figure 4.33 CP7R CONNECTOR 1 (V24 CONNECTOR, BREAK CONNECTOR, BREAK SELECT LINKS)




Figure 4.34 REMOTE IPL - SPECIAL CONNECTIONS





Figure 4.35 INTERCONNECTIONS' EXAMPLE





\* SDPM = SERIAL DATA PANEL TO MASTER  
 RTCE = REAL TIME CLOCK ENABLE  
 RESETN = RESET FOR PANEL (RSLN LINE FROM POWER SUPPLY )  
 \*\* SDMP = SERIAL DATA MASTER TO PANEL

\* SDPM: 1 STARTBIT 8 DATABITS 1 STOPBIT } 4800 BAUD  
 \*\* SDMP: 1 " 8 " 2 " S ]

Figure 4.36 CABLE PANEL INTERFACE




Figure 4.37 CABLE V24 INTERFACE



SECTION	6.1	INTRODUCTION P843-510 / FRCP	PAGE 6-2
	6.1.1	Physical Description	6-2
	6.1.2	Technical Data	6-2
	6.2	INTERFACE CONNECTOR FRCP	6-2
	6.3	TRANSMISSION CODES FRCP	6-4
	6.4	FUNCTIONS FRCP	6-6
	6.5	FRCP - P858E/R DIALOGUE	6-9
	6.6	STOP ON PRESET ADDRESS PRINCIPLE	6-10
	6.7	INTRODUCTION ERCP	6-11
	6.7.1	Physical Description	6-11
	6.7.2	Technical Data	6-11
	6.8	INTERFACE CONNECTOR ERCP	6-11
	6.9	TRANSMISSION CODES ERCP	6-13
	6.10	ERCP CONFIGURATION	6-15

## LIST OF ILLUSTRATIONS

FIGURE	6.1	FRCP DETAILS	6-3
	6.2	FRCP BLOCKDIAGRAM	6-8
	6.3	FRCP/P857E/R DIALOGUE	6-9
	6.4	SOPA - PRINCIPLE OF OPERATION	6-10
	6.5	ERCP FRONT PANEL AND STRAPPING	6-12
	6.6	ERCP BLOCKDIAGRAM	6-18
	6.7	FUNCTION SELECT FLOWCHART ERCP	6-19
	6.8	PRESET SELECT FLOWCHART ERCP	6-20
	6.9	TEST FUNCTIONS FLOWCHART ERCP	6-21

## LIST OF TABLES

TABLE	6.1	SDPM CODES FRCP	6-4
	6.2	SDMP CODES AND CODE FORMATS FRCP	6-5
	6.3	CONTROL PANEL SWITCHES AND LAMPS FRCP	6-6
	6.4	SDPM CODES ERCP	6-13
	6.5	SDMP CODES AND CODE FORMATS ERCP	6-14
	6.6	CONTROL PANEL SWITCHES AND LAMPS ERCP	6-15

## 6.1 INTRODUCTION P843-510/FRCP (FIGURE 6.1)

The FRCP provides the controls and indicators that enable a user to operate and monitor the system. The pushbuttons are in two groups: the left-side group is used to select system functions; the right-side group to select hexadecimal address and data digits. The left-side indicator is mainly used to display memory and register addresses, the right-side indicator to display memory and register data.

The FRCP is intended for P854 and P859 computer systems.

### 6.1.1 PHYSICAL DESCRIPTION

The FRCP is available in two electronically identical but physically different versions: the local version, which is embedded in a standard rack panel; and the remote version, which is housed in a box and which can be used up to 10 metres away from the connecting panel.

Note: Before a remote FRCP is disconnected from the system, the LOCK button must be set rightward to the lock position.

### 6.1.2 TECHNICAL DATA

#### PERFORMANCE DATA

Serial Data Interface:	V24/28:	Transmission Rate = 4.8K baud
Logic Levels :	logical 0	= +12V
	: logical 1	= -12V

#### POWER REQUIREMENTS

Voltage	: +5V	$\pm 0.25V$	+12V	$\pm 1.2V$	-12V	$\pm 1.2V$
Current (max.)	:	800mA		150mA		20mA

#### PHYSICAL DIMENSIONS

local version	= 180mm X 130mm x 55mm
remote version	= (t.b.f.)

## 6.2 INTERFACE CONNECTOR FRCP

Pin No.	Signal	Function
J1-1	LOCK	When LOCK = 1, FRCP is inhibited except for INT
2	SDMP	Serial Data Master to Panel
3	OV(GND)	
4	+5V	(for remote version, down to +4V ( $V_{LINE}$ ))
5	+12V	Logic level 0 of serial data
6	SDPM	Serial Data Panel to Master
7	RTCE	Real Time Clock Enable (active at "1")
8	RESETN	Reset Not
9	-12V	Logic level 1 of serial data




Figure 6.1 FRCP DETAILS

### 6.3 TRANSMISSION CODES FRCP

SWITCH SELECTION:	HEXADECIMAL CODE:
0 to F	Address: / Bx Bx Bx Bx Bx Bx (leading zeros are not keyed in) Red Addr. / 3x Data: / 3x 3x 3x 3x (leading zeros are not keyed in) where x is the selected hex. digit in the range 0 to F.
MCL	/40
LR	/41
RR	/42
RST	/43
IPL	/44
LM(1)	/45
LM(2)	/55
INT	/46
RM(1)	/47
RM(2)	/57
LA	/48
INST	/49
RPA	/4A
RUN	/4B
PACC	/4C
PWR	/4D
POFF	/4F
TEST	/4E
Serial Data Panel-to-Master Codes	

Table 6.1 SDPM CODES FRCP

FUNCTION NAME	FUNCTION	HEXADECIMAL CODE
RUNZO	CPU mode changed from RUN to IDLE	/40
RUNZ1	CPU mode changed from IDLE to RUN	/41
TEST	Production testing only	/42

### Serial Data Master-to-Panel Codes


Note: To distinguish between master-to-panel data and hand-entered data, the display of master -to-panel data is preceded by two small zeros e.g.: 00 1625.

When the preset stop-on-address function is operative, the display of master-to-panel data is preceded by 'P' and one small zero e.g.: P0 1625.

### HEXADECIMAL CODE FORMAT

1 start bit, 8 character bits, 2 stop bits

#### EXAMPLE:



Note that the least significant bit is transmitted first.

Table 6.2 SDMP CODES AND CODE FORMATS FRCP

#### 6.4 FUNCTIONS FRCP (FIGURE 6.2)

The FRCP consists of a microcomputer and switch matrix which operate together to generate serial function and data codes for onward transmission to the CPU. The address and data displays can be energized with the appropriate information, via buffers, registers etc. The FRCP can also receive information from the CPU.

A 40KHz oscillator is used to derive an a.c. drive for the display filaments. The oscillator output is also used to derive a +24V d.c. supply, and a +5V supply (necessary if the line voltage of the remote version is less than +5V).

SWITCH	FUNCTION
0 to F	To select hexadecimal address and data digits.
LOCK	When this switch is pushed rightward, all FRCP functions except INT are inhibited. The automatic restarting facility is enabled.
RTCE	When this switch is pushed rightward, the system Real Time Clock is enabled.
CLD	Clears ADDRESS and DATA displays to all zeros.
IPL	Initial Program Loader: An initial bootstrap program that is located in a hardware read-only-memory is loaded into memory word locations 000 to 255.
TEST	When this switch is operated at the same time as the '0' switch and provided the system microdiagnostic routine is loaded, the CPU will execute the system microdiagnostic routine. When it is operated alone all the segments of the ADDRESS and DATA displays will be lit.
MCL	Master Clear: Clears or resets most hardware logic. Usually activates the bus CLEARN signal.
RUN	Sets the CPU to RUN mode and inhibits all FRCP functions except INST and INT. The word 'run' in small letters is displayed on the DATA display. If the Stop On Preset Address option is being used the letter 'P' will be displayed as the extreme right-hand character of the DATA display. The preset stop address will be displayed on the ADDRESS display.
RST	Read Status: The contents of the program status word are displayed on the DATA display.
INST	Instruction Step: Each time INST is pressed, the CPU performs the one instruction indicated by the program counter and then halts.
PACC	Preset Access: Stop when any memory operation accesses the address that was keyed in before selecting the PACC function.
PWR	Preset Write: Stop when a write memory operation accesses the address that was keyed in before selecting the PWR function.
POFF	Inhibit the preset-stop-on-address function.

Note: The preset-stop-on-address function is optional and is not available on some systems

Table 6.3 CONTROL PANEL SWITCHES AND LAMP FRCP

SWITCH	FUNCTION
LA	Load Address: When this switch is operated, the keyed-in address code will be displayed on the ADDRESS display. This address is incremented by successive RM or LM operations. The LM button is pressed to load selected data.
RPA	Read Preset Address: When this switch is operated, and provided the CPU is in IDLE mode, the preset address will be displayed on the ADDRESS display. When the CPU is in the RUN mode, the INST button should be pressed followed by the RPA button. The RUN button must be pressed to restart the program.
RR	Read Register: When this switch is operated, the keyed-in register no. is displayed on the ADDRESS display and the contents of the register is displayed on the DATA display.
LR	Load Register: When this switch is operated, the keyed-in data is displayed on the DATA display.
RM(1)	Read Memory: When this switch is operated with the '0' switch, the address pointed to by the program counter A0 is displayed on the ADDRESS display and the contents of the address is displayed on the DATA display.
RM(2)	Read Memory: When this switch is operated alone, the contents of the Memory Address Register is displayed on the DATA display and the memory address +2 is displayed on the ADDRESS display. To read sequential memory locations RM is pushed as required.
LM(1)	Load Memory: When this switch is operated with the '0' switch, the address pointed to by the program counter A0 is displayed on the ADDRESS display and is loaded with the data that is displayed on the DATA display.
LM(2)	Load Memory: When this switch is operated alone, the memory address that is displayed on the ADDRESS display is loaded with the data that is displayed on the DATA display and the address is incremented by 2.
INT	Interrupt: When this switch is operated, the FRCP generates an operator's interrupt.
Note:	To distinguish between master-to-panel data and hand-entered data, the display of master-to-panel data is preceded by two small zeros e.g. 1625. When the preset-on-address function is operative, the display of master-to-panel data is preceded by 'P' and one small zero, e.g. P 1625.

Table 6.3 CONTROL PANEL SWITCHES AND LAMPS FRCP (CONT'D)




Figure 6.2 FRCP BLOCK DIAGRAM

## 6.5 FRCP/P857E/R DIALOGUE




Figure 6.3 FRCP/P857E/R DIALOGUE

## 6.6 STOP ON PRESET ADDRESS PRINCIPLE




Figure 6.4 SOPA - PRINCIPLE OF OPERATION

## 6.7 INTRODUCTION ERCP (FIGURE 6.5)

The ERCP is the person-machine interface that provides the controls and indications that are needed to access and monitor the system. It consists mainly of address and data switches which, in association with function switches, permit a user to load and read memory and registers, set the system to free running or single-step operation, etc. Address and data lamps display the contents of memory or register in accordance with the selected function. The ERCP is intended for P858 computer systems.

### 6.7.1 PHYSICAL DESCRIPTION

The ERCP consists of a front-panel, behind which is mounted a printed circuit board on stand-off pillars. The board is secured to the panel by cheese-head screws. The panel assembly is secured to the CPU card-cage by a hexagonal bolt at each corner which passes through a lug and screws into a tapped stand-off post. The panel connector mates with a float-mounted connector on the card-cage.

### 6.7.2 TECHNICAL DATA

#### PERFORMANCE DATA

SERIAL DATA INTERFACE:	V24/V28	TRANSMISSION RATE = 4800 baud
LOGICAL LEVELS:	LOGICAL 0 = +12V	
	LOGICAL 1 = -12V	

#### POWER REQUIREMENTS

VOLTAGE	+5V ±0.25V	+12V ±1.2V	-12V ±1.2V
CURRENT (max)	2A	150mA	20mA

#### PHYSICAL CHARACTERISTICS

OVERALL DIMENSIONS 482mm x 175mm x 60mm (19"standard)

## 6.8 INTERFACE CONNECTOR ERCP

Pin No.	Signal	Function
J1-1	LOCK	When LOCK = "1", ERCP inhibited except for INT
2	SDMP	Serial Data Master-to-Panel
3	OV(GND)	
4	+5V	General Power Supply (lights POWER lamp)
5	+12V	Logic 0 level of serial data
6	SDPM	Serial Data Panel-to-Master
7	RTCE	Real Time Clock Enable (active at "1")
8	RESETN	Resets Panel
9	-12V	Logic 1 level of serial data





Figure 6.5 ERCP FRONT PANEL AND STRAPPING

## 6.9 TRANSMISSION CODES ERCP

A summary of ERCP functions, hexadecimal serial data codes, lamp indications and signal interfaces is given in Tables 3.1A and 3.1B.

Because the 'C program is not normally accessible for testing it is not described in detail. Instead an outline of the scheme for encoding and transmitting/receiving serial data is provided by figures 3.1 to 3.3. The circuit diagram is shown on Figure 4.1.

Test procedures are detailed in Chapter 7.

SWITCH SELECTION	FUNCTION	HEXADEC. CODE	LAMP INDICATION
ADDRESS	17 address bits	/Bx Bx Bx Bx Bx	)
REG ADDR	4 reg. address bits	/3x	) According to selected function
DATA	16 data bits	/3x 3x 3x 3x	)
MC	Master Clear	/40	DATA (Program Counter A0)
LR	Load Register	/41	DATA (DATA switches)
RR	Read Register	/42	DATA (REG ADDR)
RST	Read Status	/43	DATA (Program Status Word)
IPL	Initial Program Load	/44	RUN
LM	Load Memory (at address pointed to by memory Address Register-MAR).	/55	ADDRESS (Next address) DATA (loaded data)
INT	Interrupt	/46	No change
RM	Read MAR	/57	ADDRESS (Next address) DATA (read data)
LOAD	Load MAR	/48	ADDRESS (selected address)
INST	Instruction (execute one instruction)	/49	DATA (Program Counter A0)
RUN	Set CPU to RUN mode	/4B	RUN
PRESET:			
ACC	Load Preset Address Register (PAR) and enable stop on any memory access.	/4C	When RUN button operated, ADDRESS lamps show PRESET Address.
WRI	Load PAR and enable stop for write access only.	/4D	
OFF	Disable the preset stop function	/4F	No change.
-	Test (If rotary key switch set to TEST: Lock=high, RTCE=low).	/4E	According to test function

Serial Data Panel-to-Master (SDPM) Codes

X - according to selected value

Table 6.4 SDPM CODES ERCP

FUNCTION NAME	FUNCTION	HEXADEC. CODE	LAMP INDICATION
RUNZO	CPU Mode changed from run to idle	/40	RUN off
RUNZ1	CPU Mode changed from idle to run	/41	RUN on
TEST	Production testing only	/42	-


### Serial Data, Master-to-Panel (SDMP) Codes

LAMP	FUNCTION	SIGNAL	FUNCTION
POWER	Indicates +5V available at ERCP	LOCK (high)	Inhibits all ERCP functions
RUN	Indicates CPU in RUN mode	RTCE (high)	Enables the Real Time Clock Interrupt

### HEXADECIMAL CODE FORMAT

1 start bit, 8 code bits, 2 stop bits

EXAMPLE:



Note: Least Significant digit is transmitted first.

Table 6.5 SDMP CODES AND CODE FORMATS ERCP

## 6.10 ERCP CONFIGURATION (FIGURE 6.6 THR. 6.9)

The electronics of the ERCP consists of a microcomputer, which scans the function switches. When a function switch is operated, the 'C:

1. Memorizes the selected function.
2. Reads the ADDRESS, REG ADDR, PRESET and DATA switches in accordance with the requirements of the selected function.
3. Generates a hexadecimal code for the address or data value and serially transmits the code to the computer (signal SDPM).
4. Generates a hexadecimal code for the function and serially transmits the code to the computer.
5. Waits for the computer to reply (signal SDMP) and lights the appropriate ADDRESS/DATA lamps.
6. Lights or extinguishes the RUN lamp to indicate the computer status.

KEY SWITCH	
OFF/ON	Main power switch connected directly to the power supply. The power is switched on (POWER lamp lighted) for positions ON, ON/RTC, LOCK and TEST.
ON	All panel controls are enabled.
ON/RTC	All panel controls are enabled, and the Real Time Clock operates.
LOCK	All control-panel command switches are disabled, except INT
TEST	The automatic microdiagnostic test mode is selected.
FUNCTION SWITCHES	
MC	Master Clear: Clears or resets most hardware logic. Activates the Bus signal CLEARN, and the CPU signals MCL, MCLN.
RUN	Begins the program.
INST	Instruction Step: Each time INST is pressed, the CPU performs the one instruction indicated by the program counter and then halts. INST may be used to step the computer through a program (or part of one) instruction-by-instruction.
RST	Read status. The contents of the program status word are displayed on the DATA lamps.
RR	Read Register. The contents of the scratchpad register (A0-A15) selected by the REG ADDR switches are displayed on the DATA lamps.
RM	Read Memory. The contents of memory are displayed on the DATA lamps. Consecutive words can be read by repeated pressing of the RM button. The memory address is selected by the ADDRESS switches. The panel address register is automatically incremented; the program counter is not used or affected.

Table 6.6 CONTROL PANEL SWITCHES AND LAMPS ERCP


FUNCTION SWITCHES	
LR	Load Register. The word code set on the DATA switches is loaded into the scratchpad register (A0-A15) specified by the REG ADDR switches.
LM	Load Memory. The word code set on the DATA switches is loaded into memory. Consecutive words can be loaded by repeated pressing of LM. The memory address is selected by the ADDRESS switches. The panel address register is automatically incremented; the program counter is not used or affected.
IPL	Initial Program Loader. An initial bootstrap program located in a hardware read only memory is loaded into memory word locations 00 to 256.
INT	Interrupt. This button generates an Interrupt Request Level according to system for the Operator's interrupt. The same interrupt can be set by the I/O console via the integral serial control unit. The interrupt may be used by the operator, for example, to change the running program with information supplied by the operator.
DATA	
DATA	The 16 DATA switches are used to set a data word onto the Bus B10 lines during load register (LR) and load memory (LM) operations. For all computer operations, the DATA lamps display the contents of the Bus B10 lines. When a running computer stops, the DATA lamps display the contents of the next instruction. For RR and LR operations, the DATA lamps display the contents of the scratchpad register (A0-A15) selected by REG ADDR or RM and LM operations, the DATA lamps display the contents of the memory address selected by the panel address register.
ADDRESS SECTION	
ADDRESS	The ADDRESS switches are used to select an initial memory address for read memory (RM) and load memory (LM) operations. When a running computer stops, the ADDRESS lamps display the address of the next instruction. For RM and LM operations, the ADDRESS lamps display the contents of the panel address register, which is loaded from the ADDRESS switches and incremented by the RM and LM operations. No control is provided for bit 15 (character selector) because the panel accesses only memory word addresses.
LOAD	When this button is pressed, the code set on the ADDRESS switches is immediately loaded into the panel 'C. This address is incremented by successive RM or LM operations; the address register is reloaded from the MAD lines for any other operation.


Table 6.6 CONTROL PANEL SWITCHES AND LAMPS ERCP (CONTINUED)

PRESET	This switch is used to select a Stop On Address mode. The stop will occur when the MAD-line address, via the panel 'C compares with the code set on the ADDRESS switches.	
DATA		
	OFF	Normal operation. Do not stop on address.
	ACC	Stop On Address, Access. Stop when any memory operation accesses the address set on the ADDRESS switches.
	WRITE	Stop On Address, Write. Stop when any memory operation writes at the location set on the ADDRESS switches.
SCRATCHPAD REGISTERS		
REG ADDR	These four switches select one of the scratchpad registers (A0-A15) to be accessed by the read register (RR) or load register (LR) operation.	

Table 6.6 CONTROL PANEL SWITCHES AND LAMPS ERCP (CONTINUED)

Figure 6.6 ERCP BLOCK DIAGRAM





5693

Figure 6.7 FUNCTION SELECT FLOWCHART ERCP




Figure 6.8 PRESET SELECT FLOWCHART ERCP




Figure 6.9 TEST FUNCTIONS FLOWCHART ERCP



SECTION	8.1	P858/P859 CPU IDENTIFICATIONS	PAGE 8-2
	8.2	INSTALLATION DETAILS	8-3
	8.3	INTERFACE CONNECTIONS	8-6
	8.4	V24 CONTROL UNIT	8-11
	8.4.1	General	8-11
	8.4.2	Facilities	8-11
	8.4.3	Control Unit States	8-12
	8.4.4	Hardware-Software Interface Details	8-13
	8.4.4.1	Status Word	8-14
	8.5	CPU ARCHITECTURE CP7R	8-16
	8.6	CPU TIMING	8-18
	8.7	POWER SWITCH ON AND TEST	8-19
	8.7.1	Automatic Test	8-21
	8.7.2	Microdiagnostic Test	8-21
	8.8	SHORT DESCRIPTION OF TESTPROGRAMS	8-23
	8.9	SHORT ROUTINES	8-26

## LIST OF ILLUSTRATIONS

FIGURE	8.1	CP7R LINK POSITIONS	8-3
	8.2	CP7R CONNECTORS (REAR VIEW)	8-6
	8.3	V24 AND PANEL INTERFACE	8-11
	8.4	V24 INTERFACE STATES	8-12
	8.5	INSTRUCTION/COMMAND WORD FORMATS	8-13
	8.6	V24 PERIPHERAL INTERFACE DIALOGUES	8-15
	8.7	CPU - CP7R BLOCKDIAGRAM	8-17
	8.8	P857R SYSTEM CLOCKS	8-19
	8.9	START PROCEDURE	8-20
	8.10	AUTOMATIC TEST	8-21
	8.11	MICRODIAGNOSTIC TEST	8-22

## LIST OF TABLES

TABLE	8.1	SELECT IPL INPUT DEVICES	8-4
	8.2	V24 INTERFACE SPEED SELECTION	8-5
	8.2a	INTERFACE SIGNALS (CONNECTORS 1,3,5)	8-7
	8.3	TESTCONNECTOR NO. 6	8-10

## 8.1 P858/P859 CPU IDENTIFICATIONS

Type number : CPU board CP7R (CP7RA) with integrated serial CU (V24).

Test Programs : CPU - CP57RE  
MIOP - See chapter 9 and 11  
Integrated CU - BBSER 1  
ASR/PER3100/VDU - BBDISP

Devices : ASR - P841-105  
PER3100 - P842-001  
VDU - P817-001/002

Power Consumption : See chapter 1 System Overview

- +5VL 9A  
- +12VL 50mA  
- -12VL 50mA

Note: 12NC code on the sticker on the board.

CP7R : 5111 199 6758X  
CP7RA : 5111 199 6201X (5322 216 21084)

## 8.2 INSTALLATION DETAILS




Figure 8.1 CP7R LINK POSITIONS

8202


P858/859 REF

8-3

3	2	1	0	WORD	IPL WORD	MEMORY ADDRESS HEX
OPS3N	OPS2N	OPS1N	OPSON			
0	0	0	0	0	255	1FE
0	0	0	1	1	254	1FC
0	0	1	0	2	253	1FA
0	0	1	1	3	252	1F8
0	1	0	0	4	251	1F6
0	1	0	1	5	250	1F4
0	1	1	0	6	249	1F2
0	1	1	1	7	248	1F0
1	0	0	0	8	247	1EE
1	0	0	1	9	246	1EC
1	0	1	0	10	245	1EA
1	0	1	1	11	244	1E8
1	1	0	0	12	243	1E6
1	1	0	1	13	242	1E4
1	1	1	0	14	241	1E2
1	1	1	1	15	240	1E0

Table 8.1 SELECT IPL INPUT DEVICE


The following diagram shows the identification that is silkscreened on the card and an example of word selection:



Transmit/Receive U Link Positions				Baud Rate
D	C	B	A	
0	0	0	0	50
0	0	0	1	75
0	0	1	0	110
0	0	1	1	134.5
0	1	0	0	150
0	1	0	1	300
0	1	1	0	600
0	1	1	1	1,200
1	0	0	0	1,800
1	0	0	1	2,000
1	0	1	0	2,400
1	0	1	1	3,600
1	1	0	0	4,800
1	1	0	1	7,200
1	1	1	0	9,600
1	1	1	1	19,200

Table 8.2 V24 INTERFACE SPEED SELECTION

The following diagram shows the identification that is silkscreened on the card, and an example of speed selection:



Selected speed is 600 bauds (PER 3100)

Note: The maximum speed authorised for the PER 3100 is 600 bauds.

### 8.3 INTERFACE CONNECTIONS

8-6

Connector 1 - V24 and 10P Interface

Pin No.	Signal Name	Pin No.	Signal Name
1A01	CT 104	1B01	OV GND
02	CT 103	02	
03		03	
04	CT 107	04	
05	CT 108	05	
06		06	
07	CT 133	07	
08		08	
09		09	
10		10	
11	BROON	11	
12	BRO1N	12	
13	BRO2N	13	
14	BRO3N	14	
15	BRO4N	15	
16	BRO5N	16	
17	BRO6N	17	
18	BRO7N	18	
19	BRO8N	19	
20	BRO9N	20	
21	BR10N	21	
22	BR11N	22	
23	BR12N	23	
24	BR13N	24	
25	BR14N	25	
26	BR15N	26	
27		27	
28		28	
29		29	
30		30	
31		31	
32		32	
33		33	
34		34	OKOA
35	OK1A	35	OKOA
36	OK1B	36	OKOB
37		37	OKOB

Connector 3 - GP Bus Interface

Pin No.	Signal Name	Pin No.	Signal Name
3A01	+18V	3B01	-18V
02	BIEC 0	02	Ground
03	BIEC 2	03	BIEC 1
04	BIEC 4	04	BIEC 3
05	SCEIN	05	BIEC 5
06		06	
07		07	
08	B10_00N	08	B10_01N
09	B10_02N	09	B10_03N
10	B10_04N	10	B10_05N
11	B10_06N	11	B10_07N
12	B10_08N	12	B10_09N
13	B10_10N	13	B10_11N
14	B10_12N	14	B10_13N
15	B10_14N	15	B10_15N
16	OKO	16	
17	PWFN	17	RSLN
18		18	
19	+5V	19	+5V
20	+5V	20	+5V
21	OV	21	OV
22	OV	22	OV
23		23	
24		24	
25		25	
26	WRITE	26	MAD 15
27	CHA	27	MAD 14
28	TRMN	28	MAD 13
29	TMRN	29	MAD 12
30	TMEN	30	MAD 11
31	TMFN	31	MAD 10
32	TPMN	32	MAD 09
33		33	MAD 08
34	ACN	34	MAD 07
35	SPYC	35	MAD 06
36	BUSRN	36	MAD 05
37	MSN	37	MAD 04
38	BSYN	38	MAD 03
39	CLEARN	39	MAD 02
40		40	MAD 01
41		41	MAD 00
42	MAD 512	42	MAD 64
43	MAD 256	43	MAD 128

Connector 5 - FPP and Control Panel Int.

Pin No.	Signal Name	Pin No.	Signal Name
5A01		5B01	
02		02	
03		03	1S03N
04		04	1S04N
05		05	1S05N
06		06	1S06N
07		07	1S07N
08		08	
09		09	
10		10	
11	FLOAT	11	
12	BSYCPUN	12	TMFN
13	GETCH	13	BOFFN
14	DONEFN	14	FLOCRO
15	FLOCR1	15	FPPABS
16		16	
17	DSC	17	
18		18	
19		19	
20		20	PAFN
21		21	
22		22	
23		23	BAWFN
24		24	
25		25	RTCZIN
26		26	OPS3N
27		27	OPS2N
28		28	OPS1N
29		29	OPSON
30	LOCK	30	IPL
31	SDPM	31	GND
32	IPLRMTN	32	1PLN
33		33	+5V
34	SDMP	34	RESETN
35	RTCE	35	+12V
36		36	
37		37	-12V

Figure 8.2 CP7R CONNECTORS (REAR VIEW)

P858/859 REF

8202

Signal Name	Source (Pin No)	Destination (Pin No)	Description
ACN	GPB C.U.s	CP7R/G (3A34)	Active low to indicate to the CPU that the C.U. accepts the request to carry out a designated function.
BROON-15N	IOP CUs	CP7R/E (1A11-26)	Break Request Lines active low, BROO has the highest priority.
BAWOFN	Power Supply	CP7R/J (5B23)	When semi-conductor memories are employed, this signal (Battery Was Off) indicates that data has been lost.
BIEC 0-5	GPB C.U.s	CP7R/E (3A02-04 3B03-05)	Binary Coded Interrupts
BIO 00-15N	CP7R/D (3A08-15, 3B08-15)		Bidirectional data lines between CP7RA and all GPB Master and Slave Units.
BSYN	GPB Masters	CP7R/K (3A38)	A bidirectional line between all GPB Masters; when a Master has been selected this line is low to indicate Busy to other Masters.
BUSRN	GPB Masters	CP7R/K (3A36)	A bidirectional line between all GPB Masters; any Master may force this line low to request the Bus.
BOFFN	CP7R/G (5B13)	FPP	Active low to inhibit BIO and enable FPP to set BIO instead.
BSYCPUN	CP7R/K (5A12)	FPP	Active low indicates that the CPU is Busy with the Bus.
CHA	CP7R/I (3A27)	GP Bus	When received by the Memory CHA = 1 for Character Operation and CHA = 0 for Word Operation. For Control Units and External Registers CHA = 0.
CLEARN	CP7R/D (3A39)	GPB Masters and Slaves	General reset of all devices, active low for a minimum time of 90'S.
CPINTN	CP7R/E (5B05)	CP7R	Control Panel Interrupt, to be linked at the Back Panel to the Interrupt (IS) Lines.
CT103	CP7R/D (1A02)	D.T.E.	Serial data
CT104	D.T.E.	CP7R/D (1A01)	Serial data
CT107	D.T.E.	CP7R/D (1A04)	Modem ready
CT108	CP7R/D (1A05)	D.T.E	Connect Modem to Line
CT133	D.T.E	CP7R/D (1A07)	Ready for Receiving
DONEFN	FPP	CP7R/A (5A14)	Indicates to the CPU that the FPP has finished the transfer.
FLOCRO-1	FPP	CP7R/G (5B14,5A15)	From the FPP Condition Register to the CPU Condition Register.
FLOACT	CP7R/G (5A11)	FPP	Sent at the beginning of an FPP instruction to time the actual processing and to synchronise the end of the operation.
FPPABS	FPP	CP7R/J (5B15)	When the FPP Card is inserted this signal is forced low.

Table 8.2a INTERFACE SIGNALS (CONNECTORS 1,3,5)

Signal Name	Source (Pin No)	Destination (Pin No)	Description
GFETCH	CP7R/C (5A13)	CP7R/N	
IPLRMTN	Remote Terminal	CP7R/J (5A32) CP7R/J (5B30) CP7R/J (5B32)	Indicates an Instruction Fetch cycle and restarts the CPU sequensor in some cases. These 3 signals are all associated with the same function (see figure 1.11), i.e. to indicate to the CPU External Test Logic that a code is to be received on Lines OPS 00N-03N
IPL		) )-	
IPLN		)	
IS03N-07N	CUs	CP7R/E (5A03-07)	Interrupt Request Lines
INTSERN	CP7R/D (5B06)	CP7R/	An Interrupt from the Operator Interface (Serial Interface) when either a Write, Read, Wait or Echo condition is active. This signal is linked on the Back Panel to the Interrupt IS Line
LOCK	Control Panel	CP7R/D (5A30)	LOCK = 0 means Control Panel functions are enabled; LOCK = 1 means Control Panel functions are inhibited.
MAD 00-15	CP7R/I (3B26-41)	GPB Slaves	Used with MAD 64-512 to represent a Memory Address in true value. MAD 00 is the most significant bit.
MAD 64-512	CP7R/I (3B42-43, 3A42-43)	GPB MENS	See above.
MSN	GPB Masters	CP7R/K (3A37)	A bidirectional line between all GPB Masters; originating from the Master selected to indicate to all other Master that a Master is selected.
OKO	CP7R/L	Next	The Bus Controller sends OKO to search for the highest priority of the Master requesting the Bus.
OKIO/00	(3A16) CP7R/L (1A35)	Master CP7R/L (1B35)	Derived from the OKO signal OKIO is the input to IOPO, and OK00 is the output of IOPO.
OKI1/01	CP7R/L (1A36)	CP7R/L (1B36)	Derived from the OKO signal OK11 is the input to IOP1 and OK01 is the output of IOP1.
OSC	CP7R/A (5A17)	FPP	Derived from the CPU basic clock frequency of 45nSec.
OPSON-3N	Remote Device	CP7R/J (5B26-29)	Four address lines, the code of which is used to address the last sixteen words of the Bootstrap.
PAFN	CP7R/G (5B20)		Page Fault
PWFN	Power Supply	CP7R/K (3A17)	Indicates to the CPU that a Power Failure has occurred. The CPU only enters the Power Fail Routine if the failure is for 10mS or more. If less than 10mS the Power Failure is ignored.

Table 8.2a INTERFACE SIGNALS (CONNECTORS 1,3,5) CONT'D

Signal Name	Source (Pin No)	Destination (Pin No)	Description
RESETN	CP7R/D (5B34)	Control Panel	Derived from the Power Supply signal RSLN signal RESETN is the Master Reset for the Control Panel
RSLN	Power Supply	CP7R/A (3B17)	To ensure an orderly start procedure this signal stays low until power has stabilised.
RTCE		CP7R/G (5A35)	Real Time Clock Enable
SDMP	CP7R/D (5A34)	Control Panel	Serial Data Master to Panel
SDPM	Control Panel	CP7R/D (5A31)	Serial Data Panel to Master
SPYC	CP7R/K (3A35)	Masters	Scan Priority Chain (Low active)
TMEN	CP7R/K (3A30)	Ext. Reg.	Timing Master to External Register, active low to validate the addresses and data; this signal also resets the Timeout Circuit.
TMFN	CP7R/G (5B12)	FPP	Timing Master to Floating Point Processor, active low to validate the addresses and data.
TMRN	CP7R/K	Memory	Timing Master to Memory, active low to validate addresses and data. This signal also resets the Timeout Circuit.
TMPN	CP7R/K (3A31)	C.U.	Timing Master to Peripheral (C.U.) active low to validate addresses and data. This signal also resets Timeout Circuit.
TPMN	CP7R/K (3A32)	Master	Timing Peripheral to Master, active low to validate data. Reply to TMPN.
TRMN	CP7R/K (3A28)	Master	Timing Memory to Master, active low to validate data. Reply to TMRN or TMEN.
SCEIN	CP7R/E (3A05)		Scan External Interrupts
RTCZ1N	Power Supply	CP7R/G (5B25)	
WRITE	CP7R/I (3A26)	GP Bus	Indicates to the GPB Slaves the direction of Bus Transfer; WRITE = 1 means Transfer Master to Slave, WRITE = 0 means Transfer Slave to Master.

Table 8.2a INTERFACE SIGNALS (CONNECTORS 1,3,5) CONT'D

Pin	Sig. Name	Description
6B01	ROMAD08	)
02	07	)
03	06	)
04	05	) Micro-program ROM Address Lines, note
05	04	) - that only 9 of the 11 lines are available
06	03	) here, for ROMAD 09 and 10 see pins 6A17 and 6A18.
07	02	) (CP7R/B)
08	01	)
09	00	)
10	BSYIOP	(CP7R/L)
11	BSYCPUB	Indicates CPU busy with Bus (CP7R/K)
12	TMP	Indicates Transfer Master to Peripheral (CP7R/K)
13	TMR	Indicates Transfer Master to Memory (CP7R/K)
14	OSCENB	Enables the internal clock (CP7R/A)
15		) - Not used
16		)
17	RSLFN	Simulates RSLN from the Power Supply (CP7R/A)
18	APA	Enables an external test of the CPU Sequencer signal
19	5V	AP (CP7R/A)
20	5V	
6A01	D00	)
02	01	)
03	02	)
04	03	)
05	04	)
06	05	)
07	06	)
08	07	)
09	08	) - 3 - state internal CPU Bus (CP7R/D)
10	19	)
11	10	)
12	11	)
13	12	)
14	13	)
15	14	)
16	15	)
17	ROMAD10	)
18	ROMAD09	) - See pin nos 6B01-6B09
19	OV	)
20	OV	)

Table 8.3 TEST CONNECTOR NO. 6 (DEVELOPMENT ONLY)

## 8.4 V24 CONTROL UNIT

### 8.4.1 GENERAL

An USART 8251 is used as interface between Console Typewriter and CU. The type 8251 is also used for the interface Control Panel - CPU.

USART : Universal Synchronous Asynchronous Receiver Transmitter.

CTW : Selectable baudrate : 50 - 19.200 baud.

Panel : Fixed baudrate : 4800 baud.




Figure 8.3 V24 AND PANEL INTERFACE

Straps : Fixed: /10  
Int. Level : Serial CU: 6  
Testprogram : BBSER1

### 8.4.2 FACILITIES

#### I/O DEVICE INTERFACE


- \* Connection to an I/O device having V24/28 interface according CCITT.
- \* Programmed channel with or without using interrupt handling.
- \* The CU is working in half duplex mode. However, the line to an I/O device may be a so called 4 wire connection. 4 Wire line connection allows echo mode (software selection).
- \* The V24 line 'Ready For Receiving' CT133/CT119 may control the throughput during the output mode. (Used by PER3100). To be selected by a strap.
- \* Used V24 lines: CT101, 102, 103, 104, 107, 108, 109, 133. CT 107/108 must be controlled by CU/CTW.
- \* Break detection in order to set control panel interrupt.
- \* Transfer rate 50, 75, 110, 134.5, 150, 300, 600, 1200, 1800, 2000, 2400, 3600, 4800, 7200, 9600, 19.200 bits/sec.
- \* Character of line composed of:
  - 1 Start bit, rec. 1 or 2 Stop bits, trx. 2 Stop bits (normally).
  - 8 Data bits
  - Software selectable (parity bit) (number of stop bits).
  - Device address /10 (non selectable)

## PANEL INTERFACE

- \* A-synchronous interface according CCITT V28 for serial transmission and reception.
- \* Transfer rate 4800 bits/sec.
- \* Character on line composed of:
  - 1 Start bit, (at least) 2 Stop bits.
  - 8 Data bits
  - (no parity)

Note: For interface connections see chapter 4 - figure 36, 37.


### 8.4.3 CONTROL UNIT STATES



Note: The states of the V24 Interface have a different significance at the P57E/R level. Only ECHO, OUTPUT, INPUT are read by the P857E V24 Status Indicators. When these bits are all zero, the CU is in the Inactive State.

Figure 8.4 V24 INTERFACE STATES

#### 8.4.4 HARDWARE-SOFTWARE INTERFACE DETAILS



Note: \* Bit 14 = 1: only one stop bit (necessary if terminal operates with one stop bit)

Figure 8.5 INSTRUCTION-/COMMAND-WORD FORMATS

#### 8.4.4.1 STATUS WORD

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	0	0	0	0	0	0	0	0			

NOT OPERABLE  
THROUGHPUT ERROR  
PARITY ERROR

##### NOT OPERABLE

Bit 15 is set if the device is not connected or not operable.

##### THROUGHPUT ERROR

Bit 14 is set during input mode, if the interrupt is not yet answered by the CPU (INR) and the next input character arrives.

##### PARITY ERROR

Bit 13 is set when during input mode the received character has incorrect parity (not as is strapped).




Figure 8.6 V24 PERIPHERAL INTERFACE DIALOGUES

## 8.5 CPU ARCHITECTURE CP7R

The CPU consists of three microprocessors linked together via internal busses, multiplexers etc. and by the microprogram.

4x MP 2901A: 4 bits microprocessor specially used for arithmetic operations.  
Contains SCRATCHPAD registers: A1-A15 (reg. 0 for internal use in microprogram).  
Q register: used for SHIFT instructions.

4x MP 2932 : 4 bits microprocessor used for PROGRAM COUNTER, A0 register.

1x MP 2910 : Used for microprogram control. Contains MICROPROGRAM COUNTER.  
RTC COUNTER: for creating delay times, repeating certain actions a number of times.


0 1        4 5        8 9    10 11        14 15

	OPC	R1	MD	R2	
--	-----	----	----	----	--

0 : Format 0                  MODE :                  Load/Store Bit 0 = to REGISTER  
1 : Format 1                  T1-T7                  1 = to MEMORY  
                                Type of addressing


MADE        : MAD Extension 4 bits (MAD 64, 128, 256, 512)  
              Total 20 bits : 512K  
PLACR      : Programmable Logic Array controlling Condition Register  
PSW         : PLR Program Level Register  
              CR Condition Register  
              GF General Field  
ALUX        : 16-Bits Register (2x 8 bits)  
              Exchange of two bytes in one word: e.g. Character Exchange  
              Instruction  
PLAMAP     : Decoding of instruction types and format 0 OPC's  
PLAVEC     : Decoding format 1 instructions : OPERATION CODE

Figure 8.7 CPU - CPTR BLOCKDIAGRAM



## 8.6 CPU TIMING

### CPU TIMING



The sequence has 3 fixed cycle lengths and a wait cycle.

CY 225 : 225 n/sec.

CY 270 : 270 n/sec.

CY 360 : 360 n/sec.

### WAIT CYCLE

If a WAIT cycle is ordered the time between 2 AP pulses is undefined. This wait cycle is only effective when dealing with a bus transfer e.g. waiting for signal TSM which starts sequencer again.



WAIT CYCLE (max. 11.5 uS)




Figure 8.8 P857R SYSTEM CLOCKS

## 8.7 POWER SWITCH ON AND TEST

At switch-on a sequence of events takes place before the system is ready to go. This sequence of events may be considered as three separate phases.

- Phase 1 Automatic Test
- Phase 2 Microdiagnostic Test (only necessary if problems are expected)
- Phase 3 Load IPL (Initial Program Loader)

The hexadecimal codes of the HHCP and FRCP that are displayed after an event are indicated in the following flowcharts.




Figure 8.9 START PROCEDURE

### 8.7.1 AUTOMATIC TEST

An automatic test is executed at the power-on time. It tests the major part of the C.P.U., the Control Panel Interface, a part of the Control Panel itself and its cable. This test is terminated by displaying a code (FFFC) if the panel was not in LOCK state and if the test was O.K.

This automatic part of the test is of "go-no go" type. If the expected code is not displayed it is not possible to distinguish if the problem is due to the C.P.U., to the Control Panel or its cable and it is not possible to run further tests.

But if this first phase runs well and if displaying is possible and correct, in the second phase the C.P.U., C.U. and Memory failures could be distinguished from one another.




Figure 8.10 AUTOMATIC TEST

### 8.7.2 MICRODIAGNOSTIC TEST

The second phase is initialized by depressing the TEST push button on the Control Panel and it consists of the end of the C.P.U. test, RAM test (up to 32K), CPU-CU V24 (Address /10) dialogue test and MMU/IOP (MIOP) test.

At the end of this second phase, another code is displayed meaning either the correct end of test or an error.

These codes are:

C.P.U. error	:	Code 0001
BUS or CU error	:	Code 0002
BUS or RAM error	:	Code XX03
O.K.	:	Code YY04
MIOP error or absent	:	Code 0010

XX = Most significant 8 bits of the memory address causing the error.

YY = Most significant 8 bits of the last memory address.

The operator can read the address causing the error in A1, and the contents of this address read by the CPU in A2.




Figure 8.11 MICRODIAGNOSTIC TEST

## 8.8 SHORT DESCRIPTION OF TESTPROGRAMS

Testprogram CP 57 RE

Mem. size 8 Kw.

No output on CTW.

No power failure - or - RTC allowed.

Procedure:

- . IPL
- Program stops on /0300 = restart address
- MCL, RUN
- Program loops continuously. Address /024A contains the number of passes.
- Error: program stops. Halt address indicates faulty instruction in listing.


One complete CPU test lasts 2 - 4 seconds.

## 1. IPL



Program stops at /700 = restart address and normal end.

## 2. Switch on RTC (PF/AR also possible).

3.



0 ————— 6 7 8 9 10 11 12 13 ————— 15 Preset /0010



Standard  
\* = setting  
° = optional

## 4. Clear bit 11 of A9 (check no written on DA/10).

Depress MC, RUN

Interrupts return to address /700

Error stop /5F0

Restart after power off /6EE

Special operator actions:

IF0001 type in a character within 10 seconds

IF0003 type in characters begin with LF, CR, end with \$

IF0005 type in 2 characters within 3 seconds


For more information see official description of testprogram.

## 1. IPL



Program stops at /700 = restart address and normal end.

## 2. Switch on RTC (PF/AR also possible).

## 3.



0    1    2    3    4    5    6    7    8    9    10    11    12    13 – 15    Preset /0010



Standard  
\* setting  
° optional

4. Clear bit 11 of A9 (check no written on DA/10).  
Depress MC, RUN

Error stop /5F0

Restart after power off /6EE

Interrupts return to /700

Special operator actions:

IF0001 type in a character within 10 seconds

IF0003 type in characters begin with LF, CR, end with \$.

For more information see official description of testprogram.

## 8.9 SHORT ROUTINES

### ASR, PTS 3100 AND DISPLAY

These peripherals and their CU's can be checked with the aid of two small programs called Line, and Echo, if the standard test program either cannot be loaded or if it will not run.

#### PROGRAM LINE

MEMORY ADDRESS	DATE		PROGRAM INSTRUCTION	
0080	FFFF		Data	/FFFF
0082	0000		Data	0
0084	207F	START	HLT	
0086	20BF		INH	
0088	0200		LDK	A2, 0
008A	4BDO		SST	A3,/10
008C	42D0		CIO	A2,1,/10
008E	5C04		RB(NA)	* -2
0090	8520	OUTCR	LDKL	A5,/0A0D
0092	0A0D			
0094	4510	OUT	OTR	A5,0,/10
0096	5C04		RB(NA)	* -2
0098	3D68		SRL	A5,8
009A	5C08		RB(NZ)	OUT
009C	4610	OUTCH	OTR	A6,0,/10
009E	5C04		RB(NA)	* -2
00A0	1201		ADK	A2,1
00A2	EA1C		CWR	A2,A7
00A4	5C0A		RB(NE)	OUTCH
00A6	0200		LDK	A2,0
00A8	5F1A		RB	OUTCR

\* Load the ASCII character in register A6

\* Load the number of times you wish the character to be repeated into register 7

\* Load the start address of the program into register A0 (/0086).

\* Push the RUN button

## PROGRAM ECHO

MEMORY ADDRESS	DATA	PROGRAM INSTRUCTIONS		
0080	FFFF		Data	/FFFF
0082	0000		Data	0
0084	207F	START	HLT	
0086	20BF		INH	
0088	0221	IN	LDK	A2,/21
008A	42D0		CIO	A2,1,/10
008C	5C04		RB(NA)	* -2
008E	4B10		INR	A3,0,/10
0090	5C04		RB(NA)	* -2
0092	4290		CIO	A2,0,/10
0094	4CD0		SST	A4,/10
0096	5C04		RB(NA)	* -2
0098	0200		LDK	A2,0
009A	42D0		CIO	A2,1,/10
009C	5C04		RB(NA)	* -2
009E	4310		OTR	A3,0,/10
00A0	5C04		RB(NA)	* -2
00A2	4290		CIO	A2,0,/10
00A4	4CD0		SST	A4,/10
00A6	5C04		RB(NA)	* -2
00A8	5F24		RB	IN

### Program Echo:

Once loaded and started any input character from the keyboard will be printed, displayed or executed on the device.



SECTION	9.1	IOP IDENTIFICATIONS	PAGE 9-2
	9.2	INSTALLATION DETAILS IOP	9-3
	9.3	INTERFACE CONNECTIONS IOP	9-4
	9.4	HARDWARE/SOFTWARE INTERFACE DETAILS IOP	9-5
	9.5	HARDWARE/SOFTWARE INTERFACE DETAILS MIOP	9-7

## LIST OF ILLUSTRATIONS

FIGURE	9.1	IOP ADDRESS ENCODING	9-3
	9.2	IOP COMMAND FORMATS	9-7

## LIST OF TABLES

TABLE	9.1	BREAK REQUEST CONNECTIONS ON I/O PROCESSOR BOARD	9-4
-------	-----	--	-----

## 9.1 IOP IDENTIFICATIONS

Versions : - MIOP on CPU P858/P859  
- P843-020 (IOP)

Power Consumption: - MIOP (See CPU)  
- P843-020 - +5 Volt, 4 Amp.

## 9.2 INSTALLATION DETAILS

See also chapter 4.




Figure 9.1 IOP ADDRESS ENCODING

## 9.3 INTERFACE CONNECTIONS

### BREAK REQUEST CONNECTIONS TO CONNECTOR 4 AND 5

Signal	Pin No.		Signal	Pin No.
BREX07N	5A01	0V	5B01	
	5A02		5B02	
	5A03		5B03	
	5A04		5B04	
	5A05		5B05	
	5A06		5B06	
	5A07		5B07	
	5A08		5B08	
	5A09		5B09	
	5A10		5B10	
	5A11		5B11	
	5A12		5B12	
	5A13		5B13	


Signal	Pin No.		Signal	Pin No.
BREX07N	4A06	BR07N	4B06	
	4A07		4B07	
	4A08		4B08	
	4A09		4B09	
	4A10		4B10	
	4A11		4B11	
	4A12		4B12	
	4A13		4B13	

Table 9.1 BREAK REQUEST CONNECTIONS ON I/O PROCESSOR BOARD

## 9.4 HARDWARE-SOFTWARE INTERFACE DETAILS IOP


### Initialization Operation

This operation is applied before commencing data transfer and the first part is controlled by the use of two write external register instructions WER to transfer two control words to the two working registers of the I/O processor subchannel. The instruction format is as shown below:




This instruction transfers the contents of the R3 field, previously loaded with a control word, to the external working register of the I/O processor specified by the device address bits 09 to 14.

The format of the first control word loaded is shown below:



- Bit 00 = 1      Exchange is in word mode.  
= 0      Exchange is in character mode.
- Bit 01 = 1      Exchange is from memory to control unit.  
= 0      Exchange is from control unit to memory.
- Bits 04 to 15      specify the number of characters/words to be transferred.
- Bits 02, 03      are positioned to become the two most significant bits of the second control word. (only for P-857)


The format of the second control word loaded is as follows:



- Bits 00 to 15      specify the starting address in memory.
- Bit 15 = 1      Right character is addressed }      If transfer is  
= 0      Left character is addressed }      in character mode.

## RELATIONSHIP BETWEEN BREAK SIGNAL AND CONTROL UNIT ADDRESS

An I/O processor is coded with a 3-bit number which may range from 0 to 7 (coded by straps on the I/O processor) and each of the 8 subchannels associated with an I/O processor is also coded with a 3-bit number from 0 to 7. The combined 6-bit number gives the address of the peripheral control unit as shown below:



This address is used by the WER instruction to load the 2 control words into the working register of the I/O processor.


The 8 incoming break request signals BR00 to BR07 to each I/O processor correspond to each subchannel in the I/O processor as follows:

BR00N corresponds to subchannel 0  
BR07N corresponds to subchannel 7

BR00N has the highest priority and BR07N the lowest.


## 9.5 HARDWARE SOFTWARE INTERFACE DETAILS MIOP

### WRITE EXTERNAL REGISTER INSTRUCTIONS (WER)



- PA IOP Address; for MIOP always 000 or 001 (IOP0 or IOP1).  
 SA Sub-channel address linked to PA to give the 6-bit C.U. address.  
 T Type of WER : 0 (WER 1), = 1 (WER 2 and 3).  
 W Word Transfer Indicator: = 0 transfer is an 8-bit character  
 M Output Mode: = 1 direction of exchange is memory to C.U.  
 R Address Bits (MAD128 and MAD64). If WER 3 is used these bits are overwritten by the MSA Field.  
 BL 12-bit block length: depending on W the block length is either a number of words or characters. When BL = 0 the length is  $2^{12}$  words or bytes.  
 LSA Least significant bits of the memory start address of the block to be read or written.  
 MSA Most significant bits of the memory start address.

### READ EXTERNAL REGISTER INSTRUCTION (RER)



- PA IOP Address: for MIOP always 000 or 001 (IOP0 or IOP1).  
 SA Sub-channel address: linked to PA to give the C-bits C.U. address.  
 BL Indicates the remaining length to be transferred.

Note: For Break connections see chapter 8, figure 8.2  
chapter 4, figure 4.33 and 4.35

Figure 9.2 IOP COMMAND FORMATS



SECTION	10.1	MEMORY MODULES IDENTIFICATIONS	PAGE 10-2
	10.2	STRAP SETTING P843-216/232 MODULES	10-4
	10.3	Strapsettings P843-432, 464, 528 MODULES	10-6
	10.4	SHORT DESCRIPTION TESTPROGRAMS	10-8
	10.5	SHORT ROUTINES	10-14

## LIST OF ILLUSTRATIONS

FIGURE	10.1	16K MEMORY MODULES	10-4
	10.2a	32K MEMORY MODULE (AMPEX)	10-4
	10.2b	32K MEMORY MODULE (FABRITEK)	10-5
	10.3	STRAP SETTINGS AND TESTCONNECTORS	10-6
	10.4	CARD LAYOUT P843-528	10-7

## LIST OF TABLES

TABLE	10.1	POWER CONSUMPTIONS	10-3
	10.2	MEMORY DESCRIPTION WITH 16KW CHIPS	10-12
	10.3	MEMORY DESCRIPTION WITH 4KW CHIPS	10-13

## 10.1 MEMORY MODULES IDENTIFICATIONS

Type Number	Description	Mounting Code
P843-216	Memory module 16K 16 bit words of read/write core memory. Cycle time 0.70us Access time 0.3us	P858M CPU 1 slot
P843-232	Like P843-216 but 32K 16 bit words.	P858M CPU 1 slot
P843-432	Memory module 32K 21 bit words of read/write MOS with error correction for 1 bit-failures. Access time 0.45us Cycle time 0.55us	P859M CPU 1 slot
P843-464	Like P843-432 but for 64K 21 bit words.	P859M CPU 1 slot
P843-528	Like P843-432 but for 128K 21 bit words	P859M CPU 1 slot

Power consumption for different core sizes see next page.

POWER CONSUMPTION FOR CORE MEMORIES IN AMPERES


MODULE SIZE	OPERATING OR NON OPERATING	+5VL	-5VL	+16V
P843-216	0	3.2	0.18	4.7
	NO	2.7	0.18	0.7
P843-232	0	4.5	0.3	4.7
	NO	4.0	0.3	0.7

POWER CONSUMPTION FOR MOS MEMORIES IN AMPERES

MODULE SIZE	OPERATING OR NON OPERATING	+5VL	-5VL	+16V
P843-432	0	2.8	1.73	0.8
	NO	2.8	1.73	0.44
P843-464	0	2.8	1.9	0.9
	NO	2.8	1.9	0.53
P843-528	0	2.8	2.0	1.0
	NO	2.8	2.0	0.65

Table 10.1 POWER CONSUMPTIONS

## 10.2 STRAP SETTING P843-216/232 MODULES




STRAP ON S/N	AD 00/14	MAD 64	MAD 128	STRAP ON I
0 -16K	0	0	0	0 -32K even (bit 14)
16 -32K	1	0	0	0 -32K odd
32 -48K	0	1	0	32-64K even
48 -64K	1	1	0	32-64K odd
64 -80K	0	0	1	64-96K even
80 -96K	1	0	1	64-96K odd
96 -112K	0	1	1	96-128K even
112-128K	1	1	1	96-128K odd

S = Standard addressing

I = Interleaving mode odd addressing


Figure 10.1 16K MEMORY MODULES



STRAPS ON S STANDARD	MAD 64/14	MAD 128	STRAPS ON I INTERLEAVING
0 -32K	0	0	0 - 64K even
32-64K	1	0	0 - 64K odd
64-96K	0	1	64-128K even
96-128K	1	1	64-128K odd

Figure 10.2a 32K MEMORY MODULE (AMPEX)

P843\_232 / FTI 273\_32K\_0.7μS\_FABRITEK




STRAPS ON S STANDARD	MAD 64/14	MAD 128	MAD 256	MAD 512	STRAPS ON I INTERLEAVING
0-32K	0	0	0	0	0-64K even
32-64K	1	0	0	0	0-64K odd
64-96K	0	1	0	0	64-128K even
96-128K	1	1	0	0	64-128K odd
128-160K	0	0	1	0	128-192K even
160-192K	1	0	1	0	128-192K odd
192-224K	0	1	1	0	192-256K even
224-256K	1	1	1	0	192-256K odd
---					
448-480K	0	1	1	1	448-512K even
480-512K	1	1	1	1	448-512K odd

Figure 10.2b 32K MEMORY MODULE (FABRITEK)


### 10.3 STRAPSETTING P843-432, 464, 528 MODULES

STRAP 1  
(Clear Register)



: Normally fitted for applications in which the CLEARN bus line is used.

STRAPS 2 and 3  
(Memory Module No.)




: EXAMPLE ONLY

Memory Module No. 1  
Memory Size 128K

STRAPS 4 and 5  
(Memory Module Size)


Note: For 64K variant  
fit strap '128'  
For 32K variant  
fit strap '64'.

STRAP 6




: Normally fitted to interconnect MI-1 and N04. Can be refitted to interconnect MI-1 and H0-10 so that a test program resides in memory block 16-32K. This allows memory block 0-16K to be tested.

STRAP 7




: Normally fitted. Open during initial production-test to protect memory stack.

STRAP 8




: Normally fitted. Open during initial production-test to protect memory stack.

STRAP 9




: Not normally fitted: When fitted cancels the first 32K of stack addresses of Memory Module 0, only to accomodate another type of memory e.g. a 32K core memory.

STRAP 10




: Normally fitted, open during production test.

TEST CONNECTOR 1



: During production-test it drives an LED display. Sometimes it is used to drive an application display.

TEST CONNECTOR 2



: During production-test it is connected to a test box which simulates single-bit errors. Not normally used in the field.

Figure 10.3 STRAP SETTINGS AND TEST CONNECTORS





Figure 10.4 CARD LAYOUT P843-528

## 10.4 SHORT DESCRIPTION TESTPROGRAMS

Testprogram BMEMO (for core-memory up to 32K)


- 1) IPL  
Program stops at /200 (=restart address and normal end)
- 2) Switch on RTC (PF/AR also possible)
- 3) Program modifications

A9



\*) Only important for check 6 and 7.

A10



S = Standard setting

+ = Optional

A11: Contains first address to test. Preset to /440

A12: Contains last address to test. Preset to /FFFE (32K)

- 4) Depress MC, RUN

Error stop at /100; for error-code see Register A1

Restart after power-off: /1E0

Interrupts stop at /100 ((A1) = /10XY, RST gives level)

For more information, see official description of the testprogram.


Testprogram BBMEMO greater than 32K (for core-memory from 32K to 128K on P857/8 with MMU).

1. IPL

Program stops at /700 (= restart address and normal end)

2. Switch on RTC (PF/AR is possible)

3. Program modifications



A10:      0 1 2 3 4 5 6 7 8 9 —————— 15



S = Standard

+ = Optional


A11: First address in 8K block (A13) to be tested.

Preset at /0000, possible value: /0000-/3FFE.

A12: Last address in last block of 8K (A13) to be tested.

Preset at /3FFE, possible value /0000-/3FFE.

A13:      0 3 4 5 6 7 8 9 10 11 12 13 14 15      to /0F00  
(32K-64K)



Block of 8K to be tested.

Error stop at /5F0.

Restart after power-off: /6E6

Interrupts return to /700


Information stops at /5E0

For more information, see official description of testprogram.


## B RAM : Random Access Memory Testprogram

- Memory test 4 - 32k words
  - no typewriter
  - program runs for about 5 minutes (16K memory)
  - IPL for PTR (/1020 if device address /20)
  - IPL for cassette (/1785 if device address /05)  
Program stops at /200 (=restart address and correct end of test).
  - Change A9 bit 0=1 (4K chips) - or - bit 1=1 (16K chips)
  - Change A12 into last memory address (/7FFE if 16K 16)
  - Depress MC, RUN
- \* Interrupt: stop on /100  
 \* Fault : A1 gives fault indication and checknumber  
     Stops on /100 (see testprogram book)  
 \* Testprogram consists of checks:

Register A10: If 4K chips are used.




Register A10: If 16K chips are used.



Testprogram BBRAM greater than 32K for RAM 32K to 512K on P857/8/9 with MMU.

- 1) IPL  
Program stops at /700 (=restart address and normal end)
- 2) Switch on RTC (PF/AR is possible)
- 3) Program modifications:



A10:            0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

S S S + + +	
-------------	--


S = Standard Setting

+ = Optional

A11: First block in Hexa value: /0 to /1D in bits 8 to 15.

16KW chips	4KW chips
/0 = 32 to 48 /10 = 288 to 304	/0 = 32 to 36 /10 = 96 to 100
/1 = 48 to 64 etc. (see table on next pages).	

A12:            0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15



Error stop at /5F0

Restart after power/off: /6E6

Interrupts return to /700

Information stops at /5E0

For more information, see next 2 pages and official description of the testprogram.

ZONE 0 TO 32K RESERVED FOR TESTPROGRAM

0	/0	1	/1	2	/2	3	/3
32 - 48	48 - 64	64 - 80		80 - 96			
4	/4	5	/5	6	/6	7	/7
96 - 112	112 - 128	128 - 144		144 - 160			
8	/8	9	/9	10	/A	11	/B
160 - 176	176 - 192	192 - 208		208 - 224			
12	/C	13	/D	14	/E	15	/F
224 - 240	240 - 256	256 - 272		272 - 288			
16	/10	17	/11	18	/12	19	/13
288 - 304	304 - 320	320 - 336		336 - 352			
20	/14	21	/15	22	/16	23	/17
352 - 368	368 - 384	384 - 400		400 - 416			
24	/18	25	/19	26	/1A	27	/1B
416 - 432	432 - 448	448 - 464		464 - 480			
28	/1C	29	/1D				
480 - 496	496 - 512						

BLOCK  
NUMBER

Decimal Value      Hexa Decimal Value

X	Y
N	N+16KW

LOCATION  
IN MEMORY

Table 10.2 MEMORY DESCRIPTION WITH 16KW CHIPS

ONE 0 TO 32K RESERVED FOR TESTPROGRAM

0	/0	1	/1	2	/2	3	/3		BLOCK NUMBER	Decimal Value	Hexa Decimal Value
32 - 36		36 - 40		40 - 44		44 - 48					
4	/4	5	/5	6	/6	7	/7				
48 - 52		52 - 56		56 - 60		60 - 64					
8	/8	9	/9	10	/A	11	/B				
64 - 68		68 - 72		72 - 76		76 - 80					
12	/C	13	/D	14	/E	15	/F				
80 - 84		84 - 88		88 - 92		92 - 96					
16	/10	17	/11	18	/12	19	/13				
96 - 100		100 - 104		104 - 108		108 - 112					
20	/14	21	/15	22	/16	23	/17				
112 - 116		116 - 120		120 - 124		124 - 128					

Table 10.3 MEMORY DESCRIPTION WITH 4KW CHIPS

## 10.5 SHORT ROUTINES

Program MEM

Memory Address	Data	Program Instructions	
0080	FFFF	Data	/FFFF
0082	0000	Data	0
0084	207F	Start	HLT
0086	818E	Write	LDR
0088	85A7	Load	STR
008A	91A0		ADKL
008C	0002		A9,2
008E	E992		CWR
0090	5C0A		RB(4)
0092	5700		RF
0094	818E		LDR
0096	80A6	RDC	LDR*
0098	E896		CWR
009A	5002		RF(0)
009C	207F		HLT
009E	91A0	Suit3	ADKL
00A0	0002		A9,2
00A2	E992		CWR
00A4	5C10		RB(4)
00A6	5F22		RB
			Write

Start the program:

- Load the starting address in register A11
- Load the ending address in register A12
- Load the test-pattern in register A13
- Load the start-address of the program (/0086) into register A0
- Push the RUN button

After Start:

If no fault the program runs in loop

Fault: program stops at /009E

- A9 contains address of erroneous memory location
- A8 ,,, read pattern
- A13 ,,, expected pattern

## DUMP FACILITY

This program enables an area of memory to be printed out on either the ASR or PTS3100, or to be Displayed. It can be loaded either with the IPL routine or by hand using the control panel switches. Once loaded the following routine should be used:

- Load the starting address to be printed into register A7. \*)
- Load the ending address of the area into register A8.
- Load the starting address of the program into register A0.
- Push the RUN button.

The program will stop when the last memory address has been either printed or displayed.

\*) Bit 15 must be zero.

### Program DUMP

Memory Address	Data	Program Instructions		
0080	FFFF		DATA	/FFFF
0082	0000		DATA	0
0084	207F	START	HLT	
0086	20BF		INH	
0088	47D0		CIO	A7,1,/10
008A	813C	WORD	LDR *	A1,A7
008C	0204		LDK	A2,4
008E	060F	CONT	LDK	A6,/F
0090	A604		ANR	A6,A1
0092	E558		LC	A5, TABLE, A6
0094	00BE			
0096	E549		SC	A5,BUFF + 1.A2
0098	00CF			
009A	39E4		SRC	A1,4

Memory Address	Data	Program Instructions		
009C	1A01	SUK	A2,1	
009E	5C12	RB(NZ)	CONT	
00A0	E348	OUT1	LC	A3,BUFF,A2
00A2	00CE			
00A4	4310	OTR	A3,0,/10	
00A6	5C04	RB(NA)	* -2	
00A8	1201	ADK	A2,1	
00AA	EA20	CWK	A2,6	
00AC	0006			
00AE	5C10	RB(NE)	OUT1	
0080	1702	ADK	A7,2	
00B2	EF02	CWR	A7,A8	
00B4	5D2C	RB(NG)	WORD	
00B6	4790	CIO	A7,0,/10	
00B8	4FD0	SST	A7,/10	
00BA	5C04	RB(NA)	* -2	
00BC	5F3A	RB	START	
00BE	3031	TABLE	DATA	'0123456789'
00C0	3233			
00C2	3435			
00C4	3637			
00C6	3839			
00C8	4142	DATA	'ABCDEF'	
00CA	4344			
00CC	4546			
00CE	0D0A	BUFF	DATA	/0D0A

Notes:



SECTION	11.1	MEMORY MANAGEMENT UNIT IDENTIFICATIONS	PAGE 11-2
	11.2	MEMORY MANAGEMENT UNIT FUNCTIONS	11-3
	11.3	SHORT DESCRIPTION OF TESTPROGRAMS	11-6
	11.4	SMALL PROGRAM (SHORT ROUTINE)	11-8
LIST OF ILLUSTRATIONS			
FIGURE	11.1	MEMORY MANAGEMENT	11-4
	11.2	PAGE FAULT SEQUENCE	11-5

## 11.1 MEMORY MANAGEMENT UNIT (MMU) - IDENTIFICATIONS

Type Number : Standard with P857 see System Overview (chapter 1).

Testprogram : REPAF, REMMUI

Power Consumption : Inclusive in CPU see System (MIOP), see chapter 1 and 7.

## 11.2 MEMORY MANAGEMENT UNIT - FUNCTIONS

The Memory Management Unit (MMU) is a hardware facility which provides extended memory addressing and memory protection facilities for the P857R system.

### EXTENDED MEMORY ADDRESSING (TRANSLATION)

The principal function of the MMU is to extend the memory addressing up to 8M physical words (24 address bits). (See Figure 10.1) (512K, 20 bits if R version)  
The basic rules for the operation of this facility are as follows:


- A sixteen table segment is pre-loaded with page addresses by one Table Load Instruction.
- All CPU/Memory transfers via the MMU use the four most significant address lines (MAD0-3) to select the table segment (page 0-15). The content of each page gives the 12 most significant MAD address bits plus 3 control bits.
- The Table Store instruction is used by software to read the 16 word segment table for test purposes or for dynamic relocation.

### MEMORY PROTECTION

For memory protection purposes 2 information bits are loaded into the segment table at the same time that the TL instruction loads the page addresses; these information bits are:

- Bit 6 (E) Page Error if 1 page restricted to system mode only.
- Bit 7 (R) Read Only Indicator = 1 to protect the page against Write operations  
If an address translation in User Mode attempts to Write on this page then the translation is blocked.

In both of these cases the MMU indicates to the CPU that a Page Fault (PAF) has occurred.



#### ABBREVIATIONS

PAL	— PAGE ADDRESS LEAST SIGNIFICANT
PAM	— PAGE ADDRESS MOST SIGNIFICANT
E	— PAGE ERROR, = 1 EXCEPT FOR MEMORY RESIDENT PAGES OF USER PROGRAM
R	— READ ONLY INDICATOR, = 1 TO PROTECT THE PAGE AGAINST WRITE OPERATIONS
M	— MODIFIED INDICATOR, = 1 WHEN A WRITE OPERATION IS PERFORMED FOR THAT PAGE
LPN	— LOGICAL PAGE NUMBER
DISPLACEMENT	— GIVES THE ADDRESS RELATIVE TO THE BEGINNING OF THE LOGICAL PAGE NUMBER
MAD	— MEMORY ADDRESS LINES

Figure 11.1 MEMORY MANAGEMENT

#### MODIFIED PAGE

This feature indicates to the operating system if a page needs to be "swapped out" or not. If it does not need to be "swapped out" then the new page can be overwritten so saving time. This possibility is indicated by bit 8 (M) which is set to "1" by the MMU whenever a Write operation (Store Instruction) is performed on a specific page.

## PAGE FAULT

When an attempt is made to write into a protected page or access is made in user mode to a page that is restricted to system mode only, the MMU signal "Page Fault" initiates an interrupt TRAP Routine at the CPU. The sequence of events is indicated in the following Flow Chart:





Figure 11.2 PAGE FAULT SEQUENCE

### 11.3 SHORT DESCRIPTION OF TESTPROGRAMS

PROGRAM REPAF                    32 KW memory min.  
                                    test for page fault, RTC and PF/AR

- . IPL
- . Stop at /400



- . MCL, RUN
- Switch on the RTC (LOCK for PF/AR)
- The program loops continuously . /2B4 contains test loop counter = check on run-. (one loop lasts about 0.1 sec.).
- Error: program stops. A6 contains error info.
- Stop at /31A: reception of unexpected interrupt.
- /2B6 contains counter for no. of auto restarts.
- Restart address is /3EA (after power fail).

For more information see official description of testprograms.

## SHORT DESCRIPTION OF TESTPROGRAMS

### PROGRAM REMMU1

Memory size 32 KW min.  
Test of MMU in memory size 0 - 32 KW

- . IPL
- . Stop at /700 = restart address = after reception of unexpected interrupt.
- Change registers:

A8	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
	0	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	/7A00

Page Fault Address

A9	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
	0	—	—	—	—	—	—	—	0	0	0	0	—	—	0	0	/0000

1 = Clear Edition —

A10	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
	1	—	—	—	—	—	—	—	1	0	1	1	1	0	0	0	/FFDC

— Standard

Tests —

Switch on RTC (PF/AR also possible).

- . MCL, RUN
- . /700 Normal end.
- /5E0 Info stop (A1 may contain info code).
- /5F0 Error stop A1 contains error code (see also official description of testprogram).
- Restart after power off: /6EE.

Note: Some checks are in inhibit mode. In such a case the power fail interrupt may be handled too late and auto restart fails.

## 11.4 SMALL PROGRAM (SHORT ROUTINE )

DATE	-	-	IDENT	MMU2
00000				
00001			*	IDENT MMU2
00002			*	
00003			*PROGRAM TO TEST MMU FUNCTIONS	
00004			*	
00005			*THE USER PART OF THIS PROGRAM WILL BE TRAPPED ON A NOT ALLOWED	
00006			*STORE OPERATION IN PAGE 2.	
00007			*EACH TIME THE CP-INT BUTTON IS PRESSED, THE PROGRAM WILL BE	
00008			*MODIFIED, GIVING TRAPS ON ACCESS PAGE 1 OR WRITE ACCESS PAGE 2	
00009			*WHEN THE PROGRAM IS STOPPED BY A HLT INSTRUCTION IT IS POSSIBLE	
00010			*TO CHECK THE SYSTEM STACK (A15) AND THE SEGMENT TABLE (/300).	
00011			*	
00012	0006	CPLEV	EQU 6	FOR P854; /E IF P858/P859
00013			AORG /100	
00014	0100	B841	PROGINT TS	SEGMENT TABLE TO MEMORY
	0102	0300		
00015	0104	20FB	RIT /10	
00016	0106	207F	HLT	CHECKPOINT:TABLE + STACK
00017	0108	B840	TL /200	LOAD SEGMENT TABLE INTO MIOP
	010A	0200		
00018	010C	87A0	LDKL A15./150	LOAD STACK POINTER
	010E	0150		
00019	0110	8120	LDKL A1./FFE	PROGRAM COUNBTER OF USER
	0112	0FFE		
00020	0114	813F	STR A1,A15	TO THE STACK
00021	0116	8120	LDKL A1./4041	PSW OF USER
	0118	4041		
00022	011A	813F	STR A1,A15	TO THE STACK
00023	011C	8120	LDKL A1./160	START ADDRESS TRAP ROUT.
	011E	0160		
00024	0120	8141	ST A1./?A	PAGE FAULT TRAP ENTRY
	0122	007A		
00025	0124	8120	LDKL A1./100	START ADDRESS PROG.INT ROUT.
	0126	0100		
00026	0128	8141	ST A1.2	LEVEL 1
	012A	0002		
00027	012C	8120	LDKL A1./400	START ADDRESS CPINT ROUTINE
	012E	0400		
00028	0130	8141	ST A1.CPLEV	LEVEL:P854=3,P858/9=7
	0132	0006		
00029	0134	F03E	RTN A15	START USER PROGRAM (LEVEL=/10)
00030			AORG /160	
00031	0160	B841	TRAP TS /300	SEGMENT TABLE TO MEMORY
	0162	0300		
00032	0164	207F	HLT	CHECKPOINT:TABLE + STACK
00033	0166	8120	LDKL A1./200C	RESTART USER
	0168	200C		
00034	016A	8141	ST A1./150	PROGRAM AT ADDRESS /200C (=300C)
	016C	0150		
00035	016E	813E	LDR* A1,A15	A15 ADJUSTED +2 AFTER PAGE FAULT TRAP
00036	0170	F03E	RTN A15	
00037			AORG /200	
00038	0200	0000	SEGTAB DATA /0000	SEGMENT TABLE PAGE 0
00039	0202	0400	DATA /0400	PAGE 1
00040	0204	0000	DATA /0000	PAGE 2
00041			AORG /400	
00042	0400	8120	CPINT LDKL A1./200	ROUTINE TO CHANGE TABLE :PAGE 1
	0402	0200		
00043	0404	B141	XRS A1./202	BIT 6 (E) SET OR RESET
	0406	0202		
00044	0408	200F	RIT /0F	RESET CONTROL PANEL INT.
00045	040A	F03E	RTN A15	GO BACK TO USER PROGRAM
00046			AORG /FFE	
00047	0FFE	013F	USER LDK A1./3F	PAGE 0 IS ACCESSED
00048	1000	1102	PAGE1 ADK A1.2	PAGE 1 IS ACCESSED
00049	1002	BF20	ABL /2000	BRANCH TO PAGE 2 (/3000)
	1004	2000		
00050				
00051	3000	B141	PAGE2 AORG /3000	STORE INTO PAGE 0
	3002	0500	ST A1./500	
00052	3004	8140	LD A1./2200	LOAD FROM PAGE 2
	3006	2200		
00053	3008	8141	ST A1./2200	STORE INTO PAGE 2 (TRAPPED)
	300A	2200		
00054	300C	2804	LKM DATA 0	CALL SYSTEM MODE VIA PROG. INT
00055	300E	0000	END	
00056				

SECTION	12.1	FLOATING POINT PROCESSOR IDENTIFICATION	PAGE 12-2
	12.2	INSTALLATION DETAILS	12-2
	12.3	INTERFACE CONNECTIONS	12-4
	12.4	HARDWARE-SOFTWARE INTERFACE DETAILS	12-4
	12.5	SHORT DESCRIPTION OF TESTPROGRAMS	12-8
	12.6	SHORT ROUTINES	12-9
LIST OF ILLUSTRATIONS			
FIGURE	12.1	FPP CARD LAYOUT	12-3
	12.2	FORMAT AND RANGE OF NUMBERS	12-5
LIST OF TABLES			
TABLE	12.1	FPP SIGNAL LIST	12-4

## 12.1 FLOATING POINT PROCESSOR IDENTIFICATION

Type Number : P857M-020  
Testprogram : BBFPPI  
Power Consumption : +5V, 6.0A

## 12.2 INSTALLATION DETAILS

- No strapsetting
- Interrupt connection: FPP 3A16 — CPU 1A10 for interrupt level 3.



Figure 12.1 FPP CARD LAYOUT


### 12.3 INTERFACE CONNECTIONS

Signal	Conn.	Logic Sheet	Remarks
INPUT TO FPP			
BIO00-15N	3---	D	
BOFFN	5B13	D	BIO contents must be defined by the FPP
BSYCPUAN	5A12	D	CPU is master of the Bus
CLEARN	3A39	D	
FLOACT	5A11	D	CPU activation signal for FFX and CR
GFETCH	5A13	D	CPU fetch cycle
MFAULTN	5B20	D	MMU detects a Page Fault
OSCFLO	5A17	D	CPU clock signal
TMFN	5B12	D	CPU microcommand bit
TMPN	3A31	D	Bus timing from CPU for SST dialogue
TRMN	3A28	D	Bus timing from memory
OUTPUT FROM FPP			
ACN	3A34	D	Accept for SST command
BIO00-15N	3---	B	
DONEFN	5A14	C	FPP operation was done
FLOCRO	5B14	C	FPP condition register bits to CPU
FLOCR1	5A15	C	
FPPABS	5B15	C	Held inactive when FPP board is inserted
INTFPPN	3A16	D	FPP interrupt (Normal Level 3)
TPMN	3A32	D	Bus timing to CPU for SST command

Table 12.1 FPP SIGNAL LIST

### 12.4 HARDWARE-SOFTWARE INTERFACE DETAILS

Instructions: see P800M Programmer's Guide 1, 2 and 3 - Volume II: Instruction set.




#### EXONENT

#### DOUBLE-PRECISION INTEGER

Figure 12.2 FORMAT AND RANGE OF NUMBERS


## DATA FORMAT

The two types of data handled by the FPP are floating-point data and double-precision integer data (following diagram). The FPP performs arithmetic operations on floating-point data only, and performs conversions between floating-point and integer data.



In case of errors, FPP generates an interrupt.

To get status do:



## 12.5 SHORT DESCRIPTION OF TESTPROGRAMS


TESTPROGRAM BBFPP1 8K

1. IPL  
Program stops at /700 = restart address and normal end.

2. Switch on RTW (PF/AR also possible).


3.

A8




Standard levels  
P857: /OCEF  
P858/9: /OCFD  
Int. Level /3

A9



Clear stop on information  
Clear edition  
Clear stop on program  
Clear stop on error  
One shot

A10



Checks to be executed.

S = Standard setting

. = Optional

4. Depress MC, RUN

Error stop /5F0  
Restart after power off /6EE  
Interrupts return to /700  
Information stop on /5EO

For more information see official description of testprogram.

## 12.6 SHORT ROUTINES

	DATE 80-03-13	IDENT	FLOTST	DATE 18 12
00000				
00001	*	IDENT	FLOTST	DATE 18 12
00002	*		SMALL PROGRAM FOR TESTING FLOATING POINT PROCESSOR	
00003			FILL REGISTER AS FOLLOWS:	
00004			A10 - /000A = 10	
00005			A11 - /0014 = 20	
00006			A12 - /0022 = 34	
00007			A13 - /0002 = 2	
00008	*		A14 - /0010 = 16	
00009			OPERATION	
00010			(A10)+(A11)--2(/300-/304)     PE :10+20=30	
00011			(A12)-(/300,4)--2(/300,4)    PE :34-30=4	
00012			(/300,4)X(A13)--2(/300,4)    PE :4X2=8	
00013			(A14):(/300,4)--2(/300,4)    PE :16:8=2	
00014	*		(/300,4)X(/300,4)--2(/300,4),A1,2   PE :2X2=4	
00015			PROGRAM STOPS AT /8A	
00016			RESULT IN REG A1,2	
00017			MEMORY ADDRS. /300 TO /304	
00018	*		TESTING STATUS BITS:	
00019	*		BIT 11 UNNORMALISED:	
00020			PRESET /B4,CHANGE (/300) TO /C000, RUN	
00021	*		BIT 12 DIVISOR = 0:	
00022			PRESET /B0,CHANGE (/300),(/302),(/304) TO 0, RUN	
00023	*		BIT 13 EXPONENT 230:	
00024			PRESET /B4,CHANGE (/304) TO /0025, RUN	
00025	*		BIT 14 EXPONENT *-2E15:	
00026			PRESET /B4,CHANGE (/304) TO /8000, RUN	
00027	*		PROGRAM STOPS AT /C6	
00028			STATUSWORD IN REG A5	
00029				
00030				
00031			AORG /80	
00032	0080 FFFF		DATA /FFFF	
00033	0082 0000		DATA 0	
00034	0084 87A0	START	LDKL	A15,EDS
00035	0086 0200			
00036	0088 207F		HLT	
00037	008A 0100		LDK	A1,0
00038	008C 8420		LDKL	A4,INTAD
00039	0090 8441		ST	A4,/06                  STORE INTERRUPT ADDRESS
00040	0092 0006			
00041	0094 820A		LDR	A2,A10                LOAD FIRST NUMBER
00042	0096 C900		FFL	A2                    MAKE IT FLOATING DATA
00043	0098 B320		LDKL	A3,STORE            ADDR. FOR LOAD AND STORE
00044	009A 0300			
00045	009C C12D		FSTR	A3                    STORE FIRST NUMBER IN MEMORY
00046	009E 820E		LDR	A2,A11            LOAD SECOND NUMBER
00047	00A0 C900		FFL	A2                    MAKE IT FLOATING DATA
00048	00A2 CE2D	AD	FADRS	A3                    ADD THIS TWO NUMBERS
00049	00A4 8212		LDR	A2,A12            LOAD THIRD NUMBER
00050	00A6 C900		FFL	A2                    MAKE IT FLOATING DATA
00051	00A8 CD2D	SU	FSURS	A3                    SUBTR. FROM THIRD NUMBER
00052	00AA 8216		LDR	A2,A13            LOAD FOURTH NUMBER
00053	00AB 00AC		FFL	A2                    MAKE IT FLOATING DATA
00054	00AE CE2D	MU	FMURS	A3                    MULT. WITH FOURTH NUMBER
00055	00B0 821A		LDR	A2,A14            LOAD FIFTH NUMBER
00056	00B2 C900		FFL	A2                    MAKE IT FLOATING DATA
00057	00B4 CF2D	DV	FDVRS	A3                    FIFTH NUMBER IS DIVIDED
00058	00B6 C12C		FLDR	A3                    PLACE RESULT IN FPP
00059	00B8 CE2D		FMURS	A3                    MULTIPLY BY ITSELF
00060	00BA C12C	LB	FLDR	A3                    PLACE RESULT IN FPP
00061	00BC C901	FX	FFX	A2                    FROM FPP AS INTEGER IN CPU
00062	00C0 4DC0	INTAD	RB	START
00063	00C2 5C04		SST	A5,0                GET STATUS
00064	00C4 207F		RB(4)	*-2                STATUS IN A5
00065	00C6 F03E		RTN	A15                STACK BASE
00066	0200 0300	STORE	EQU	/200                RESULT STORE
00067			END	/300                START

