SIEMENS

IP 252 Closed-loop control module and COMREG

-

(EWA 4NEB8110480-02)

Manual

4NES 811 0480 02

Release 03

for 6ES5252-5AB21

Section 1 Section 2 Section 3 Section 4 Section 5 Section 6 Section 7 Section 8 Section 9

Supplement to the IP 252 Manual,

Amendment/corrections to the IP 252 Manual,

charges.	page	Amendment/corrections
4.5.2	4-7	However the following retentive data only can be entered in the STOP state of the IP:

.

SIEMENS

SIMATIC S5 IP 252 General-Purpose Closed-Loop Control Module

ο	perating	Instructions
-	P • · • · · · · · · · · · · · · · · · ·	

Order No.: GWA 4NEB 811 0480 - 02b



Fig. 1.1 General-Purpose Closed-Loop Control Module

Contents Pag				
1.	Overview	1-1		
1.1	Using the module within the S5 System	1-1		
1.2	Description of the configuring principle	1-2		
2	Instructions for the IP 252	2_1		
21	Description	2-1		
2.1	Application	2-1		
2.1.1	Principle of operation	2-1		
2121	General	2-1		
2122	Hardware architecture of the IP 252	2-1		
213	Construction	2.3		
2131	Interface assignments	2-3		
21311	Bus connectors X1_X2	2-4		
21312	Memory submodule X3	2-5		
21313	Digital tacho-generator input X4	2-6		
2.1.3.1.4	PG interface X5	2-7		
2.1.3.1.5	Analog inputs/outputs	2-7		
2.1.3.1.6	Measuring sockets (M1, M2, M-)	2-9		
2.1.4	Recommendations for installation and start-up	2-9		
2.1.5	Technical specifications	2-9		
2.1.5.1	Environmental conditions	2-9		
2.1.5.2	Mechanical specifications	2-9		
2.1.5.3	Electrical specifications	2-10		
Ż	Brief Programming Instructions	Z.1		
3	The configuring principle	3-1		
3.1	Example for Operating a DC Motor with	2-2		
0.2	the IP 252	3.5		
321	System configuration for this example	3-5		
322	Requirements to be met by open-loop and	0-0		
0.2.2	closed-loop control system	3-5		
323	Preparation of the static converter and motor	3-5		
3.2.4	Preparation of the S5 control	3-7		
325	Programming the IP 252	3-7		
3.2.6	Testing the controller block	3-8		
3.2.7	Entering the control program	3-8		
3.2.8	Information about the control program	3-9		
3.2.9	Generating a "COM REG S5-DOS" work			
	diskette	3-10		
3.3	Application example for S5 115U	3-11		
3.4	Application example for S5 135U, R processor	3-18		
4	Programming Instructions	4.1		
41	Configuration overview	4.1		
4.2	Maximum number of control loops on the IP 252	4-2		
4.3	Input/output formats of the IP 252	4-3		
4.3.1	Time values	4-3		
432	Percentage values	4-3		
4.3.3	Dimensioned variables	4-3		
4.3.4	Dimensionless variables	4-5		
4.4	Meaning of the LEDs on the front panel of the			
	module	4-6		
4.5	Data retention in the memory module	4-7		
4.5.1	Retentive/non retentive data	4-7		
4.5.2	Principle of data retention (see Fig. 4.2)	4-7		
4.6	Start-up behaviour of IP 252			
	(response to "power on")	4-9		
4.6.1	Treatment of the controller data after			
	"poweron"	4-9		
4.6.2	Start-up behaviour of the control loops after			
	"poweron" (Fig. 4.3)	4-9		
4.7	Enabling/disabling of the control loops with			
	the programmer	4-12		
4.7.1	Disabling of the control loop in the RUN mode			
	of the IP	4-12		
4.7.2	Enabling a control loop in the RUN mode of			
	the IP	4-12		
4.8	RUN/STOP mode of the module	4-13		
4.0.1 / 2.0	RUN mode	4-15		
Ψ.O.Z		4-13		

-

••

Content	s	Page
4.9	Explanation of the symbols used in the	
4 10	configuring sheets (Section 8)	4-14
4.10	Outer loop controller (9)	4-15
4.10.2	inner joon controller (5)	4-16
4.10.3	Current setpoint	4-17
4.10.4	Additional functions	4-17
4.10.5	Detailed description of the drive controller	
	structure	4-18
4.10.5.1	Branch 1: Controller output/current setpoint	4-18
4.10.5.2	Branch 3: Acceleration compensation and	4-15
4.10.0.0	diameter calculator	4-19
4.10.5.4	Branch 4: Loop gain	4-20
4.10.5.5	Branch 5: Speed controller/velocity controller	4-20
4.10.5.6	Branch 6: Setting up speed	4-21
4.10.5.7	Branch /: Inching speed	4-21
4.10.5.8	Branch 9: Outer loop (primary) controller	4-22
4.10.5.1	Branch 10: Actual speed value	4-24
4.10.5.1	1 Branch 11: Actual armature current value	4-25
4.10.5.1	2 Branch 12: Limit monitor 1	4-25
4.10.5.1	3 Branch 13: Limit monitor 2	4-26
4.10.5.14	4 Branch 14: Measuring socket 1	4-26
4.10.5.1	6 Special case: Direction tension control	4-20
4.10.6	Functions of the drive controller	4-28
4.10.6.1	Pre-assigned limit monitors in branches 5 and 9	4-28
4.10.6.2	Filter (see Fig. 4.6)	4-30
4.10.6.3	Ramp-function generator	4-31
4.10.6.4	Display Characteristic surve	4-5/
4.10.6.5	Thermal monitoring	4-37 4-39
4.10.6.7	Limit monitor	4-41
4.10.7	Data block of the drive controller (DR)	4-43
4.11	Description of the standard controller structure	4-57
4.11.1	Setpoint branch	4-57 4-58
4.11.3	Actual-value branch	4-58
4.11.4	Additional functions	4-58
4.11.5	Detailed description of the standard controller	
1 11 5 1	structure Broach 1.1. Continuous controller (stop doud)	4-59
4.11.5.1	Branch 1.1: Continuous controller (standard)	4-59
4.11.5.3	Branch 1.3: Continuous output	4-60
4.11.5.4	Branch 1.4: "On" – "Off" output	4-61
4.11.5.5	Branch 1.5: Step controller with pulse output	4-62
4.11.5.6	Branch 2: Actual value branch	4-63
4.11.5.7	Branch 3: Setpoint branch Branch 4: Limit monitor 1	4-64 4 SE
4 11 5 9	Branch 5: Limit monitor 2	4-00
4.11.5.1	0 Branch 6: Measuring socket 1	4-65
4.11.5.1	1 Branch 7: Measuring socket 2	4- 6 6
4.11.6	Functions of the standard controller	4-67
4.11.0.1	Preassigned limit monitors in branches 2 and 5 Setpoint sequence	4-67
4.11.6.3	Function generator	4-09
4.11.6.4	Averaging	4-72
4.11.6.5	Plausibility check	4-73
4.11.6.6	Limit monitor Romp function consister	4-75
4.11.6.4	Ramp-runction generator 3 Filter	4-76 4-80
4.11.6.9	PID controller	4-81
4.11.6.1	10 "On"-"Off" output	4-85
4.11.6.1	1 Step controller	4-88
4.11.7	Data block of the standard controller (SR)	4-94
4.12	self-ontimization (DRS)	1
	con optimization (onlo)	

Contents		page
4.12.1	Outer loop controller (9)	4-109
4.12.2	Inner loop controller (5)	4-109
4.12.5	Current setpoint	4-110
4.12.4	Additional functions Detailed description of the drive controller	4-510
4.12.0	structure (DRS)	4-111
4.12.5.1	Branch 1: Controller output/current setpoint	4-111
4.12.5.2	Branch 2: Friction	4-111
4.12.5.3	Branch 3: Peripheral velocity (diameter	
	calculator)	4-112
4.12.5.4	Branch 4: Loop gain	4-113
4.12.5.5	Branch 5: Speed controller/velocity controller	4-113
4.12.5.6	Branch 6: Setting-up speed	4-114
4.12.5.7	Branch /: Inching speed	4-115
4.12.5.0	Branch 9: Outer loop controller	4-115
4 12 5 10	Branch 10: Actual speed value	4-117
4.12.5.11	Branch 11: Actual armature current value	4-118
4.12.5.12	Branch 12: Acceleration compensation	4-118
4.12.5.13	Branch 13: Limit monitor 1	4-118
4.12.5.14	Branch 14: Limit monitor 2	4-119
4.12.5.15	Branch 15: Measuring socket	4-119
4.12.5.16	Branch 16: Arithmetic	4-120
4.12.5.17	Branch 17: Self-optimization	4-121
4.12.6	Functions of the drive controller	4-122
4.12.6.1	Fite-assigned limit monitors in branches 5 and 9	4-122
4.12.6.2	Filter block (see Fig. 4.b)	4-124
4.12.0.3	Display	4-120
4 12 6 5	Characteristic curve	4-131
4 12 6 6	Thermal monitoring	4-133
4.12.6.7	Limit monitor	4-135
4.12.7	Speed controller self-optimization	4-137
4.12.7.1	Performance range and area of application	4-137
4.12.7.2	Preconditions for use	4-138
4.12.7.3	Speed controller self-optimization in the DRS	
	structure	4-142
4.12.7.4	Self-optimization messages	4-146
4.12.7.5	Projecting the parameters found to greater	4 4 47
1 10 0	sampling times	4-147
4.12.0	antimization (DPS)	1 1/0
	optimization (DKS)	
5	S5-CPU	5-1
5.1	Standard function block FB: STEU	5-1
5.1.1	Function block for drive controller structure	
	FB-STEU-ANT	5-2
5.1 <i>.</i> 2	Function block for standard stucture	
	FB-STEU-STD	5-8
5.1.5	STEP5-Example on FB:STEU	5-14
5.2	Use of the data handling blocks of the S5-CPU	5-17
5.2.1	Command: Controlloop enable/disable	5-19
523	Data exchange with the control loops	5-20
5.2.3.1	High-speed data exchange of defined data	5-20
5.2.3.2	Exchange of random control loop data	5-22
5.2.4	IP 252 fault diagnostics by the CPU control	
	program	5-25
5.2.5	System identification and system status	
	(SYSID and SYSTAT)	5-26
5.2.6	Recording and transferring the measured value	s
	of a control loop in the IP 252 (oscilloscope	E 07
F 2 7	TUNCTION) STED 5 Examples ID 252 SE ODITIES	5-27
0.2.1	51 Er 5 – Examples IP 202 + 55-0PU data	5,20
		J-43
6	COM 252/615 Operator Guide	6-1
6.1	General	6-1
		, i

Contents		Page
611	Selection procedure	6-1
612	Parameter input/output	6-2
6121	Subfield editor for input/output	6-2
6122	Types of parameters	6-2
6123	input formate	6.3
6124	Parameters with physical units	6.3
62	PG (programmer) functions	6-4
621	Start-up	6-4
622	Input	6-4
6221	Selection of the target device	6-4
6222	input of controller loop number	6-6
6223	Configuration or structure selection	6-6
6224	Configuring	6.6
6225	Long to formalize time	6-8
6.2.2.5	Salacting the stop behaviour	60
6 2 2 7	Definition of controller normal and area normal	6.0
0.2.2.7	Determinion of controller names and area names	0-9 6 10
0.2.2.0	Characteriatic in sut	0-10
0.2.2.0.1		0-10
0.2.2.0.2	Ascinstinginput	0-11
6.2.2.9	Assigning parameters	0-11
6.2.5	Output	0-14
6.2.5.1	Output printer	0-14
6.2.3.1.1	Printer parameters	6-15
6.2.3.1.2	Print PG	6-15
6.2.3.1.3	Print IP 252/submodule	6-15
6.2.4	Iranster	6-16
6.2.5	Delete	6-17
6.2.6	Special functions	6-17
6.2.6.1	Operating mode	6-18
6.2.6.2	Defaults	6-18
6.2.7	Information	6-19
6.2.7.1	Controller list	6-19
6.2.7.2	SYSID	6-20
6.2.7.3	Faults/errors	6-21
6.2.7.4	Processor loading	6-22
6.2.8	Controller test	6-22
6.3	List of abbreviations used in the PG 615	
•	menus	6-23
6.4	Error messages on the PG 615	6-24
6.5	Output: print PG	6-25
7	COMREG	7-1
_		1 A.
8		8-1
8.1	Projection sheet: Drive controller	8-1
8.2	Projection sheet: Standard controller	8-19
9	Annerdiy	0_1
91	Drive controller structure	Q_1
9.1	Standard controller structure	0_2
9.2 9 Z	Firmwore - Overview	9-2 0.7
94	Abbreviations	9-3 9-4
	1.00101101000	V-7

1. Overview

1.1 Using the module within the S5 System

The IP 252 module is a general-purpose closed-loop control module which can be configured for dedicated applications by inserting a memory submodule. The 252 intelligent I/O module can be inserted into the subracks of the U range of programmable controllers (S5-115U, S5-135U with R processor and S5-150U). It can be used with these programmable controllers as a part of the SIMATIC S5 system.

Used in this way, it can be networked via a CP communications processor to a central operator communication and monitoring system (e. g. CP 526, DIMOS) or via another CP to a higher level bus.

Configuration, parameter assignment and also start-up can be carried out using the PG 615/635/675/685 and 695 programmers in conjunction with the COM 252 or COM REG closed-loop control oriented operating systems. The programmers provide easy-to-use menus for these tasks.



The software interface between the logic program and the closed-loop control program is handled by a function block (FB). The data to be transferred between the CPU and the IP are defined in this block.

User program:

Closed-loop control software:

ł



Standard software:

Fig. 1.3

1.2 Description of the Configuring Principle

The IP 252 is a closed-loop control module which can be configured for dedicated tasks by inserting a memory submodule into it. The available solutions for dedicated tasks are referred to in the following pages as controller structures. These structures consist of individual functions such as speed controller, ramp-function generator, etc., which are connected up to form controllers for specific tasks as required. There are two memory submodules available with the following controller configuration:

1. Drive controller structure and standard controller structure [DR/SR]

MLFB No.: 6ES5 374-0AA11

2. Expanded drive controller structure with self-setting and standard controller structure [DRS/SR]

MLFB No.: 6ES5 374-0AB11

Before starting up a control loop, the configuring data for the closed-loop controllers must be selected by closing appropriate software switches during a configuring data programming cycle.



Fig. 1,4

2.1 Description

2.1.1 Application

Digital closed-loop control systems are growing in significance alongside programmable controllers in the field of automation. For this reason, the IP 252 general purpose closed-loop control module was developed for use in fast closed-loop control applications. It can be used with the U range of programmable controllers (S5-115U, S5-135U/R processor and S5-150U). The IP 252 is one of a range of independent processor modules, which are modules that carry out their functions autonomously without using main CPU resources to any appreciable extent.

The closed-loop control module is available in compact design, so that it can be inserted in the S5-135U and S5-150U programmable controllers. For use in the S5-115U programmable controller, the IP 252 must be inserted into an adapter casing.

2.1.2 Principle of operation

2.1.2.1 General

The IP 252 interface processor module is used for solving fast closed-loop control tasks in the SIMATIC S5 automation system. It can execute up to eight control loops in parallel without using any CPU resources. With this module, much faster control loops can be processed by the SIMATIC system. The IP 252 cuts the shortest sampling time for other products from the previous figure of 100 ms down to 4 ms, which makes fast closed-loop controls such as in drive controls possible.

If more control loops have to be processed than can be executed by one module – the number of executable controllers per module depends on the requirements which are placed on the sampling time and the range of functions of the control system – then several IP 252 modules can be operated in one central controller. The number of closed-loop control modules which can be used in the various programmable controllers differs. Four IP 252 modules can be inserted in either the S5-135U or S5-150U programmable controller. In the S5-115U PC, the maximum number depends on various factors. If the S5-115U is operated without fans, then two IP 252 modules can be used, with fans four are possible.

The IP 252 module has eight analog inputs and eight analog outputs as well as an input for an incremental speed sensor. If additional analog inputs and outputs are required, analog modules can be used. The IP 240 module provides further digital pulse inputs. Up to two digital tachogenerators, whose pulse trains can be conditioned by the IP 240 to produce an actual speed value, can be connected.

As a special case when used in the S5-115U, the IP 252 can access the analog input/output modules in the same subrack directly without going via the CPU. If one wants to make use of this special case, then the number of IP 252 modules which can be used in the central controller even with fans is limited to three.

The IP 252 is a general purpose closed-loop control module which is configured for certain tasks by inserting a memory submodule. Special solutions for any dedicated tasks are referred to below as structures.

Fig. 2.1 shows the IP 252 used as a drive controller. The CPU of the programmable controller carries out the sequential and logic control and the IP 252 carries out the closed-loop drive control. The output signal from the control module has a range of $-10 \dots + 10V$. This signal represents the current setpoint for the external current controller, which is housed together with the power section in a separate unit (e. g. SIMO-REG).

For operator communication and monitoring of the controller, the user has available to him the 615/635/675/685 and 695 programmers with the corresponding COMREG software. User-friendly configuration and parameter assignment of the universal IP 252 closed-loop control module is possible with these programmers.

Standard function blocks are available for transferring the following data between the control module and the S5 central processor:

- Start/stop commands
- Setpoints
- Binary variables





2.1 Description

2.1.2.2 Hardware architecture of the IP 252

The closed-loop controller is a double-width module in double Eurocard format. It consists of an analog and a digital card. The block diagram is shown in Fig. 2.2.

The closed-loop controller and its associated functions are executed by the 16-bit 80186 microprocessor. The processor section has an interface for a memory submodule, which can be plugged in at the front. The submodule is a mixed memory type with 32K bytes EPROM and 8K bytes EEPROM). The closed-loop controller structures, i. e. the firmware of the controller, are stored in the EPROM of this submodule. The configuring data entered during the configuration and parameter assignment cycle with the programmer are stored in the EEPROM of the memory submodule.

The processor section contains its own programmer interface for connecting up the programmer. Other interfaces connect the digital section with the backplane bus and the analog section.

The analog input/output section contains eight analog inputs and eight analog outputs. A 25-pin Cannon connector in the front panel is used for connecting up the input/output lines via a mating plug-in terminal box. The incoming and outgoing wires can be connected up to the screw terminals in the terminal box. Each of the eight analog inputs can be supplied with +/-10V from a signal source. Higher voltages should be reduced to +/-10V using an external actual value conditioning circuit. The first input is an exception as it can accept a maxi



Fig. 2.2 Block diagram of the IP 252

mum input voltage of 200 V, which is then reduced to +/-10V in the terminal box. This input can be used for instance for connecting up an analog tacho-generator (see Section 2.1.3.1.5). The inputs are equipped with suppression networks for protection against current and voltage spikes and against overvoltages (up to +/-24V).

The eight analog outputs have a voltage range of +/-10V at a maximum current of 5 mA. In order to protect against static discharges the outputs are equipped with suppression networks.

When using the IP 252 as a drive or position controller, an additional input for connecting a digital tacho-generator is available in the module. The tacho-generator is connected up via a 15-pin Cannon connector (see Section 2.1.3.1.3).

2.1 Description

2.1.3 Construction

The module is a compact type and therefore can be plugged into the S5-135U and S5-150U programmable controllers. When using the S5-115U, the IP 252 must be inserted into an adapter casing.

A fan is generally not required when using the IP 252 controller module.

The front panel contains a receptacle for the memory submodule (X3), a 15-pin socket for connecting up a digital tacho-generator (X4), a serial interface for connecting up a programmer (X5), a 25-pin socket for connecting up the analog inputs and outputs via the terminal box (X6) and various control and indicating elements (operating mode switch for RUN/STOP, LEDs for operating mode indication and measuring sockets).

Backplane bus connectors (X1, X2) are located at the back of the module for connecting up to both backplane bus PCBs. The construction of the IP 252 is illustrated in Fig. 2.3.



Fig. 2.3 Construction of the IP 252

2.1.3.1 Interface assignments

In the following sections, the interfaces of the IP 252 are described in detail. These are:

-	Backplane bus connectors	(X1, X2)
-	Usermemory	(X3)
_	Interface for connecting up an	
	incremental encoder	(X4)
	Cavial interface for the nee promotion	(VE)

	Serial interface for the programmer	(X5)
-	Analog inputs/outputs	(X6)

2. Instructions for the IP 252

2.1 Description

2.1.3.1.1 Bus connectors X1, X2

Both 48-pin backplane bus connectors of the 2 series form the interface between the IP 252 and the SIMATIC S5 (backplane) bus. The signals comply with the "S5-bus specification"

Backplane bus connector 1

-	d		ъ		z	
21	+5,2V	I	M	Ī	+5V	ī
41 4	UBATT	- <u>1</u> - I		I I T		-1 1
61	ADB12	-1- I	ADBO	I - 1	RESET	-1 I
-1 81	ADB13	-1- I	ADB1	-1- I	MEMR	-1 I
10I 10I	ADB14	-1- I	ADB2	· 1 ~ I	MEMW	I
12] 12]	ADB15	-1- I	ADB3	. I - I	RDY	Ĩ
14I 14I	IRA	I	ADB4	I	DBO	Ī
16I 7		I I	ADB5	I	DB1	Ĩ
181		Į Į	ADB6	-1- 1	DB2	-1 I -
201 201		-1- I	ADB7]]	DB3	I I
22 I 		-1- I	ADB8	-1- 1	DB4	I I
1. 241		-1- I T	ADB9	I	DB5	I I
261 7		-1- I +	ADB10	I	DB6	I I
281		I	ADB11	I	DB7	I – I
301		-1- I	BASP	-1. I 		I
321		I	M	I		I

Fig. 2.4 Pin assignment of the bus connectors X1 and X2

	d	Ь	z
21	I		I +5V I
4I	 I	······································	
1 6I	I- I		II
I 81	I I		II I I
I 10I	I- I		II I I
I 12I	1- I		
I	I- T	••••••	
I	<u>I</u> T	هي وي دي مد مد خله ه	
I	<u>I</u> -		
IOI I	I-		I HOLDAXI
	I-		I HOLD I II
221 T+	+DSn I I-		I I II
24I I	1 1-		I I IT
26Ī		R*DSn	I I I
281	I I		
301	I	M24V	I M24V I
321	[M	I +24V I
		کے دیدہ میں میں جو حدد میں	

Backplane bus connector 2

2.1.3.1.2 Memory submodule X3

This interface (48-pin DIN 41612 connector, range c short version) is used for the memory submodule shown in Fig. 2.5. This module contains the controller structures in the form of firmware in a 32K bytes EPROM and the configuring data (such as structure switches, controller parameters etc.) in an 8K bytes EEPROM.



Fig. 2.5 Memory submodule

_	с 		ь		а	
11	A13	I	м	I	+5V	I
21	A 1	I	A 2	-1- I	A 3	Ĩ
31	A 4	I I	A 5	-1 I	A 6	I
4I	A 7	I	A 8	-1- I	A 9	-1 I
5I	A10	-1 I	A11	-1- I	A12	-I I
6I	A14	-1 I	A15	-1 I	คิมี มีห	I-I
7I	AWR	-1- I	D 8	-1- I	D 9	I – I
-1 81	D10	-1- I	D11	-1- I	D12	-I I
91 91	D13	-1- I	D14	-I- I	D15	I–I I
101	ם מ	-1- I	D 1	-1- I	D 2	I I
111 111	DЗ	-1- I	D 4	-1- I	ם ב ב פ	I I
121	D 6	-1- I	D 7	-1 I	К 1	1- 1
131	CS1	-1- I		-1- I	к 2	1- I
141	ČS2	-1- I	CS4	-1 I	кз	-I I
151		-1 IF	SWDus	sy I	К 4	-1 I
161 161	+5V	I	M	1- I	к 5	1-1 I
-						-

Fig. 2.6 Pin assignment X3

2. Instructions for the IP 252

2.1 Description

2.1.3.1.3 Digital tacho-generator input X4

If required (e.g. for speed control), it is possible to connect up an incremental encoder (digital tacho-generator) via a 15-pin socket to the pulse detection circuit of the IP 252. The utilization of the pulse acquisition module is projected during configuring with the programmer (PG 615 or PG 675). The exact assignment of the interface for connecting up the incremental encoder is shown in Fig. 2.7.

Sensors providing two pulse trains displaced by 90°, a reference track and the relevant inverse signals can be connected.

1	A	TrackA
2	M5V	Internal ground
3	/B	Track /B
4	R	Reference track
5	+5V	
6	· · ·	· · · · · ·
7		
8		
9	/A	Track /A
10	В	Track B
11	M5V	Internal ground
12	/R	Reference track/R
13		
14	+5V	
15	/w	Warning track

Fig. 2.7 Interface for RS 422 incremental encoder

2.1.3.1.4 PG interface X5

The 15-pin socket assignment shown in detail in Fig. 2.8 is the interface between the IP 252 and the programmer.

1	MEXT	External ground
2	TTY IN-	Current input
3	+5.2V	
4	+24V	
5	Ground	Internal ground
6	TTYOUT+	Current output
7	TTY OUT-	Current output
8	MEXT	External ground
9	TTY IN+	Currentinput
10	M24V	Earth for 24 V
11	20 mA	Current source for transmitter
12	Ground	Internal ground
13	20 mA	Current source for receiver
14	+5.2V	
15	Ground	Internal ground

Fig. 2.8 Programmer interface

2.1.3.1.5 Analog inputs/outputs

Up to eight analog input and eight analog output signals can be connected via the terminal box (see Fig. 2.9) to the 25-pin socket on the controller module. Each of the eight inputs (IN 0 + ... IN 7 +) contains its own ground connections (IN 0 - ... IN 7 -) whereas the eight analog outputs (OUT 0 + ... OUT 7 +) are connected to the ground of the IP 252 (M5V).

The analog inputs and outputs are normalized to 10V = 100%. The actual speed value from the analog speed controller can be adjusted to 10V. The coarse adjustment is carried out using jumpers on the terminal block and the fine adjustment using a multi-turn potentiometer, which can be accessed from the outside of the terminal box. The maximum permissible tacho-generator voltage therefore lies in the range 0...200 V DC depending on jumpers A...F.

Table 2.1 shows the relationship between the jumpers and the maximum permissible tacho voltages.

Tacho voltage	Inserted jumpers	Fine adjustment width	Filter time constant	
0 10V	E	/	300 µs	
0 30V	D,F	R8	1.5 ms	
0 70V	C,F	R8	1.5 ms	
0130V	B,F	R8	1.5 ms	
0200V	Á.F	R8	1.5 ms	

Table 2.1 Adjustment of the encoder voltage on the terminal block

The input impedance and therefore the smoothing time constant of the actual speed value detection circuit is therefore dependent on the jumper configuration. The standard configuration is with jumpers A and F inserted.

2. Instructions for the IP 252

2.1 Description

The actual armature current detection should be carried out via terminals KI.3 and KI.4, since it is possible to effectively smooth out the harmonic components at these terminals. Jumper G removed and jumper H inserted produces a smoothing time constant TGL = 10 ms.

All the other analog inputs have a smoothing time constant of $300 \,\mu s$.





Fig. 2.9 Circuit diagram of the terminal block

2.1.3.1.6 Measuring sockets (M1, M2, M-)

The two measuring sockets M1 and M2 with the corresponding ground wires M-permit the analog measurement and recording of any two selectable variables (e.g. controller deviation and manipulated variable). The assignment of the measuring socket to the required variables is possible at any time during operation with the programmer. The measuring socket to be used must be specified during the configuring run during structure configuration.

2.1.4 Recommendations for installation and start-up

The following measures are recommended for protecting the IP 252 against electrical and magnetic interference via the analog inputs/outputs:

- All signal sources and loads must be connected via shielded cables.
- The leads, including their shielding, must be connected to a terminal block.
- A shielded, multi-core cable runs from the terminal block to the terminal block of the IP 252
- The cable for the actual speed value (200 V max.) should be run externally.
- The cable shields must be connected to the ground of the programmable controller via the terminal block.
- The shields of the analog input/output cables must be connected radially to the central grounding point in the immediate vicinity of the terminal block.

In the case of the S5-135U and S5-150U programmable controllers, the IP 252 closed-loop controller module is plugged into a suitable mounting location which connects it to the backplane bus. When used in the S5-115U programmable controller, the IP 252 must be inserted into an adapter casing, which is then attached to the subrack of the S5-115U.

To avoid erroneous addressing of the module, an interface block number should be assigned to the IP 252 in the SYSID function immediately after "power on" which is used to address the module from the CPU in all subsequent operations.

After switching the power supply of the programmable controller "on", initially both red LEDs on the IP 252 light up and the self-test on the module is initiated. After successful completion of the self-test routine the fault LED extinguishes; the module waits in the STOP state.

The IP 252 can be switched to the RUN state by moving the mode selector switch from the "STOP" position to the "RUN" position. If the fault LED does not extinguish after the self-test, then the programmer (e.g. PG 615) can be used for determining the cause of fault (see Section 4.5).

If the actual speed value is to be acquired via an analog tachogenerator, then the tacho voltage must be initially normalized to the +/-10V rated voltage with the voltage divider in the terminal box (see Section 2.1.3.1.5).

When the module is connected up to the programmable controller and the inputs and outputs, then the individual control loops which are to be executed in the IP 252 can be configured. This means that the required structure and parameters are entered using a programmer (see Sections 6 and 7).

2.1.5 Technical specifications

2.1.5.1 Environmental conditions

Degree of protection			IP 20
Degree of protection		•	
Permissible ambient temperatu	ire	:	U to 55 °C
Transport and storage tempera	ture	:	-40 to 85 °C
Humidity rating F (DIN 40040)			< 75% humidity, average annual value
			for <35 °C, no condensation
Mechanical stress		:	Can be mounted on fixed equipment not free of vibrations
- Vibration	IEC 68-2-26	:	10, 57 Hz 0.15 mm
			57500 Hz 2 g
– Shock	IEC 68-2-27	:	30g/18ms, semi-sinusoidal

2.1.5.2 Mechanical specifications

Printed circuit board format Front panel width Adapter capsule Weight	Double Eurocard format 160 x 233 mm 40.4 mm (42.5 x 177 x 201) mm
Backplane bus connectors (ES 902, series 2, 48-pin)	2
Front panel connector (socket, D-Sub, 15-pin)	2
Front panel connector (socket, D-Sub, 25-pin)	1
Operating mode switch RUN/STOP	
LED display elements	3
RN (RUN) ST (STOP) F (FAULT)	

2. Instructions for the IP 252

2.1 Description

2.1.5.3 Electrical specifications

Dissipation	: 12.9Wmax.
Microprocessor	: iAPx 80186
Processor clock	: 8MHz
	Que OKhuster
Momon could module EPROM	2 v 30K bytes
Module PAM	· 2x 8K bytes (backup)
Memory submodule EEPROM	: 1x 8K bytes
Analog section	,
Analoginputs	
Input signal range	: ±10V
Saturated range	: ± 11.25V
Number of inputs	: 8
Input resistance, channels 0-3 and 7	: > 10 M
channels 4-6	: 1M
Input filter time constant	: 0.3 ms
Digital signal representation	: II bits with additional sign bit
Conversion mode	: stepwise approximation
Conversion time	: 30 us
Conversion time for 8 inputs with	F00
command execution cycles	: 560 US
Permissible voltage between input	way 24V as 7EV for may 1 me and 1, 20 duty avala
and central ground point (destruction limit)	: max. 24 v or 75 v for max. T ms and T : 20 duty cycle
Permissible voltage between (+)	max + 35
Bermiesible volte an between reference	. max. ± 55 v
potential of a pop-floating encoder and central	
around	· max +1V
Basic error limits + 10 V	+0.06% + 11SB
Operating error limits (0° C to 55 °C)	+ 0.17% + 11SB
A set a sustante	
Analog outputs	- 101/
Output voltage range	
Number of outputs	: 0 > 7.7 V
Burden, channels U-6	: ≥3.3N - >05K
Disited size at representation	. ≤ 0.0 K . 11 hits with a delitional size hit
Short elevit electronic	Voo
Short-circuit protection	
Short-circuit current, channels 0 – 0	· approx.25 mA
Peterenee voltage of the oppion output signals	 Approx. 50 min Module ground (low resistance connection to subrack)
Reference voltage of the analog output signals	· ± 0 0E % ± 11 CP
Operating error limits	+ 0.05% + 11SB
$(0 \ ^{\circ}C \ to 55 \ ^{\circ}C)$. 10.10 % 111200
Cable length	max 200 m (screened)
Supply voltage (serial interface)	· 24V
Rated value	20V-30V
Supply voltage (logic)	+ 5V
Rated value	4.75V-5.25V
Supply voltage (PG 615)	: +5.2V
Rated value	: 4.95V-5.45V
Current consumption + 5 V	: max. 2.3A
+ 24 V	: max.60 mA
Module width (1 SPS = 15.24 mm)	: $8/3$ SPS ($\triangleq 2$ mounting locations)
Pulse input	
Measurement input type	: incremental
Counterrange	: 0 to 32767
Input voltage for the tracks	: TTL levels from line drivers, type SN 55114
Supply voltage for the encoder	: +5V
inputirequency	: max. 200 kHz
Operating modes	: 2 pulse trains, 90° shift, 1 zero pulse

3.1 The Configuring Principle

These brief programming instructions describe the generation and start-up of control loops with the IP 252 closed-loop control module. Familiarity with the operation of the programmers used is assumed. The various input options (off-line/on-line) are not described further.

The PG 615, equipped with the special operating system for the IP 252:

COM 252 automatically displays the menu after switching on the power supply: "Default: bus access Y/N" (see Section 6.2.1). After answering this question and pressing the execute key, the basic menu is displayed where, for example, the operating modes "input", "Output", and "Controller test" can be selected.

If the PG 615 is connected to the IP via a PG cable, then the PG is supplied with +5.2 V when the IP is operated from an S5-115U PC. If an S5-135 U PC or an S5-150 U PC is used, an external power supply (+5.2 V) is required.

If a PG 635/675/685/695 programmmer is used, the COM REG diskette is required.

The programming package for generating control-loops with the IP 252 is then called up with: S5

After the COM REG package has been selected with the aid of the cursor, and soft key (function key) F1 is pressed, a menu with defaults is displayed. After pressing the "Finished" soft key, the basic menu appears in which the operating modes "Input" etc. can be called up using the soft keys.

3.1 The configuring principle

The programming and observation of a control-loop is carried out in 8 steps using the programmer:

1) Selection of the controller structure and assignment of a control loop number

- The following structures are available
 - DR (drive controller see, Fig. 9.1)
 - SR (standard controller see, Fig. 9.2)
 - DRS (expanded drive controller structure with self-setting, see Figure 9.3)

The control loop to be generated with the selected controller structure is assigned a number from 1...8. This means that up to 8 drive and/or standard controllers can be operated in parallel on an IP 252.

2) Selection of all required functions

The **functions** of a control loop (e.g. ramp-function generator, PID controller etc.) are selected by closing configuring switches. This occurs in the "configuration run". A configuring switch can only be modified in the "Input" and "Output" modes using the programmer.

3) Selection of the sampling time

The selection of the sampling time is always a compromise between a quasi-continuous assumption for the control loop on the one hand and the processor loading on the other.

Longer sampling times reduce the processing load on the processor of the IP 252 and allow the parallel operation of more control loops with one IP 252. However this also causes a slight degradation of the control system in terms of dynamic response and re-tuning of the controlling parameters to a specified performance criterion (e.g. max. 5% overshoot for set-point changes) may be required.

Recommendation for the selection of the sampling time:

In order to use the well known analog assumptions for digital control loops (e.g. for selecting the controller parameters according to the symmetrical optimum principle), the sampling time cannot be too long.

Experience shows that a sampling time of approximately 1/10 of the time constant $T_{RK, dom'}$, which determines the step response of the **closed control-loop**, produces a controller response comparable with an analog control loop:

The shortest sampling time $T_A = 4$ msec loads the processor of the IP 252 to such an extent that only one drive or one standard control loop is possible without overloading the processor.

If such an overloading of the processor occurs (for instance through the quasi-parallel operation of two drive controllers with $T_A = 4$ msec or 2 controllers with $T_A = 8$ msec and 1 controller with $T_A = 4$ msec) the operating system of the IP 252 automatically increases the sampling time temporarily to the next higher value. This ensures trouble-free further operation of the control loops even in extreme cases.

The processor loading is displayed (in %) on the screen, as soon as the entry of the sampling time is concluded.

The following sampling times can be specified: $T_A = 4/8/16/32/64/128/256/512$ msec, 1/2/4/8/16/32 sec.

3.1 The Configuring Principle

4) Selection of the controller response

The following Yes/No questions have to be answered:

If the control loop is not executed, then the outputs are at "0": Yes/No

"Yes" means that a disabled control loop has zero as its manipulated variable (m. v.).

"No" means that, as soon as a control loop is disabled, the last calculated manipulated variable continues to be output. The enabling or disabling of a control loop is carried out with the programmer using the "Special functions" menu in the sub-menu "Operating mode" (Instruction Manual: Section 6.2.6.1).

This question should only be answered with "No" in applications where a ramping or a crossing of a limit value by the controlled variable (e.g. speed or temperature) is not possible or does not lead to damage. (For detailed description see Instruction Manual, Section 6.2.2.6)

II) Automatic warm restart after "Power on" required: Yes/No

This guestion determines whether after a power failure of any duration, the IP 252 should automatically enter the "Run" mode after the power has returned and continue with the processing of the control loops. This assumes that the IP 252 was in the RUN mode before the power failure.

If "No" is selected, this control loop is no longer executed after a power failure regardless of the previous state, the control loop is disabled.

Furthermore, if this question is answered with "Yes", then question III must also be answered.

(Detailed description see Instruction Manual, Sections 4.7 and 6.2.2.6).

III) The warm restart criterion is considered: Yes/No

The warm restart criterion refers its decision criterion to the control deviation x_b before and after the power failure. As a guide to the duration of the interruption, the following start criterion is used:

where:

is the control deviation after the power failure X_{D, new}

is the control deviation before the power failure X_{D, old}

If the question was answered with "Yes" and the criterion is fulfilled, then the conclusion is drawn that the interruption is only of short duration as the actual value has not distanced itself too far from the setpoint. In this case the old previous values are used for the calculation (e.g. manipulated variable) and the control loop is executed.

In the other case $(i_{x_{D, new}} - x_{D, old}) > 0.25 * I w_{old}I$ the previous values of all functions are reset and the control loops are then executed further. This case corresponds to a "cold start" of the controller.

(Detailed description see Instruction Manual, Sections 4.7 and 6.2.2.6).

If this question was answered with "No", then a cold restart of the controller is always carried out, provided that warm restart was selected and the module was in the "RUN" mode before the power failure.

5) Specification of dimensions for dimensioned variables (only for the standard controller structure)

Limiting values, setpoint upper limits etc. of the standard controller configuration can be assigned any desired dimension. This dimension consists of max. 6 ASCII characters.

The range limits must then be entered in dimensioned absolute values e.g.:

0% = 10.50 (dimension) 100.00% = 68.42 (dimension)

Note: The number of digits after the decimal point must be the same for both values.

The values entered for 0% and 100% determine the coordinates of a straight line. In this way the range of values for -100% ... 0...+100% of the dimensioned variable is specified.

(For detailed description see Instruction Manual, Sections 4.4.3 and 6.2.2.7).

6) Assigning parameters to the selected branches and functions

All selected functions and branches of the controller configuration must be assigned the required parameters by making corresponding entries on the programmer.

Parameters are for instance the controller amplification K_a, smoothing time constants, as well as analog input/output channels and measuring points within the controller structure (e.g. setpoint to ramp-function generator).

Input formats on the PG:

- Time formats (e.g. controller integral-action time $T_{\rm M}$)

The units msec, sec or h. min are selected by pressing a soft key and then the numerical value is entered.

The following time ranges can be selected on the programmer:

... 999.9 msec 0.1

0.001 ... 9999. sec

.

00.01 . . . 59.59 h.min

- Percentage values (e.g. setpoint)

The input/output is carried out using fixed decimal point.

± 0.01% ... ± 100.00% ± 0.01% ... ± 200.00% Input range:

Output range:

The number range of \pm 100.00% corresponds to a voltage range of \pm 10 V at the analog inputs/outputs. (For detailed description, see Instruction Manual, Section 4.4).

3.1 The Configuring Principle

All parameters, except for input/output channels, can be modified not only in the "Input" and "Output" operating modes but also in "Controller test". Therefore one can intervene in a running control loop, which maskes for example the tuning of the control loop or the entry of a new manipulated variable limit possible.

The **assignment of analog channel numbers** to the A/D or D/A converters shown in the controller structure diagrams (Fig. 9.1 to Fig. 9.3) is carried out as follows:

For instance, in Fig. 9.1 (drive controller structure), DAC 2 of branch 1 is assigned to channel no. 3 corresponding to the wiring of the terminal block.

This determines in this example that the controller output (manipulated variable) is available via terminals 21 (+) and 25 (ground) in the terminal block (see Table 3.1).

Terminals	Analog inputs (ADC)	Terminals	Analog outputs (DAC)
Term. 2 Term. 1	+ Input channel no. 0	Term. 24 Term. 25	+ Output channel no. 0
Term. 4 Term. 3	+ Input channel no. 1	Term. 23 Term. 25	⁺ _ Output channel no. 1
Term. 6 Term. 5	+ Input channel no. 2	Term. 22 Term. 25	⁺ _Output channel no. 2
Term. 8 Term. 7	_ Input channel no. 3	Term. 21 Term. 25	⁺ Output channel no. 3
Term. 10 Term. 9	+ input channel no. 4	Term. 20 Term. 25	⁺ Output channel no. 4
Term. 12 Term. 11	† input channel no. 5	Term. 19 Term. 25	⁺ _ Output channel no. 5
Term. 14 Term. 13	_ Input channel no. 6	Term. 18 Term. 25	⁺ Output channel no. 6
Term. 16 Term. 15	+ Input channel no. 7	Term. 17 Term. 25	⁺ _ Output channel no. 7

Table 3.1 Relationship between the input/output channel nos. for which parameters have to be assigned and the terminals in the terminal block

If more than 8 ADCs or more than 8 DACs are required per IP 252, then it is possible to access external DACs and ADCs via **direct bus access** in the S5-115U.

(For detailed description see Instruction Manual, Sections 2.1.3.1.5 and 4.9).

7) Enabling of control-loops

Before a control loop can be started up, it must be enabled in the PG operating mode "Special functions" in the sub-menu "Operating mode".

Note regarding control loop enable:

- Basically two different meanings are attached to 'Controller enable'.
- 'Controller enable' within a control loop:
- In the drive controller in each of the branches 5 and 9 there is a control algorithm which can only be executed if the corresponding controller enable bit is active. This bit can be made active in the PG mode "Controller test", where the branch (5 or 9) is selected and the RF bit is set to 1 via the PG.
- 'Control-loop enable' or enabling of a programmed control loop.
- 'Control loop' in this context means the controller structure selected by the user with all configuring data and parameter assignments.

Before a control loop, which has been assigned a control loop no. between 1...8, can start control operation in the PG operating mode "Controller test", it must first be enabled for execution.

3.1 The Configuring Principle

The enabling is carried out in the PG operating mode "Special functions" in the submenu "Operating mode".

Example:

Operating mode on the PG 615:

R1 R2 R3 R4 R5 R6	P7 I	DO
	157 1	RO
ENABLE N J N J – –	-	-

This example illustrates the following:

1. Of the 8 possible control loops, those with numbers 1, 2, 3 and 4 are already configured. Which structure (drive or standard controller) is selected **cannot** be seen from this menu.

2. The control loops 2 and 4 are enabled, i. e. they are executed if the IP 252 is in the "RUN" state. Control loops 1 and 3 are disabled, i. e. they are **not** executed.

The enabling of the control loop can also be carried out via the PC.

8) Start up of a control loop ("Controller test")

After steps 1 - 7 have been carried out, the control loop can be started up. For this purpose the IP 252 is brought to the RUN state using the PG or using the operating mode selector. Starting from the basic menu of the PG, the function "Test" or "Controller test" is called up. Then the control loop no. is requested. After this it is possible to call up the branches of the DR or SR structure which have been configured and assigned parameters. Only then can the enable bits, such as, for example, the controller enable bit RF in branch 5 of the DR structure, be set. The controller algorithm in branch 5 only begins execution when RF = 1. This bit can be set or reset either from the PC or from the PG.

The modification of a bit, relay or constant during controller test is carried out by first pressing the key → in the PG 615 or

the "Force" soft key in the PG 635/675/685 and 695.

The cursor begins to blink and the modification of bits, relays and constants is possible.

A controller structure must therefore be

- configured,
- assigned parameters,
- enabled in the PG operating mode "Special functions", and
- the corresponding enable bits must be activated in the PG operating mode "Controller test". The last two functions can also be carried out from the PC.

Only then is the selected controller structure able to control a process (e.g. electric drive).

3.2 Example for Operating a DC Motor with the IP 252

3.2.1 System configuration for this example

PG 675 programmer

S5 115 Ú programmable controller CR 700-2 subrack Modules from left to right: 6ES5 951-7LD11, power supply, max. 15 A 6ES5 942-7UA11, CPU, version 2, default: NR 6ES5 252-3AA11 IP with DR/SR memory submodule (6ES5 374-0AA11) 6ES5 451-7LA11 digital output module 6ES5 430-7LA11 digital input module

Converter equipment and motor:

4-quadrant static converter equipment 10V current setpoint (actual value) corresponds to an armature current of 24A The nominal motor current is 15A; analog actual speed sensor

3.2.2 Requirements to be met by open-loop control and closed-loop control systems

- Speed control of the motor, current setpoint generation
- Ramp function generator with "Manual" function (with the "Faster" and "Slower" keys)
- Temperature monitoring of the motor with shutdown at excess temperature (motor coasts to a standstill)
- Movement with auxiliary speeds "Setting-up forward" and "Setting-up reverse"; "Setting-up forward" is also used as the base speed of the drive
- Braking at "Stop"
- Generation of the warning, pause and enable time when switching on the drive
- Switching on the motor field and the motor fan, if installed
- Driving the warning horn
- Driving the main contactor
- Generating the controller enable
- Driving the control lamps for overload and enable time
 Output of two velocity limit values to the input/output modules
- Output of two velocity limit values to the input/output modules
 Assigning the current setpoint to measuring socket 1 of the IP, and the actual speed to measuring socket 2.

3.2.3 Preparation of the static converter and motor

- Connect the static converter and the motor
- Optimize current controller (close the main contactor and bridge the controller enable)
- Wire the current setpoint and the actual current to the IP, connect the tachogenerator (see Fig. 3.1).

3.2 Example for Operating a DC Motor wit the IP 252



3.2 Example for Operating a DC motor with the IP 252

3.2.4 Preparation of the S5 control

- Plug the S5 modules and termination connector into the rack.
- Select the voltage on the power supply module, inserting the back-up battery if applicable.
- Ground the rack and connect the supply voltage.
- Wire the inputs and outputs.
- Remove the "G" jumper on the terminal block of the IP and insert the "H" jumper; the "A, B, C, D, E, F" jumpers must also be inserted - depending on the tachogenerator used.
- Attach the terminal block to the IP 252, plug in the user submodule, and set the mode selector switch to "STOP".
- Switch on the controller and execute an Overall Reset (hold the switch on the CPU in the "OR" position and move the Run/Stop switch twice from the ST position to the RN position).
- Switch the controller to "RUN" mode.

3.2.5 Programming the IP 252

- Plug in the connecting cable between the programmer and the IP 252 and switch on the programmer; insert the "PCP/M Operating System" diskette in drive 0 and the CEFU diskette (Section 3.2.9) in drive 1.
- The operating system answers with "A >", You can call up the S5-DOS system with "B:S5 <CR>". Remove the "PCP/M" diskette, insert the "COM REG" diskette (Section 3.2.9) and press function key <F7>.
- "\$5-DOS" answers with the available program package. On pressing <F1> ("Package") the module menu appears. Press key "IP 252" and you are now in the defaults form.
- In the "DEFAULTS FORM" the operating modes "ON LINE" and "IP 252 WITHOUT BUS ACCESS" are selected with <F8> and <F3>. <F8> takes you to the main menu.
- On pressing <F7> "INFO" and <F4> "SYSID MODULE", page no. 5 is entered. <CR> and <F7> "READY" brings you back to the main menu.
- Now all old controller data of the module must be deleted. To do so, press <F5> "DELETE" and <F4> "DELETE MODULE". *is inserted as the controller number. The job is terminated with <CR>
- <F1> "INPUT" is now pressed and the module is selected with <F4>.
- <F1> determines that a drive controller is to be programmed.
- Next, the loop number is determined. 1 is entered and confirmend with <CR>.
- Now the controller structure is entered. The required branches are selected with 1. See printout: "1. Configuring switch".
- Configuration is terminated with <F7> "READY".
- The sampling time is now selected. 4 ms is entered with <F2> "INPUT" and the time is confirmed with <CR>. After pressing <F7> "READY", the "Controller action" form appears.
- The questions are answered with <F1> "YES" and <F3> "NO" as follows: When the controller is not being processed, all outputs are set to 0: YES Automatic warm restart after power up: YES The warm restart condition is valid: NO This is also terminated with <F7>.
- Nothing is entered in the next form. Pressing <F7>7 "READY" again brings you to parameter assignment.
- The branches selected during configuration are now called up in sequence and initialized. After entering the branch number 1 and terminating with <CR>, the form of branch 1 "Controller output" appears. The individual parameters can be found in the program printont under "5. Parameters".
- <CR> must be pressed every time a parameter is entered. When the last parameter of a branch is entered, the message "End of list reached" appears. The next branch is called up with the "Enter" key.
- After the last branch has been entered, a list of all branches used appears. <F7> "READY" must now be pressed. This transfers the controller block to the module.
 - The "ABORT" key takes you back to the main menu.

3.2 Example for Operating a DC Motor with the IP 252

3.2.6 Testing the controller block

- Closing the main contactor and bypassing the controller enable (current controller).
- Switch the IP 252 to "RUN" mode.
- Press <F6> "SPECIAL FUNCTIONS" and the <F7> "CONTROLLER PROCESSING". Then enable controller 1 for processing with <F1> "YES". The "ENTER" key brings you back to the main menu. Press <F8> "TEST" and enter controller number 1; <CR> takes you to the branch menu.
- Branch 5 is selected and terminated with <CR>.

1

- Now press <F2> "FORCE". Set the "Controller enable" parameter from 0 to 1 and confirm with <CR>. Important note: the drive may already have started to rotate slowly.
- Now press the "ENTER" key three times. The following parameters must be changed in branch 8:
- "Setpoint enable" 1
- "ADC/Key" in

A constant setpoint of 30% must also be entered. <F2> "FORCE" must be pressed before every change to a parameter and every entry must be confirmed with <CR>.

- The drive should now run with 30% of its nominal speed. The speed is adjusted with the spindle potentiometer on the terminal block of the IP 252.
- The speed controller can now be optimized by disabling and enabling the set-up speed setpoint. For connecting a recorder, the current setpoint is available at measuring socket 1 and the actual speed at measuring socket 2.
- Branch 6 is called up using <F8>. Now set the "Set-up speed enable" parameter to 1 and then reset it to 0 again.
- To change the controller parameters between step changes in the setpoint, branch 5 must be selected with <F8>. The proportional coefficient can be changed here and the integral action time can be entered.
- The speed of the motor with the setpoint of 100%, and the operating mode "Setting-up reverse" (creep speed branch 7) should now be checked.
- At the end of the test, set the controller enable in branch 5, the two parameters in branch 8 and all setpoints to 0. Remove the jumpers for the main contactor and the controller enable of the current controller.

3.2.7 Entering the control program

- Connect the interface cable from the IP 252 to the CPU and switch the IP 252 to "STOP".
- Change the operating system in the programmer and execute a cold restart with the keylock switch.
- Now transfer the FB244, FB245, FB247, FB248 and FB249 function blocks (data handling blocks) from the PC to diskette. FB100 (FB:STEU) must also be transferred to this diskette.
- Now write the program onto the diskette (see printout).
- Then transfer all block types individually to the PC. When transferring the function blocks, error message 70 appears and the programmer aborts the transfer (because the data handling blocks are already in the S5-115U). However, all the other function blocks have been transferred before the abort.

3.2 Example for Operating a DC motor with the IP 252

3.2.8 Information about the control program

 Blocks used OB 1, 21, 22; PB 1, 2, 3; FB 96, 97, 98, 99, 100, 244, 245, 247, 248, 249; (with the S5 115U) FB 96, 97, 98, 99, 100, 120, 121, 123, 124, 125; (with the S5 135U, R processor) FB 96, 97, 98, 99, 100, 180, 181, 183, 184, 185; (with the S5 150U) DB 10, 11; - Inputs "0" corresponds to STOP (fail-safe) 18.0 18.1 Faster 18.2 Slower 18.3 Setting-up forward 18.4 Setting-up reverse 18.5 Acknowledgement overload 18.6 Warning 18.7 Acknowledgement "Main contactor on" - Outputs Q4.0 Main contactor on Q4.1 Controller enable Q4.2 Field and fan on Q4.3 Enable lamp Q4.4 Overload display Q4.5 Warning horn Limit monitor 6% of max. speed Q4.6 Q4.7 Limit monitor 10% of max. speed - Timers T 10 to T 17 - Fiags

0.0, 0.1, 31.1, 31.2, FB 30, 112, 124, FW 100 to 110, 114 to 118 and 200 to 213

- Parameter assignment errors are not evaluated by the program.

3.2 Example for Operating a DC motor with the IP 252

3.2.9 Generating a "COM REG S5-DOS" work diskette

"COM REG"

Make a back-up copy of the "COM REG" diskette.

"CEFU diskette"

The central functions (CEFU) are located in several files. Find the CEFU diskette which contains the following files:

- S5.CMDS5KDS02X.CMD
- S5WX000H.CMD
- S5WX001H.CMD
- \$5WX100H.CMD
- S5XXM01X.DAT
- S5XXM02X.DAT
- S5XXM03X.DAT

.

3. Brief Programming Instructions

3.3 Application Example for S5 115U

SEC

LEN=35

In addition to the blocks printed out below, FB100 (FB:STEU) and the data handling blocks for the S5 115U (excepting FB 246 and FB 248) are used. These data handling blocks are integrated in the operating system of the CPU. The data blocks used are not listed. DB10, length 20 words DB11, length 20 words.

OBL		LEN=23 S	EC
SEGMENT 1		PA	IGE I
0000	:A F 0.0	GENERATION OF RLO FLAG "0	i n
0001	:R F 0.0		
0002	:AN F 0.1	GENERATION OF RLO FLAG "1	
0003	:S F 0.1		
0004	:		
0005	:A F 30.0	COLD RESTART AT F $30.0 =$	1
0006	:JC FB98	=> IP 252 MUST BE STARTED)
0007 NAME	:STP=>RUN		
0008	:		
0009	:A F 30.1	POWER FAILURE AT F30.1 =	1
000A	:JC FB96	=> SET IP 252 TO INITIAL	STATUS
000B NAME	:GRUNDST.		
000C	:		
000D	:JU PB1	RESTART CONTROL, FLAGS FOR	R FB 100
000E	:JU PB2	CALL FB 100	
000F	:JU PB3	ASSIGNMENT OF FLAGS -> OU	JTPUTS
0010	***		
SEGMENT 2			
0011	: RE		

OB21

					PAGE 1
SEGME	NT 1			COLD	RESTART
0000		:A	F 0.0		GENERATE RLO FLAG "0"
0001		:R	F 0.0		
0002		:AN	F 0.1		GENERATE RLO FLAG "1"
0003		: S	F 0.1		
0004		:			
0005		: AN	F 30.0		CODE: NO POWER FAILURE
0006		:S	F 30.0		(F 30.0 = 1) FOR FB99
0007		:			
0008		:JU	FB99		IP 252 SYNCHRONISATION
0009	NAME	:SZN	C:IPS		
A000		:			
000B		:R	F 0.1		RLO = 1
000C		:5	F 30.6		$F 30.6 = 1 \Rightarrow JOBS FOR IP$
000D		:			INHIBIT 252 (FB98 EXECUTES
000E		:			BEFORE THE IP JOBS)
000F		:R	F 30.1		CODE: NO POWER FAILURE
0010		:			(F 30.1 = 0) FOR OB 1
					$\mathbf{v} = \mathbf{v} = \mathbf{v}$

0011 0012		:R :	F 3	30.2	RESET AUXILIARY FLAG MAIN CONTACTOR
0013		:R	T 1	4	RESET DROP-OUT DELAY
0014		:			MAIN CONTACTOR
0015		:R	F 3	30.3	RESET "RESTART CNTL. RUNNING"
0016		:R	F 1	107.3	RESET CONTROLLER ENABLE
0017		:A	F 0).0	T17 IS PROCESSED HERE ONCE
0018		:L	KT0)10.1	WITH RLO = 0 BEFORE STARTING
0019		:SI	T 1	17	IN FB 98
001B		***			
SEGMENT	2				
001C		:BE			

OB22					LEN=29 SEC
anovana i				3170014	PAGE 1
SEGMENT 1	-		~ ~	AUTOM.	WARM RESTART AFTER POWER FAILURE
0000	:A	F (0.0		GENERATE RLO FLAG "0"
0001	:R	F (0.0		
0002	:AN	F (0.1		GENERATE RLO FLAG "1"
0003	:S	F (0.1		
0004	:		F		
0005	:A	F 1	30.0		CODE: POWER FAILURE
0006	:R	F 3	30.0		(F 30.0 = 0) FOR FB 99
0007	:				
0008	:JU	FB?	99		IP 252 SYNCHRONISATION
0009 NAME	:SYNC	::I]	PS		
000A	:				
000B	:A	F (0.1		RLO = 1
000C	:S	F .	30.6		F 30.6 = 1 => JOBS FOR THE IP
000D	:				INHIBIT 252 (FB 96 EXECUTES
000E	:				BEFORE THE IP JOBS)
000F	:S	F (30.1		CODE: POWER FAILURE
0010	:				(F 30.1 = 1) FOR OB1
0011	:R	F :	30.2		RESET AUXILIARY FLAG
0012	:				"MAIN CONTACTOR ON"
0013	:R	T :	14		RESET DROP-OUT DELAY
0014	:				MAIN CONTACTOR
0015	:R	F	30.3		RESET "RESTART CNTL. RUNNING"
0016	****	-	••••		
SEGMENT 2	-				
0017	:BE				

PB1						:	LEN=116	SEC
SEGMENT 0000 0001 0002 0003 0004	1	:A :UN :UN :S	I I Q F	8.0 8.7 4.4 30.4	GENERATE "	STOP STORED" THE STOP IS (F 30.4=1) I HAS DROPPED THERE IS NO	ONLY CANCELL F THE MAIN C OUT AFTER BR MOTOR OVERLO	ED ONTACTOR AKING AN AD
0005 0006 0007 0008		:0 :0N :R :***	F I F	110.0 8.0 30.4		TRIGGERING O WITH MOTOR O I 8.0 = O (F	F STOP (F30. VERLOAD AND AILSAFE)	4 = 0) WITH
SEGMENT 0009 000A	2	:A :S	I F	8.6 30.3	GENERATE F	30.3 "RESTA RUNNING" THE RESTART	RT CNTL. CNTL. IS STA	RTED
000B 000C 000D 000E 000F		: ON : O : O : R	F I T F	30.4 8.7 13 30.3		WITH A WARNI THE RESTART STOP, MAIN C TIME OUT	NG IS TERMINATE CONTACTOR ON	D WITH OR ENABL
0010 SEGMENT 0011 0012 0013	3	:0 :0 :L	F I KJ	30.3 8.7 2200.1	SWITCH ON	N FIELD CIRCU THE FIELD CI SWITCHED ON	IT AND FAN RCUIT AND FA WITH A WARNI	IN ARE ING
0015 0016 0017 0018 SEGMENT	4	:SQ :A := :***	Т Т Q	10 10 4.2	WARNING 7	AFTER THE MA DROPPED OUT, FAN REMAIN S ANOTHER 20 S	IN CONTACTOR FIELD CIRCU WITCHED ON R SEC.	R HAS JIT AND FOR
0019 001A 001C 001D		:A :L :SI :	F KJ T	30.3 1030.1 11		START 3 SEC.	WARNING TIM	1 E
001E 001F 0020		:A :S :	F Q	30.3 4.5		SWITCH ON HO)RN	
0021 0022 0023 0024		:0 :ON :R :***	T F Q	30.4 4.5		THE HORN IS AFTER 3 SEC.	SWITCHED OF OR WITH ST	Y AGAIN DP
SEGMENT 0025 0026 0028 0029	5	:U :L :SI :***	T K' T	11 T020.1 12	PAUSE TI	ME WHEN THE WAN ELAPSED, THI STARTED	RNING TIME H E PAUSE TIME	AS (2 SEC.)
SEGMENT 002A 002B 002D 002E	6	:A :L :SI	T K' T	12 T100.1 13	ENABLE T	IME IF THE PAUS ENABLE TIME	E TIME HAS E (10 SEC.) I	LAPSED, S STARTED
SEGMENT 002F 0030 0031 0032	7	:A :AN := :***	T T Q	12 13 4.3	ENABLE L	AMP THE ENABLE I IF T12 HAS I STILL RUNNI	LAMP LIGHTS RUN DOWN AND NG	UP T13 IS
SEGMENT 0033 0034 0035	8	:0 :0 :A	I I Q	8.3 8.4 4.3	AUXILIAR	Y FLAG "MAIN IF THE PUSH FORWARD" OR IS PRESSED	CONTACTOR O BUTTON "SETT "SETTING-UP DURING ENABL	N" ING-UP REVERSE" E TIME,

PB1						LEN=116	SEC PAGE 2
0036 0037		:S	F	30.2		F30.2 WILL BE SET	
0038		: AN	F	107.3		F30.2 IS RESET WITH S	TOP AND
0039		: AN	F	30.4		WITH CONTROLLER ENABL	E INACTIVE
003A		:R	F	30.2			
003B		***					
SEGMENT	9				MAIN CONT	ACTOR ON/OFF	
003C		:A	F	30.2		AUXILIARY FLAG "MAIN	CONTACTOR
003D		ιL	КЛ	050.0		ON" 0.5 SEC. DROP-OUT	DELAY OF
003F		:SQ	Т	14		THE MAIN CONTACTOR AF	TER CON-
0040		:A	Т	14		TROLLER ENABLE OFF	
0041		:=	Q	4.0			
0042	• •	***					
SEGMENT	10	- 7	177	20.0	CONTROLLE	IR ENABLE	
0045		:A • 7	r T	30.2		THE CONTROLLER ENABLE	IS TRANS-
0044		• A • 7	Ъ Т	30 4		SHITCH IS ON THE 1P 252	IF THE MAIN
0045		• C	ч Т	107 3		MENT SIGNAL TO DECEN	NOMPEDGE-
0040		, U ,	-	107.5		TS NO STOD	I AND INCKE
0048		: AN	F	30.4		THE CONTROLLER ENABLE	TS ST
0049		: AN	F	109.2		SWITCHED OFF WITH STO	PAND NACT
004A		:0	F	110.0		< 1% N MAX. OR ON MOT	OR OVERLOAD
004B		:R	F	107.3			
004C		:					
004D		:A	\mathbf{F}	107.3		Q 4.1 CONTROLLER ENAM	BLE FOR
004E		:=	F	4.1		CURRENT CONTROL	
004F		:***					
SEGMENT	11				BREAKE EN	JABLE	
0050		: AN	F	30.4		THE BREAKE SETPOINT	S ENABLED
0051		: AN	A	4.4		WITH STOP AND IF THEN	RE IS NO
0052		:= 	F.	106.6		OVERLOAD	
CODD SECMENT	1 7				своютыс т		
0054	12	• ك	т	83	SETTING-("SETTING_UD FORMARD	TC THEFT
0055		• 2	म स्र	30 2		LOCKED WITH THE MAIN	TO INTER-
0056		• AN	F	106.4		AND "SEPTING_HD REVER	CONTRCIOR SR*
0057		:S	F	106.5			
0058		:					
0059		:R	F	30.4		THE SETPOINT IS SWITC	HED OFF
005A		:R	\mathbf{F}	106.5		AGAIN WITH STOP	
005B		:***					
SEGMENT	13					"SETTING-UP BACK" IS	INTERLOCKED
005C		:A	I	8.4		WITH THE MAIN CONTACT	FOR AND
005D		:A	F	30.2		WITH "SETTING-UP FORM	NARD"
0058		:AN	F	106.5			
0055		:5	Ŀ.	106.4			
0060		: • 7 N	Ð	20 4			
0061		• D	г Г	106 4		ACAIN WITH STOD	CHED OFF
0063		****	÷	700 · 1		AGAIN WIIN DIVP	
SEGMENT	14	•			FASTER		
0064	- •	:A	I	8.1		IF "SETTING-UP FORWAR	RD" IS
0065		:A	F	106.5		ACTIVE AND IF N SETP	DINT OF
0066		: AN	F	111.0		BRANCH 8 IS NOT YET	GREATER THAN
0067		:=	F	107.2		96% OF N MAX. (4% FR	OM BRANCH 6)
0068		:***				"FASTER" IS ENÀBLED	,
0069		:A	Ι	8.2		IF "SETTING-UP FORWA	RD" IS ACTIV
006A		:A	F	106.5		AND IF N SETPOINT OF	BRANCH 8 >

3.3 Application Example for S5 115U

PB1				LEN=116	SEC PAGE 3
SEGMENT 15 006B 006C 006D SEGMENT 16 006E	:A F 111.1 := F 107.1 :*** :BE	SLOWER	"SLOWER" IS	ENABLED	
PB2				LEN=26	SEC
SEGMENT 1		CALL FB1(00		PAGE 1
0000	:A F 30.6		F30.6 = 1,	JOBS TO IP 2	52
0001	:BEC :I. KB1		INHIBITED	AFFIC PC <->	тр
0003	:T MB112		CONTROLLER	NUMBER 1	11,
0004	:JU FB100		DRIVE CONTR	OLLER COMMUN	ICATION
0005 NAME	· DB11		אייא מרימ מת		ъw
0007 SSNR	: KF+5		PAGE NR. 5	MINE USE, 12	DN,
0008 RENR	: MB112		JOB AND COM	TROLLER NUMB	ER
0009 VAR8	: MW100		SPEED SETPO	DINT (VAR 8.1)
000B VAR3	: MW102		INITIAL DIA	METER (VAR 3	.1)
000C DE0	: MB106		RELAYS UND	BITS (VAR 3.	1)
000D DE1	: MB107		RELAYS UND	BITS (VAR 3.	1)
000F DA0	: MB109		MESSAGE BT	BITS (VAR 3. TS OF THE TP	L j
0010 DA1	: MB110		MESSAGE BIT	S OF THE IP	
0011 DA2	: MB111		MESSAGE BIT	TS OF THE IP	
UUI2 PAFE	: F 31.2		PARAMETER A	ASSIGNMENT ER	ROR, 1
SEGMENT 2	•/ ··		-> PKKÓK		
0014	:BE				

.

PB3					LEN=18	SEC
SEGMENT 1 0000 0001	:A :S	F 110.0 O 4.4	OVERLOA	D FLAG SET FLAG		PAGE I
0002 0003 0004 0005 0006	: AN : AN : U : R : * * *	M 110.0 M 109.2 I 8.5 Q 4.4		ACKNOWLEDGI THE OVERLOA AND IF THE	EMENT CAN BE AD NO LONGER MOTOR IS AT	MADE IF EXISTS STANDSTIL
SEGMENT 2 0007 0008	:A :=	F 109.0 0 4.6	LIMIT V	ALUES TO INPU LIMIT VALU	JT/OUTPUT MO E 6% N MAX.	DULES
0009 000A 000B SEGMENT 3 000C	:A := :*** :BE	F 109.1 Q 4.7		LIMIT VALU	E 6% N MAX.	
FB96					LEN=47	SEC PAGE 1
SEGMENT 1 NAME :GRU	NDST.		CNTL. N	O. 1 THE IP	IN INITIAL S	TATUS
0005 0006 0007	:L :T	KB21 MB112		21 DATA TR CONTROL	AFFIC CPU -> LER NUMBER 1	IP,
0007 0008 000A 000B 000C 000C 000D 000E	:T :T :T :T :T	KM00000000 FW100 FW102 FW104 FW106 FW108 FW110	00000000	ALL RELAYS "O" DEFAUL	AND BITS HA T	VE
0010 0011 NAME	:JU :STE	FB100 U:ANT		DRIVE CONT	ROLLER COMMU	INICATION
0012 DBNF 0013 SSNF		DB10 KF+5		DB FOR INT PAGE NR.5	ERNAL USE, 1	.2 DW
0014 RENE 0015 VAR8	<pre></pre>	FW100		SPEED SETP	NTROLLER NUM OINT (VAR 8.	18ER 1)
0016 VAR	; : 3 :	FW102 FW104		SETPOINT (INITIAL DI	VAR 9.1) AMETER (VAR	3.1)
0018 DE0 0019 DE1	:	FB106 FB107		RELAYS UND RELAYS UND	BITS BITS	
001A DE2 001B DA0	:	FB108 FB109		RELAYS UND MESSAGE BI	' BITS TS OF THE II	>
001C DA1 001D DA2	:	FB110 FB111		MESSAGE BI MESSAGE BI	TS OF THE IF	2
001E PAFI 001F 0020 0021 0022 0023	3 : :A : : :	F 31.1 F 212.0		PARAM. ASS BIT 0 OF T FB: CNTL USED HERE. RUN (E.G. 0 => NO ER	IGNM. ERRORS HE PAFE BYTH INTERNAL "SH 1 => JOB HA DUE TO IP OV ROR.	S, 1=> ERRO S OF THE END" IS AS NOT YET VERLOAD),
0024 0025 0026 0027 M003	:JC :R :R ! :BE	=MUUI F 30.1 F 30.6		IF THE JOE FB96 IS NC THE IP IS JOBS.	HAS BEEN PH LONGER PROC READY TO PRO	ROCESSED, CESSED AND OCESS OTHE

FB98					LEN=33	SEC
SEGMENT 1 NAME :STP=	>RUN		IP 252 FF	ROM STOP TO	RUN	PAGE I
00005 0006 0007 NAME 0008 SSNR 0009 A-NR 000A ANZW 000B QTYP 000C DBNR 000D QANF 000C QLAE 000F PAFE 0010 0011 0012 0014 0015 0016 0017 0018 0019 001A F001 SEGMENT 2 001B	:A :JU :SEND : : : : : : : : : : : : : : : : : : :	F 0.1 FB244 KY0,5 KY0,20 FW114 K5NN KY0,0 KF+0 FB121 F 0.1 KT010.1 T 17 T 17 =M001 F 30.0 F 30.6		RLO = 1 0 DIRECT IN NR. 0.2 TAS DISPLAY WOF NN - NO DAY IRRELEVANT IRRELEVANT IRRELEVANT ERROR DISPI RLO = 1 1 SEC. WAIT => RUN IF THE PULS IS NO LONGI IP IS READ	NITIALISED, 5 SK NO. FOR SEN D FA LAY FING TIME AFT: SE TIMER HAS : ER PROCESSED : Y TO PROCESS of	PAGE ND 20 ER STOP RUN DOWN, AND THE JOBS
FB99 SEGMENT 1 NAME :SYNC 0005 0006 0007 0008 0000 0008 0000 0000 0000	C: IPS :A :JC : :L :A :SI :A :JC : JUA :SYN : : : : : : : : : : : : : : : : : : :	F 30.0 =M001 KT020.1 F 0.0 T 15 F 0.1 T 15 T 15 =M002 FB249 CHRON KY0,5 KY0,6 FB120	SYNCHRON	ISATION OF THERE WAS F 30.0 = 0 => 2 SEC. SYNCHRONIS T 15 IS PR STARTING W STARTING T 2 SEC. TIM MONITOR IS SYNCHRONIS NR. 5 0 DIRECT P 5 PAGE NR. BYTES ERRC	LEN=29 THE IP 252 IN A POWER FAILU WAITING TIME ATION OF THE OCESSED ONCE TTH RLO = 0 15 E LOOP, SCAN E INOPERATIVE E INTERFACE W PARAMETER ASSI 0,6 BLOCK SI2 OR FLAG	SEC PAGE 1 TERFACE RE AT BEFORE IP 252 BEFORE TIME IN OB22. VITH PAGE

3.4 Application Example for S5 135U, R Processor

The FB 100 (FB:STEU) and the data handling blocks for the S5 135U, R processor (without FB 122 and FB 124), are used as well as the blocks printed out. These data handling blocks are integrated in the operating system of the CPU, but they can only be called up if their headers have previously been loaded into the CPU from the FB:STEU diskette. The following data blocks are used but not listed

DB 10, length 20 words DB 11, length 20 words.

OB1			LEN=23 F	SEC PAGE 1
SEGMENT 1				
0000	:A	P 0.0	GENERATE RLO FLAG "0"	
0001	:R	F 0.0		
0002	: AN	F 0.1	GENERATE RLO FLAG "1"	
0003	:S	F 0.1		
0004	:		THERE WAS A COLD RESTART	OR A
0005	:A	F 30.0	MANUAL WARM RESTART AT F	30.0=1
0006	:JC	FB98	=> IP 252 MUST BE STARTED)
0007 NAME	:STP=	=>RUN		
0008	:			
0009	:A	F 30.1	THERE WAS A POWER FAILURE	3 AT
A000	:JC	FB96	F 30.1 =1	
000B NAME	:GRU	NDST.	=> SET IP 252 TO INITIAL	STATE
000C	:			
000D	:JU	PB1	RESTART CONTROL, FLAG F.	FB 100
000E	:JU	PB2	CALL FB 100	
000F	:JU	PB3	ASSIGN FLAGS => OUTPUTS	
0010	:***			
SEGMENT 2				
0011	:BE			

LAE=20 SEC

			PAGE I
SEGMENT 1			MANUAL COLD RESTART
0000	:UN	F 0.1	GENERATE RLO FLAG "1"
0001	:S	F 0.1	
0002	:		
0003	:UN	F 30.0	ID: NO POWER FAILURE
0004	:5	F 30.0	(F 30.0 = 1) FOR FB 99
0005	:		
0006	:JU	FB99	IP 252 SYNCHRONISATION
0007 NAME	:SYNC	C:IPS	
0008	:		
0009	:A	F 0.1	RLO = 1
000A	:5	F 30.6	F 30.6 = 1 => INHIBIT JOBS TO
000B	:		IP 252 (FB 98 IS EXECUTED BEFORE
0000	:		THE IP JOBS)
0000	***		
SEGMENT 2	-		
000E	:BE		

OB21 LEN=35 SEC PAGE 1 SEGMENT 1 MANUAL WARM RESTART M 0.0 0000 :A GENERATE RLO FLAG "0" 0001 :R M 0.0 0002 :AN M 0.1 GENERATE RLO FLAG "1" 0003 **:S** M 0.1 0004 : ID: NO POWER FAILURE 0005 :AN M 30.0 0006 M 30.0 :S (F 30.0 = 1) FOR FB 99 0007 : 8000 :JU FB99 **IP 252 SYNCHRONISATION** 0009 NAME :SYNC: IPS A000 1 000B :A F 0.1 RLO = 1F 30.6 000C :S $F 30.6 = 1 \implies$ INHIBIT JOBS TO IP 252 (FB 98 EXECUTES BEFORE 000D : 000E THE IP JOBS) : 000F :R F 30.1 ID: NO POWER FAILURE 0010 (F 30.1 = 0) FOR OB 1 : F 30.2 0011 :R RESET AUXILIARY FLAG "MAIN CONTACTOR " ON " 0012 . : 0013 T 14 RESET DROP-OUT DELAY MAIN :R 0014 CONTACTOR : **F** 30.3 0015 :R RESET "RESTART CNTL. RUNNING" 0016 :R F 107.3 RESET CONTROLLER ENABLE 0017 : :A 0018 F 0.0 T 17 IS PROCESSED ONCE WITH KT010.1 0019 RLO = 0 BEFORE STARTING IN THE :L 001B :SD т 17 FB 98 001C :BE **OB22** LEN=29SEC PAGE 1 SEGMENT 1 AUTOM. WARM RESTART AFTER POWER FAILURE 0000 :A F 0.0 GENERATE RLO FLAG "0" 0001 :R F 0.0 :AN F 0.1 GENERATE RLO FLAG "1" 0002 0003 :S F 0.1 0004 2 F 30.0 0005 :A **ID: POWER FAILURE** :R F 30.0 0006 (F 30.0 = 0) FOR FB 99 0007 0008 :JU FB99 **IP 252 SYNCHRONISATION**

0009 NAME :SYNC: IPS

2

:A

:S

:

:

: :R

2

:

:R

:R

:BE

:S

F 0.1

F 30.1

F 30.2

т 14

F 30.3

F 30.6

A000

000B

000C

000D

000E

000F

0010

0011

0012

0013

0014

0015

0016

3.4 Application Example for S5 135U, R Processor

RLO = 1 F 30.6 = 1 => INHIBIT JOBS TO IP 252 (FB 96 EXECUTES BEFORE THE IP JOBS) ID: POWER FAILURE (F 30.1 = 1) FOR OB 1 RESET AUXILIARY FLAG "MAIN CONTACTOR ON" RESET "DROP-OUT DELAY MAIN CONTACTOR RESET "RESTART CNTL. RUNNING"
3.4 Application Example for S5 135U, R Processor

PB1					LEN=116 SEC PAGE 1
SEGMENT	1			GENERATIO	ON OF "STORED STOP"
0000		:A	I 8.0		THE STOP IS ONLY CANCELLED
0001		:AN	I 8.7		(F 30.4=1), IF THE MAIN
0002		: AN	Q 4.4		CONTACTOR HAS DROPPED OUT AFTER
0003		:S	F 30.4		BRAKING AND IF THERE IS NO MOTOR
0004		:			OVERLOAD
0005		:0	F 110.0		STOP TRIGGERED (F $30.4 = 0$) WITH
0006		:ON	I 8.0		MOTOR OVERLOAD AND WITH I 8.0
0007		:R	F 30.4		= O (FAILSAFE)
0008		***			, , ,
SEGMENT	2			GENERATE	30.3 "RESTART CNTL. RUNNING"
0009		:A	I 8.6		THE RESTART CNTL. IS STARTED WIT
000A		: S	F 30.3		A WARNING
000B		:			
000C		: ON	F 30.4		THE RESTART IS TERMINATED WITH
000D		:0	I 8.7		STOP, MAIN CONTACTOR ON OR
000E		:0	T 13		ENABLE TIME ELAPSED
000F		:R	F 30.3		
0010		:***			
SEGMENT	3			SWITCH O	N FIELD CIRCUIT AND FAN
0011		:0	F 30.3		THE FIELD CIRCUIT AND FAN ARE
0012		:0	I 8.7		SWITCHED ON WITH A WARNING
0013		:L	KT200.1		
0015		:SF	т 10		FIELD CIRCUIT AND FAN REMAIN
0016		:A	т 10		SWITCHED ON FOR 20 SEC. AFTER
0017		:=	0 4.2		THE MAIN CONTACTOR HAS DROPPED
0018		:***			OUT
SEGMENT	4			WARNING	TIME AND HORN
0019		:A	F 30.3		START 3 SEC. WARNING TIME
001A		:L	KT030.1		
001C		:SI	T 11		
001D		÷			
001E		:A	F 30.3		SWITCH ON HORN
001F		:S	0 4.5		
0020		:	~		
0021		:0	T 11		THE HORN IS SWITCHED OFF AGAIN
0022		:ON	F 30.4		AFTER 30 SEC. OR WITH STOP
0023		:R	0 4.5		
0024		****	2		
SEGMENT	5			PAUSE TI	ME
0025		:A	T 11		THE PAUSE TIME (2 SEC.) IS
0026		:L	KT020.1		STARTED WHEN THE WARNING TIME
0028		:SI	T 12		HAS ELAPSED
0029		***			
SEGMENT	6	-		ENABLE T	TME
0028	-	:A	ሞ 12		THE ENABLE TIME (10 SEC.) IS
002B		:Т.	KT100.1		STARTED WHEN THE PAUSE TIME
0020		:ST	TT 13		HAS ELAPSED
0028		****			
SEGMENT	7	•		ENABLE L	AMPPR
002F	•	: A	ሞ 12		THE ENABLE LAMP LIGHTS HP. TP
0030		: AN	T 13		T12 HAS RUN DOWN AND TF T 13
0031		:=	0 4.3		IS STILL RUNNING
0032		****			
SEGMENT	8	-		AUXITAR	Y FLAG "MAIN CONTACTOR ON"
0033		:0	I 8.3		IF THE "SETTING-UP FORWARD"
0034		:0	I 8.4		PUSHBUTTON OR THE "SETTING-UP
0035		:A	0 4.3		REVERSE PUSHBIFTON IS PRESSED
			~		

3.4 Application Example for S5 135U, R Processor

PB1										LEN=116		SEC PAGE	2
0036	:	S	F	30.2		F 3	0.2	IS	5 8	ET			
0037	:												
0038	:	AN	F	107.3		F 3	0.2	IS	5 F	ESET WIT	H STC	DP AND	
0039	:	AN	F	30.4		CON	TRO	LLE	3R	ENABLE I	NACTI	VE	
003A	:	R	F	30.2									
003B	:	***											
SEGMENT	9				MAIN CONT	CACT	'OR (ON/	/0E	Ŧ			
003C		:A	F	30.2		AUX	. F.	LAC	3 "	MAIN CON	TACTO	R ON"	
003D	:	L	KТ	050.0		0.5	SE	с.	DF	OP-OUT D	ELAY	OF	
003F	:	SF	т	14		THE	MA	IN	CC	NTACTOR	AFTER	CON-	
0040	:	Α	Т	14		TRO	LLE	RE	ENZ	BLE OFF			
0041	:	=	Q	4.0									
0042	:	***											
SEGMENT	10				CONTROLL	ER E	NAB	LE					
0043	:	A	F	30.2		IF	THE	MZ	AIR	SWITCH	IS OF	N, THE	
0044	:	A	Е	8.7		ACK	NOW	LEI	DGI	MENT IS	PRESI	ENT AND	I.
0045	:	A	F	30.4		THE	RE	IS	NC	STOP, T	HE CO	ONTROLL	ER
0046	:	S	F	107.3		ENA	BLE	IS	5 1	RANSMITT	ED TO) THE I	P
0047	:	:											
0048		:AN		F 30.4		THE	: C O	NT	ROJ	LER ENAB	LE IS	5	
0049	:	AN	F	109.2		SWI	TCH	ED	01	P WITH S	TOP 1	AND WIT	Ħ
004A	:	0	F	110.0		NA	CT	< :	18	N MAX. O	R ON	MOTOR	
004B	:	R	F	107.3		OVE	RLO	AD					
004C	:	:											
004D	:	A	F	107.3		Q 4	1.1	COI	NTI	ROLLER EN	ABLE	FOR	
004E	:	:=	Q	4.1		CUF	REN	T (COI	TROL	•		
004F	:	***											
SEGMENT	11				BRAKE EN	ABLE	2						
0050		AN	F	30.4		THE	BR BR	AK	E :	SETPOINT	IS E	NABLED	
0051	:	: AN	õ	4.4		WIJ	TH S	TO	PJ	AND NO OV	ERLO	AD	
0052	:	:≖ 	F	106.6									
0053		***							_				
SEGEENT	12		-	0.0	SETTING-	UP I	ORW		ם 				
0034		A	Ŧ	8.3		- 51	STTL	NG	-U	P FORWARD)" 1S	INTER-	•
0055		:A -)) /	r	30.2		FOC	KEI) W.	11	H THE MAI	IN CO	NTACTO	ł
0055		AN	r	106.4		ANI) MT	TH	. "	SETTING-U	IB KE	VERSE"	
0057		5	r	100.2									
0058			-	20 4					·~				
0057		AN D	r	30.4		THI		TP.	UI.	NT IS SWI	TCHE	D OFF	
0058		R	F	100.5		AGA	ATN	WI	ТН	STOP			
CROMENT	17												
SEGMENT	12	- 3	т	0 4			-				с с ты		
0050		÷А • Л	T T	20.4		- T (A)	STTI		U.	P BACK J	LS IN	TER-	
0050		- A 11	r P	JU.Z		LO) W 310		H THE MAI		NTACTU	C.
0056		an . C	1	106.3		_ວາ	STTI	.NG	- U	P FURWARI	J		
0056		- 3	r	100.4									
0060		- 7 NI	P	20 4				20070	or				
0062	•	• AN	F	30.4			6 31 X T M	TP TT	.uur	CUROD NT TO OWI	LICHE	D UFF	
0063		•***	Ľ	100.4		1993	1714	m .T		SIOF			
SEGMENT	14	-			FASTER								
0064		:A	т	8.1		чT	" <u>C</u> T	5 Thur	אדי			TS PP	R
0065		:A	9	106.5		SPI	NT Z) N	SEMPOTIN	r Ar	BRANCH	
0066		: AN	P	111.0		TS	NIC 1	עייי	u Su	CBERWARD	THAN	ΜΔΥ	968
0067		:=	P	107.2		20	N	 727	- 24 4 []		BBPN	(7) H	.00
0068		- • * * *	•			"P	ייי <u>י</u> ערדיכע		 ' т	S ENARI.FI			
0069		- :A	т	8.2		TP	"CI	Sdati २२४	י⊥ אדי		- 	TS DP	E-
006A		:A		F 106.5		SE	NT 1	AND) S	ETPOINT 1	NOF	BRANCH	

-

3.4 Application Example for S5 135U, R Processor

PB1							LEN	=116	5	SEC PAGE	3
SEGMENT	15			SLOWER							
006в	:A	F	111.1		8 < 0,	, n	SLOWER"	IS	ENABL	ED	
006C	: ==	F	107.1		-	-					
006D	:***										
SEGMENT	16										
006E	:BE										

PB2

			PAGE	1
SEGMENT 1	CA	LL FB	100	
0000	:A M 30.6		F30.6 = 1, TASKS TO IP 252	
0001	:BEC		DISABLED	
0002	:L KB1		1 - DATA TRAFFIC PC <-> IP,	
0003	:T FB112		CONTROLLER NUMBER 1	
0004	:JU FB100		DRIVE CONTROLLER COMMUNICATION	
0005 NAME	:STEU:ANT			
0006 DBNR	: DB11		DB FOR INTERNAL USE, 12 DW,	
0007 SSNR	: KF+5		PAGE NR. 5	
0008 RENR	: FB112		JOB AND CONTROLLER NUMBER	
0009 VAR8	: FW100		SPEED SETPOINT (VAR 8.1)	
000A VAR9	: FW102		SETPOINT (VAR 9.1)	
000B VAR3	: FW104		INITIAL DIAMETER (VAR 3.1)	
000C DE0	: FB106		RELAYS AND BITS	
000D DE1	: FB107		RELAYS AND BITS	
000E DE2	: FB108		RELAYS AND BITS	
000F DA0	: FB109		MESSAGE BITS OF THE IP	
0010 DA1	: FB110		MESSAGE BITS OF THE IP	
0011 DA2	: FB111		MESSAGE BITS OF THE IP	
0012 PAFE	: F 31.2		PARAMETER ASSIGNMENT ERROR,	
0013	:***		$1 \Rightarrow \text{ERROR}$	
SEGMENT 2				
0014	:BE			

SEC

LEN=26

.

3.4 Application Example for S5 135U, R Processor

PB3					LEN=18 SEC PAGE 1
SEGMENT	7 1	:A	F 110.0	OVERLOAD	DISPLAY SET DISPLAY
0001		:S : AN	Q 4.4 F 110 0		TE THE OVERIAN NO LONGER PETERS
0003		: AN	F 109.2		AND THE MOTOR IS AT STANDSTILL.
0004		:A	I 8.5		ACKNOWLEDGEMENT CAN BE MADE
0005		:R	Q 4.4		
0006	. .	:***		T T.V.T.0 1737	
SEGEENT	ĽZ	• 7	F 100 0	LIMIT VAL	JUES TO THE 1/O VALUES
0008		•A :=	0 4.6		LIMIT VALUE OF N MAX.
0009		:A	F 109.1		LIMIT VALUE 10% N MAX.
000A		:=	Q 4.7		
000B		:BE			
FB96	-				LEN=47 SEC PAGE 1
SEGMENT	r 1			CNTL. NO	.1 OF THE IP 252 IN INITIAL STATE
NAME :(SRUN	DST.			
0005		:L	KB21		21 DATA TRAFFIC PC -> IP. CON-
0006		:T	FB112		TROLLER NUMBER 1
0007		:			
0008		:L	KM00000000	00000000	ALL RELAYS AND BITS HAVE "0"
000A 000a		:т •т	FW102		DEFAULT
000C		• 1 • T	FW104		
000D		:T	FW106		
000 E		: T	FW108		
000F		:T	FW110		
0010 0011 N		:JU	FBIOO		DRIVE CONTROLLER COMMUNICATION
0012 10	RNID	:STE	DRIO		
0012 D	SNR	:	KF+5		PAGE NR. 5
0014 R	ENR	:	FB112		JOB AND CONTROLLER NR.
0015 VZ	AR8	\$	FW100		SPEED SETPOINT (VAR 8.1)
0016 V	AR9	:	FW102		SETPOINT (VAR 9.1)
0017 V	AR3	:	FW104		INITIAL DIAMETER (VAR 3.1)
0010 D	6U R1	:	FB107		RELAIS AND BITS
0013 D	B2	:	FB108		RELAYS AND BITS
001B D	AO	:	FB109		MESSAGE BITS OF THE IP
001C D	A1	:	FB110		MESSAGE BITS OF THE IP
001D D	A2	:	FB111		MESSAGE BITS OF THE IP
UULE P	AFE	:	F 31.1		PARAMETER ASSIGNMENT ERROR,
0020		:	P 212 0		I => KRROR
0021		•n :	F 616.U		FR: INTERNAL, "SEND" IS HERD
0022		:			HERE. 1 => JOB HAS NOT YET PRO-
0023		:			CESSED (E.G. DUE TO IP OVER-
0024		:			LOAD), $\dot{0} \Rightarrow$ NO ERROR.
0025		:JC	=F001		IF THE JOB HAS BEEN PROCESSED,
0026		:R	F 30.1		THE FB96 IS NO LONGER PROCESSED
002/ 0022 ¥	001	:K • B72	E 30.0		AND THE IP IS READY TO PROCESS
VV40 M	001	• DB			UTHER TRONG.

3.4 Application Example for S5 135U, R Processor

FB98			LEN=33	SEC	
SEGMENT 1 NAME :STP	=>RUN		IP 252 FROM STOP TO RUN	PAGE	1
0005 0006	:A :JU	F 0.1 FB120	RLO = 1		
0007 NAME 0008 SSNR 0009 A-NR 000A ANZW 000B QTYP 000C DBNR 000D QANF 000E QLAE 000F PAFE 0010 0011	: Seni : : : : : : : : : : :	KY0,5 KY0,20 MW114 KCNN KY0,0 KF+0 KF+0 MB121 F 0.1	0 DIR.PARAM.ASSIGNM., 0,20 - JOB NR. FOR SE JOB STATUS WORD NN - NO DATA IRRELEVANT IRRELEVANT IRRELEVANT ERROR FLAG RLO = 1	5 PAGE NR. END 20	
0012 0014	:L :SE	KT010.1 T 17	1 SEC. WAITING TIME A => RUN	FTER STOP	
0015 0016 0017 0018 0019 001A M002 SEGMENT 2 001B	: :AN :JC :R :R :*** :BE	T 17 =M002 F 30.0 F 30.6	IP THE DELAY TIME HAS THE FB98 IS NO LONGER AND THE IP IS READY T JOBS	S ELAPSED, R PROCESSED O PROCESS)
FB99			LEN=29	SEC	
SEGMENT 1 NAME :SYN	C:IPS		SYNCHRONISATION OF THE IP INTI	PAGE ERFACE	1
0005 0006 0007 0008 000A 000B 000B 000C 000D	:A :JC :L :A :SI :A	M 30.0 =F001 KT020.1 F 0.0 T 15 F 0.1 T 15	THERE WAS A POWER FAI F 30.0 = 0 => 2 SEC. TIME BEFORE SYNCHRON: OF THE IP 252 T 15 IS PROCESSED ON RLO = 0 BEFORE START: STARTING T 15	LLURE AT WAITING ISATION CE WITH ING	
000E M002 000F 0010 0011 M001 0012 NAME	:31 :A :JC : :JU :SYN	T 15 =F002 FB125 CHRON	2 SEC TIME LOOP, SCA MONITOR IS INOPERATI SYNCHRONISE INTERFAC NR. 5	N TIME VE IN OB22 E WITH PAG	E
0013 SSNR 0014 BLGR 0015 PAFE 0016 NETZWERK	: :*** 2	KY0,5 KY0,6 MB120	0 DIR. PARAM.ASSIGNM. 0.6 - BLOCK SIZE 512 ERROR FLAG	, 5 PAGE N BYTES	R.
0017	:BE				

3.5 Application Example for S5-150U

In addition to the blocks below, FB100 (FB:STEU) and the data handling blocks for the S5-150U (excepting FB182, FB183 and FB186) are used. These data handling blocks must be ordered separately on diskette, if required. The following data blocks used are also not listed:

DB10, length 20 words DB11, length 20 words.

OB1			LEN=23	SEC
SEGMENT 1				PAGE 1
0000	:A	F 0.0	GENERATION OF RLO FLAG	•0 •
0001	:R	F 0.0	·····	
0002	: AN	F 0.1	GENERATION OF RLO FLAG	"1"
0003	:S	F 0.1		
0004	:		COLD RESTART AT F 30.0	= 1
0005	:A	F 30.0	=> IP 252 MUST BE STAR	red
0006	:JC	FB98		
0007 NAME	:STP=	=>RUN		
8000	:			
0009	:A	F 30.1	POWER FAILURE AT F30.1	= 1
000A	:JC	FB96	=> SET IP 252 TO INITIA	AL STATUS
000B NAME	:GRUI	NDST.		
000C	1			
000D	:JU	PB1	RESTART CONTROL. FLAGS	FOR FB100
000E	: 30	PB2	CALL FB 100	
000F	:JU	PB3	ASSIGNMENT OF FLAGS ->	OUTPUTS
0010	:***			0011010
SEGMENT 2				· .
0011	:BE			

OB20

SEGMENT 1			MANUAL C
0000	:AN	F 0.1	
0001	:S	F 0.1	
0002	:		
0003	: AN	F 30.0	
0004	:S	F 30.0	
0005	:		
0006	:JU	FB99	
0007 NAME	:SYN	C:IPS	
0008	:		
0009	:A	F 0.1	
A000	:S	F 30.6	
000B	:		
000C	:		
000D	:***		
SEGMENT 2			
000E	:BE		

MANUAL COLD RESTART GENERATE RLO FLAG "1"	FAGE	T
IDENT. NO POWER FAILURE (F 30.0 = 1) FOR FB99		
IP 252 SYNCHRONISATION		

RLO = 1 F 30.6 = 1 => INHABIT JOBS TO IP 252 (FB98 IS RUN BEFORE IP JOBS)

LEN=20

SEC

п

OB21			LEN=35 SEC PAGE 1	
SEGMENT 1			MANUAL COLD RESTART	
0000	:A	F 0.0	GENERATE RLO FLAG "O"	
0001	:R	P 0.0		
0002	: AN	F 0.1	CENERATE PLO PALC "1"	
0003	• C	R 0 1	GENERALE ADD LADS 1	
0003	•••	I 0.1		
0005	• • 7 N	F 20 0	IDENMA NO DOLTOD BLILIDD	
0005	• 6	P 20 0	(B 20 0 - 1) BOD BD00	
0000	:5	r 30.0	(F 30.0 = 1) FOR FB99	
0007		7000		
0008	:30	EB33	IP 252 SYNCHRONISATION	
UUUY NAME	:SIN	C:152		
AUUU	:			
000B	:A	F 0.1	RLO = 1	
000C	: S	F 30.6	$F 30.6 = 1 \Rightarrow JOBS FOR IP$	
000D	:		252 INHIBIT (FB 98 EXECUTES	
000E	:		BEFORE THE IP JOBS)	
000F	:R	F 30.1	IDENT: POWER FAILURE	
0010	:		(F 30.1 = 0) FOR OB1	
0011	:R	F 30.2	RESET AUXILIARY FLAG	
0012	:		"MATN CONTACTOR ON"	
0013	:R	т 14	RESET DROP-OFT DELAY	
0014	:		MATH CONTACTOR	
0015	- - 12	F 30 3	DREED "DREEDON CHIMI DIMNING"	
0016	•P	F 107 3	DECEM CONTRACT CALLS. KUNNING"	
0017	•	1 10/.3	KEDET CONTROLLER ENABLE	
0019	• N	R 0 0		
0010	•л •т	F 0.0	I I/ IS PROCESSED HERE	
0019	а 11 а Ст	AIVIV.I m 17	UNCE WITH RLU = U BEFURE	
0016	: OT	1 1/	STARTING IN FB 98	
1111 1 7 7	• DP			
	:BE			
001C 0B22	:BE		LEN=29 SEC PAGE 1	
OB22 SEGMENT 1	:BE		LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE	
001C 0B22 SEGMENT 1 0000	:BE 	F 0.0	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0"	
001C 0B22 SEGMENT 1 0000 0001	:BE :A :R	F 0.0 F 0.0	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0"	
001C 0B22 SEGMENT 1 0000 0001 0002	:BE :A :R :AN	F 0.0 F 0.0 F 0.1	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1"	
OB22 SEGMENT 1 0000 0001 0002 0003	:BE :A :R :AN :S	F 0.0 F 0.0 F 0.1 F 0.1	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1"	
OB22 SEGMENT 1 0000 0001 0002 0003 0004	:BE :A :R :AN :S	F 0.0 F 0.0 F 0.1 F 0.1	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1"	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005	:BE :A :R :AN :S : :	F 0.0 F 0.0 F 0.1 F 0.1 F 0.1	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" LUENT: DOWER FAILURE	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006	:BE :A :R :AN :S : :A .P	F 0.0 F 0.0 F 0.1 F 0.1 F 0.1	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F. 20. 0 0.) FOR FR99	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007	:BE :A :R :AN :S : :A :R	F 0.0 F 0.0 F 0.1 F 0.1 F 0.1 F 30.0 F 30.0	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008	:BE :A :R :AN :S : :A :R : :	F 0.0 F 0.0 F 0.1 F 0.1 F 0.1 F 30.0 F 30.0	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 LD 252 SYNCHRONICARION	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME	:BE :A :R :AN :S : :A :R : : JU	F 0.0 F 0.0 F 0.1 F 0.1 F 0.1 F 30.0 F 30.0 FB99	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 0003	:BE :A :R :AN :S :A :R : :JU :SYN	F 0.0 F 0.0 F 0.1 F 0.1 F 0.1 F 30.0 F 30.0 FB99 C:IPS	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A	:BE :A :R :AN :S : :A :R : : : : : : : : : : : : : : : :	F 0.0 F 0.0 F 0.1 F 0.1 F 0.1 F 30.0 F 30.0 FB99 C:IPS	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 000B 0002	:BE :A :R :AN :S :A :R :JU :SYN :A	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 F 30.0 FB99 C:IPS F 0.1	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 000B 000C	:BE :A :R :AN :S :A :T :JU :SYN :A :S	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 FB99 C:IPS F 0.1 F 30.6	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 0009 NAME 000A 000B 000C 000D	:BE :A :R :AN :S :A :R : :JU :SYN : :A :S : : : : : : : : : : : : : : : :	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 FB99 C:IPS F 0.1 F 30.6	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP 252 INHIBIT (FB 96 EXECUTES	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 0009 NAME 000A 000B 000C 000D 000E	:BE :A :R :AN :S :A :S :JU :S :S :S : : : : : : : : : : : : : : :	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 FB99 C:IPS F 0.1 F 30.6	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP 252 INHIBIT (FB 96 EXECUTES BEFORE THE IP JOBS)	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 0009 0008 0009 000B 000C 000D 000C	:BE :A :R :AN :S :A :S :JU :S :S :S	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 F 30.0 FB99 C:IPS F 0.1 F 30.6 F 30.1	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP 252 INHIBIT (FB 96 EXECUTES BEFORE THE IP JOBS) IDENT: POWER FAILURE	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 0009 NAME 000A 000B 000C 000D 000C 000D 000E 000F 0010	:BE :A :R :AN :S :A :R :JU :SYN :A :S :S :S :S :S	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 F 30.0 FB99 C:IPS F 0.1 F 30.6 F 30.1	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP 252 INHIBIT (FB 96 EXECUTES BEFORE THE IP JOBS) IDENT: POWER FAILURE (F 30.1 = 1) FOR OB1	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 0009 0008 0009 000B 000C 000D 000C 000D 000E 000F 0010 0011	:BE :A :R :AN :S :A :R : :A :SYN : :A :S :S :S : :R	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 F 30.0 FB99 C:IPS F 0.1 F 30.6 F 30.1 F 30.1 F 30.2	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP 252 INHIBIT (FB 96 EXECUTES BEFORE THE IP JOBS) IDENT: POWER FAILURE (F 30.1 = 1) FOR OB1 RESET AUXILIARY FLAG	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0007 0008 0009 NAME 000A 0009 000B 000C 000D 000E 000F 0010 0011 0012	:BE :A :R :AN :S :A :R :JU :SYN : :A :S :S :S : :R : :R : :R : : : : : : : :	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 F 30.0 FB99 C:IPS F 0.1 F 30.6 F 30.1 F 30.2	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP 252 INHIBIT (FB 96 EXECUTES BEFORE THE IP JOBS) IDENT: POWER FAILURE (F 30.1 = 1) FOR OB1 RESET AUXILIARY FLAG "MAIN CONTACTOR ON"	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 000B 000C 000D 000E 000F 0010 0011 0012 0013	:BE :A :R :AN :S :A :R : :A :SYN : : : : : : : : : : : : : : : : : : :	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 F 30.0 FB99 C:IPS F 0.1 F 30.6 F 30.1 F 30.2 T 14	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP 252 INHIBIT (FB 96 EXECUTES BEFORE THE IP JOBS) IDENT: POWER FAILURE (F 30.1 = 1) FOR OB1 RESET AUXILIARY FLAG "MAIN CONTACTOR ON" RESET DROP-OUT DELAY	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 000B 000C 000D 000E 000F 0010 0011 0012 0013 0014	:BE :A :R :AN :S :A :R : :A :SYN : : : : : : : : : : : : : : : : : : :	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 F 30.0 FB99 C:IPS F 0.1 F 30.6 F 30.1 F 30.2 T 14	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP 252 INHIBIT (FB 96 EXECUTES BEFORE THE IP JOBS) IDENT: POWER FAILURE (F 30.1 = 1) FOR OB1 RESET AUXILIARY FLAG "MAIN CONTACTOR ON" RESET DROP-OUT DELAY MAIN CONTACTOR	
OB22 SEGMENT 1 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 NAME 000A 000B 000C 000D 000E 000F 0010 0011 0012 0013 0014 0015	:BE :A :R :AN :S :A :R : :A :SYN : : : : : : : : : : : : : : : : : : :	F 0.0 F 0.0 F 0.1 F 0.1 F 30.0 F 30.0 F 30.0 F 30.0 F 30.0 F 30.1 F 30.1 F 30.2 T 14 F 30.3	LEN=29 SEC PAGE 1 AUTOM. WARM START AFTER POWER FAILURE GENERATE RLO FLAG "0" GENERATE RLO FLAG "1" IDENT: POWER FAILURE (F 30.0 = 0) FOR FB99 IP 252 SYNCHRONISATION RLO = 1 F 30.6 = 1 => JOBS FOR THE IP 252 INHIBIT (FB 96 EXECUTES BEFORE THE IP JOBS) IDENT: POWER FAILURE (F 30.1 = 1) FOR OB1 RESET AUXILIARY FLAG "MAIN CONTACTOR ON" RESET DROP-OUT DELAY MAIN CONTACTOR RESET "RESTART CNTL. RUNNING"	

PB1						LEN=116 SEC	1
SEGMENT	1				GENERATE	"STOP STORED"	T
0000	-	:A	I	8.0		THE STOP IS ONLY CANCELLED	
0001		: AN	ī	8.7		(F 30,4=1), TF MAIN CONTACTOR	
0002		:AN	ō	4.4		HAS DROPPED OUT AFTER BRAKING	
0003		:S	Ĩ.	30.4		AND THERE IS NO MOTOR OVERLOA	ס
0004		:	_				-
0005		:0	F	110.0		TRIGGERING OF STOP (F30.4 = 0)
0006		:ON	Ι	8.0		WITH MOTOR OVERLOAD AND WITH	,
0007		:R	F	30.4		I = 0 (FAILSAFE)	
0008		:***	_				
SEGMENT	2	-			GENERATE	F 30.3 "RESET CNTL. RUNNING"	
0009		:A	Ι	8.6		THE RESTART CNTL. IS STARTED	
000A		:S	F	30.3		WITH A WARNING	
000B		:				····	
000C		:ON	F	30.4		THE RESTART IS TERMINATED WIT	Ħ
000D		:0	Ι	8.7		STOP. MAIN CONTACTOR ON OR	_
000E		:0	T	13		ENABLE TIME OUT	
000F		:R	F	30.3			
0010		:***					
SEGMENT	3				SWITCH ON	N FIELD CIRCUIT, AND FAN	
0011		:0	F	30.3		THE FIELD CIRCUIT AND FAN ARE	
0012		:0	Ι	8.7		SWITCHED ON WITH A WARNING	
0013		:L	K	200.1			
0015		: SQ	Т	10		AFTER THE MAIN CONTACTOR HAS	
0016		:A	Ŧ	10		DROPPED OUT, FIELD CIRCUIT AN	D
0017		:=	Q	4.2		FAN REMAIN SWITCHED ON FOR	
0018		:***				20 SEC.	
SEGMENT	4				WARNING 1	FIME AND HORN	
001 9		:A	F	30.3		START 3 SEC. WARNING TIME	
001A		:L	K!	r030.1			
001C		:SI	Т	11			
001D		:		_			
001E		:A	F	30.3		SWITCH ON HORN	
001F		:S	Q	4.5			
0020		:	_				
0021		:0	T	11		THE HORN IS SWITCHED OFF AGAI	N
0022		:ON	F	30.4		AFTER 3 SEC. OR WITH STOP	
0023		:R	Q	4.5			
0024	_	:***					
SEGMENT	5	_	_		PAUSE TI		
0025		:A	T	11		WHEN THE WARNING TIME HAS	
0026		:Г С.	K:	r020.1		KLAPSED, THE PAUSE TIME (2 SE	۶C.)
0028		:51	Ŧ	12		IS STARTED	
0029	~	****					
SEGEENT	Ð			10	ENABLE T		
UUZA		:A	T			IF THE PAUSE TIME HAS ELAPSEI),
0028		:L	K:	12		THE ENABLE TIME (10 SEC.) IS	
0020		:91	T	13		STARTED	
CECOEDIM	7	1			1201 A 137 17 1	3 M D	
SEGELENT 002P	1	• J	m	10	ENABLE L		
002f NN30		• 71 • 7 M	L.	13		TR MID HAG DIDI NAMA AND MID I	re
0030		: AN • ==	T	±0 A 2		TE TIZ THE KUN LUWN AND TIS S CUTTI DIMINING	19
0033		• •***	¥	z. J		OTTER VOUNTING	
SECHENT	Q					V FT.AC "MATH CONTACTO ON"	
0033	0	±0	т	83	1109101W	TR THE DICHERTMAN "CONTRCION ON	5
0034		:0	Ť	8.4		FORWARD" OR "SETTING-OF	252°
0035		:A	ō	4.3		TS PRESSED DIRTIC ENARTE TH	2. 2.
			×			se snucher synthy <u>markin</u> 11M	- 8

PBL					LI	3N=116	SEC PAGE	2
0036	:5	F	30.2		F30.2 WILL BE	SET		-
0037	:	_						
0038	:AN	F	107.3		F30.2 IS RESE	I WITH STOP	P AND	
0039	:AN	F	30.4		WITH CONTROLLI	er enable		
ALUO	*R	F	30.2		INACTIVE			
003B	:***							
SEGMENT	9			MAIN CONT	ACTOR ON/OFF			
003C	:A	F	30.2	A	UXILIARY FLAG	"MAIN CONT	ACTOR	
003D	:L	KT()50.0	0	N" 0.5 SEC. DE	SOB-OLL DEI	AY OF	
003F	:SQ	T	14		THE MAIN CONT	LACTOR AFTE	2R.	
0040	:A	Ŧ	14	C	ONTROLLER ENAL	BLE OFF		
0041	:=	Q	4.0					
0042	****							
SEGMENT	10	_		CONTROLLE	R ENABLE			
0043	:A	F	30.2		THE CONTROLLE	R ENABLE IS	5 TRANS-	-
0044	:A	T	8.7		MITTED TO THE	IP 252 IF	THE MAL	LN
0045	:A	F	30.4		SWITCH IS ON,	THE ACKNOW	VLEDGE-	
0046	:5	F	107.3		MENT SIGNAL IS	S PRESENT A	AND THEF	æ
0047	:	_			IS NO STOP		-	
0048	:AN	F	30.4		THE CONTROLLE	R ENABLE IS	5	
0049	:AN	Ľ	1109.2		SWITCHED OFF	WITH STOP A	AND N AL	2 r
004A	:0	r F	110.0		> 1% N MAX. ()	R ON MOTOR	OVERLOA	Ð
0048	IK	r	107.3					
0040	:	ъ	107 7				800	
0040	:A	E O	107.2		Q 4.1 CUNTRUL	LER ENABLE	FOR	
0046	:=	ĽΫ	4.1		CURRENT CONTR	UГ		
CBCNGDW	11	-			DT 73			
SEGECRT	- 337	ъ	20 4	BRAKE EN	WIR DOARD RNA			
0050		F	30.4		THE BRAKE ENA	BLE SETPUL	NT 15	
0052	• -	2 7	106 4		TC NO OVEDION	2105 WW 11	e ineke	
0052	• * * *	t I.	100.1		13 NO OVENIOS			
SEGMENT	12			SETTING-1				
0054	 :A	Т	8.3	0011110	*SETTING-UP F	ORWARD" IS	TNTER-	
0055	:A	F	30.2		LOCKED WITH T	HE MAIN CO	NTACTOR	
0056	:AN	F	106.4		"SETTING-UP R	EVERSE"		
0057	:5	F	106.					
0058	:							
0059	:AN	P	30.4		THE SETPOINT	IS SWITCHE	D OFF	
005A	:R	F	106.	i	AGAIN WITH ST	OP		
005B	:**:	*						
SEGMENT	13							
005C	:A	I	8.4		"SETTING-UP B	ACK" IS IN	TERLOCK	ED
005D	:A	F	30.2		WITH THE MAIN	CONTACTOR	AND	
005E	: AN	F	106.	•	*SETTING-UP F	'ORWARD "		
005F	: S	F	106.4	:				
0060	:							
0061	: AN	F	30.4		THE SETPOINT	IS SWITCHE	D OFF	
0062	:R	F	106.4	•	AGAIN WITH SI	OP		
0063	***	*						
SEGMENT	14		• •	FASTER			~0	
0064	:A	1	8.1		IF "SETTING-U	IF FORWARD"	15	
0065	:A	r -	TOP"		ACTIVE AND IN	N SETPOIN		
0000	:AN	f	107		BRANCH & IS N	UT IST GRE	ATER TH	AN
0007	:=	- f	T01.		JOS OF N MAX.	(45 FROM	BRANCH	
0008	:**	۰ ۲	0 2		D), "FASTER"	15 ENABLED		
0003	:A - >	т т	0.2	t	LI BETTING-U	IF FURWARD"	40 m 61	
JUUM	• M	r	TA0*	,	ACTIVE AND 11	: A SAIPUIN	I UT	

PB1							LE	N=116	SEC PAGE	3
SEGMENT 006B 006C 006D SEGMENT 006E	15 :A := :** 16 :BE	¥ 11: ¥ 10	L.1 7.1	SLOWER	BRANCH 8 ENABLED	>	0,	" SLOWER "	IS	-
PB2							LI	sn=26	SEC	1
SEGMENT	1			CALL FB1	00				FAGE	Ŧ
0000	- :A	M 30	.6		F30.6 =	1,	JOI	BS TO IP	252 IN-	
0001	:BF	C			HIBITED					
0002	:L	KB1	•		1 - DATA	. TF	RAF]	FIC PC <	> IP, CC)N
0003	:T	FBII	2		TROLLER	NUL	IBEI			
0004	ະປປ MR •C7	I FBLU			DRIVE CU	NT.	CULI	LERR CUMM	UNICATIO	JN
0005 RA	NR •	DB11			DR ROR T	พฑา	TPN7	AT. HSR 1	2 1	
0007 SS	NR :	KF+5			PAGE NR.	5	21/1/1	ш (<u>51</u> , т	2 DN	
0008 RE	NR :	FB11	.2		JOB AND	COI	TR	OLLER NUM	BER	
0009 VA	R8 :	FW10	0		SPEED SE	TP(DIN	F (VAR 8.	1)	
000A VA	R9 :	FW10	2		SETPOINI	<u>' ('</u>	VAR	9.1)		
UUUB VA	R3 :	FW10	4		INITIAL DELAYS	DI M	AME	TER (VAR	3.1)	
0000 DE	v : 1 :	FBI0	17		RELAVS A		BT.	13 Ts		
000E DE	2:	FB10	8		RELAYS A	ND	BI	TS		
000F DA	.0 :	FB10	9		MESSAGE	BI	rs	OF THE IP	•	
0010 DA	1 :	F B11	0		MESSAGE	BI!	rs 🛛	OF THE IP	1	
0011 DA	2:	FB11	.1		MESSAGE	BI	TS -	OF THE IF)	
0012 PA	.+- I.R :	F 31			PARAMETE	SR J	ASS	IGNMENT E	RROR,	
SEGMENT	· 2					UK				
0014	- :B	2								

PB3					LEN=18 SEC PAGE 1
SEGME 0000	NT 1	:A	F 110.0	OVERLOAD	DISPLAY SET DISPLAY
0001 0002 0003 0004 0005		: S : AN : AN : A : R : * * * *	Q 4.4 F 110.0 F 109.2 I 8.5 Q 4.4		ACKNOWLEDGEMENT CAN BE MADE IF THE OVERLOAD NO LONGER EXISTS AND IF THE MOTOR IS AT STAND- STILL
SEGME	NT 2	- A	ም 1በዓ በ	LIMIT VAL	LUES TO INPUT/OUTPUT MODULES
0008		:=	0 4.6		HIHLI VARUE UU A HAA.
0009		:A	F 109.1		LIMIT VALUE 10% N MAX.
A000		:=	Q 4.7		
000B		:BE			
FB96					LEN=47 SEC
SECHE	ו יויאי			CNUT, NO	ΡΑΘΕ Ι 1 ΨΗΡ ΤΟ ΤΝ ΊΝΤΦΤΑΙ ΟΦΑΦΠΙΟ
NAME	GRU	DST.		CHILL. NO	I THE IF IN INTITAL STATUS
0005		•T.	FD 21		לו הארדא המסגרביבר מוני איז איז איז איז איז איז איז איז איז אי
0005		.п	MB112		CONTROLLER NUMBER 1
0007		:			
8000		:L	KM00000000	00000000	ALL RELAYS AND BITS HAVE "0"
000A		: T	FW100		DEFAULT
000B		:T	FW102		
000C		:T	FW104		
0000		1T +0	17W100		
0005		• ፲ ±ጥ	FW110		
0010		:JU	FB100		DRIVE CONTROLLER COMMUNICATION
0011	NAME	:STE	J:ANT		
0012	DBNR	:	DB10		DB FOR INTERNAL USE, 12 DW
0013	SSNR	:	KF+5		PAGE NR. 5
0014	RENR	:	FB112		JOB AND CONTROLLER NUMBER
0015	VAKS	:	100 100		SPEED SETFOINT (VAR 8.1)
0017	VAR3	•	FW102		TNITTAL DIAMPTER (VAR 3.1)
0018	DEO	:	FB106		RELAYS AND BITS
0019	DE1	:	FB107		RELAYS AND BITS
001A	DE2	:	FB108		RELAYS AND BITS
001B	DA0	:	F B109		MESSAGE BITS OF THE IP
001C	DA1	2	FB110		MESSAGE BITS OF THE IP
0010	DAZ	:	ERTTT		MESSAGE BITS OF THE IP DADAWERED ACCIONNENT EDDODC
001F	r ar r	•	L.L.		$1 \Rightarrow \text{ERROR}$
0020		:A	F 253.0		BIT 0 OF THE PAPE BYTE OF THE
0021		:	_		FB: CNTLINTERNAL "SEND" IS
0022		:			USED HERE, 1 => JOB HAS NOT YET
0023		:			RUN (E.G. DUE TO IP OVERLOAD),
0024		:			U => NO ERROR.
0023		:JU •P	-RUUL R 30 1		IT THE JUB HAD BEEN PROCESSED,
0027		•R	F 30.6		AND THE ID IS BEADY THE DROCRES
0028	M001	:BE			OTHER JOBS.

3.5 Application Example for S5-150U

...

FB98								LEN=3	33	SEC	1
SEGME NAME	INT 1 STP=	>RUN		IP 2	252 FR	om sto	P TO	RUN		INJU	*
0005 0006 0007	NAME	:A :JU :SENI	F 0.1 FB180			rlo =	1				
8000	SSNR	:	KY0.5			0 DIRE	CT IN	ITTAL	ISED. 5	PAGE	
0009	A-NR	:	KY0,20			NR. 0.	2 TAS	K NO.	FOR SE	ND 20	
A000	ANZW	:	FW114			DISPLA	Y WOR	Ð			
000B	QTYP	:	KSNN			NN – N	O DAI	'A			
000C	DBNR	:	KY0,0			IRRELE	VANT				
000D	QANF	:	KF+0			IRRELE	VANT				
000E	QLAE	:	KF+0			IRRELE	VANT				
000F	PAFE	:	FB121			ERROR	DISPI	AY			
0010		:									
0011		:A	F 0.1			RLO =	1				
0012		:L	KT010.1			1 SEC.	WAIT	CING TI	IME AFT	ER STOR	2
0014		:SI	T 17			=> RUN	[
0015		:									
0016		:AN	T 17			IF THE	PULS	SE TIM	ER HAS	RUN	
0017		:JC	= M 002			DOWN,	FB98	IS NO	LONGER	PRO-	
0018		:R	F 30.0			CESSED	AND	THE II	P IS RE	ADY TO	
0019		:R	F 30.6			PROCES	S JOE	35.			
001A SEGM	MOO2 ENT 2	****									
001B		:BE									

FB99			LEN=29 SEC
SEGMENT 1 NAME :SYNC	::IPS		SYNCHRONISATION OF THE IP 252 INTERFACE
0005 0006 0007 0008 000A 000B 000C 000D 000E M002 000F 0010 0011 M001 0012 NAME 0013 SSNR	:A :JC : :L :A :SI :A :SI :A :JC : :JU	F 30.0 =M001 KT020.1 F 0.0 T 15 F 0.1 T 15 T 15 =M002 FB185 CHRON KY0.5	THERE WAS A POWER FAILURE AT F 30.0 = 0 => 2 SEC. WAITING TIME BEFORE SYNCHRONISATION OF THE IP 252 T 15 IS PROCESSED ONCE BEFORE STARTING WITH RLO = 0 STARTING T 15 2 SEC. TIME LOOP, SCAN TIME MONITOR IS INOPERATIVE IN OB22. SYNCHRONISE INTERFACE WITH PAGE NR. 5 0 DIE PARAM ASSIGNM 5 PAGE NE
0013 SSAR 0014 BLGR 0015 PAFE 0016 SEGMENT 2 0017 5.1.3	: : ::*** :BE STKP	KY0,6 FB120 * 5 - Example f	O,6 BLOCK SIZE 512 BYTES ERROR DISPLAY

.

4.1 Configuration Overview

The IP 252 is a closed-loop control module which can be adjusted to specialised applications by plugging in a memory submodule. The task-specific solutions suggested are referred to in the following as controller structures. These structures consist of individual functions, e. g. speed controller, ramp function generator etc., which can be connected together to form task-specific controllers. The currently available controller structure spectrum is contained in two different memory submodules:

- Memory submodule DR/SR 6ES5 374-0AA11. This submodule contains the structures "Drive controller" (Section 4.10) and "Standard controller" (Section 4.11).
- 2. Memory submodule DRS/SR 6ES5 374-0AB11.

This submodule contains the expanded "Drive controller structure with self-setting" (Section 4.12) and the slightly modified structure "Standard controller" (Section 4.11).

In addition to the self-setting feature, the DRS structure has been expanded by the following functions:

- Interlink capability of the control loops, also with the SR structure.
- Free assignment of measuring sockets
- Function expansions of the DRS controller structure
 - In the ramp function generator
 - In the diameter calculator
 - In the primary controller
 - In field current measurement
 - Arithmetic operations

Two of these functions, which apply to both structures of the "DRS/SR" submodule, are briefly dealt with in the following:

a) Free assignment of measuring sockets

Both measuring sockets on the frontplate of the IP 252 module are used for displaying two measured values. Which measured values (control deviation, manipulated variable etc.) are to be displayed within which control loops (1 to 8) must be defined in the user submodule with the structures

DR/SR in the configuration phase. Later modifications can only be made in stop mode of the module.

In contrast to this, the measuring sockets for the

DRS/SR user submodule must be assigned to the desired measuring points immediately the controller is tested; in other words, while the process is running:

The operator interface of the COM REG packages also offers the "Measuring sockets" function as well as the "Controller test" function. In the "Measuring sockets" function, you can assign the socket 1 (DAC channel no. 5) and the socket 2 (DAC channel no. 6) in menu-driven mode to any measuring point of the controller structure (controllers nos. 1 to 8). These assignments can be changed at any time.

The measuring sockets can only be activated if the analog output channels 5 and 6 have not been otherwise assigned.

b) Interlink capability of the control loops

е

The user submodule with the "DRS/SR" structures supports the interlinking of control loops 1 to 8 to form master and slave controllers. Wherever an **ADC n** is indicated in Sections 8.2 and 8.3 of the configuration documentation, the following parameters may be entered:

g.ADC6= 0to 7	Internal ADC channels
128 to 254	Backplane bus addresses of the S5 analog input/output modules: only possible with the S5-115U
RNo.MPNo.	R No. is the controller number 1 to 8 and MP No. the number of a measuring point of this controller sturcture.

It is now possible, for example, to transmit the processed actual value of controller no. 2 as a setpoint to controller no. 3. The following value is now entered in the input field of ADC 6 (of branch 8 in controller no. 3) using the programmer:

ADC 6 2.12

4.2 Maximum Number of Control Loops on the IP 252

The operating system of the IP can supervise a maximum of 8 control loops. Each control loop is assigned a sampling time by the user. The minimum sampling time is 4 ms, the maximum 32 s.

Each control loop uses up a certain percentage of the CPU resources of the IP 252. The total sum of resources used by the controllers should not exceed 100% of the CPU capacity.

How many percentage points a control loop uses up depends on the following influencing factors:

- Choice of structure (drive controller, . . .)
- Choice of sampling time (4 ms, 8 ms, . . .)
- Choice of branches (limit monitor, ...) within the structure
- Choice of functions (ramp function generator, . . .) within a branch

The PG displays the percentage loading of the CPU in order to provide an estimate of the CPU loading of the IP. The table included in the Appendix (Section 9) states to what extent (in %) each individual function loads the processor, given a sampling time of 4 ms. These data are however only a **rough** guide. **Exact** information as to whether all controllers in the IP can run without time problems is generated by the IP itself as follows:

If the FAULT lamp (Section 4.4) does not light up in the RUN state of the IP, then the loading is under 100%.

Illumination means momentary overloading. This can happen for instance when the PG or S5-CPU accesses the IP frequently. Overloading is detected by the operating system and "smoothed out" (see Section 4.4).

Overloading causes timing conflicts in the control loops of the IP. This means that the control loops **cannot** be processed at the sampling times specified by the user via the PG. In this case the operating system of the IP **automatically** lengthens the sampling time by 4 ms. This lengthening continues until the time conflict has ended. After this the control loops operate with the sampling times specified by the user.

The operating system can cope with any overload situation. The IP can be operated via the PG or PC under all circumstances.

In the case of a **permanent** as opposed to a temporary overloading, the operating system permanently lengthens the sampling times of all control loops. This indicates that the user has selected sampling times which are too small and thus overloaded the IP.

Note:

The selected control loop sampling time is not valid for all branches of the structure

Branches such as the speed controller (branch 5, AR) are processed with the set sampling time T_A , whereas the limit signal monitor is only processed during every eighth sampling interval (8 · T_A).

This relationship is represented in Sections 8 and 9 in the upper half of the diagram with "T_A, $2 \cdot T_A$ and $8 \cdot T_A$ ".

4.3 Input/Output Formats of the IP 252

The IP recognizes the following number formats:

- Time values
- Percentage values
- Dimensioned variables
- Dimensionless variables

4.3.1 Time values

The ranges which can be displayed on the PG are:0.1to999.9ms(milliseconds)0.001to9999.s(seconds)00.01to59.59h.m(hours.minutes)

4.3.2 Percentage values

The input/output is carried out with fixed decimal point.Inputrange: $\pm 0.01\%$ to $\pm 100.00\%$ Output range: $\pm 0.01\%$ to $\pm 200.00\%$

The number range of \pm 100% corresponds to a voltage range of \pm 10 V.

4.3.3 Dimensioned variables

It is possible to input and output a dimensioned variable (e.g. setpoint for a temperature controller). For this the PG requests the following information:

-0% = ?-100% = ?-ASC11 = ?

The values entered for 0% and 100% define a straight line. This specifies the value range for the dimensioned variable.

The example in Fig. 4.2 illustrates this. A temperature value is to be controlled. The user knows that the occurring temperature value varies in the range + 3,0 °C to - 2,0 °C. The setpoint and the actual values are to be input and output in °C. The following must be entered on the PG:

Input at PG

- 0% = 0.5 - 100% = 3.0 - ASCII = DEGC (maximum 6 characters)

The 0% value corresponds to the middle of the possible temperature range, the 100% value to the maximum value.

After these specifications the dimension of temperature can be specified directly (e.g. 2.01 °C).

Measuring point displays are then also converted to the temperature range (e. g. -3.00 °C). The output range in this example lies between +5.50 °C and -4.50 °C.

4.3 Input/Output Formats of the IP 252



Fig. 4.2 Example of dimensioned input/output via the PG

Notes on the correct selection of the 0% and 100% specification:

- Permissible range for the (0% / 100%) specification

to	± 10000
to	±1000.0
to	± 100.00
to	±10.000
to	±1.0000
to	±.00000
	to to to to to

- The permissible combinations for the (0% / 100%) specification:

After the 0% and the 100% values have been entered in the PG, the PG checks whether this **pair of values** is permissible. Only those pairs of values are permissible which make sense from the accuracy consideration and for which the specification of the 100% value is larger than the 0% value.

The checking of the accuracy is carried out according to the following procedure:

- Determination of the position of the decimal point for 0% and 100% values: K₁, K₂
- Multiplication of the 0% and the 100% values by 10^x, where x is the larger of the two numbers K₁, K₂.
- If the magnitude of both results of the multiplications \leq 10000 then the (0% / 100%) pair of values is sensible and permissible.

4.3 Input/Output Formats of the IP 252

Example 1:

0% = 0.1 100% = 12345	$K_1 = 1$ $K_2 = 0$	1. Determine position of decimal point
$0.1 \cdot 10^1 = 1$ $12345 \cdot 10^1 = 12$	3450	2. Multiplication with 10 [×]

Result: The (0%/100%) pair of values is not permissible!

Example 2:

0% = 0.01 100% = 10	$K_1 = 2$ $K_2 = 0$	1. Determine position of decimal point
$0.01 \cdot 10^2 = 1$ $10 \cdot 10^2 = 10^2$	00	2. Multiplication with 10 ^x

Result: The (0%/100%) pair of values is permissible!The following inputs/outputs are possible via the PG:0.010.90.9511.21.06

4.3.4 Dimensionless variables

There are dimensionless variables with and without a decimal point:

- Variables without decimal points have a range of 0 to \pm 32767.
- Variables with decimal points always contain two digits after the decimal point and have a range of ± 00.01 to ± 99.99.

Combinations:	Meaning:
 ○ RUN ⊗ STOP ○ FAULT 	The module is in the STOP mode (see Section 4.9)
⊗ RUN ○ STOP ○ FAULT	The module is in the RUN mode (see Section 4.9)
 ○ RUN ⊗ STOP ⊗ FAULT 	Both lamps light up immediately after the module power has been switched on. If no faults are present, the fault lamp extinguishes after a few seconds. This means that after switching the power on, the diagnostic rou- tines of the module could not detect any faults. If the fault lamp (FAULT) does not extinguish, then the module is defective.
⊗ RUN ○ STOP ⊗ FAULT	The loading of the module is partially too high; i. e. during those periods when the fault lamp lights up (momentarily), there are timing problems in the closed- loop controllers (see Section 4.2).
	The following alternative remedies are available:
	 Increase the sampling time of a control loop Delete a control loop Disable a control loop Switch individual functions off Switch individual branches off Limit the communication with the S5-CPU or the PG
Symbols:	
0	Lamp extinguished Lamp illuminated

4.5 Data Retention in the Memory Submodule

4.5.1 Retentive/non-retentive data

The memory submodule used in the IP 252 contains memory (EEPROM) which retains data when the voltage is switched off. The controller parameters for a maximum of 8 control loops are stored there.

These variables are listed in Table 4.1 for each individual control loop. The controller parameters stored in the EEPROM are known as "retentive" data. In contrast to this sort of data there is also "non-retentive" data, which is listed in Table 4.2. Non-rententive data is not stored in the EEPROM and are lost during a power failure, if no back-up battery is available.

The storage of controller parameters in the memory submodule is carried out fully automatically by the IP 252, without the user having to worry about it. The principle is explained briefly in Section 4.5.2.

Table 4.1: Retentive data of a control loop (see also Sections 4.10.7, 4.11.7 and 4.12.8 data words 0 to 167)

- Type of structure (drive controller, standard controller, ...)
- Sampling time of the control loop
- **Dimension specifications**
- Structuring of the control loop (state of the structure switches) _
- Addresses of the analog controller inputs "ADC 1, ..., ADC 8"
- Addresses of the analog controller outputs "DAC 1, ..., DAC 8"
- Constant of the control loop "KON X.Y _
- Assignment of the measuring points to the measuring sockets
- Assignment of the measuring points to the limit monitors

Table 4.2 NON-retentive data of a control loop (see also Sections 4.10.7, 4.11.7 and 4.12.8 data words 168 to 255)

Variable "VAR X.Y"

- Contents of analog inputs/outputs
- Binary inputs/output values "BITX.Y" "REL X.Y"
- **Relay states**
- "MP X" Measuring point values
- Past values of functions (smoothing, PID, ...)

4.5.2 Principle of data retention (see Fig. 4.2)

A workspace memory (RAM) is located in the IP, in which all the controller data is stored. This data can be subdivided into:

retentive data (see Table 4.1)

- non-retentive data (see Table 4.2)

Retentive data can be modified with CPU/CP and PGs (Fig. 4.3, 1 and 2). However the following retentive data cannot be entered in the STOP state of the IP:

- Structure type
- Sampling time
- Dimensions
- Structure switches
- Addresses for analog inputs/outputs

The remainder of the retentive data of Table 4.1 can also be modified in the RUN state of the IP.

Each input via the CPU/CP or PG is stored initially in the RAM of the IP. The operating system of the IP continuously compares the controller data of the module (RAM) with the controller data in the memory submodule (EEPROM). If a value differs then it is automatically updated in the memory submodule (Fig. 4.2, 3).

Note:

If random data are transferred cyclically from the S5 CPU to the IP 252 (e. g. KON10.1, KON5.KP etc.), it may not be desirable to dump these data on EEPROM. If this is the case, use of a special job no. during data transfer will prevent these data being dumped in the EEPROM of the user submodule. The reason for using this method for data transfer is that the EEPROM can survive only a limited number of write cycles (updating).

This mode (Section 5.2.3.2) is only possible with the submodule "Expanded drive controller structure with self-setting and standard controller structure (DRS/SR)" (MLFB 6ES5 374-0AB11).

After a user input via the CPU/CP or PG, there is a certain interval of time during which the retentive data in the memory submodule is updated. If a power failure does not occur during this (short) interval of time, then the description given under "Case 1" applies. If a power failure occurs during this interval of time, then the description under "Case 2" applies.

4.5 Data Retention in the Memory Submodule



Fig. 4.2 Data retention in the 252 IP

Case 1: NO power failure during the updating of the EEPROMs

The EEPROM of the memory module contains all the latest data required for the control loops according to Table 4.1.

Case 2: Power failure during the updating of the EEPROMs

In this case one must differentiate between whether the RAM of the IP is backed up or not. A battery in the power supply of the programmable controller is used for supplying the back-up voltage.

The RAM is supplied by a backup battery:

After the restoration of power, the EEPROM contains the most recent data for all the control loops as listed in Table 4.1. After power restoration there is no difference to case 1.

The RAM is not backed up:

After restoration of power, the EEPROM contains the most recent data listed in Table 4.1 for all control loops except for those whose updating was interrupted by the power failure. The data of the control loop during which the power failure occured has the same state in the EEPROM as **before** the last modification.

Comment to case 2:

If the memory submodule is pulled out with the IP supply voltage switched **"off"**, then it is **not** important whether RAM is backed up or not. The contents of the EEPROM are as follows:

The data for all control loops except for the one during which the power failure occurred, are the most recent.

The data of the control loop during which the power failure occured, has the same state as before the last modification.

4.6 Start-up Behaviour of the IP 252 (response to "power on")

4.6.1 Treatment of the controller data after "power on"

After switching the power "on", the operating system checks the IP for the presence of a user memory submodule. If no submodule is present or a submodule with the wrong identification (+ 28) is present, then the IP remains in the STOP mode. The IP can be accessed via the PG even when no submodule is plugged in!

If a **valid** memory submodule is plugged in, then the following **two** cases must be considered:

Case 1:

Assumption: The IP is powered up and the power fails. The submodule remains plugged in and the power is again restored.

Consequence: The controller data in the RAM of the IP and the memory submodule are identical. How current the data are, as compared to the last modification by the user, is described in Section 4.6.2.

Case 2:

The IP is powered up and the power fails. The submodule is removed when the power is "off" and another sub-Assumption: module with valid data is plugged in. Then the power is restored.

Consequence: In the following cases the controller data is copied from the memory submodule into the RAM of the IP:

- No battery is present
 - OR
- The IP was in the STOP mode before "power off"
- OR
- The stop switch of the IP was switched to stop in the unpowered state.

Note to case 2:

If the user wants to load new controller data into the IP, then the IP must be switched "off", the new memory submodule plugged in, the STOP switch moved to the STOP position and the power switched "on" again.

4.6.2 Start-up behaviour of the control loops after "power on" (Fig. 4.3)

After powering up, the IP goes into the RUN mode (green RUN LED lights up) or into the STOP mode (red STOP LED lights up).

The STOP mode is entered under the following conditions:

-	No ba	ittery	'is ava	ilable		(QR
	Barris .				 		<u> </u>

- The switch on the IP is in the STOP position OR OR
- The IP was in the STOP mode before power failure
- The power failure indication is not set

Before reaching the STOP mode, the controller data from the EEPROM of the memory submodule is copied to the RAM on the module. Also all the previous values, bits, relays and variables of the control loops are erased.

The RUN mode is entered under the following conditions:

_	Battery is available	AND
-	The switch on the IP is in the RUN position	AND
_	The IP was in the RUN mode before power failure	AND
_	The nower failure bit is set	ΔΝΟ

- The S5-CPU switches the BASP signal inactive i. e. the CPU is in the RUN mode

There are various ways of influencing the start-up response of a control loop from the PG. The following statements assume that the IP automatically goes to the RUN mode after "power on". The PG can be used for setting in each control loop whether warm restart is desired and in that case whether the warm restart criterion should be used.

4.6 Start-up Behaviour of the IP 252 (response to "power on")



Fig. 4.3 Start-up behaviour of the IP 252 after "power on"

4.6 Start-up Behaviour of the IP 252 (response to "power on")

The warm restart criterion is:

The actual values **before** and **after** power failure should not differ in magnitude by more than 25% of the actual value **before** the power failure.

I actual value $_{after NAU}$ - actual value $_{before NAU}$ | \leq | 0.25 x actual value $_{before NAU}$ |

If **no** warm restart is required, the operating system disables all control loops and resets the previous values in the corresponding controller data blocks, i. e. the IP goes into the RUN mode with disabled control loops. These control loops can be enabled from the S5-CPU via a command, which is transmitted by data handling blocks. The enabling is carried out individually for each control loop ("Controller cold restart").

Now the case is considered where the user has selected warm restart behaviour via the PG. If the warm restart criterion is then **not** used, then all previous values of the control loops are reset. The IP goes into the RUN mode and the control loops which were enabled before "**power off**" remain enabled and begin to operate from the start up mode ("Controller cold restart").

When the warm restart criterion is used, the operating system of the IP checks whether the criterion is fulfilled. If it is **not** fulfilled, then all the previous values of the control loops are reset. The IP goes into the RUN mode and the control loops which were enabled before **"power off"** remain enabled and begin to operate from the start up ("Controller cold restart").

If the warm restart criterion is fulfilled, **no** previous values are erased. The IP goes into the RUN mode and the control loops which were enabled before **"power off"** remain enabled and begin to operate again from the point at which they were interrupted by **"power off"** ("Controller warm restart").

Summary:

Controller cold restart means that the control loops begin to operate from the restart after switching the power on. This means that all the previous values of these control loops are reset.

Controller warm restart means that the control loops continue to operate with the old values after switching the power on. These values correspond to the state at the instant of the power failure. Several conditions must be fulfilled before any of the (maximum 8) control loops can carry out a warm restart.

The following applies for the IP 252:

- The RAM of the IP is backed up by a battery
- The IP is in the RUN mode at the instant of the power failure.

The following applies to the control loops:

- Warm restart is selected and the warm restart criterion is fulfilled.

The following applies to the S5-CPU:

- The CPU is in the RUN mode

4.7 Enabling/Disabling of the Control Loops with the Programmer

Individual control loops can be enabled or disabled via the PG from the "Operating mode" menu. This is possible in the RUN and in the STOP mode of the IP.

The command acts immediately in the RUN mode of the IP. If the command is given in the STOP mode of the IP, then it operates only when the IP goes to the RUN mode.

Example:

The following is entered during the STOP mode of the IP:

	R1	R2	R3	R4	R5	R6	R7	R8
ENABLE	Ν	Y	N	Y	-	-	-	-

When the IP subsequently goes into the RUN mode, the following happens: Control loops 2, 4 are enabled, i. e. they are processed Control loops 1, 3 are disabled, i. e. they are **not** processed

Note:

If, during configuration of the control loops, the programmer query "Warm restart after power failure" is answered with 'No', the relevant control loops R1 to R8 will be disabled at power recover. Re-enabling must then be effected from the programmer or the S5-CPU.

4.7.1 Disabling of a control loop in the RUN mode of the IP

If a control loop is disabled by the programmer in the "Controller processing" form (or "Mode" form in the case of the PG 615), this means **no** calculation is carried out for this control loop.

The response of the **analog outputs** assigned to this disabled control loop can be selected by the user. There is a menu for this purpose on the PG. There are two options for selection:

Option 1: the **analog outputs** remain in the state they had at disabling. **Option 2:** the **analog outputs** are reset, i. e. 0V is output.

If the user selects option 2, then in addition all measuring points and previous values of the control loop are reset.

4.7.2 Enabling a control loop in the RUN mode of the IP

The reaction of a control loop to being enabled depends on its past history.

Pre-history 1: The control loop was enabled during RUN of the IP and then disabled. When the control loop is again enabled, then two cases must be differentiated:

Case 1: The analog outputs of the control loop have retained the last value while the control loop is disabled. In this case, a check is made as to whether a warm restart of the controller is possible. If the warm restart criterion is fulfilled, then the control loop continues with the last values, which it had when it was disabled. The warm restart criterion is (as in Section 4.6): The actual value **before disabling** and the actual value **after enabling** should not differ in magnitude by more than 25% of the actual value before disabling.

If the warm restart criterion is **not** fulfilled, then a cold restart of the controller is carried out, i. e. all previous values of the control loop are reset.

Case 2: The analog outputs of the control loop were reset while the control loop is disabled (outputs at 0 V). This always requires a cold restart of the control loop as a consequence. This means that the previous values of the control loop are reset.

Pre-history 2: The control loop was never enabled in the RUN mode of the IP. In this case enabling always leads to a cold restart of the control loop.

4.8 RUN/STOP Mode of the Module

Both modes STOP and RUN of the IP can be selected via the switch on the module, via the PG or via the S5-CPU. The switch has the top priority. If for instance the RUN mode was selected via the PG and the switch was set to the STOP position, then the IP always goes to the STOP mode.

A transition from the STOP mode to the RUN mode caused by the **PG**, CPU or **switch always** triggers a **cold start** (Section 4.7.2). This means that all previous values, bits, variables and relays are reset. The control loop enabling however remains uninfluenced!

4.8.1 RUN mode

The following characteristics apply to the RUN mode:

- The analog outputs of the control loops are active.
- Individual control loops can be enabled or disabled.
- Enabled control loops are executed.
- Communication with the PG is possible.
- Communication with the S5-CPU is possible.
- Controller parameters are automatically saved on the EEPROM of the memory submodule.
- Constants, relays, bits, variables and measuring point assignments of the control loops can be modified.
- The structuring of a control loop is not allowed.

The IP can reach the RUN state in various ways. After "power on" the IP goes automatically into RUN, if the conditions of Section 4.6.2 are fulfilled:

If the IP is in the STOP mode, then there are various ways of going to RUN. It is assumed that a memory submodule with a valid identifier is inserted, and the S5-CPU is in the RUN mode. These ways are:

- The switch is moved to the RUN mode

- OR
- The PG gives the RUN command and the switch is in the RUN mode
- OR
- The S5-CPU gives the RUN command and the switch is in the RUN mode

4.8.2 STOP mode

The following characteristics apply to the STOP mode:

- All analog outputs of the module are connected to module earth via relays.
- Individual control loops can be enabled and disabled. Enabled controllers are not executed.
- Communication with the PG is possible.
- Communication with the S5-CPU is possible.
- Controller parameters are automatically saved on the EEPROM of the memory submodule.
- Constants, variables and measuring point assignments can be modified; this does not apply to bits and relays.
- The structuring of a control loop is not allowed.

The STOP mode of the IP is reached by various ways.

After "power on" the IP goes into STOP, if the conditions described in Section 4.6.2 are fulfilled.

The IP goes from the RUN mode into the STOP mode, due to the following:

- The S5-CPU goes to STOP (BASP active)
- OR
- The switch on the IP is set to STOP OR
- The voltage monitoring of the module signals a fault
- OR - The PG gives a STOP command
- OR
- A hardware fault occurs
- OR
- The S5-CPU gives the STOP command
- OR – The watchdog is triggered
- OR
- An access is made to a defective or missing analog module.

4.9 Explanation of the Symbols used in the Configuring Sheets (Section 8)

The basis of the description of the controller structures are the configuring sheets (Section 8) for these controller structures. The symbols and abbreviations used are described below.



REL 8.2

BIT 2 1

BIT

Main structure switch (configuring bit) for branch 13:

The switch (St 13) is used for selecting branches within a controller structure. The user determines via the programmer if the branch is to be executed or not.

Structure switch 1 in branch 8:

The switch (S 8.1) determines the signal flow within a branch. The switch position is only scanned by the PG if the corresponding branch is selected.

Note regarding the main structure switches. Modification of the switch position is only possible in the STOP state of the IP. The PG must be in the "Structuring" mode.

Relay 2 in branch 8:

The term relay (REL 8.2) is used to identify switches which can be modified in the RUN state of the control loop, i. e. during the time the IP is processing control loops, the signals in a control loop can be interrupted, switched through or switched over.

The relays are influenced by the control program of the CPU and from the PG.

Binary (input) value 1 in branch 3:

Binary (output) value 1 in branch 11:

The control loop recognises binary input variables and binary output variables. The states of the input bits (0/ 1) can be modified in the RUN state of the IP both from PG and also from the control program of the CPU. Binary output variables (0/1) are transferred to the control program of the CPU from the IP. They can be simultaneously observed with the PG.





Analog output 1 of the controller structure (digital-to-analog converter)

Each controller structure has a certain number of analog input/output variables (ADC 1, ADC 2, ... or DAC 1, DAC 2, . . .). The assignment of these inputs/outputs to the connected signal lines of the IP or the analog modules is carried out with the PG. This is only possible in the STOP state of the IP.

The following inputs are possible via the PG:

- 0, . . ., 7 The analog input/output variables are processed in the IP and are connected to channel numbers 0, ..., 7 at the terminal block. (Section 2.1.3.1.5)
- 128, . . ., 254 The analog input/output variables are processed in the analog module. The S5 addresses are in the range F080H to F0FFH. This is the peripheral range without process image.

Addressing is slot-coded. Address "128" corresponds to an analog input or output module in the slot next to the CPU and the second slot is then coded with "160" (= 128 + 32). The two's complement must be set as the format and sampling is performed cyclically.

The IP 252 can only access analog modules when used in the 115U-CPU. Depending on the CPU version only a limited number of IPs can access analog modules:



CPU	Number
944 941 to 942 B	3
otherwise	0

The following input is also possible in the case of user submodules with the structures "DRS/SR", wherever an **ADCn** is indicated in Sections 8.2 and 8.3 of the configuration documentation; RNo MPNo.

R No. is the controller number 1 to 8 and

M No. is the number of a measuring point of this controller structure.

This makes it possible to assign, for example, the processed actual value of controller No. 2 to controller No. 3 as a setpoint. The following value is entered by the programmer in the entry field of ADC 6 (of branch 8 in controller No. 3): ADC 6 2.12.

4.9 Explanation of the Symbols used in the Configuring Sheets



Constant value 1 in branch 10

The following numerical values can be input via the PG in the STOP and the RUN state of the IP:

- Timers (e.g. ramp-up time = 20 s)
- Percentage values (e. g. setpoint = 50.05%)
- Dimensioned variables (e.g. setpoint = 300.5 rev/min)
- Dimensionless variables (e. g. proportional value = 10.01)

(refer to Section 4.4 for available possible input formats)

Variable value 1 in branch 9

Setpoints can be input not only as analog signals but also as numerical values. These numerical values can be generated both by the PG and also by the control program of the CPU. If these numerical values are generated by the S5-CPU, then they are identified with "VAR". Variable values can be entered in the **STOP and the RUN** state of the IP.

The following values can be input:

- Percentage values (e. g. speed setpoint = 10.83%)
- Dimensioned variables (e. g. temperature setpoint = 1024°C)

(refer to Section 4.4 for available input formats)

Measuring point 1 of the controller structure

A series of measuring points are distributed over each controller structure. These measuring points can be used to observe the most important signals of the control loop.

- Measuring points are
- Percentage values
- OR
- Dimensioned variables

In the **RUN state of the IP** it is possible to assign **any** desired measuring points to limit monitors or measuring sockets with the PG. A recorder can be connected to the measuring sockets (on the front panel of the IP) and the signal can be recorded. Crossing of upper or lower limits by signals can be monitored with the limit monitors.

Note regarding the switch position for relays and function switches:

The position drawn in the configuring sheets is always the default position. A switch position can only be changed by an action on the part of the user:

- For structure switches, a branch or a function must be selected with the PG (=1).
- For relays, the corresponding bit must be active ("1"). This is possible using "Force" on the PG during the "Controller test" mode or via the S5-CPU.



4.10 Description of the Drive Controller Structure (DR)

The structure contains all functions required for controlling a drive, except for the current controller and the power stage. This means that depending on the requirements of the user, a **speed control system** (e. g. for mills, turbines) or a **velocity control system** (e. g. for paper machines, winders and foil machines) can be implemented.

The drive controller structure (Fig. 9.1) consists basically of **two cascaded closed-loop controllers.** Parameters can be assigned to each of the controllers of P, PI, PD or PID response. The **outer loop controller** (9) is used e.g. for position control, tension control or pressure control. One should mention at this stage that the numbers in brackets correspond to the branch number ((5) \doteq branch 5). A velocity control loop or a speed control loop can be implemented using the **inner loop controller** (5).

Upon a request by the CPU of the programmable controller, the closed-loop controller structure can be switched over to "direct tension control". The output of the inner loop controller (5) is then switched to limit the outer loop controller (9). The output of the outer loop controller (9) generates the manipulated variable (current setpoint).

4.10.1 Outer loop controller (9)

The **setpoint** (e. g. position setpoint) is input either via an A/D converter, or via the programmer or the CPU of the programmable controller. The **actual value** (e. g. actual position value) is sensed by an A/D converter. The **controller output** can be reduced in proportion to the actual speed value. This is used for speed-dependent adaptive control in foil machines.

4.10.2 Inner loop controller (5)

The following setpoint sources can be programmed:

- 1st channel: Output of the outer loop controller (9)
- 2nd channel: Setting up speed (6)
- 3rd channel: Inching speed (7)
- 4th channel: Armature current dependent component (11)

This component is used e. g. in conveyor belts and continuous casting processes (load regulation).

- 5th channel: Main setpoint (speed or velocity setpoint (8)).

This setpoint is input either via an A/D converter, via the programmer or via the programmable controller CPU. The acquired setpoints can be processed by a **ramp function generator** and/or a **smoothing module**. The ramp function generator module produces a ramp output from a step function at its input. This is required for

The ramp function generator module produces a ramp output from a step function at its input. This is required for instance during start up processes.

The smoothing module is used for "smoothing" the setpoint.

The control loop can be tuned to optimum disturbance response. Selection of a suitable smoothing time constant produces an optimum response to setpoint changes.

The actual value (10) (actual speed value) can be input either as a tacho voltage via the A/D converter or via a counter input. A smoothing module is used for suppressing any resonances. In addition, the high frequency disturbances to which the controller cannot respond are kept away from the PID module (10).

The **display function** (10) provides a steady display of the actual speed value via a measuring instrument connected to the D/A converter.

In the case of the speed control loop, the actual speed value (10) is used directly in the inner loop (speed) controller (5). If a velocity control is required, the current velocity is calculated from the actual speed value (3 a) and transmitted to the inner loop (velocity controller) as an actual velocity value.

The **controller output**, optionally evaluated with a factor (4), forms the main component of the current setpoint. This evaluation of the controller output produces a loop gain, as required e.g. during the field weakening operation of motors.

4.10.3 Current setpoint

The current setpoint which is generated by the IP 252 as a ± 10 V voltage at the D/A converter consists of the following:

- 1st channel: Main current setpoint (5)
- 2nd channel: Friction compensation (2)
- 3rd channel: Acceleration compensation (3 b); is used in velocity controllers (e.g. reeling and unwinding operations)
- 4th channel: Braking current modulation (1 b)
 - Instead of the summed output (1 a), an actual speed dependent braking current can be output as the manipulated variable.

Before the current setpoint is output as the manipulated variable, it can be converted and limited (1 b).

4.10.4 Additional functions

- Two user connected limit monitors (12), (13):

Each of the limit monitors can be assigned to any desired signal (measuring point) of the controller structure. The limit monitors contain 6 stages, which are specified via the programmers. The results of the limit monitors (overshoot or undershoot) are evaluated by the logic control program of the S5 central controller.

- Four pre-assigned limit monitors:

These limit monitors support the operator communication and control concept of the compact controller structures. The results of the monitors are used for instance by the CP 526 communications processors as inputs for the standard displays on the VDUs. The limit monitors monitor setpoints and actual values of the outer loop (9) and the inner loop (5) controllers. The danger and the warning limits are specified via the programmer in the planning stage.

- Thermal monitoring of the motor (11):

Using the actual armature current a thermal monitoring of the motor is possible. If one of the switching limits specified by the programmer is reached this is communicated to the logic control program.

- Two user assigned measuring sockets (14, 15)

Two measuring sockets are located on the front panel of the controller module. Any desired signals (measuring points) of the controller can be measured at these measuring sockets. The programmer is used to assign a particular signal to a particular measuring socket.

4.10 Description of the Drive Controller Structure (DR)

4.10.5 Detailed description of the drive controller structure

The following description refers to the configuring sheets (Section 8) for the drive controller structure. The symbols used here are explained in Section 4.9.

The three overview pages of Section 8 show all the branches of the drive controller structure. The shading in branches 1, 5, and 10 of the drive controller structure means that these branches **cannot** be switched off. These branches are always active! The precise representation of the structure can be found in Section 9 (Fig. 9.1) of the Appendix.

4.10.5.1 Branch 1: Controller output/current setpoint

Function:

The current setpoint (manipulated variable) is generated and output via an analog output channel. The current setpoint can be inverted with structure switch S1.1.

The limiting stage limits the current setpoint to values, which are specified by the user via the PG. The upper and lower limiting values are detected in **branch 5** (Section 4.10.5.5) by the PG. If the current setpoint crosses the limits, then this is taken into account in the inner loop controller (PID module) in **branch 5**; i. e. the corresponding overflow bits are set and the 1 component of the PID controller is disabled as long as an overflow bit is set.

Relay REL 1.1 is available for braking action. If the relay is active, then DAC2 outputs the current setpoint, which is linearly dependent on the instantaneous actual speed value. MP12 is multiplied by (~100) and by the constant CON1.1, with REL1.1 active. This means that 0% is output as the current setpoint when 0 speed is reached.

Input variables:

- Current setpoint component from branch 2
- Current setpoint component from branch 3
- Main current setpoint from branch 5

Braking compensation:

- CON1.1 The constant influences the magnitude of the braking current
- MP12 Actual speed from branch 10
- REL1.1 When active, the motor is braked to standstill.

Output variables:

- DAC2 Current setpoint (manipulated variable) after limiting.
- MP6 Magnitude of the braking current.
 - The actual speed value, multiplied by the constant CON1.1 and (-100) is the braking current.
- MP9 Current setpoint before limiting

4.10.5.2 Branch 2: Friction

Function:

This branch can be activated with relay REL 2.1 for compensating friction (stiction) forces. In order that the correct polarity of these current setpoint components is maintained even when the direction of rotation changes, the constant 2.1 is multiplied with the **sign** of the speed setpoint.

Input variables:

- CON2.1 The constant specifies the magnitude of the current setpoint component.
- REL2.1 When active, the current setpoint component is enabled.
- MP14 Speed setpoint from branch 8

Output variables:

- The output from **branch 2** is connected to the summation point of **branch 1**.

4.10 Description of the Drive Controller Structure (DR)

4.10.5.3 Branch 3: Acceleration compensation and diameter calculator

This branch consists of two sections, which are used for operating axel-driven upcoilers and downcoilers.

Functions:

a) Acceleration compensation, branch 3b

If rotating masses are accelerated (decelerated) an acceleration (deceleration) torque is required from the electric drive. If the rotating mass is connected by a web of material to a drive with a different mechanical time constant, this can produce fluctuations in tension in the web during acceleration or deceleration. To minimize these fluctuation, the drive is supplied with a current setpoint component dependent on the acceleration torque.

The speed setpoint from branch 5 is differentiated for this purpose. The result is acceleration. This is multiplied with the constant KON 3.1 and applied to branch 1 as acceleration current.

b) Diameter calculator, branch 3a.

A primary requirement in upcoiling and downcoiling is that the web material is kept at a suitable tension. The IP 252 does this by means of velocity control (speed control) with primary tension control. With this "direct tension control" (actual tension measurement via tension load cells or dancer roll), the tension is controlled with branch 9. If there is a dancer roll, the primary controller functions as a position controller. The tension is determined by the weight of the dancer roll or the load applied to it. The actual speed is matched to the coil diameter in branch 3a. Excitation during the coiling operation can be influenced via measuring point MP 15, which is then routed to a DAC via a measuring socket (branch 14 or 15). A precondition for coiling control is that the web speed be set by the driven machine.

Function sequence in the case of downcoiling

If the coil diameter decreases, the speed controller tries at first to maintain the speed since its input signals remain constant. This increases the web tension. The tension controller or position controller makes the appropriate adjustment and the speed is increased. This also increases the product n x d (MP 16). At the input to the summator in branch 3a, n x d is greater than the master reference voltage V_L at MP 14 and at this point the integrator runs from the set initial diameter (MP 15) downwards until the product n x d is again equal to V_L .

The actual value n x d for branch 5 is therefore smaller and so the drive is "faster". The correction value of the primary controller is decreased. During the coiling operation, n is therefore greater and d smaller; n x d always remains equal to V_L ! Branch 3a functions similarly in the case of upcoiling with the difference that, in this operation, the integrator functions upwards from a small initial diameter.

It is important that the new initial diameter be set at the beginning of a coiling operation (e.g. by the CPU control program). The level of the master reference voltage (MP 14) at max. production speed depends on the coiling ratio.

Example:

Diameter of empty mandrel		200 mm = 22.2%
Diameter of full coil		900 mm = 100%
Diameter ratio	=	4.5%
Max. master reference voltage	¥	22.2%

The master reference voltage can be influenced by means of the constant CON 8.2 in branch 8.

The diameter (MP 15) is only deleted in the STOP mode of the IP 252.

In the case of a warm restart after power failure, the old value is retained if the IP RAM has battery back-up.

Input variables

Acceleration compensation, branch 3b

- CON3.1 The constant determines the influence on the current setpoint

- MP 14 Velocity setpoint from branch 8

Diameter calculator, branch 3a

MP 12 Actual speed from branch 10

- -VAR 3.1 The diameter of a newly mounted coil must be entered here. The IP 252 calculates the current diameter in the case of up and down coiling, starting from this diameter.
- -REL 3.1 This relay influences the output of the integrator. When the relay is inactive, the currently calculated diameter is at the integrator output. When active, the output of the integrator is set to the value of variable 3.1. The diameter can be set again at any time.
- -BIT 3.1 If the bit is *0", the integrator is disabled. The last diameter calculated remains at the output. If the bit is set to "1", the integrator begins to work again from the last diameter calculated.

Output variables

Acceleration output, branch 3b:

-MP 7 Magnitude of the current setpoint component

Diameter calculator, branch 3a:

-MP 15 Current diameter of the coil

- MP 16 Velocity value (to the summator in branch 5).

4.10 Description of the Drive Controller Structure (DR)

4.10.5.4 Branch 4: Loop gain

Function:

The output of the inner control loop in branch 5 is evaluated and gives the main component of the current setpoint. Depending on the position of structure switch S4.1 various arithmetic operations can be carried out:

S4.1 inactive: (division in branch 5)

The signal (field current) input through an analog input channel is transmitted to a function generator and multipled with the constant CON4.1. The characteristic cannot be changed on the IP and is described in Section 4.10.6.5. This characteristic gives the approximate relationship between the field current and the magnetic flux of the D. C. motor. The shape of the characteristic is selected to fit a majority of the most commonly used motors (see Section 4.10.6.5).

S4.1 active: (multiplication in branch 5)

In the case of velocity control, the actual diameter calculated in **branch 3** (MP15) is multiplied with the constant CON 4.1. The result of this product is multiplied with the output variable of the control algorithm.

Input variables:

- ADC5 Field current

- CON4.1 The constant determines the influence of the arithmetic operation
- MP15 Actual diameter from branch 3

Output variables:

MP8 Operation on the controller output in branch 5

4.10.5.5 Branch 5: Speed controller/velocity controller

Branch 5 (and also branch 9) contains a relay (REL 5/9), which is only active in a special application ("Direct tension control"). Section 4.10.5.16 is devoted to this application. Therefore in the description below this relay is assumed to be inactive.

Function:

The instantaneous control deviation is determined in the summation stage. It is calculated from the difference between the setpoint and the actual value (see page 2 on branch 5 in Section 8.1). The setpoint consists of the outputs of branches 6, 7, 8, 9 and 11, the actual value is the output of branch 3 or 10. If the actual value comes from branch 3, then it is a velocity control system otherwise it is a speed control system.

The setpoint and the actual value are each monitored by a preassigned limit monitor. The function of this monitor is described in **Section 4.10.6.1.**

If the relay REL5.1 is inactive, then the output of the summation stage goes to the PID controller. For commissioning purposes the relay can be made active. Then the constant CON5.1 goes to the PID controller input.

The PID controller can be assigned P, PD, PID or PI control action by setting various parameters to zero:

TN = 0 I component not active

TV = 0 D component not active

Both the limits CON5.B+ and CON5.B- limit the manipulated variable in **branch 1**. If the manipulated variable in **branch 1** crosses one of the limit values, then the corresponding bits BIT5.UE+ and BIT5.UE- of branch 5 are set. The PID controller in branch 5 then disables its integrator. This prevents "wind up" of the integrator.

The output of the PID controller is operated on by the output of branch 4, if branch 4 was selected. If branch 4 was not structured then no operation is carried out, the controller output is connected to branch 1 without modification. Evaluation: Multiplication if S4.1 = 1

Division if S4.1 = 0

The output of branch 5 is the main component of the current setpoint.

Input variables:

PID controller module:

- CON5.KP Proportional value

influence the behaviour

- CON5.TN Integrating time of the PID controller
- CON5.TV Differentiating time
- CON5.B+ The constant determines the upper limit for the limiting in branch 1.
- CON5.B- The constant determines the lower limit for the limiting in branch 1.
- BIT5.RF The bit disables or enables the PID controller. The controller is enabled, when the bit is active. When disabled, the controller produces 0% of its output and resets its internal memory.

Setpoint limit monitor:

- CON5.SOG Upper limit
- CON5.SUG Lower limit

4.10 Description of the Drive Controller Structure (DR)

Actual value limit monitor:

- CON5.OW Upper warning limit
- CON5.UW Lower warning limit
- CON5.OG Upper danger limit
- CON5.UG Lower danger limit

Miscellaneous:

- CON5.1 When relay REL5.1 is active, the constant works on the input of the PID controller. (Start-up value).
- REL5.1 When the relay is active, it switches the constant CON5.1 to the PID controller input.
- REL5/9 With this relay, one can switch over to "Direct tension control" (see Section 4.10.5.16).

Output variables:

PID controller module:

- BIT5.UE+ This bit is active if the manipulated variable (MP9) in branch 1 crosses the upper limit CON5.B+ (in branch 1). The integrator in the PID controller is then frozen.
- BIT5.UE- This bit is active if the manipulated variable in branch 1 crosses the lower limit CON5.B- (in branch 1). The integrator in PID controller is then frozen.

Setpoint limit monitor

- BIT5.SOG The bit is active if the setpoint crosses the upper limit.
- BIT5.SUG The bit is active if the setpoint crosses the lower limit.

Actual value limit monitor

- BIT5.OW The bit is active if the actual value crosses the upper warning limit.
- BIT5.UW The bit is active if the actual value crosses the lower warning limit.
- BIT5.OG The bit is active if the actual value crosses the upper danger limit.
- BIT5.UG The bit is active if the actual value crosses the lower danger limit.

Miscellaneous:

MP10 Main current setpoint (input of the summation stage in branch 1)
 MP11 Input of the PID controller (control deviation)

Note:

The bits BIT5.SOG to BIT5.SUG are not evaluated by the standard function block FB:FORCE (Section 5.1).

4.10.5.6 Branch 6: Setting-up speed

Function:

When relay REL6.1 is active, the constant CON6.1 is switched to the summation stage in branch 5.

Input variables:

- CON6.1 Constant used as the setting-up speed setpoint
- REL6.1 Relay used to switch the constant CON6.1 to the speed controller, branch 5 (control deviation).

Output variables:

- The result of branch 6 is connected to the summation stage in branch 5.

4.10.5.7 Branch 7: Inching speed

Function:

If relay REL7.1 is active, then the constant CON7.1 is switched to the summation stage in branch 5.

Input variables:

- CON7.1 Constant used as the inching speed setpoint.
- REL7.1 Relay used to switch the constant CON7.1 to the speed controller, branch 5 (control deviation).

Output variables:

- The result of branch 7 is connected to the input of the summation stage in branch 5.

4.10 Description of the Drive Controller Structure (DR)

4.10.5.8 Branch 8: Speed/velocity setpoint

Function:

The branch generates the main setpoint for the inner loop controller in branch 5.

Relay REL8.3 is used to select whether the setpoint is an **analog** or a **digital** input. In the case of an analog input (REL8.3 inactive) the IP inputs the value via ADC6.

In the case of a digital input (REL8.3 active) relay REL8.1 can be used to decide whether the setpoint comes from the PG (CON8.1) or from the logic control program of the S5-CPU (VAR8.1).

Further processing of the setpoint is only carried out if relay REL8.2 is active. The setpoint can be enabled or disabled with the relay.

The setpoint input via ADC or VAR8.1/CON8.1 can be transmitted via a ramp-function generator or a smoothing block or via both simultaneously. The structure switches S8.1 and S8.2 determine which block is selected.

The processed setpoint (MP17) is multiplied by the constant CON8.2 and then transmitted to branch 5. If structure switch S8.3 is active, then the processed setpoint (MP17) is output via an analog output channel (DAC5).

The ramp-function generator block and the smoothing block are described in detail in Section 4.10.6.

Input variables:

Setpoint input:

- ADC6	For analog setpoint input, the signal is input via ADC6.
- REL8.1	The source for the digital setpoint is selected by the relay. If the relay is inactive, the value comes from the PG (CON8.1).
- REL8.3	The relay determines whether the setpoint input is analog (relay REL8.3 inactive) or digital (relay REL8.3 active).
- REL8.2	When active, the relay allows the setpoint to be processed further.
- CON8.1	For digital setpoint input (REL8.3 active) and with relay REL8.1 inactive, the PG is the source of the setpoint (CON8.1).
- VAR8.1	For digital setpoint input (REL8.3 active) and with relay REL8.1 active, the logic control program of the S5-CPU is the source of the setpoint.
- CON8.2	Multiplication of the processed setpoint by a constant.
Ramp-function	generator:
- CON8.TR	Ramp-down time
- CON8.TH	Ramp-up time
- CON8.ZUW	Increment
	see Section 4.10.6.3
- BIT8.HOE	Increase bit

- BIT8.TIE Decease bit
- BIT8.LOE Reset
- MP12/16 Actual speed/velocity

Smoothing block:

- CON8.TVZ Delay time see Section 4.10.6.2

Output variables:

- MP14 Magnitude of the setpoint after optional processing by the ramp-function generator block and/or the smoothing module. This value is transmitted to the summation stage in branch 5.
- MP17 Magnitude of the setpoint directly after being input.
- DAC5 For active structure switch S8.3, the processed setpoint is output to an analog output.

4.10 Description of the Drive Controller Structure (DR)

4.10.5.9 Branch 9: Outer loop (primary) controller

Branch 9 (and also branch 5) contains a relay REL 5/9, which is only active in a special application ("Direct tension control"). Section 4.10.5.16 is devoted to this application. Therefore in the description below this relay is assumed to be inactive.

Function:

The control deviation is determined in the summation stage. The actual value is input via ADC1. The setpoint can be input either as an analog variable (S9.2 inactive) or digital variable (S9.2 active). For digital setpoint input, the state of relay REL9.1 determines whether this value comes from the S5-CPU (VAR9.1) or from the programmer (CON9.1).

The setpoint and the actual value are each monitored by a preassigned and non-optional limit monitor (see page 2 on branch 9 in Section 8.1). The operation of both these limit monitors is described in **Section 4.10.6.1**.

The control deviation (output of the summation stage) is used as the input by the PID controller.

The PID controller can be assigned, P, PD, PID or PI control action by setting various parameters to zero:

- TN = 0 | component not active
- TV = 0 D component not active

The controller output is limited by CON 9.B+ and CON 9.B- and then multiplied before it reaches the summation stage of branch 5. The type of this evaluation can vary:

multiplication by a constant is possible via the PG value CON 9.2. However, it is also possible to make the operation proportional to the instantaneous speed value (MP 12 from branch 10).

If the signal reaches the limit, the relevant bit, BIT9.U+ or BIT9.U-, will be set. The PID controller then disables the integrator. In this way "wind up" of the integrator is prevented.

Input variables:

Setpoint input:

- ADC2 Setpoint input if analog setpoint input mode was selected (\$9.2 inactive) during structuring.
- REL9.1 The source for the digital setpoint is selected by the relay. If the relay is inactive, the value comes from the PG.
- CON9.1 For digital setpoint input and with relay REL9.1 inactive, the PG is the source of the setpoint (CON9.1).
- VAR9.1 For digital setpoint input and with relay REL9.1 active, the S5-CPU is the source of the setpoint (VAR9.1).

Actual value input:

- ADC1 The actual value is always input as an analog variable.

PID controller:

- CON9.KP Proportional gain
- CON9.TN Integral-action time
- CON9.TV Derivative-action time
- CON9.B+ The constant determines the upper limit for the limiting.
- CON9.B- The constant determines the **lower** limit for the limiting.
- BIT9.RF The bit enables or disables the PID controller. The controller is enabled if the bit is active. In the disabled state, the controller outputs 0% and resets its internal memory.

Setpoint limit monitor:

- CON9.SOGL Upper limit
- CON9.SUGL Lower limit

Actual value limit monitor:

- CON9.OWL Upper warning limit
- CON9.UWL Lower warning limit
- CON9.OGL Upper danger level
- CON9.UGL Lower danger level

Multiplication of the controller output:

- CON9.2 This value is multiplied with the controller output if structure switch S9.3 is active.
- MP12 The controller output is multiplied with the actual speed value input in branch 10 if structure switch S9.3 is inactive.

Miscellaneous:

- REL5/9 This relay can be used for switching over to "Direct tension control".

4.10 Description of the Drive Controller Structure (DR)

Output variables:

PID controller:

- BIT9.UE+ The bit is set when the output of the PID controller crosses the upper limit CON9.B+. The integrator in the PID controller is then frozen.
- BIT9.UE- The bit is active when the output of the PID controller crosses the lower limit CON9.B-. The integrator in the PID controller is then frozen.

Setpoint limit monitors:

BIT9.SOG
 The bit is active when the setpoint crosses the upper limit.
 BIT9.SUG
 The bit is active when the setpoint crosses the lower limit.

Actual value limit monitors:

- BIT9.OW	The bit is active when the actual value crosses the upper warning limit.
– BIT9.UW	The bit is active when the actual value crosses the lower warning limit.
– BIT9.OG	The bit is active when the actual value crosses the upper danger limit.

BIT9.UG The bit is active when the actual value crosses lower danger limit.

Miscellaneous:

- MP1 Actual value of the outer loop controller
- MP2 Setpoint of the outer loop controller
- MP3 Control deviation of the outer loop controller
- MP4 Input of the summation stage in branch 5

Note:

The bits BIT9.SOG to BIT9.SUG are not evaluated by the standard function block FB:FORCE (Section 5).

4.10.5.10 Branch 10: Actual speed value

Function:

The actual speed value can be input via an analog input channel (ADC3) as a tacho voltage or via the pulse detection input as a pulse sequence. If required, the smoothing block can be used to smooth the actual value. Then the signal is multiplied by a constant (CON10.1). If relay REL 10.1 is inactive, the result of the multiplication in the case of a speed control system goes to branch 5, in the case of velocity control to branch 3.

For display purposes the actual speed value (MP12) is processed further. It is multiplied by a constant (CON10.3), then transmitted via the display block and output via the analog output channel DAC1.

If relay REL10.1 is active, the constant CON10.2 goes to branch 3 or branch 5. Relay REL10.1 is used during start up.

The display and smoothing blocks are described in Section 4.10.6.4.

Input variables:

- CON10.1_ The constant is used for normalizing the actual speed value.
- CON10.2 This value can be input for commissioning purposes via relay 10.1.
- CON10.3 The constant is used for calibrating the display via DAC1.
- CON10.4 Rated speed in revolutions per second.
- CON10.5 The number of index lines divided by 100. Both constants CON10.4 and CON10.5 are used for calibrating the digital actual speed value input. At rated speed the block outputs 100%. (Example: CON10.5; 5 ≙ 500 index lines).
- CON10.TVZ Input variable of the smoothing block, see Section 4.10.6.2.
- ADC3 Address of the analog input channel used for sensing the tacho voltage
- DAC1 Address of the analog output channel used for displaying the actual speed value.
- REL10.1 When active, this relay activates constant CON10.2.

Output variables:

- MP12 This is the processed actual speed value.
 - It is effective at the input of either branch 3 or branch 5. In addition the value can be output via an analog output channel.
4.10 Description of the Drive Controller Structure (DR)

4.10.5.11 Branch 11: Actual armature current value

Function:

The actual value of the armature current is input via ADC4. It should be routed via the input terminals 3 and 4 (channel 1) since actual value filtering is possible in the terminal block. The actual current value is used for thermal monitoring of the machine and/or for injection in the summator in branch 5.

If applied to the summator in branch 5, the actual current value is used, for example, for characteristic manipulation or, in the case of voltage controll, for (I x R) compensation. A signed actual current value is required in the case of a 4-quadrant drive. The influence of the actual current value can be influenced by constant CON11.3.

Using the armature current, a thermal monitoring of the motor is possible (S11.2 active). For this purpose the armature current is substituted in an equation. This equation generates the approximate temperature response of the armature winding. When the limiting value is reached (CON11.1), bit 11.1 becomes active.

A more detailed description of the equation is given in Section 4.10.6.6.

Input variables:

Thermal monitoring:

- CON11.1 The constant gives the value from which the thermal monitor sets bit 11.1.
- CON11.2 The constant is a characteristic of the motor. It is a criterion for how quickly the motor warms up.

Miscellaneous:

- CON11.3 The constant is multiplied by the armature current when S11.1 is active.
- ADC4 Address of the analog input channel used for the actual armature current.

Output variables:

- BIT11.1 This bit is set, when the thermal monitor has reached the limit CON11.1. When the bit is set, the maximum permitted heating of the armature has been reached.
 MP5 The actual armature current value after multiplication by constant CON11.3. This value is used as the input of the summation stage in branch 5.
- MP13 Actual armature current value input via ADC4.

4.10.5.12 Branch 12: Limit monitor 1

Function:

The limit monitor monitors the value at any desired measuring point. A maximum of **six** limits can be used. The no. of the monitored measuring point can be modified in the RUN mode of the IP at any time. The function is described in detail in **Section 4.10.6.7**.

Input variables:

- MPNO. No. of the measuring point to be monitored (1 ... 17)

Maximum of 6 output bits

- CON12.1 - CON12.2
- CON12.3 Maximum of 6 limit values
- CON12.4
- CON12.5 - CON12.6
- CON12.7 Number of limiting values

Output variables:

- BIT12.1
- BIT12.2
- BIT12.3
- BIT12.4
- BIT12.5
- BIT12.6

4.10 Description of the Drive Controller Structure (DR)

4.10.5.13 Branch 13: Limit monitor 2

Function:

The limit monitor monitors the value at any desired measuring point. A maximum of **six** limits can be used. The no. of the monitored measuring point can be modified in the RUN mode of the IP at any time. The function is described in detail in Section **4.10.6.7**.

Input variables:

- MPNO No. of the measuring point to be monitored (1... 17)

- CON13.1
- CON13.2
- CON13.3 Maximum of 6 limit values
- CON13.4
- CON13.5
 CON13.6
- CON13.7 Number of limiting values

Output variables:

 BIT13.1 BIT13.2 BIT13.3 BIT13.4 BIT13.5 BIT13.6	Maximum of 6 output bits

4.10.5.14 Branch 14: Measuring socket 1

Function:

The value of any desired measuring point can be output via an analog output channel. The no. of the measuring point can be modified any time during the RUN mode of the IP.

Input variables:

- MPNO	No. of the measuring point, which is to be recorded (1 17)
– DAC3	Address of the analog output channel at which the value of the measuring point is to be output.
	Measuring socket 1 is permanently connected to the DAC channel 5.

4.10.5.15 Branch 15: Measuring socket 2

Function:

The value of any desired measuring point can be output via an analog output channel. The no. of the measuring point can be modified any time during the RUN mode of the IP.

Input variables:

– MPNO	No. of the measuring point, which is to be recorded (1 17)
- DAC4	Address of the analog output channel at which the value of the measuring point is to be output.
	Measuring socket 2 is permanently connected to the DAC channel 6.

4.10.5.16 Special case: Direct tension control

In the case of a velocity control system (branch 3 active), one can switch over to "Direct tension control". Switchover is carried out by relay REL 5/9 from the control program of the S5-CPU.

When relay REL 5/9 is active the following occurs:

- Measuring point MP10 of the velocity controller in branch 5 is used by the outer loop controller in branch 9 either as the upper **or** lower limit. The state of the structure switch S9.1 determines whether the lower or upper limit is specified by MP10.
- Measuring point MP4 of the outer loop controller in branch 9 becomes the input of branch 1. MP4 is therefore the main component of the current setpoint.

This is illustrated by **Fig. 4.4.** This shows the case where the **lower** limit of the controller from branch 9 is determined by the controller in branch 5 (S9.1 inactive). The upper limit is then the constant CON9.B+, which was specified via the PG. When structure switch S9.1 is active, then the **upper** limit of the controller from branch 9 is determined by the controller in branch 9 is determined by the controller



Fig. 4.4 Direct tension control (relay 5/9 active)

Example: \$9.1 inactive

4.10 Description of the Drive Controller Structure (DR)

4.10.6 Functions of the drive controller

4.10.6.1 Pre-assigned limit monitors in branches 5 and 9

The results of these limit monitors are used by a CP 526 for display purposes. The output bits **cannot** be read from the standard FB used with the logic program (Section 5.1).

Function of the actual value limit monitor:

Four limits can be specified via the PG:

- Upper warning limit
- Lower warning limit
- Upper danger limit
- Lower danger limit

Each of these limits is assigned a bit. If a signal **crosses** the **upper** warning/danger limit, then the "Upper warning/danger limit crossed" bits are set. In all other cases they are reset. When the signal crosses the **lower** warning/danger limit, then the "Lower warning/danger limit crossed" bits are set. In all other cases they are reset.

Function of the setpoint limiting monitor:

Two limits can be specified via the PG:

- Upper limit
- Lower limit

Both limits are assigned two bits. When the **upper** limit is **crossed** the "Upper limit crossed" bit is set, otherwise it remains reset. When the **lower** limit is crossed, the "Lower limit crossed" bit is set, otherwise it is reset (Fig. 4.5).





4.10 Description of the Drive Controller Structure (DR)

4.10.6.2 Filter (see Fig. 4.6)

Function:

The filter smoothes an analog variable using a first order delay function.

Explanation of function parameters

Type of variable	Symbol	Description	Number format	Setting range
Parameter	TVZ	Filter time constant	Time	4 ms to 99hrs 59min

Explanation of function input/output variables

Type of variable	Symbol	Description	Number format	Setting range
Input variable	X (t)	Submodule input variable to be filtered	variable-dependent	-100% to +100%
Output variable	Y(t)	Filtered submodule output variable	variable-dependent	- 100% to + 100%



X(t)







4.10.6.3 Ramp-function generator

Function: (Fig. 4.7)

The ramp-function generator produces a ramp as the output signal y(t) from an input step change x(t).

The slope of the positive ramps is determined by the constants (ZUW, TH) and of the negative ramps by the constants (ZUW, TR).

Positive ramps are where the output value y(t) changes towards increasing speed (±100%). Negative ramps are where y(t) changes towards decreasing speed (±0%).

The constant ZUW (increment) specifies the percentage value which is reached after expiry of the negative (TR) or positive (TH) ramp times, when a 100% step is connected to the input of the ramp-function generator.

In Fig. 4.7 (diagrams 1 to 4) several examples are included. They illustrate the influence of the constants ZUW, TR and TH.

- The ramp-function generator takes into account the actual value (MPx). This guarantees the fastest possible tracking of the setpoint y(t) by the actual value i(t). When ramping down, the actual value is taken into account, if it is less than the momentary ramp value calculated by the ramp-function generator. When ramping up, the actual value is taken into account if it is greater than the momentary ramp value calculated by the ramp-function generator. This procedure is explained in Fig. 4.8 (diagrams 1 to 5).
- Fig. 4.9 shows how the ramp-function generator behaves if the input signal is changed **before** the output signal has reached its final value.

The actual value is also taken into account here.

Explanation of function parameters and binary variables

Type of variable	Symbol	Description	Number format	Setting range
Parameter	CONTH CONTR CONZUW	Ramp-up time Ramp-down time Ordinates of the ramp-function generator, i.e. the ramp value achieved in the time TH or TR at 100% input step change (thus determining the ramp slope)	Time Time variable- dependent	0.1 ms to 99hrs 59min 0.1 ms to 99hrs 59min 0 to + 100%
Binary input signals	BITHOE BITTIE BITLOE	Higher bit, BH = 1 starts rising ramp Lower bit, BL = 1 starts falling ramp Delete bit, BD = 1 effects switch from manual to automatic mode	Bit Bit Bit	0/1 0/1 0/1

Explanation of function input/output variables

Type of variable	Symbol	Description	Number format	Value range
Input variables	X(t)	Current setpoint	variable-	- 100% to + 100%
	i(t)	Current actual value (MP12 or MP16)	variable- dependent	- 100% to + 100%
Output variable	Y(t)	Output value (ramp value)	variable- dependent	- 100% to + 100%

4.10 Description of the Drive Controller Structure (DR)



Fig. 4.7 Ramp-function generator for <u>drive controller</u> Assumption: Actual value referencing not sensible!

4.10 Description of the Drive Controller Structure (DR)



Fig. 4.8 Ramp-function generator actual value referencing

4.10 Description of the Drive Controller Structure (DR)



Fig. 4.9 Ramp-function generator Changing the input before the output has reached its final value 4.10 Description of the Drive Controller Structure (DR)

- The ramp-function generator has three binary input signals with which the output y(t) can be influenced (independently of the input x(t)).
 - If the HOE bit is active, then the output y(t) ramps to the + 100% limit. The actual value is not taken into account (MPx).
 - If the TIE bit is active, then the output ramps to the -100% limit. The actual value is not taken into account.
 - If the HOE and TIE bits are both active simultaneously, then the output remains at the last value;
 - i. e. no ramp is generated
 If the LOE bit is active, a change of mode is made from manual to automatic (i. e., the setpoint is approached via the preset parameters T_H, T_R an ZUW), as long as the HOE and TIE bits are inactive.
 The actual value is taken into account in this case.
 - Resetting of the bit causes the output y(t) to ramp to the input value x(t). The actual value is also taken into account here. - The HOE and TIE bits have priority over the LOE bit.

The function of the bits is illustrated in Fig. 4.10 (diagrams 1 to 2).



4.10 Description of the Drive Controller Structure (DR)

referencing

Bild 4.10 Ramp-function generator Function of HOE, TIE and LOE bits

4.10 Description of the Drive Controller Structure (DR)

4.10.6.4 Display

Function:

The display function provides a non-flickering display of the actual speed value. The input signal to the display is output as a rounded signal.

4.10.6.5 Characteristic curve

Function:

The characteristic curve stage transforms an analog input variable x (field current) into an analog output variable y. The function y = f(x) used has the following characteristics:

- Linear range

y≧0 for $0 \leq x \leq 100\%$ $-100\% \leq x \leq 0\%$ y = 0 for $0 \leq x \leq \frac{100}{3} \%$ y = 3/2x for

- Parabolic region $y = -\frac{9}{800} (x - 100)^2 + 100 \text{ for } \frac{100}{3}\% \le x = \le 100\%$

The curve is shown in Fig. 4.11.

The curve is also called the normalized excitation curve. It represents the relationship between the field current and the flux of a d. c. motor. The curve is an approximation which is valid for most d. c. motor types.

4.10 Description of the Drive Controller Structure (DR)

Value table:



Fig. 4.11 Normalized excitation curve

4.10 Description of the Drive Controller Structure (DR)

4.10.6.6 Thermal monitoring

When current flows through an electric machine, the temperature rise can be described approximately using the e function. This "thermal image" is used to regulate the temperature rise in the machine in a calculation involving the armature current and the constant CON 11.2 (thermal time constant) according to the following equation

Temperature rise = $i_{armature}^2 \cdot (1 - e^{-\frac{t}{T}})$.

If the permissible temperature limit (temperature rise) is exceeded, bit 11.1 is set. The temperature limit is given with the constant CON 111. A temperature limit is selected such that under operation with nominal current the temperature limit is never quite reached (or theoretically would be only after an infinite period). Cooling is expressed by the equation $i^2 \cdot e^{-\frac{1}{4}}$

Example:

Nominal thyristor current = $500 \text{ A} \triangleq 10 \text{ V} \text{ I}_{\text{IST}} \triangleq 100\%$ = $400 \text{ A} \cong 8 \text{ V} \mid_{1\text{ST}} \cong 80\%$ Nominal motor current Thermal time constant: 30 min (CON 11.2)

Temperature rise curve with nominal current:

Temp. rise = $i_N^2 x (1 - exp - \frac{t}{30 \text{ min}}) = \frac{80 \cdot 80}{100} \% (1 - exp - \frac{t}{30 \text{ min}}) = 64 \% (1 - exp - \frac{t}{30 \text{ min}})$ Temperature rise curve at, e. g., 1.2 I_N = 480 A (= 96%) Temp. rise = 92.16 % (1 - e - $\frac{t}{30 \text{ min}}$)

It can be seen from Fig. 4.12 that, when operating with 1.2 x I_N, bit 11.1 is set after approximately 36 minutes. The temperature rise value is only reset when the module is in STOP status. If the IP RAM has battery backup, the old value will be retained on "restart after power failure".

4.10 Description of the Drive Controller Structure (DR)





Fig. 4.12 Thermal monitoring

.

4.10.6.7 Limit monitor

Function: (Fig. 4.13)

The value of a measuring point MPx is checked against six limit values GW(i). If for positive limit values MPx > GW(i) or for negative limit values MPx < GW(i), then the corresponding limit value bit B(i) is set.

 $\begin{array}{ll} - \ GW(i) \geqq 0: & MPx \leqq GW(i) \rightarrow B(i) = 0 \\ & MPx > GW(i) \rightarrow B(i) = 1 \end{array}$ $- \ GW(i) < 0: & MPx \geqq GW(i) \rightarrow B(i) = 0 \\ & MPx < GW(i) - B(i) = 1 \end{array}$ for $1 \leqq i \leqq N$

- The number N of limit values is defined by: $1 \leq N \leq 6$
- Unused limit value bits are set to zero: B(i) = 0 for i > N

Explanation of function parameters:

Type of variable	Symbol	Description	Number format	Setting range
Parameter	CON 12.7 (or 13.7) CON 12.1 (or 13.1) :	Number of preset limit values Limit value 1 :	no unit variable-dependent (or %)	1 to 6 - 100% to + 100%
	CON 12.6 (or 13.6)	: Limit value 6		:

Explanation of function input/output variables:

Type of variable	Symbol	Description	Number format	Value range
Input variable	Xe	Input value to be tested	variable-dependent (or %)	- 100% to + 100%
Binary output signals	Bit 12.1 (or 13.1)	Limit value bit 1 :	Bit :	0/1 :
	Bit 12.6 (or 13.6)	: Limit value bit 6	: Bit	: 0/1

4.10 Description of the Drive Controller Structure (DR)



Fig. 4.13 Limit monitor of the drive controller structure

4.10 Description of the Drive Controller Structure (DR)

4.10.7 Data block of the drive controller (DR)

The data block contains all the data of the **DR** controller structure. If the contents of these data words have to be read or overwritten by the CPU, access to these internal IP 252 data can be effected with the help of data handling blocks (Section 5.2).

15 14 13 12 11 10 5 8 7 6 5 4 3 7 1 I Configuration code (DRIVE: 101.) I <th>)ata</th> <th>L</th> <th></th>)ata	L	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 I Configuration code (ORIVE: 101.) I I I I I I I Version number I I I I I I I I Status word I I I I I Estructure I I I I Error form word I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I	WQ	γ¢	
15 14 12 11 10 9 8 7 6 5 4 3 2 1 0 1 Configuration code (ORIVE: 101.) I <td>add</td> <td>ire:</td> <td>\$\$</td>	add	ire:	\$\$
I Configuration code (ORIVE: 101.) I Configuration number I Version number I Status word I Status word I Error form word I Error form word I Error form word I I I		I	
I Version number I I I Status word I I I Status word I I I Error form word I I Error form word I I I I I I CODE I Error form word I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I Sampling time /2.5 ms (32 B1T-0CH) I I I I I Sampling time of the factest branch (16 B1T-0CH) Time value I I I I I Image: Ima	DW	v o	
I I Status word I I I Error form word I BESY I Error form word I I Error form word I I Error form word I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I Sampling time /2.5 ms (32 BIT-0CH) I I I I I Sampling time of the fastest branch (16 BIT-0CH) Time value I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I	DW	1	
I I Status word I I I Error form word I ESV- Error form word I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I OCM word I I Sampling time /2.5 ms (32 BIT-OCM) I I Sampling time of the fastest branch (16 BIT-OCM) Time value I Time format I I I Time format I I Time format I I I I Time format I I I I I I			
I I Error form word 1 BESY- CODE I Error form word 1 I I I I I I I I I I I I I I I I I I I	DW	2	
EESY Error form word I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I Sampling time /2.5 ms (32 BIT-OCH) I I Sampling time of the fastest branch (16 BIT-OCH) I I Time format I I Hinimum pulse duration (16 BIT-OCH) Time value I Time format I I Time format I I Hinimum pulse duration (16 BIT-OCH) Time value I Hinimum pulse duration (16 BIT-OCH) Time value I Hinimum pulse duration (16 BIT-OCH) I	ЮW	3	ţ
cool i cool i i i i i <t< td=""><td>กษ</td><td>4</td><td>1</td></t<>	กษ	4	1
I I I I I I I I I I I I I I I I I I I Sampling time /2.5 ms (32 BIT-OCH) I I Sampling time /2.5 ms (32 BIT-OCH) I I Sampling time of the fastest branch (16 BIT-OCH) Time value I Time format I I Minimum pulse duration /2.5 ms (FPKT) Time value I I Minimum pulse duration (16 BIT-OCH) Time value I I Minimum pulse duration (16 BIT-OCH) Time value I I Time format I I I Hultiplier (16 BIT-OCH) Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCH) Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCH) Sampling time/smallest basic sampling time		-	•
I I I I I I I I I I I CCH word I I Sampling time /2.5 ms (32 BIT-OCH) I I Sampling time /2.5 ms (32 BIT-OCH) I I Sampling time of the fastest branch (16 BIT-OCH) Time value I I I Time format I I Hinfmum pulse duration /2.5 ms (FPKT) Time format I I Hinfmum pulse duration /2.5 ms (FPKT) Time format I I Hinfmum pulse duration /2.5 ms (FPKT) Time format I I Hinfmum pulse duration /2.5 ms (FPKT) Time format I I Hinfmum pulse duration /2.5 ms (FPKT) Time format I I Hinfmum pulse duration /2.5 ms (FPKT) Time format I I Hinfmum pulse duration /2.5 ms (FPKT) Time format I I Hinfmum pulse duration (16 BIT-OCH) Time format I I Hinfmum pulse duration (16 BIT-OCH) Time format I I Hultiplier (16 BIT-OCH) Sampling time/sm	Đ₩	5	5
I ++++++++++++++++++++++++++++++++++	DW	6	5
I I OCH word I Sampling time /2.5 us (32 BIT-OCH) I Sampling time /2.5 us (32 BIT-OCH) I Sampling time of the fastest branch (16 BIT-OCH) Time value I time to the fastest branch (16 BIT-OCH) Time value I I Time format I I Hinimum pulse duration /2.5 us (FPKT) Time value I I Hinimum pulse duration (16 BIT-OCH) Time value I I Time format			
I Sampling time /2.5 ms (32 BIT-OCM) I I I I I I I SamplingI Sampling time of the fastest branch (16 BIT-OCM) Time value I I Time format I I Time format I I Minimum pulse duration /2.5 ms (FPKT) Time value I I Minimum pulse duration (16 BIT-OCM) Time value I I Minimum pulse duration (16 BIT-OCM) Time value I I Minimum pulse duration (16 BIT-OCM) Time value I I Time format I I I Huitiplier (16 BIT-OCM) Sampling time/smallest basic sampling time I I I I I I I I I I I I I I I I	DW	7	,
I I SamplingI Sampling time of the fastest branch (16 BIT-OCM) Time value I I Time format I I Minimum pulse duration /2.5 ms (FPKT) Time value I I Minimum pulse duration /2.5 ms (FPKT) Time format I I Minimum pulse duration /2.5 ms (FPKT) Time format I I Minimum pulse duration (16 BIT-OCM) Time format I I Minimum pulse duration (16 BIT-OCM) Time format I I Minimum pulse duration (16 BIT-OCM) Time format I I Minimum pulse duration (16 BIT-OCM) Time format I I Minimum pulse duration (16 BIT-OCM) Time format I I Minimum pulse duration (16 BIT-OCM) Time format I I Minimum pulse duration (16 BIT-OCM) Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCM) Sampling time/smallest basic sampling time I I I I I I I I I I I I I I I I I I I I I I I I I	DW	8	3
SamplingI Sampling time of the fastest branch (16 BIT-OCM) Time value I I Time format I I Minimum pulse duration /2.5 ms (FPKT) Time value I I Minimum pulse duration (16 BIT-OCM) Time value I I Minimum pulse duration (16 BIT-OCM) Time value I I Time format I I Hultiplier (16 BIT-OCM) Sampling time/smallest basic sampling time I I I I I I	DW	9	3
time to the format of the form	DW	10	0
I Time format I I Minimum pulse duration /2.5 ms (FPKT) Time value I I Minimum pulse duration /2.5 ms (FPKT) Time value I I Minimum pulse duration /2.5 ms (FPKT) Time value I I Minimum pulse duration /2.5 ms (FPKT) Time value I I Minimum pulse duration (16 BIT-OCM) Time value I I Time format I I Time format I I Time format I I Time format I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I I I I I I I I I I I I	-		
I Minimum pulse duration /2.5 ms (FPKT) Time value I I Time format I I Time format I I Minimum pulse duration (16 8IT-OCM) Time value I I Time format I I Hultiplier (16 8IT-OCM) * Sampling time/smallest basic sampling time I I I I I I I I I I I I I I I I I I I I I	DW	11	1
I Time format I I Minimum pulse duration (16 BIT-OCM) Time value I I Minimum pulse duration (16 BIT-OCM) Time format I I Time format I I Time format I I Time format I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I I I I I I I I I I I I I I I I I I I I	DW	12	2
I Minimum pulse duration (16 BIT-OCM) Time value I I Time format I I Time format I I Time format I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCM) I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I<	DW	11	3
I Time format I I Time format I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I I I I I I I I I I I I I I I I I I I I I I I I I I I I	DW	1	4
I Hultiplier (16 BIT-OCM) * Sampling time/smallest basic sampling time I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I	DW	1	5
I I I I I I I I I I I I I I I I I I I	ÐW	1 1	6
++	DW	a 1	7
+++++++++	DW	1	8
I +t			
1	04	H 1	9
• <u>•</u>	D¥	W 2	:0
I I	DI	W 2	21
++++++++			
I ++	D1	W 2	22

																		D W ađ	ata Iord Idres:
	15	14	13	12	11	10	9	8	7	6	5	4	3	:	2	1	0		1
	+ 1	+	++	+	**	++-	+	+	+		+	+	+	-+	+-	+	+ I	DW	V I 23
	+ 1		++	+	++	·+·	+	+	**+		******	t	.+	-+	+-	+	+ I	DW	ł 24
	+	+	F1	• - -	++	+-	+	+	+		+	+	+	•+	+-	+	+		
	I +	·+···	•	+	++	+++	+	+	+		+	+	.+	-+	+-	+	۱ +	D¥	1 25
	I +	+	+	+	++	++	+	+	·•+		+	+	.+	-+	+-	+	I +	04	1 26
	I +		+	+	*	++			+		+	*			+-	+	I +	DV	1 27
	I																I	Dł	₹ 28
	+ I	+	+	+	+	++	+	*****	4	• -	+	+	-+	*	+-	+	+ I	DI	N 29
	+ I	+ -	+	+	+	++	+	******	4	+	+	+	-+		+-	+	++ I	Di	N 30
	+ I	+	t	+	+	*	+		ha1	•	t	+	-+	+	+	+	+•	. DI	W 31
	+ 1	+	+	+	+	++	4			+	+	*	*****	+	+-		••		W 32
	• +	···+···	+	+	+	++		••••••	+	+	+	+	-+	+	+-		ر ۱۱	-	
	I +	+	+	+	+	++			+	+	+	+	-+	+	+.] +4		W 33
	1 _+	+	+	+	·*	++			*	+	+	.+	-+	+	+		1 +	l Di	W 34
Configu	-1	ST(0)	•	*	•	**		· · · · · · · · · · · · · · · · · · ·	•	+	.			-			1	[]	W 35
switch	I	ST(1)																. D	W 36
Branch	-+ 11	Standa	+	ton a	-+ се ìета	tion va	lue (CON 1.	+ 1	*	.+			+	+		*	+ I D	W 37
	-+ I		•+	.+	-+	****	******	+	+	+	.+	*****	-+	+-	+		+	+ I D	W 38
	+ I	+	+	.+	-+	*1	******	+	+	+	.+	*****	-+	+-	+		+	• 1 0	M 39
 I	-+ I	+ Contro		.+ 1a în	-+	·+	•••••• (+ CON 5.	+ KP	+	.+	•+	-+	+-	+		+	+ 1 0	W 40
I	+ T	+	•••••••	••	-+	+		*	+	+	*	-+	-+	+-	+	*****	+	+ 7 1	וא שר
I	+		-+	.+	- +	++	*	+	+	+	-+	-+	*	+-	+		+	+	
I I	I +	Integn	ral act -+	tion t -+	i n e -+	+	+	CON 5.	TN +	+	-+	-+		+-	4		+	I (+)W 42
I I	I +	DIM 5	. TN -+	-+	-+	-+	+	+	+	+	•+	-+	+	+-	+		+	I ()W 43
Branch	51	Deriv	ative a	action	time	- 4	•	CON 5.	TV		-	_+	_	£			 :	1 (₩ 44
ī	I	DIM 5	.TV			- * '								*-			******	II	DW 45
I I	+- I	Upper	-+ manip	ulated	-+	ble lim	+ 1t	+ CON 5.	.+ .8+	+	-+	-+	a_ +	*-		h	.+	+ 1	DW 46
I I	+- I	Lower	manip	ulatec	-+ I varial	-+ ble lím	+ it	+	+ .B-	.+	.+	-+	+	+-		•	.+	+ I	D₩ 47
1	+-	+	-+	-+	-+	•+	+	+	.+	.+	-+	-+	*	+-		+	+	•	

4.10 Description of the Drive Controller Structure (DR)

																			I	Jata
																				1070 1
		15	14	13	12	11	10	0		8	7	5	5	A	٦	2	,	0	A	T
	+.		+4		.+	.+	+	•+	+	+	- +	+	+	+		- 	• •+	4		v
I	I																	ſ	(D	₩ 48
I	+		+		.+	.+	+	+	-+	+	+	+	+		·		++	+	÷	
I	İ																	i	D	W 49
I	+		+	*****	******	-+	+	+	+	+	+	+	+	4		+	++	1	ŀ	
I	I		Start-	ib Ag	lue BR/	ANCH 5			CON	5.1								!	Ð	W 50
••••••	+		******	*****	• • • • • • •	-+	+	• • • • • • •	+	·+		4	+			•·	++		•	
1	1		Filter	time	CONST	ant 	.		CON	N 10.	TVZ									W 51
r T	ī		DIM 10	. TVZ			72000												r r n	W 52
I	•		+	+	-+	-+	+	.+	+						+	+	+4		•	
Branch	101		Matchi	ng				CON	10.1										1 0	W 53
I	+		+	+	-+	-+	++	-+	+	1				·	+= • •	+	+4		÷	
I	I		Start-	up va	lue BR.	ANCH 10	ı	CON	10.2										1 0	₩ 54
	+		• +	+	-+	-+	+	*****	+				1		+	*	+4	+	+	
I	I		Setpoi	nt				CON	9.1										I	₩ 55
I	*		-+	+	- +	•+	+	-+	+				+	+	+	+	++	+	+	
1	1		CORTO	ller	gann			CON	9.6	Ρ.									1 I	NW 56
Branch	41 91			·	-7					****				*		*	**	*	7 7	NW 67
I	4		-+	+	-+		+	-+	+-			+	*~~~~	+	+	+++++++	+	+	+	H 37
I	1	L	Integr	alac	tion t	ime		CON	9.1	N									I)W 58
I	-	+	-+	+	-+	-+		-+	+-		+	+	+	+	+	+	+	+	+	
I	1	[DIM 9.	TN															I)W 59
I	4	+	-+	+	-+	-+	-+	-+	+-		+	+	+	t	*	+	+	+	+	
I]	I	Der Iva	tive	action	time		CON	9.T	۷									II	JW 60
I	1	+-+-+ -	-+	+	*****	-+	*****	-+	+-		+	+	+	*	+	******	+	+	+	
I	1		DIM 9.	T¥							_								I	JW 61
1 T	1	* T	-+	+	+		******	-+	-+		*	*	+	+	+	+	+	<i>*</i>	• •	01.69
1 T		•	-+	+			-+	-+	3.D		+	+	+	+	+	+	.	+	.+	JW 02
I	1	E	Lower	linit	:			CON	9.B	i-								-	I	DW 63
I	•	+	-+	+	+	-+	-+	-+	+-		+	+	+	+	+	+	+	+	.+	
I		I																	I	DW 64
I		+	•+•	+	-+	+	-+	-+	+-		+	+	+	+	+	+	+	+	•+	
I		I																	1	DW 65
I	•	+	-+	+	+		-+	-+	+-	****	+	+	+	+	+	.+	+	+	+	
I		I	Sca ler	CONS	stant			CON	9.2	2									I	DW 66
Branch	11	+ 1	Match	.+		+	-+	 CON	+- 11 =		*	******	+	+	+	•+	-+	*****	•+ 7	DW 67
	++	+	-+				uc -+	-+	+-	, 	+	+	+	+	.+	-+		*	-+	LW 07
Branch	2	I	Frict	ton vi	alue			CON	2.1	L									I	DW 68
		•	-+	.+	+	******	·+	+	+.		+	+	+	+	.+	-+	-+	.+	-+	
Branch	36	I	Standa	ardiza	tion a	acce ler	ation	CON	3.1	L									I	DW 69
		+		*****	+	+	-+	+	+-		+	+	+	+	-+	-+	-+	.+	-+	
Branch	4	1	Stand	ardiz	ation :	flux		CON	4.1	1									I	DW 70
		+====	+	-+	+	+	-+	+	+-		+	*	•+•	.+	-+	.+	-+	-+	-+	
Branch	6	1	Setti	ng-up	speed			CON	6.1	1									I	DW 71
		+	r	-+	+ d	+	-+	+	+- 	 1	+	.+	-+	.+	-+	-+	-+	-+	-+ T	DL: 72
вталсл		1 +	ureep	spee	u 	+			/.!	1			+	•		-+			1	Ų₩ 72
 T		I	Setno	int				COM	8.]									T	DW 73
1		+		_+_+-	+	+	-+	+	+-		.+	-+	.+	******	-+	-+	-+	. +	-+	له ۲ ۱۰۰۰

.

				1	Dat wor	a d
				A	ddr -	ess
	÷.	15 14 13 12 13 10	9 8 7 6 5 4 3 2 1 C	•	1 V	I.
1	I	Acceleration time (CON 8.TH	I D	W 7	4
1 I	I	DIM 8.TH	**************************	+ I D	W 7	5
Branch	8+	·+++++++	taaaaataaataataataataataaataaataaaataaaa	+	L1 7	
I	+	Deceieration Line	_UN	+	w /	0
I	1	DIM 8.TR		1 D	₩ 7	'7
I	I	Ordinates after time has elaps	ed CON 8. ZUW	I D	W 7	'8
I T	+	Filter time constant	+++++++++	+ 1 B	L L	79
1	+	++++		+		2
I	I +	DIM 8.TV2	++++++++	I 0.	W 8	10
Branch	101	Calibration display	CON 10.3	1 0)W 8	\$1
 I	++ I	Upper response threshold	++++++++	+ 1 t	W 8	82
I	+	+++++	++++++++	+		
Branch I	111	Time constant	CON 11.2 ++++++++	іі .+)W (33
I	3	DIM 11.2		I)W a	34
 I	••••• [MI: Number of limits	++++++++	.+ 1 I	. wc	85
I	•	+++++++	+=+++++++++++++++++++++++++++	•+		
1	1	++++++	UUN 12.2 ++++++++	-+	. wu	50
Branch	12	Ml: Limit 2	CON 12.3	I	DW	87
I	:	M1: Limit 3	CON 12.4	I	ow	88
I T	•	++++++++	······································	-+ T	0W	89
I		·····+···+···+···+···+···+···+···+····+···	·*+++++++	-+		•••
1 I		M1: Limit 5	CON 12.6	I -+	D₩	90
I		H1: Limit 6	CON 12.7	I	DW	91
 1		tttttt	CON 13.1	-+ I	OW	92
I		++++++++		-+		
1 1		; M2: Limit 1 ++++++	CON 13.2 -+++++++	I -+	DW	93
I		M2: Limit 2	CON 13.3	I	OW	94
i Branch	13	/++++++ [M2: Limit 3	CON 13.4	-+ I	DW	95
I		++++++++	-++++++++	-+		
I I		AZ: LIBIT 4 ++++++	LUN 13.3 =++++++++	1 +	UW	70
I		I M2: Limit 5	CON 13.6	I	Ø₩	97
I		1 M2: Limit 6	CON 13.7	I	DW	98
		tttttt I Docition catacist unnam limit		+ T	04	90
1	L	•••••••	·····	+		33

				Data word
	15	14 13 12 11 10 9 8 7 5 5 4 3 2 1 0	A	ddress. I
ľ	+ I	Position setpoint lower limit CON 9.SUG	+ I C	V)W 100
I Fixed	+ I	++++++++	• 1 [W 101
M in Branch 9	+ 1	Actual position lower warning limit CON 9.UW	+ 1 C	W 102
I I I	+ 1 +	Upper danger limit CON 9.0G	+ I [+)W 103
I	I +	Lower danger limit CON 9.UG	I (+)W 104
I I	I +	Speed setpoint upper limit CON 5.SOG	I (₩ 105
I	I +	Lower limit CON 5.SUG	1 (+	DW 10 6
I Fixed	I +	Actual speed upper warming limit CON 5.000	1 i +	DW 107 V
H in Branch S	I +	Actual speed lower warning limit CON 5.UW	I +	DW 108
I I	I +	Actual speed upper danger limit CON 5.0G	I	DW 109
I 	I +	Actual speed lower danger limit CON 5.UG	I +	DW 110
Branch 8	I .+	Setpoint scaler CON 8.2	I +	DW 111
Branch 10 I)I +	Rated speed in rev/min CON 10.4	I +	DW 112
I 	1	Sensor number/100 CON 10.5	I .+	OW 113
	I +	-++++++++	I +	DW 114
	I .+	~*~~~~********************************	I -+	DW 115
I	I +	Measuring socket 1 Heasuring point aumber	I -+	DW 116
Measuring	gī +	Neasuring socket 2 Measuring point number	I -+	DW 117
number	I +	Limit monitor 1 Measuring point number	1	DW 118
I	I	Limit monitor 2 Measuring point number	I -+	DW 119
I	I	ADC 1 address Actual position	I -+	DW 120
- I T	I +	ADC 2 address Position setpoint	I -+	DW 121
I Input	I +	ADC 3 address Actual speed	I -+	DW 122
ad-	1	ADC 4 address Actual armature current	I -+	OW 123
u, esses I T	I	ADC 5 address Field current	I	OW 124
I T	I	ADC 6 address Speed setpoint	I	DW 125
•			•	

			Dat wor	:a •d
		e	tddr	ess.
		•	1	i e
I	I	1 (W 3	126
I	++++++++++++++++++	•		
I	I	11	ж :	27
1	*+++++++	+ 1 1	OW (128
I	• +++++++	+		
I	I .	1 4	OW (129
•	+- <u></u> +++++++++++++	*	nu	1 20
I	_ +++++++	.+		1.50
1	I Address of digital counter Actual speed	I	DW	131
1	++++++++	.+	.	
I T	I ********	1:	DM	132
I	I	I	DW	133
I	++++++++	.+		
I	I	I	DW	134
I	I	.+ I	DW	135
I	- ++	•+		
I	I	I	D₩	136
I	+++++++++++++++++++++++	-+ T	nω	1 7 7
I	+ +++++++++++	_+	0.	13/
I	I	I	DW	138
I	+++++++++	-+ +	DL.	120
I	1 +++++++	ز +	Uw.	123
I	I	I	DW	140
I	***************************************	-+	_	
I T	I *	I +	DW	141
I	1	1	DW	142
I	++++++++	•+		
I	I	I	DW	143
 I	I DAC 1 address Actual speed display	-+	0W	144
I	+++++++++	•••		
I	I DAC 2 address Current setpoint	1	Ď₩	145
Output	tttttttt	+ T	ħΨ	146
dresses	· ++++++++	+		
I	I	I	OW	147
I	*+**+*+*+*++++++++++	++ T	DH	140
I	1 ++	1 +	UW	140
I	I	I	DW	149
1	**************************************	+		
I T	I +	I +	DW	150
1	1	I	DV	151
I	++++++++	•- †		

		C	ata
			Idmos s
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	a	T
			v
1 1	I	D	152
I +	·+++++++		
I I	i I	DI	153
I	+++++++++++++		
IJ	DAC 3 address Heasuring socket 1	Di	154
I)+++++++	•	
1 :	[DAC 4 address Measuring socket 2]	D	155
1 .	/=====+=====++=+==+==+=++=+=++=++=++====++====		1.166
т. т.			130
T	· · · · · · · · · · · · · · · · · · ·	יחי	157
 I -	· ++++++		
I	1	. 0	W 158
I	**	٢	
I	1	I D	W 159
I	+====++====++====++=====++=====++=====+====	÷	
I	I	I D	W 160
I	*+++++++	+	
1	Ι	I D	W 161
1	+++++++++++++	+ , ,	
T	· · · · · · · · · · · · · · · · · · ·	1 U 1	W 102
1	r	ז ה	N 163
I	• +++	+ -	
I	I	IE	W 164
I	****+**++++++*********	•	
1	I	10	W 165
I	+++++++	+	
I	I	ΙC	W 166
1	**-*******	+	
I	1	1 [W 167
	-****	+ • •	W 150
T T			JW 106
1	I ADC 2 contents	1 1	W 169
1	·····		
I	I ADC 3 contents	1	W 170
I	++++++++++++++++++++++++	+	
I	I ADC 4 contents	I	DW 171
I	++++++++	+	
1	I ADC 5 contents	I	DW 172
1	++++++++	•+ • •	
I T	1 MUL V LUNLERLS		UW 1/3
Contents	1	I	DW 174
of the	- ++	-+	
inputs	1	I	D₩ 175
I	+++++++++	-+	
I	I	I	DW 176
I	++++++++++++++	-+	
1	I	I	DW 177
I	+++++++++++++	-+	

												Da WO add	ta rd ress
	15	14 13 22	11	10 9	8	7	65	4	3	2 1	0	444	I
	+	*******	+	-+	+		.++	-+	·+	+	++		۷
I T	I +	+		-++		.				4	I	DW	178
I	I	Value of digital c	ounte	r							I	DW	179
	+	• + • • • • • • • • • • • • • • • • • •	+	-+	-+	+	-++	-+	+4	+	++		
Bit variables	[++	Bit variable word	1 +	(Inputs) -++	-+		·++	-+		+	I ******	DW	180
I	I	Bit variable word	2	(Inputs)	.		· · ·		· · · · ·		I	DW	181
	I +						· · · · ·				1	DW	182
	I										I	DW	183
	I +										I	DW	184
5	I +										1	OW	185
	I +	-++	4	_+		•					I	ÐW	186
	I		+	-+		•					I	ĎW	187
****	1		+	-+	+	+	-++		•	·+	I	DW	188
I Vari-	I +	Speed setpoint	+	VAR 8.1		•••	_++	-+	•		I	DW	189
ab les t	1	Position setpoint	•	VAR 9.1	+	+	_++		•	·····	I	DW	190
I	I +	Variable initial v	alue	(diameter)	VAR 3.	1	-++		*		I	DW	191
I Fields	I +	Controller name:	lst	Byte	+	I +	Controller	name:	2nd B	yte	I	DW	192
for local	I +	Controller name:	3rd	Byte	+	I +	Controller	name:	4th B	yte	I	DW	193
opera-	I +	Controller name:	5th	Byte	+	I +	Controller	nàwe:	6th B	yte	I	DW	194
process communi-	I +	Controller name:	7th	Byte	+	I +	Controller	name:	8th B	yte **	I ++	DW	195
cation and	I +	Area name:	1st	Byte -++	+	I +	Area name:	 +	2nd B	yte ++	I	OW	196
visuali- zation	-I +	Area name:	3rd	Byte +	+	I +	Area name:	+	4th 8	yte ++	I +++	DW	197
I	I +	Area name:	5th	Byte	+	I +	Area name:	+	6th B	yte ++	I	DW	198
I	I -+	Area name:	7th	Byte ++		1	Area name:		8th B	yte ++	I	ÐW	199
	I +		•+	++		.+				++	I	. D4	1 200
	1		.+		+	+	++	+	+	******]		201
	1		.+			+				******]	0	202
	1		. 4		4.		4			··········]	. DV	¥ 203
		,											

		1	0ata word	3
		a	ddre	; 855
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		I	
	++++++++++++	+	۷	
	I	I D +	W 2()4
	I	1 0	W 20) 5
	++++++++	+ 1 D	W 21	06
	+++++++++	+		
	I	I D	W 2	37
I	I DAC 1 contents Display	1 0	W 2	08
I I	I DAC 2 contents Manipulated variable (current setpoint)	+ 1 [₩ 2	09
I	++++++++	÷		
I	I DAC 5 contents Master setpoint	1 0)₩ 2	10
1	ľ	1 1)W 2	11
I	++-++++++++++	+ 1 (D₩ 2	12
I	- +++++++	+		
I I	I +tttttt	1 1 .+	D₩ 2	13
1	I	I	DW 2	14
1	**-*******	.+ I (DW 2	15
	-++++++++	+	V	ł
Content of the	sĭ +++++++	11	DW 2	:16
out-	Ĩ.	I	OW 2	217
puts	++	-+	_	
1 I	I DAC 3 contents Measuring socket 1 ++++++++	I -+	DW 2	:18
I	I DAC 4 contents Measuring socket 2	I	DN 3	219
I	I Bit variable word 1 Outputs	-+ I	DW 2	220
I T	++++++++	-+ T	DN 3	221
ī		-+		
I ,		I	DW :	222
1 1	I	I	DW :	223
I T	++-+++++++	-+ T	DW -	? ?₄
I	_ ++++++++	-+		Ç 24
I	I	I	DW	225
I	*+****++++++	-+ I	DW	226
ī	+++++++	-4	.	oo-
I	l ++++++++	1 +	1744	227
1	I	1	DW	228
I	**	-+ •		~~ ~
I I	 ++++++++	1 ++	UW	229

			Data word
			address
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		I
•	······································	•	¥
I I I .		I 1	DW 230
1 • T T	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	יד ד	NH 231
1	}+	+	
II	Measuring point 1 Actual value of the primary controller	I	DW 232
1 -	++++++++	+	
I I	Measuring point 2 Setpoint of the primary controller	I	DW 233
It	***************************************	ŧ	
II	I Measuring point 3 Control deviation of the primary controller	1	DW 234
1 1	ttttttt	+ T	0U 975
 I -	*++++++	+	UW 233
1	I Measuring point 5 Correction value of the armature current	I	DW 236
1 -	++++++++	+	
I	I Heasuring point 6 Deceleration current	I	DW 237
1	********	+	
I .	I Measuring point 7 Acceleration compensation	I	DW 238
of the	I Heasuring point 8 Flux PHI	₹ T	DW 239
measur-	• ····•++++++	.+	
ing	I Measuring point 9 Current setpoint	I	DW 240
point	+++++++	+	
I	I Measuring point 10 Control of output of the secondary controller	I	D¥ 241
I ·	tt-etttttt	.+	
I T	I measuring point II Control deviation of the secondary controller	1	9W 242
I	I Measuring point 12 Actual speed	1	DW 243
I	*	•	
I	I Measuring point 13 Actual armature current	I	DW 244
I	+++++++++	•+	
I	I Measuring point 14 Setpoint after ramp generator	1	DW 245
I	tt-tttttt	-+ -	DU 046
т Т	1 measuring point 15 Diameter	1 -+	UW 240
I	I Measuring point 16 Velocity	I	DW 247
I	***+	-+	
I	I Measuring point 17 Setpoint before ramp generator	I	DW 248
	+++++++	-+	
		1	DW 249
	1	1	DW 250
	++++++++	-+	
	I	I	DW 251
	********	-+	
1	I Acknowledgement word for speed controller	I	DW 252
I	+++++++++++++++	-+ -	D4 675
hvtee	·	1	UW 253
for	I Acknowledgement word for position controller	1	DW 254
OCM	· · · · · · · · · · · · · · · · · ·	-+	
I	I Status word for position controller	I	D₩-255
	• + • • • • • • • • • • • • • • • • • •	-+	

4.10 Description of the Drive Controller Structure (DR)

Contr	olle	er Ma	ang	em	ent																
15	1	4	13	1	2	11 1	.0	9	8	7	6	5	4	3	2	1		٥	<u>.</u>		
!	1	 			1	I	1	l	1	1	1	1	1	 		 		RBV	11	DW 7	
Contro	olle	r mar	age	emer	ntare	a RBV	= 0 : · = 1 : ·	Contro Contro	oller is oller is	not pro proces	ocesse sed	:d							•		
Confi	gu	ring	Swi	itch	es																
		15	1	4	13	12	11	10	9	8	7	6	5	4	3		2		t ,	0	
ST (D)	1	S1.	IS	T2 I	S T4	IS11.1	(ST11)	1 \$9.3	1 59.2	I ST9	I ST6	I ST7	I 58.2	21 58.3	1	I	ST8	ISI	3.11	ST3 I	DW-35
ST (1)	I	S4.	IS1	0.21	510.3	31511.2	E ST13	I ST12	I ST15	I ST14	I	1	I	I	I	I		I	l	\$8.3I	DW 36
DW 35			Abb SST SST SST SST SS SS SS SS SS SS SS SS	1.1 2 3 4 6 7 8.1 9.1 9.2 9.3 10.1 11.1 11.1		Branc 01 02 03 04 06 07 08 08 08 08 08 08 09 09 09 09 09 09 10 11 11	h № İm FALSCSRFPLPSAAIr	leaning versio riction ctual v oop ga etting- creep s amp-fu ilter ositior imit se ositior caler s cctual s rmatun njectio	g elocity in -up speed setpoir unction setpoir lection selection selection selection recurren	eed oller oller B+/B intsele on subswi ent	rator ection tch	•			•						
DW 36	5:		S S S S S T S T S T S T	4.1 8.3 10.2 10.3 11.2 12 13 14 15	5 2 2 2 2	04 08 10 11 12 13 14 15	Ir S F Z T L L N N	njectio ietpoir ilter ioom d herma imit m imit m Aeasur Aeasur	n It sequ I monit I monitor I monitor I mg so I ng so	ence oring 1 2 cket 1 cket 2											

-

4.10 Description of the Drive Controller Structure (DR)

Input bit variables

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	i	0	
Range 5 (12)	I BIT I 3.1	REL 1.1	REL 6.1	REL 7.1	REL 3.1	RE1_ 8.2	REL 8.1	RE1. 9.1	REL 2.1	REL 5.1	REL 5/9	BIT 9.RF	BIT 5.RF	BIT HOE	BIT TIE	BIT I LOE I	DW 180
Range 5(13)	I I +	• • • • • • • • • •		-+			REL 10,1	REL 8.3	, +	•	·	•			 +	I I I	DW 181
DW 180:		Ibrevia L 1.1 L 2.1 L 3.1 F 3.1 L 5.1 L 5.1 L 5.1 L 5.1 L 8.1 L 8.1 T LOE T TIE T HOI L 9.1 L 9.1	tion (RF () E	Branch 01 02 3a 3a 05 05 05 05 05 05 08 08 08 08 08 08 08 09 09 09	Me Frict Inte Ena Co Din Set Set Set Set Co Set Co	aning celerat stion er agrator ble sta ntrolle ect ten ting-up ep spe point s point s et ramp h ramp point s ntrolle	ion ena nable e switch r enable sion co o spee ed witch nable p-functi -functi switch r enabl	able ch for is e speed chrol (d (speed (speed tion ge ion ge ion ge ion ge ion ge ion ge	ntegra contro ed cont (transfe d) enerato nerato nerato on) tion co	tor Iler troller er) or r r	r						
DW 181:	RE RE	L 8.3	5	8 10	Set Ena	point s ble sta	switch: art-up v	analo value	g/dig.	setpoi	nt						

4.10 Description of the Drive Controller Structure (DR)

Output bit variables

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
I BIT I9UE-L	BIT 9UE+L	67M 12.6	9M 12.5	6M 12.4	6M 12.3	GM 12.2	6H 12,1	I I		*	·			·····	BIT 11.1	I DW 220
I BIT	BIT 5UE+	BIT 13.6	BIT 13.5	BIT 13.4	BIT 13.3	BIT 13.2	BIT 13.1	I I		÷			•		• • • • • • •	I DN 221 I
, <u> </u>		Abbi	reviatio	n Bra	nch	Mean	ing									
DW22	D:	BIT BIT BIT BIT BIT BIT BIT BIT	12.1 12.2 12.3 12.4 12.5 12.6 9UE-1 9UE+1 11.1	12 12 12 12 12 12 12 12 09 11		Respo Respo Respo Respo Respo Lowe Uppe Therm	onse onse onse onse onse r limit r limit nal ala	Limit 1 Limit 2 Limit 3 Limit 3 Limit 4 Limit 5 Limit 6 position position	Limi Limi Limi Limi Limi contr contr	t moni it moni it moni it moni it moni roller roller	tor 1 tor 1 tor 1 tor 1 tor 1 tor 1					
DW22	1:	BIT BIT BIT BIT BIT BIT BIT	13.1 13.2 13.3 13.4 13.5 13.6 5UE- 5UE-	13 13 13 13 13 5 5		Respo Respo Respo Respo Respo Lowe Uppe	onse onse onse onse onse onse r limit r limit	Limit 1 Limit 2 Limit 3 Limit 4 Limit 5 Limit 6 speed co	Lim Lim Lim Lim Lim Sontro	it moni it moni it moni it moni it moni it moni iler ller	itor 2 itor 2 itor 2 itor 2 itor 2 itor 2					

4.10 Description of the Drive Controller Structure (DR)

OWL := 1 ===> Actual position exceeding upper warning value UWL := 1 ===> Actual position exceeding lower warning value OGL := 1 ===> Actual position exceeding upper danger value UGL := 1 ===> Actual position exceeding lower danger value

YUGL := = = = - Lower manipulated variable limit of position controller exceeded

SOGL := 1 == > Position setpoint exceeding upper limit SUGL := 1 == > Position setpoint exceeding lower limit

! +	{ ★	17901	17901.X	1790S	1905	171401	11111 1	1790I +	17901 +	sz ma
ellortnos noitizoq tot brow zutet2										
OGD := 1 ===> Actual speed exce UGD := 1 ===> Actual speed exce	ding lower d	anger anger	ənjev ənjev							
oxe beeqs leutoA <=== f = : GWOI •	ding lower w	ອດເກເຣາ ອຸດາເກຍ	ənjex l							
xe inioqise beeqS <=== 1 = : 000S SUGD = 1 = : 00US	aqqu gnibəə nəwol gnibəə	timil : timil :	·							
YOGD : = 1 ===> Upper limit of man YUGD : = 1 ===> Lower limit of man	tenev beteluo denev beteluo	oxe elo oxe elo	рөрөө рөрөө							
+++++++++	++- 	+ 1 (190)	+ I (1917)	10905	+ I (1901S	+	ICMNI	10501	+	sz ma

4.11 Description of the Standard Controller Structure (SR)

The controller structure referred to as the "Standard controller" is designed for simple tasks with single-loop controls. It can be used, for example, in temperature, pressure, position, flow, and other "standard" control systems.

- The result calculated by the controller algorithm can be output in various forms:
 - Continuous signal
 "On" "Off" signal

 - Pulse signal



Fig. 4.14 Block diagram of the standard controller

As can be seen from the block diagram in Fig. 4.14, the standard controller basically offers an option between two different types of controllers:

- a continuous PID controller
- a step controller

Both types are based on a PID algorithm. The parameters of the controller make it possible to assign P, PI, PD or PID control action to each controller. The output response is also determined by the parameters assigned.

4.11.1 Controller and controller output

The step controller with a pulse generator module produces control pulses for driving an integral-action actuator. The PID controller has an option where the calculated manipulated variable can be either output directly via an analog output to the process actuator or alternatively converted to an equivalent "on" - "off" signal when using a switching actuator.

In the case of a continuous controller, the user also has the possibility of selecting a standard or extended controller by providing additional amplification in the proportional component, a separate D input, disturbance variable compensation and optional limiting of the correction rate.

4.11 Description of the Standard Controller Structure (SR)

4.11.2 Setpoint branch

The setpoint can be input from the CPU or from an A/D converter. It is also possible to specify a setpoint sequence consisting of a maximum of ten corner points via the PG. The following functions are available in the setpoint branch:

- Ramp function generator
- Filter stage.

4.11.3 Actual-value branch

The actual value can be input using either an analog or a digital input. The actual value branch can contain the following, depending on the user requirements:

- Plausibility checking
- Averaging function
- Function generator for signal linearization.

The functions are described in detail in Section 4.12.

4.11.4 Additional functions

- Two user-connected limit monitors:

Each of the limit monitors can be assigned to any desired signal (measuring point) of the controller structure. The limit monitors contain 6 stages, which are specified via the programmer. The results of the limit monitors (overshoot or undershoot) are evaluated by the logic control program of the S5 central controller.

- Two pre-assigned limit monitors:

These limit monitors support the operator communication and control concept of the standard controller structure. The results of the monitors are used for instance by the CP 525/CP 526 communications processors as inputs for the standard displays on the VDUs.

The limit monitors monitor setpoints and actual values of the control loop.

The danger and the warning limits are specified via the programmer during the initialization phase.

- Two user-assigned measuring sockets:

Two measuring sockets are located on the front panel of the controller module. Any desired signals (measuring points) of the controller can be measured at these measuring sockets. The programmer is used to assign a particular signal to a particular measuring socket.

4.12 Description of the Standard Controller Structure (SR)

4.11.5 Detailed description of the standard controller structure

The following description refers to the configuring sheets (Section 8.2; standard controller structure). The symbols used are explained in Section 4.9.

All branches of this structure are shown on the cover page of the configuring sheets of the standard controller structure. In contrast to the drive controller structure, all controller functions and outputs here are included in branch 1. A detailed block diagram of the standard controller structure is included in Section 9 (Fig 9.2).

4.11.5.1 Branch 1.1: Continuous controller (standard)

Function:

The input variable of this branch is the control difference which is generated in branch 3. This control difference is converted into a controller result using a PID algorithm. The result is then converted into a manipulated variable in branch 1.3 or 1.4. The PID controller can be assigned P, PD, PID or PI control action by setting various parameters to zero:

TN = 0	l component not active
--------	------------------------

TV = 0 D component not active

By switching relay REL1.1.1 on, the controller can be switched over to manual operation. This relay can be switched either from the PG or from the S5-CPU. Whether the manual value comes from the PG (CON HA) or from another A/D converter is determined by switch S1.1.1.

If the controller is switched over from automatic to manual operation (REL1.1.1 active), then the manipulated variable is changed exponentially from the instantaneous value to the specified value, which leads to a bumpless switch-over.

The manipulated variable (MP4) calculated by the algorithm is compared with the control limits B+ and B-. If these limits are crossed, then an overflow bit is set (bit UE+ or UE-). If the manipulated variable returns to within the specified limits, then the previously set bit is reset.

These bits can be read by the CPU, as can all bit variables.

The setting of the overflow bits also leads to the freezing of the integral component, so that a "wind up" of the integrator is prevented.

Input variables:

CON KP Proportional value
 CON TN Integral-action time

influence the behaviour of the PID controller

- CONTV Derivative-action time

- CONB+ The constant determines the upper limit of the limiting in branch 1.1.

- CON B- The constant determines the lower limit of the limiting in branch 1.1.
- BITRF This bit disables or enables the controller. The controller is enabled if the bit is active. In the disabled state the controller outputs 0% and deletes the internal memory.
- CON HA Constant input value for manual input

Output variables:

- BITUE+ The bit becomes active when the controller output signal (MP4) crosses the upper limit (CON UE+).
- The integrator is frozen as long as the bit is active.
- BITUE- The bit is active when the controller output signal (MP4) crosses the lower limit (CON UE-).
- The integrator is frozen as long as the bit is active.
- MP3 Input signal of the controller algorithm
- MP4 Output signal of the controller algorithm
- MP10 Input signal of the manual input
- ADC5 Analog manual input

4.11 Description of the Standard Controller Structure (SR)

4.11.5.2 Branch 1.2: Continuous controller (enhanced)

Function:

The enhanced version of the continuous controller offers several advantages described below in addition to the features described in Section 4.11.5.1.

- User specifiable additional amplification R in the proportional component
 Due to the parallel structure of the PID algorithm, it is possible to disable each component separately. Therefore in contrast to the standard version it is possible to disable the proportional amplification. In this way the controller can have a P, I, D, PI, PD or PID response.
- Separate D input

A separate D component can be connected to the PID controller via structure switch S1.2.3. This D component is input via an A/D converter and can be observed at measuring point MP11.

This additional D component allows the user to utilize an auxiliary variable for differentiating changes in the control variable. This is very useful for example where long sampling times do not allow satisfactory differentiation of the actual control variable.

- Ideal or real PID controller

The IR bit can be utilized by the user to determine whether the control algorithm should emulate the behaviour of an ideal or a real PID controller.

An ideal PID controller only contains a P, D, and I component while a real PID controller contains an additional delay in the D component. The delay time used in this algorithm corresponds to the selected sampling time.

- Disturbance variable input

With structure switch S1.2.2, the user can structure A/D converter ADC4 as an input for a disturbance variable compensation. If this is so structured, then the calculated manipulated variable can be modulated with a known measurable disturbance variable via relay REL1.2.2.

Holding the manipulated variable constant
 By setting bit ST it is possible to make the manipulated increment equal to zero independently of the control difference. This makes it possible to hold the manipulated variable constant.
 This function is essential for instance during the opening up of a cascaded control loop.

Limiting the rate of change of the manipulated variable
 Using constants A+ and A-, it is possible to limit the variation in the control variable between two successive sampling points.
 This limiting results in a compulsory limiting of the rate of change of the manipulated variable.
 This limiting can be disabled by setting A+ and A- to ±100%.

Input variables:

- CON KP - CONTN - CONTV - CONB+ - CONB- - CONHA - BITRF	Proportional value Integral-action time Derivative-action time The constant determines the upper limit of the limiting in branch 1.2. The constant determines the lower limit of the limiting in branch 1.2. Constant input value for manual input. This bit disables or enables the controller. The controller is enabled if the bit is active. In the disabled state the controller outputs 0% and deletes the internal memory
- CONA+ - CONA- - CONR - BITIR - BITST - ADC3 - ADC4	The constant determines the upper limit of the change in the manipulated variable. The constant determines the lower limit of the change in manipulated variable. With this variable the user can specify an amplification which only influences the P component of the controller. This bit allows the user to choose between a real and an ideal PID controller. Bit for disabling manipulated variable changes. If the bit is active, then the manipulated variable increment is set to 0 and the manipulated variable therefore held constant. Input for separate D component Input for the disturbance variable

- ADC 5 Input for the manual control variable
Output variables:

- BITUE+ The bit becomes active, when the controller output signal (MP4) crosses the upper limit (CON UE+). The integrator is frozen as long as the bit is active.
 BITUE- The bit is active, when the controller output signal (MP4) crosses the lower limit (CON UE-). The integrator is frozen as long as the bit is active.
 MP4 Controller output signal
 MP3 Input signal to the control algorithm
- MP3 input signal to the control algorithm
 MP10 Input signal to the manual input
- MP10 input signal to the manual input — MP11 input signal to the separate D input
- MP12 Input signal to the disturbance variable input

4.11.5.3 Branch 1.3: Continuous output

Function:

This output branch is selected via structure switch ST3 (= 0). It outputs the controller output signal calculated in branch 1.1 or 1.2 continuously. Matching to the actuator is possible. This matching allows both the slope and the offset to be corrected. The specification of the matching values is carried out by selecting parameters of the linear equation:

 $Y = a \cdot x + b,$

where

- a is the slope (CON VER)
- b is the offset (CON OFF)
- x is the controller output signal
- Y is the manipulated variable.

Whether the actuator matching is carried out or not is determined by switch S1.3.1. If this switch is in the 1 position, then the matching is carried out.

The control (manipulated variable) signal can be observed at measuring point MP5 and is output via D/A converter DAC1.

Input variables:

- Controller output signals from branch 1.1 or 1.2
- CONVER The slope of the actuator matching can be set with this signal
- CONOFF This constant is used for selecting the offset

Output variables:

- MP5 Continuous control (manipulated) signal
- DAC1 Output for the control (manipulated) signal

4.11.5.4 Branch 1.4: "On" - "Off" output

Function:

The second output branch, the "on" – "off" output branch, is used for the implementation of two and three-step controllers within this controller structure.

For this purpose the controller output signal from branch 1.1 or 1.2 is transformed into an "on" – "off" signal with a minimum pulse length of 4 ms. The sampling time for this controller is a multiple of the minimum pulse length. $TA = n \cdot Tmin$ with n = 1, 2, ...

An analog output is required for a two-step controller. The three-step controller requires two analog outputs. The analog outputs are used in this application as digital outputs.

The positive pulse of the two-step controller corresponds to a + 10V signal at the corresponding analog output. If the analog outputs DAC1 and DAC2 are selected for the three-step controller, then the following signals are generated

DAC1 = 0V and DAC2 = 0V	==>	manipulated signal 0%
DAC1 = 10V and DAC2 = 0V	==>	manipulated signal +100%
DAC1 = 0V and DAC2 = 10V	==>	manipulated signal - 100%

The second output of the three-step controller is connected via switch S1.4.1, i. e. when this switch is inactive, the output branch has a two-step response.

The constant CON ASW is used for assigning the hysteresis parameter which makes it possible to prevent high frequency switching of the actuator during small oscillations of the manipulated variable around the steady state position. The threshold can be assigned a value between 0% and 50%.

A second influencing factor affecting the controller behaviour (only for three-step controllers) is the matching factor. This value which can be assigned a parameter, allows the controller intervention for positive and negative ranges to be different. With this it is possible for example to implement a heating/cooling control loop with different control interventions for the heating and cooling cycles. This matching factor (APF) can be entered in the range between 0 to 99.99, where the value APF = 1 corresponds to a weighting of 1:1.

4.11 Description of the Standard Controller Structure (SR)

Input variables:

- Controller output signal from branch 1.1 or 1.2
- Minimum pulse duration of the "on" "off" output, adjustable between 4 ms and 32 sec. - CONTMIN
- Threshold value of the "on" "off" function, adjustable in the range between 0% to 50%. This value determines - CONASW the hysteresis range of the stage.
- Matching factor for weighting the control interventions in positive and negative control ranges, where the value ~ CON APF 1 corresponds to intervention without weighting.
 - This factor is adjustable in the range between 0 to 99.99.

Output variables:

- BITPP This bit is always set during the time a positive pulse is output.
- BIT NP This bit is always set during the time a negative pulse is output.
- MP6
- Output signal of the "on" "off" function. Output signal of the "on" "off" function, only active in case this output is selected for the three-step controller. – MP7
- DAC1 Output of this function for both the two and three-step controller
- Output of this function used for the three-step controller, if this was structured with switch \$1.4.1 - DAC 2

4.11.5.5 Branch 1.5: Step controller with pulse output

Function:

The step controller with pulse output implemented here is a digital three-step controller. It is used for controlling actuators with integral response (e.g.: valves, dampers and flaps). In order to prevent high frequency oscillations of the actuators due to small control deviations, a dead band with hysteresis is connected before the PID algorithm. This dead band can be made separately inactive for the I component, which leads to optimum protection of the actuator and prevents a continuous control deviation. In contrast to the "on" - "off" output, here the change in the manipulated variable is output to the pulse generator instead of the manipulated variable. The pulse generator converts the manipulated variable change (dYk) to a pulse duration (Tk).

$$Tk = TM \cdot dYk$$

The input range for the actuator travel time (TM) is between 0.1 ms and 59.59 h.min. In order to limit the switching frequency, a minimum pulse duration (Tmin) must be specified. From this viewpoint, the pulse length can also be represented as a multiple of the minimum pulse duration Tmin.

$Tk = x \cdot Tmin$

The output signal from the pulse generator stage is output as in branch 1.4 via two D/A converters.

It is also possible to structure a manual input for this controller branch using switch S1.5.1. The manual branch can be activated via relay REL 1.5.1 if required. The manual value can be specified in two ways, either via an A/D converter or by entering this value via the programmer. In this step controller, the manual value has a different meaning to the normal case due to the way it is processed. Here the manual value does not operate as a manipulated variable change but instead as a rate of change.

Note: A further method of operating the step controller in manual mode (two switches 'actuator open/closed') is demonstrated in Sections 4.11.6.12 and 5.2.3.1.

Input variables:

•	
– MP3	Control difference from branch 3
- CON KP	Proportional value کړ که کې کې کې کې کې کې کې کې کې کې کې کې کې
- CONTN	Integral-action time } influence the behaviour of the PID controller
- CONTV	Derivative-action time
- CONTMIN	Minimum pulse duration, must be specified in order to limit the switching frequency
- CONTM	Actuator travel time; it can be adjusted in the range between 0.1 ms to 59.59 h. min.
- CONAN	Triggering threshold for the input hysteresis
- CON AB	Release threshold for the input hysteresis
– CON HA	Constant input value for manual input
- BITRF	This disables or enables the controller.
	The controller is enabled if the bit is active. In the disabled state the controller outputs 0% and deletes the internal
	memory.
- BITHAI	This "manual input inactive" bit, when inactive (bit = 0), causes the manipulated variable to become zero.
- BIT TOT	"BIT TOT" determines whether the dead band is active for the integral component or not. When the bit is active
	(BITTOT = 1) the dead band is inactive.
– BITBA	Both these bits provide information to the pulse generator as to whether the actuator is in one of its end
- BITBZ	positions. If "BIT BA" = 1, then the actuator has reached its final OPEN position, whereas "BIT BZ" = 1 signals
	that the actuator has reached its final CLOSED position. This information can be communicated to the pulse ge-
	nerator stage either from the PG or from the CPU.
– MP10	Input signal of the manual input
- ADC 5	Input for manual control variable

Output variables:

- MP6 Output signal of the pulse generator
- MP7 Output signal of the pulse generator
- DAC 1 Pulse generator output for "positive" pulses
- DAC 2 Pulse generator output for "negative" pulses
- BITAUF
 BITAUF
 BITZU
 These bits signal the direction of motion of the actuator. If "BITAUF" is set, this indicates for instance that the valve is just opening, whereas if "BITZU" is set it is just closing. If both these bits are not set, then the actuator is in a steady state.

4.11.5.6 Branch 2: Actual-value branch

Function:

This branch provides several other options of processing the actual value signal apart from just sensing.

The actual value can be input in analog form or as a pulse signal. The type of input signal is specified by the user via switch S2.1. The signal can be observed at the measuring point MP8.

Using the plausibility check, the input value can be checked to ascertain whether it matches the three previous measured values. For this purpose switch S2.2 must be set to 1 and the constant CON ZUL must be selected, which specifies by how much the actual current value can deviate from the calculated value during this time. The current actual value is calculated as an extrapolation of the three previous values.

The user can connect an averaging stage in the actual value branch using switch S2.3. This stage can be used as protection against interference voltages. However the user should take into account that the exact actual value can also be falsified (averaged) by considering the previous values.

The averaging is carried out according to the equation:

$$Xa = (Xe + 7 \cdot Xv) / 8$$

In this equation

- Xe is the actual value
- Xv is the previous average value
- Xa is the current average value

Apart from the functions described above it is possible in the actual value branch to linearize the actual value using an optional function generator. This linearization function is enabled via switch S2.4. When specifying the curve for the function generator up to ten equi-distant extrapolation nodes can be specified.

The values to be specified are

Number of extrapolation nodes The first abscissa value X (1) Distance to the next extrapolation nodes (DX) N ordinate values

At the output of the actual value branch, switchover to a start up actual value is possible via relay REL2.3. This value can be input via the programmer.

The actual value output from this actual value branch, which is used for calculating the control difference, can be observed at measuring point MP9.

Input variables:

- ADC2 The actual value to be controlled, which can also be input as an incremental input (S2.1 = 1). In the case of incremental actual value sensors, standardization is carried out to 100% for rated signal in the following steps:
 configure and initialize SR structure with polygon in the actual value branch. The polygon first implements the
 - function y = x. - After manual acceleration of the actual value to, for example, 10% of the nominal value, the actual value measured by the IP 252 can be read in the controller test at MP 8. If this is, for example, 4%, the polygon must implement a straight-line equation according to $y = \frac{10}{40}$, x = 2.5 x.
- CON ZUL Permissible deviation of the actual value from the calculated expected value
- CONN Number of extrapolation nodes in the function generator
- CONSTA Starting value of the extrapolation nodes (abscissa value)
- CONSCH Interval between neighbouring extrapolation nodes
- CON 01..10 Ordinate values of the extrapolation nodes 1...10
- CON INB Commissioning actual value

Output variables:

- MP9 Processed actual value used for calculating the control deviation
- MP8 Actual value as input

4.11 Description of the Standard Controller Structure (SR)

4.11.5.7 Branch 3: Setpoint branch

Function:

This setpoint branch provides various options for specifying the setpoint and processing the setpoint after being input.

The user can use switch S3.1 to decide whether the setpoint is entered as an analog value via the A/D converter ADC 1 or digitally. The digital value can be input from the CPU or from the PG! For input from the PG it is possible to specify a setpoint sequence of up to ten points, where the number of extrapolation nodes (N), a maximum of ten setpoints (SW(i)) and the interval time (Ti) must be specified. Bit 3.1 determine whether the extrapolation nodes describe a staircase or linear curve.

The selected setpoint which can be observed at measuring point MP1, can now be processed using a ramp-function generator and/ or a smoothing stage. Switch S3.2 shorts out the ramp-function generator when it is inactive (0), and switch S3.3 shorts out the smoothing stage when it is inactive.

The ramp-function generator transforms step setpoint changes into ramping signals, which then can be smoothed by the smoothing stage. Apart from the already known ramp-functions parameters such as positive and negative ramping times, an additional constant must be specified for the ramp-function generator. This constant is known as the increment and corresponds to the amplitude which the ramp-function generates at its output after the positive or negative ramping time has expired when a step signal of 100% is connected to its input.

In addition the higher, lower and reset bits are provided as is already known in analog ramp-function generator pushbuttons.

The smoothing time is the only parameter of the smoothing stage.

Via relay REL3.2 it is possible to disable the complete setpoint branch.

The control difference is generated at the output of the setpoint branch, which subtracts the actual value processed in branch 2 from the setpoint processed in branch 3 and outputs this to the controller. The processed setpoint is available at measuring point MP2, and the calculated control difference at measuring point MP3.

Input variables:

Output variable	25:
– BITLOE	When this bit is set, automatic mode is resumed. The HOE and TIE bits have priority over the LOE bit.
– BITTIE	With this bit the setpoint can be shifted to the -100% limit, regardless of the current setpoint.
- BITHOE	With this bit the setpoint can be shifted to the \pm 100% limit, regardless of the current setpoint.
	Bit 3.1 = 1: linear; = 0: staircase function
- BIT 3.1	This bit determines whether the extrapolation nodes are treated as a staircase function of interpolated linearly.
- CONTVZ	Delay time constant of the smoothing stage
	step at the input within the ramp-up or ramp-down times.
- CONZUW	Increment constant: measure of the amplitude, which the ramp-function generator output reaches for a 100%
- CONTR	Ramp-down time of the ramp-function generator
– CONTH	Ramp-up time of the ramp-function generator
- CONSOL(i)	Setpoints 110
– CONTI	Distance between neighbouring extrapolation nodes
– CONN	Number of extrapolation nodes for the setpoint sequence
- VAR 3.1	Setpoint from the CPU
- ADC1	Input for the analog setpoint
-	

- MP1 Input signal of the setpoint branch
- MP2 Output signal of the setpoint branch
- MP3 Calculated control difference

4.11.5.8 Branch 4: Limit monitor 1

Function:

The limit monitor monitors the value of any desired measuring point of this control loop. A maximum of six limiting values can be specified. The no. of the monitored measuring point can be changed any time during the RUN mode of the IP. The function is described in Section 4.16.6 in more detail.

Input variables:

– MP-No.

No. of the measuring point to be monitored 1...12)

- CON 4.1 - CON 4.2 - CON 4.3 max. 6 lim
- CON 4.3 | max. 6 limiting values - CON 4.4 (see Section 4.11.6.6)
- CON 4.5
- CON 4.6
 - CON 4.7 Number of limiting values

Output variables:

- BIT 4.1
- BIT 4.2
 - 3 🛛 🚶 maximum 6 output bits for signalling
- BIT 4.4 "limit value reached"
- BIT 4.5
- BIT 4.6

4.11.5.9 Branch 5: Limit monitor 2

Function:

The limit monitor monitors the value of any desired measuring point of this control loop. A maximum of six limiting values can be specified. The no. of the monitored measuring point can be changed any time during the RUN mode of the IP. The function is described in Section 4.16.6 in more detail.

Input variables:

- MP-No. No. of the measuring point to be monitored (1...12)

- CON 5.1 - CON 5.2 - CON 5.3 - CON 5.4 - CON 5.5 - CON 5.5 - CON 5.6

Number of limiting values

Output variables:

- CON 5.7

BIT 5.1
BIT 5.2
BIT 5.3
BIT 5.4
BIT 5.5
BIT 5.6

4.11.5.10 Branch 6: Measuring socket 1

Function:

The value of any measuring point of the control loop can be connected via an output channel to measuring socket 1. The no. of the measuring socket can be changed at any time during the RUN mode of the IP.

Input variables:

– MP-No. No. of the measuring point which is connected to measuring socket 1 (1...12).

Output variables:

- DAC 3

Address of the analog output channel to which the measuring point value is output. Measuring socket 1 is wired to output channel 5. Measuring socket 1 is used for the output of a random measuring point to analog output channels 0 to 7.

4.11 Description of the Standard Controller Structure (SR)

4.11.5.11 Branch 7: Measuring socket 2

Function:

The value of any measuring point of the control loop can be connected via an analog output channel to measuring socket 2. The no. of the measuring socket can be changed at any time during the RUN mode of the IP.

Input variables:

- MPNo. No. of the measuring point which is connected to measuring socket 1 (1...12).

Output variables:

- DAC4

4 Address of the analog output channel to which the measuring point value is output. Measuring socket 2 is wired to output channel 6 in the case of the DR/SR submodule. Measuring socket 2 (and

also measuring socket 1) of the DRS/SR submodule are used to output a random measuring point to analog output channels 0 to 7, since global assignment of the measuring sockets takes place in the case of this submodule, (see Section 4.1).

4.11.6 Functions of the standard controller

4.11.6.1 Preassigned limit monitors in branches 2 and 3

The results of these limit monitors are used by a CP 526 for display purposes. The output bits **cannot** be read from the standard FB used with the logic program (Section 4.14).

Function of the actual value limit monitor:

Four limits can be specified via the PG:

- Upper warning limit
- Lower warning limit
- Upper danger limit
- Lower danger limit

Each of these limits is assigned a bit. If a signal **crosses** the **upper** warning/danger limits, then the "upper warning/danger limits crossed" bits are set. In all other cases they are reset. When the signal crosses the **lower** warning/danger limits, then the "lower warning/danger limits crossed" bits are set. In all other cases they are reset.

Function of the setpoint limiting monitor:

Two limits can be specified via the PG:

- Upper limit
- Lower limit

Both the limits are assigned two bits. When the **upper** limit is **crossed** the "upper limit crossed" bit is set, otherwise it remains reset. When the **lower** limit is crossed, the "lower limit crossed" bit is set, otherwise it is reset (Fig. 4.15).

4.11 Description of the Standard Controller Structure (SR)



Fig. 4.15 Method of operation of the pre-assigned limit monitor

i.2 Setpoint sequence

tion description:

mpling time (TA) driven setpoint sequence Xa(t) is generated from $i \approx 1,...,10$ setpoint interpolation nodes CON SOL (1),..., 1 SOL (i).

options are available:

aircase waveform:

t 3.1 = 0 is set, the output variable Xa is equal to the last setpoint CON SOL (I) until the period between 2 successive setpoints NTI (> TA) has expired. Then, for the duration CON TI of the next period, Xa = CON SOL (I+1) is output (Fig. 4.16).

near interpolated waveform:

it 3.1 = 1, then linear interpolation is carried out between successive setpoints (Fig. 4.17).

etpoint generated in this way is continued cyclically after the expiry of the period TPER = $N \cdot CON$. :onstant setpoint Xa = CON SOL (1) is output in case N = 1, regardless of the values of CON TI and bit 3.1.

strictions:

sit 3.1 = 1 (case "linear interpolation") the following additional assumptions are made:

* CONTI = $P \cdot TA$, P = positive integer.

* P <= 32767.

etween the setpoints CON SOL (I) and CON SOL (I+1), a linear approximation given by the straight line equation is always used:

 $X_{a} (M \cdot TA) = [CON SOL (I+1) - CON SOL (I)] \cdot M/P + CON SOL (I), M <= P,$

/here M*TA is the time since the last setpoint CON SOL (I).



Fig. 4.16 Staircase waveform setpoint sequence (Example N=3)

· .

4.11 Description of the Standard Controller Structure (SR)



Fig. 4.17 Linearly interpolated waveform setpoint sequence (Example N=3)





Fig. 4.18 Symbol of the setpoint sequence stage

Description of function parameters and binary variables:

Type of variable	Symbol	Description	Number format	Numerical range
Parameter	N CONSOL(1)	Number of setpoints Setpoint 1	undimen. variable- dependent	1 10 100% + 100%
	: : CON SOL (10)	: Setpoint 10	variable-	: : 100% + 100%
	CONTI TA	Interval time Sampling time	dependent Time Time	4ms 99h 59min 4ms 99h 59min
Binary input variable	Bit 3.1	= 0 : Staircase waveform = 1 : Linearly interpolated waveform	Bit	0/1

Description of function input and output variables:

Type of variable	Symbol	Description	Number format	Value range
Input variable	Т	Time	Time	0.1 ms 99 h 59min
Output variable	Xa	Setpoint sequence	variable- dependent	100% + 100%

4.11 Description of the Standard Controller Structure (SR)

4.11.6.3 Function generator

Function description:

A function described in a table is used to generate a function value Xa = F(Xe) from a given abscissa value Xe within the interval X(1) $\leq Xe \leq X$ (N) using linear interpolation.

The function can be defined by N = 1,...,10 pairs of values [(X)I, F(I)], where the N abscissa values X(1),...,X(N) define a strictly monotonous curve starting with the abscissa value of the first interpolation node CON STA and with a period of CON SCH between the interpolation nodes, i. e.:

 $X(1) \le X(2) \le \dots \le X(N).$

Therefore the abscissa values are equidistant.

The corresponding ordinate values should be specified in the sequence CON (1), CON (2),..., CON (N).



Fig. 4.15 Cineal Interpolati

Procedure:

A given value Xe is compared successively with the selected abscissa values, until the abscissa values X(L) and X(R) of the neighbouring table interpolation nodes are found. Then the function value is calculated according to the straight line equation:

$$F(Xe) = \frac{F(R) - F(L)}{X(R) - X(L)} (Xe - X(L)) + F(L)$$

Note:

Due to its use as a setpoint, the function value outside the defined interval is defined as follows:

*
$$Xa = F(1)$$
 for $Xe < X(1)$,

* Xa = F(N) for Xe > X(N).

4.11 Description of the Standard Controller Structure (SR)



Fig. 4.20 Symbol of the function generator

Description of the function parameters:

Type of variable	Symbol	Description	Number format	Numerical range
Parameter	N CON STA	Number of equi-distant nodes Abscissa value of the first nodes	no unit variable-	1 10 100% + 100%
	CONSCH	Distance between neighbouring nodes	variable- dependent	- 100% + 100%
	CON(1)	Ordinate value of the first node	variable- dependent	- 100% + 100%
	:	:	:	
	:	:	:	
	: CON (10)	: Ordinate value of the tenth corner point	: variable- dependent	- 100% + 100%

Description of the function input and output variables:

Type of variable	Symbol	Description	Number format	Value range
Input variable	Хе	Abscissa value	variable- dependent	- 100% + 100%
Output variable	Ха	Linearly interpolated function value	variable- dependent	100% + 100%

4.11.6.4 Averaging

Function description:

The new averaged output value Xa is generated from the input value Xe (i. e. actual value), which may be falsified (due to "ripple"), using the old (averaged) output value X_v , as follows:

$$Xa = \frac{1}{8}(Xe + 7 \cdot X_v)$$

Note: The averaging may falsify correct values!



Fig. 4.21 Suppression of measurement ripple by averaging

Block symbol:



The block has no parameters.

Description of the block input and output variables:

Type of variable	Symbol	Description	Number format	Numerical range
input variable	Xe	Input value (with ripple)	variable- dependent	- 100% + 100%
Output variable	Xa	Averaged output value	variable- dependent	100% + 100%

In addition the previous value X_v is stored in the block. However this value is not accessible to the user.

4.11.6.5 Plausibility check

Function description:

Any interference which causes a difference between two consecutive sampled values Xek1, Xek to be greater than a specified (physically meaningful) value CON ZUL is suppressed.

The current output value Xak is calculated as follows:

(1) Xak = Xek for $|Xek-Xak1| \le CONZUL$,

(2)
$$Xak = Xak1 + \frac{(Xak1 - Xak2) + (Xak2 - Xak3)}{2} =$$

= $\frac{3}{2} Xak1 - \frac{1}{2} Xak3$ for $|Xek - Xak1| > CONZUL$.





Fig. 4.23 Method of operation of the plausibility check

If the difference is > CON ZUL for longer than 2 sampling periods, then the input value is interpreted as being permissible and the output value is changed to the input value according to an expotential function.

==> Permissible values are not falsified by the plausibility checking (different to averaging action)!

Symbol:



Fig. 4.24 Symbol of the plausibility checking stage

Description of the function parameter:

Type of variable	Symbol	Description	Number format	Numerical range
Parameter	CONZUL	Magnitude of the maximum permissible difference	variable-	0+100%
		between two successive sampling values	dependent	

Description of the function input and output variables:

Type of variable	Symbol	Description	Number format	Numerical range
Input variable	Xek	Input value	variable- dependent	- 100% + 100%
Output variable	Xak	Output value	variable- dependent	- 100% + 100%

Note:

The minimum pulse duration T_{min} can only be changed in the "Input" and "Output" modes, but not in the controller test.

4.11.6.6 Limit monitor

Function description:

An input value MP NR is checked against up to 6 limit values

CON 4.1 (or 5.1) to CON 4.6 (or 5.6). (No hysteresis!)

No given sequence of limiting values is assumed.

If limiting values are crossed, then N bits are set, i. e. bits 4.1,...,4.6 (or 5.1,...,5.6):

Case 0: N=0 (trivial case, should be discarded at the PG)

No checking of Xe is necessary. For safety reasons all bits Bit(i) are reset.

Case 1: $1 \le N \le 6$

The bits of the specified limit values are set, if a positive value or a negative value is crossed:

==> For N < 6 due to safety reasons, the 6-N not required bits are set to 0: Bit 4. $(N+1) = \ldots = Bit 4. (6) = 0.$

N is specified by the constant CON 4.7 (or CON 5.7).







4.11 Description of the Standard Controller Structure (SR)

Description of the function parameters:

Type of variable	Symbol	Description	Number format	Numerical range
Parameter	CON 4.7 (or 5.7) CON 4.1 (or 5.1) :	Number of specified limit values Limit 1 :	no unit variable- dependent (or %)	1 6 100% + 100%
	CON 4.6 (or 5.6)	: Limit6		:

Description of the function input and output variables:

Type of variable	Symbol	Description	Number format	Value range
Inputvariable	Xe	Monitored input value	variable- dependent (or %)	- 100% + 100%
Binary outputsignals	Bit 4.1 (or 5.1) Bit 4.6 (or 5.6)	Limit value bit 1 : Limit value bit 6	Bit : : Bit	0/1 : : 0/1

4.11.6.7 Ramp-function generator

Function description:

The ramp-function generator produces an output signal Xa which **ramps** up to the required setpoint W after a setpoint jump at its input.

- * The ramp begins e.g. at the current actual value XS of the controller (see "Actual value referencing") and ramps with the specified slope to the upper or lower setpoint W.
- * If the setpoint is changed after it has been reached (ramp value is equal to setpoint), then the ramp is continued with the current valid slope from the current ramp value, except when the actual value is between the ramp value and the setpoint. In this case the ramp starts from the actual value.
- * If the setpoint changes before it is reached, then the ramp is started again from the current actual value or from the last ramp value.
- In addition it is possible by pressing the "higher" pushbutton, i. e. by setting input bit BIT HOE = 1, to ramp past the setpoint W up to the maximum 100% setpoint, or correspondingly by pressing the "lower" pushbutton," i. e. by setting input bit BITTIE = 1, to ramp to the minimum 100% setpoint.
 As long as the "higher" or "lower" pushbutton is pressed, then the ramp-function generator ramps with the specified slope. When the pushbutton is no longer pressed then the current momentary ramp value is frozen till a pushbutton is pressed again.
- * The "higher" pushbutton always causes the ramp to go to more positive values, that is in the positive range with the "higher" slope and in the negative range with the "lower" slope. Similarly the "lower" pushbutton always causes the ramp to go to more negative values, that is in the positive range with the "lower" slope and in the negative range with the "higher" slope.
- * When both pushbuttons are pressed at the same time the ramp value remains constant.
- * When the reset switch is activated (input bit BIT LOE) the following occurs: When the LOE bit is set, the ramp-function generator is switched from setpoint manual mode to automatic (i. e., the setpoint is approached via the preset parameters T_H, T_R and ZUW), provided the HOE and TIE bits are set.
- * The "higher"/"lower" pushbuttons have priority over the LOE bit.
- * If the setpoint W changes when the "higher" or "lower" pushbutton is pressed, then the new setpoint is targeted only after the pushbutton has been released and the reset switch has been pressed.

Actual value referencing:

The main function of the ramp-function generator is to smoothen setpoint jumps and to travel to setpoint at a predefined rate of change.

With the aim of reaching the setpoint as quickly as possible, the **actual value can only be used sensibly in certain cases** as a ramp starting point after any **switch-over** ("reset", setpoint change):

- The switch-over causes a positive ramp:
 ==> Actual value referencing sensible in cases where XS > Xa.
- The switch-over causes a negative ramp:
 ==> Actual value referencing sensible in cases where XS < Xa.

Otherwise starting the ramp at the current actual value leads to an unnecessary jump in the ramp value which is the effective setpoint and causes the ramp value to target the setpoint after a delay, see Fig. 4.27.



t4 : Reset pushbutton

Fig. 4.27 Actual value referencing in the ramp-function generator during "switch-over"

In practice another operating state can occur, which makes actual value referencing necessary: i. e. **power failure.** If, for example, during a very slow heating process which must be ramped up during one hour, the power supply fails after half an hour for a long period of time, then the actual value sinks far below the last ramp value.

On power restoration, the ramp should be continued at the current actual value and not at the last ramp value. Otherwise the sudden large control deviation causes excessive heating ("overshoot").

For this purpose the ramp-function generator must be able to detect a power failure, since none of the "switch-overs" mentioned occurs. A central power fault bit does not solve the problem, as in this case a controller with a sampling time of 10 minutes may only be executed 10 minutes after power restoration, i. e. it could only then determine that a power failure has occurred. For other controllers with shorter sampling times, however, this bit must be reset much sooner, otherwise they would always react to that bit.

For this purpose the actual value referencing is implemented in the following way: After power return the previous values of the setpoint and the ramp-function generator are reset. Since $W > W_{old} = 0$, actual value referencing takes place compulsorily for the next execution of the function. Therefore, after a power failure, the ramp starts at zero or, if valid, at the current actual value.

4.11 Description of the Standard Controller Structure (SR)



Fig. 4.28 Actual value referencing in the ramp-function generator after power failure

Symbol:



Fig. 4.29 Symbol of the ramp-function generator

Description of the function parameters and binary variables:

Type of variable	Symbol	Description	Number format	Numerical range
Parameter	CONTH CONTR CONZUW	Positive ramp time Negative ramp time Ordinate of the ramp-function generator value, i. e. the ramp value traversed during the time TH or TR (therefore determines the ramp slope)	Time Time variable- dependent	0.1 ms 99h 59min 0.1 ms 99h 59min 0 + 100%
Binary input signals	BIT HOE BITTIE BITLOE	"Higher" bit, BH = 1 causes positive ramp "Lower" bit, BT = 1 causes negative ramp Reset bit, BL = 1 causes matching of the ramp value to the setpoint if the HOE and TIE bits are set.	Bit Bit Bit	0/1 0/1 0/1



4.11 Description of the Standard Controller Structure (SR)

Fig. 4.30 Relationship between the ramp-function generator user parameters TH, TR, ZUW and the effect of the "higher" and "lower" pushbuttons.

Description of the function input and output variables:

Type of variable	Symbol	Description	Number format	Value range
Input variables	w	Current setpoint	variable-	-100% +100%
	xs	Current actual value	variable- dependent	- 100% + 100%
Output variable	Xa	Output value (ramp value)	variable- dependent	- 100% + 100%

4.11 Description of the Standard Controller Structure (SR)

4.11.7.8 Filter

Function description:

For filtering an analog variable Xe, a first-order delay stage (VZ1 stage) is available with the transfer function:

$$\frac{Xa(s)}{Xw(s)} = \frac{1}{1 + TVZ \cdot s}$$

Procedure:

In order to implement a discrete filter, the time domain representation is transferred into integral notation

$$X_{a}(t) + TVZ \cdot X_{a}(t) = X_{e}(t)$$

$$\int_{0}^{t} X_{A}(v) dv + TVZ \cdot X_{a} = \int_{0}^{t} X_{e}(v) dv.$$

If the trapezoidal approximation is used for both integrals t = k TA and t = (k-1)TA and the resulting two equations are subtracted from one another, then the solution for output variable Xak gives the following equation at the sampling time t = k TA:

$$Xak = \frac{2 \cdot TVZ - TA}{2 \cdot TVZ + TA} Xak 1 + \frac{TA}{2 \cdot TVZ + TA} (Xek + Xek 1).$$

Xak = KG (Xak1-Xek) + Xek

One arrives at the same result, when s = (2/TA) (z-1)/(z+1) is substituted into the complex transfer function and the inverse z-transformation is carried out.

If one uses the less accurate rectangle approximation for integrating Xe, then one obtains the same basic iterative equation used in FB 97 in Catalog ST 56.

$$Xak = \underbrace{\frac{2 \cdot TVZ - TA}{2 \cdot TVZ + TA}}_{KG} (Xak1 - Xek1) + Xek1.$$

This form which only requires one block parameter is also used here in order to prevent the dead time in the Xe sampling, with the following modification:



Fig. 4.31 Symbol of the smoothing

Description of the function parameters:

Type of variable	Symbol	Description	Number format	Numerical range
Parameter	TVZ	Filter time constant	Time	4 ms 99h 59min

4.11 Description of the Standard Controller Structure (SR)

Description of the function input and output variables:

Type of variable	Symbol	Description	Number format	Numerical range
Inputvariable	Xek	Function input variable to be filtered	variable- dependent	-100% + 100%
Output variable	Xak	Filtered function output variable	variable- dependent	- 100% + 100%

in addition the following variables are present in the block, which however cannot be accessed by the user:

* Parameter:	KG	= (2*TVZ-TA) / (2*TVZ+TA) = smoothing factor, TVZ = filter time constant, TA = sampling time
* Previous values:	Xak1	Previous output value ((k-1) th sampling value)

4.11.6.9 PID controller

Function description:

The equation for the relationship between the control deviation x_w (t) and the manipulated variable y(t) of the continuous PID controller in the time domain is given by:

$$y = Kp (x_w + 1/TN \cdot x_w (v)dv + TV \cdot x_w),$$

.

This equation is emulated by a quasi-continuous PID controller where a manipulated variable increment dYk is calculated from the control deviation XWk using the PID velocity algorithm. The manipulated variable Yk is output as the sum of the previously generated increments.

The switch-over between various operating modes is carried out via binary signals B1 - B7.

Procedure:

A parallel structure is implemented (see Fig. 4.32) where the factor R, the integral-action time TN and the derivative-action time TV can be adjusted separately. In addition the proportional factor of Kp can be entered as a parameter which influences all 3 parallel branches.

PID velocity algorithm (with trapezoidal integration):

$$dYk = Kp \cdot [R \cdot (XWk - XWk 1) + (XWk + XWk 1) \cdot TA/(TN \cdot 2) + Dk]$$

where

 $Dk = 0.5 \cdot [TV/TA \cdot (XWk - XWk 1) - (XWk 1 - XWk 2) + Dk 1].$

Here Kp, TN, TV are the actual PID controller parameters. The trapezoidal integration was selected since it gives a more exact representation of the continuous integration when used in a PI controller.

To switch off one of the controller branches the corresponding parameter (R, TN, TV) is set to zero. Setting TN = 0 causes the I component to be switched off which is not explicit in the quotient TA/TN.

4.11 Description of the Standard Controller Structure (SR)



PID controller



- (S 1.2.3) B2 : 1 = Separate D input, 0 = XWk as D input
- (BIT IR) B3 : 1 = Ideai, 0 = real PID controller
- (BITST) B4 : 1 = Hold m. v. constant, 0 = not constant
- (S 1.2.2) B5 : 1 = Disturbance variable modulation, 0 = none
- (ST2) B6 : 1 = Standard version, 0 = extended version (not marked here)
- (BITRF) B7 : 1 = Controller disabled, 0 = enabled
 - B8 : 1 = Switch for prevention of integral wind up (only used by program)
- XWk : Control deviation XZk : Separate D input
- XZk : Separate D input Zk : Disturbance variable
- dYk : Calculated m. v. increment
- Yk : Output m. v.
- YHk : Manual input
- TA : Sampling time

Fig. 4.32 Structure of the PID controller

Fig. 4.32 shows the structure of the PID controller with the switch-over options for the operating modes which are described in detail below.

Basically one can choose between a standard version (ST2 = 1) and an extended version (ST2 = 0) of the controller. The simpler standard version has the following differences over the more general extended version:

- * R = 1 (not a parameter, i. e. the P component cannot be switched off)
- * A+ and A- not parameters, i. e. rate of change of manipulated variable limiting is not possible
- * S1.2.3 = 0, i. e. no separate D input XZk
- * BIT IR = 0, i. e. D component is always delayed
- * BITST = 0, i. e. the manipulated variable cannot be held constant
- * S 1.2.2 = 0, i. e. no disturbance variable compensation is possible

The upgraded version of the controller has the following functions:

- * One can switch over to **manual operation** (signal HA). The manipulated variable is then matched to the adjusted manual value YHk according to an exponential function.
- * The input for the D component can be selected from either the control deviation XWk or a **separate input variable** XZk (signal S1.2.3).
- * The D component can be calculated with or without delay (signal BIT IR) corresponding to a real or ideal PID controller.
- * The m.v. increment can be set to zero independently of the control difference so that the **manipulated variable** is held **constant**. This is used e.g. for the opening up of a cascaded control loop (signal BIT ST).
- In order to compensate for a measurable interference signal Zk as early as possible, the interference signal can be added as an
 increment dZK to the calculated manipulated variable increment for disturbance variable compensation (signal S1.2.2). The
 measured interference signal must be inverted before being input to the controller, otherwise, without inversion, it would be
 added to the manipulated variable.
- * During operating mode switch-overs no unpredictable manipulated variable jumps can occur due to the precautions which have been taken in the program and the internal velocity algorithm used, especially in the case of manual/automatic switchovers. A control difference set during manual operation will only be controlled to zero by the I component after switching over to automatic.

In a controller without an I component, however, a control deviation set during manual operation is retained after switching over to automatic operation.

- * The rate of change of the manipulated variable, i. e. the manipulated variable increment, can be limited with A+ and A- which is useful for a slow actuator. The portion cut off by the **limiting** is stored and to prevent any information from being lost is added to the value at the next sampling period. The resulting increment is then again subject to limiting.
- * The manipulated variable can also be limited using the parameters B+ and B-.
- * When the manipulated variable limit is reached, the I component is switched off to prevent integrator wind up.
- * If the manipulated variable crosses the limit, the overflow bit UE+ or UE- is set.
- * BIT RF represents a controller enable signal. If this signal is 0, then the manipulated variable is output as zero, regardless of the state of the controller inputs. If the signal becomes 1, then the controller reacts with a manipulated variable jump at the output (caused mainly by the D and P components) corresponding to the instantaneous control difference, as if a setpoint jump had occurred at the input.

This allows the controller to be enabled and disabled on-line.

Symbol:



Fig. 4.33 Symbol of the PID controller

4.11 Description of the Standard Controller Structure (SR)

Type of variable	Symbol	Description	Number format	Numerical range
Parameter	Кр	Proportional constant, the sign determines the direction of control action:	no unit	-99.99+99.99
		- opposite direction of change		
	R	Separate R factor (usually 1), the P component can be disabled by R=0	no unit	-99.99+99.99
	TN	Integral-action time, the I component can be disabled by TN=0	Time	0.1ms 99h 59m
	τv	Derivative-action time, the D component can be disabled by $TV=0$	Time	0.1ms 99h 59m
	B+	Upper limit of output Yk	%	- 100% + 100%
	8-	Lower limit of output Yk $(B - \langle B + \rangle)$	%	- 100% + 100%
	A+	Upper m. v. rate limit $(A+>0)$	%	0% + 100%
	A	Lowerm.v.rate limit (A-<0)	%	<u> </u>
Binary	S. 1.2.1	1 = Manual operation	Bit	0/1
control signals		0 = Automatic operation	_	
	S 1.2.3	1 = Separate D input	Bit	0/1
		0 = XWk as D input		
		(can only be modified in STOP)		
	BIUR	1 = Ideal PID controller, D comp. without delay	Bit	0/1
		0 = Real PID controller, D comp, with delay		
	BITST	1 = Hold m. v. constant independently of the outputs	Bit	0/1
		0 = Do not hold constant		
	S. 1.2.2	1 = Disturbance variable connected to controller	Bit	0/1
		0 = No disturbance variable		
	ST2	1 = Standard version	Bit	0/1
		0 = Upgraded version		
	1	(can only be modified during STOP)		
	BITRF	1 = Controller enabled	Bit	0/1
		0 = Controller disabled		

Description of the function parameters and binary variables:

The parameters TN and TV are converted into the parameters TI = TA / TN and TD = TV / TA; these variables are stored in specific data areas for that block.

Description of the function input and output variables:

Type of variable	Symbol	Description	Number format	Value range
input variables	XWk YHk	= Wk-Xk = setpoint - actual value = control deviation Manual input. During switch-over from automatic to manual, the m. v. is matched according to an exponential function. This prevents step changes in the m. v.	variable dependent %	-200% +200% -100% +100%
	XZk Zk	Separate D variable input Disturbance variable input	variable dependent %	100% + 100% 100% + 100%
Output variables	Yk	M.v. output	%	- 100% + 100%
Binary out- put variables	UE+ UE-	1 = Indication positive limit reached 1 = Indication negative limit reached	Bīt Bit	0/1 0/1

4.11.6.10 "On" - "Off" output

Function description:

A pulse generator stage with "on" – "off" characteristic for converting a calculated quasi-continuous control signal Yk into binary output signals for **2 or 3-step** controllers is implemented.

The manipulated variable is set to + 100% (for 2-step output) or + 100% or - 100% (for 3-step output) only for the part of the sampling time corresponding to the calculated manipulated variable I Yk I \leq 100%. As for the pulse generator stage of the step controller the pulse duration cannot be less than the minimum duration Tmin. Therefore the following equation also applies here:

 $TA = n \cdot Tmin, n = 1, 2, 3, ...$

Procedure:

The function input variable is the value calculated by the PID algorithm and limited to \pm 100% i. e. the **manipulated variable** Yk. During the first call of the "on" – "off" output function when the manipulated variable Yk is calculated, it is first compared with the **threshold value** ASW = 0%, ..., 50%:

- * If IYkI < ASW, no pulse is generated.
- * If IYkI > 100% ASW, a pulse of the maximum length TA is generated, i. e. the number of individual pulses is TA/Tmin.
- ★ If the range ASW ≤ IYkl ≤ 100% ASW, a total pulse duration (proportional to the m. v. Yk) or number of individual pulses of minimum pulse duration Tmin is given by:

as in the "Step controller" (TA instead of TM) function.

A negative value of ANZ always means negative pulses, which however can only be output with a three-step output stage.



Fig. 4.34 Influence of the threshold value ASW on the number of pulses ANZ for a manipulated variable Yk

If only a two-step output is configured this means that only one analog output (DAC) is used, which is assigned to the positive pulse. In this case the heating can only be switched on (DAC1 = 10V) or off (DAC1 = 0V).

With a three-step output however, again in the case of temperature control, 3 control states can be implemented:

-DAC1 = 0V, DAC2 = 0V = => OFF

$$-DACI = 10V, DACZ = 0V = => HEAI$$

-DAC 1 = 0V, DAC 2 = 10V = = > COOL

In order to prevent possible stronger control interventions on the cooling side as compared to the heating, a heat/cool factor or general matching factor APF = 0, ..., 99.99 can be used in the three-step controller.

Consider an example where 10 seconds of heating increases the temperature by 2 degrees whereas 10 seconds of cooling reduces the temperature by 4 degrees. Therefore the heating effect is only half as powerful as the cooling. Due to the matching factor APF = 0.5, the analog output assigned to the cooling is only set to 1 for a period half as long as originally determined by the value ANZ.

Please note the threshold value for the cooling output must be reduced by the same factor!

4.11 Description of the Standard Controller Structure (SR)

Generalization:

By definition, the matching factor refers to the analog output DAC2. If the value range of APF is extended to values >1, in order to include the possibility of larger control interventions for heating as compared to cooling for example, then the effect of the matching factor APF > 0 is defined as follows:

- * APF < 1: The total pulse duration determined by ANZ at the output DAC2 is shortened by the factor APF.
- * APF > 1: The total pulse duration determined by ANZ at the binary output DAC1 is shortened by the factor 1/APF.



.

4.11 Description of the Standard Controller Structure (SR)

After the value ANZ is calculated during the first execution of the block, it is then only evaluated and, if required, updated during subsequent executions of the block till the next execution of the controller. The analog outputs DAC1 and DAC2 are set according to the current value of ANZ.

Notes:

- A value (e.g. remainder after updating) | ANZ | < 1 is lost.
- In contrast to the step controller, a controller with "on" "off" output generates pulses during the steady state of the manipulated variable Yk.

Symbol:



Fig. 4.37 Symbol of the "on" - "off" output

Description of the function parameters:

Type of variable	Symbol	Description	Number format	Numerical range
Parameter	ASW	Threshold value (0%,, 50%) * No control pulse for Yk < ASW * Control pulse of a maximum duration TA for Yk > 100% - ASW	%	0% 50%
	АРР	intervention of the two binary outputs	no unit	099.99

Description of the function input and output variables:

Type of variable	Symbol	Description	Number format	Value range
Input variable	Yk	M. v. output of PID controller module	%	-200% +200%
Output variable	DAC 1 DAC 2	Positive pulse Negative pulse	% %	0% / 100% 0% / 100%
Binary input variable	S 1.4.1	= 0 : two-step output = 1 : three-step output	Bit	0/1

In addition, the following variable is present in the function, but not accessible to the user:

ANZ At function start: the number of pulses to be output with duration Tmin is calculated during the first execution. At the end of the function: number of pulses not yet output.

Note:

The minimum pulse duration T_{min} can only be changed in the "Input" and "Output" operating modes, not in the controller test.

4.11 Description of the Standard Controller Structure (SR)

4.11.6.11 Step controller

Function description:

The step controller is a digital controller with three-step action, which only operates in the plants with **motorized integral** actuators (e. g. vanes, flaps and other positioning equipment).

The step controller constructed using analog components such as a three-step stage with hysteresis and delayed feedback is implemented here as a series circuit of three function blocks:

- * Dead band with hysteresis,
- * PID velocity algorithm
- step controller
- * Pulse generator stage

Procedure:

The control difference XWek goes first through a **dead band stage with hysteresis**, in order to filter out small control deviations and to protect the actuator. A positive or negative analog value XWek can be suppressed in a symmetrical predefined range around the zero point.



Fig. 4.38 Dead band with hysteresis

The limits at which the output value XWk is set to 0 or equal to the input value XWek (hysteresis) can be selected with the parameters AN and AB.

A manipulated value increment dYk is calculated from the output variable XWk of the dead band stage using the **PID velocity algo**rithm:

 $dYk = K_n \cdot [(XWk - XWk 1) + (XWk + XWk 1) \cdot TA/(2 \cdot TN) + Dk]$

where

 $Dk = 0.5 \cdot [TV/TA \cdot (XWk - XWk 1) - (XWk 1 - XWk 2) + Dk 1].$





STEP CONTROLLER

- = Proportional constant, TN = integral-action time, TV = derivative time Dp IA
- = Controller sampling time, Tmin = minimum pulse duration
- ГM = Actuator positioning time
- = Setpoint, Xk = actual value Nk
- XWk = Control deviation after dead band, XWek: before dead band
- = Number of single pulses of duration Tmin to be output X
- = Automatic operation (= 0), manual operation (= 1) S 1.5.1
- BITRF = Controller enabled (= 1), disabled (= 0)
- = Dead band active for I comp. (= 0), inactive (= 1) BITTOT
- BITHAI = Manual input active (= 1), inactive (= 0)

Fig. 4.39 Structure of the step controller

Here Kp, TN, TV are the control parameters of the PID algorithm. Normally TV = 0 is selected as a parameter, i. e. only a PI algorithm is selected, since a step controller is normally only used in slow plants with slow acting actuators.

In the pulse generator, the pulse duration proportional to the size of the manipulated variable increment dYk is calculated and transformed into a corresponding number of binary control signals +1 (clockwise rotation), -1 (anticlockwise rotation) or 0 (standstill) for controlling the actuator drive.

The relationship between the pulse duration Tk and the manipulated variable increment dYk is given in Fig. 4.40;



Fig. 4.40 Response of an actuator drive to a pulse of amplitude 1 and duration Tk or TM

4.11 Description of the Standard Controller Structure (SR)

The pulse duration Tk assigned to a manipulated variable increment dYk is therefore given by

 $Tk = TM \cdot dYk$.

In order to limit the switching frequency, a minimum pulse duration Tmin must be specified. In this way the pulse length Tk can be represented as a multiple of the minimum pulse duration Tmin:

 $Tk = X \cdot Tmin$.

The number of individual pulses of length Tmin to be output as a result of a calculated manipulated variable increment dYk is therefore

 $X = (TM/Tmin) \cdot dYk$

Since there is a possibility that all X pulses cannot be cutput during the time TA (sampling time of the PID algorithm), the value X calculated at the time k-TA must be added to the remaining value X. The new value X is then transmitted to the pulse generator stage.

For |X| < 1 the minimum pulse duration Tmin is not reached, therefore no pulses are output.

For $|X| \ge 1$ the pulse generator stage outputs a pulse of length Tmin each time it is called and decrements the magnitude of X by 1 until |X| < 1.

After switching over from automatic to manual (switch S1.5.1), a manual value dYH can be entered via a **manual input**. A number of control pulses corresponding to this manual value is calculated per sampling period, which is then processed further during automatic operation of the pulse generator. The manual value is actually only operational if HAI is set (manual input active). With the help of this bit however it is possible to bring an actuator under manual operation to a predefined position (without the bit HAI the actuator would travel into the limits without stopping for a fixed manual value <> 0).

Precautions have been taken which prevent longer pulses being generated when switching over to automatic operation. A control deviation set under manual operation is therefore only controlled to zero via the I component.

In automatic operation it is also possible to make the dead band inactive for the I component using the software switch TOT, i. e. to calculate the I component with the actual control deviation XWek.

Bit RF represents the **controller enable signal.** If this signal is 0, then no pulses are output regardless of the state of the controller input. If the signal is set to 1 then the controller reacts with a number of pulses which corresponds to the current control deviation. In this way the controller can be enabled and disabeld on-line.

Symbol:



Note:

The minimum pulse duration T_{min} can only be changed in the "Input" and "Output" modes, not in the controller test.

Type of variable	Symbol	Description	Number format	Numerical range
Parameter	Кр	Proportional constant; the sign determines the direction of control action: + same direction of change in setpoint and m. v. - opposite direction of change in setpoint and m. v.	no unit	~99.99 +99.99
	ŤΝ	Integral-action time; the I component can be disabled by TN = 0	Time	0.1 ms 99h 59m
	τv	Derivative-action time; the I component can be disabled by $TV = 0$	Time	0.1 ms 99h 59m
	ТМ	Positioning time of integrating final control element e. g. actuator	Time	0.1 ms 99h 59m
	AN	Trigger threshold of dead band	variable- dependent	- 100% + 100%
	AB	Release threshold of dead band	variable- dependent	- 100% + 100%
Binary input	S.1.5.1	1 = Manual operation, 0 = automatic operation	Bit	0/1
signals	BITTOT	1 = Dead-band inactive for integral component 0 = Dead-band active for integral component	Bit	0/1
	BITRF	1 = Controller disabled 0 = Controller enabled	Bit	0/1
	BITHAI	1 = Manual value active, 0 = inactive	Bit	0/1

Description of the function parameters and binary input variables:

The sampling time TA and the minimum pulse duration Tmin are also required for the step controller. These values however cannot be considered as block parameters, but as global variables of the control loop specified once only which may also be evaluated by the system program.

The user parameters TN and TV are converted into the internal parameters TI = TA/TN and TD = TV/TA.

Similarly Kp is converted into the parameters K = Kp · TM/Tmin. These converted variables are in the data area specific to the block.

Description of the function input and output variables:

Type of variable	Symbol	Description	Number format	Value range
Input variable	XWek XHk X	= Wk-Xk = control deviation is generated from the setpoint and actual value before calling up the module Manual input Initially contains number of pulses of duration Tmin not yet output	variable- dependent % no unit	-200% +200% - 100% +100%
Output variable	x	At program end contains number of pulses still to be output	nounit	

In addition the following variables are present, which are not accessible to the user:

XWek1 previous control deviation before the dead band

XWk control deviation after the dead band

XWk1 previous control deviation after the dead band ((k-1) th sampling period)

Dk1 previous D component

4.11.6.12 Pulse generator for the step controller

Function description:

The **pulse generator function** converts the manipulated variable pulse duration (or to be more exact: the number X of pulses of minimum duration Tmin with sign corresponding to the pulse direction) calculated by the step controller function in the k-th sampling period into 2 analog signals for DAC 1 and DAC 2 for controlling an **integral-action actuator**:

* IXI < 1 ==> DAC1 = 0 , DAC2 = 0 ("standstill")

$$* X \ge 1 => DAC1 = 10V, DAC2 = 0$$
 ("open")

* X < -1 = > DAC! = 0, DAC2 = 10V ("close").

4.11 Description of the Standard Controller Structure (SR)

When these signals are output the analog outputs remain set for the time specified by the total pulse duration IXI-Tmin.

One should consider the following:

- The minimum pulse duration Tmin should be smaller than the sampling period TA of the control loop in order to achieve maximum control accuracy, where

 $TA = n \cdot Tmin$, n = 1, 2, 3, ... and thus also Tmin < TA < TM.

n = TA/Tmin = 4, X = 3.7

Within the sampling period TA, up to n pulses with the minimum duration Tmin can be output consecutively. This means that the pulse generator program is processed within the time TA exactly n times.

- For IXI < 1 the minimum pulse duration Tmin is not yet reached, therefore no pulses are output. The value X however is not lost, it is added in the next sampling period to the new value X.
- For IXI ≥ 1 the pulse generator produces a pulse of duration Tmin at the corresponding output each time it is called and decrements the magnitude of X by 1.
- If the controller program has calculated a total pulse duration IXI . Tmin > TA, then not all X pulses can be output during the sampling period TA. Therefore the number of remaining pulses is stored and is added in the next sampling period to the new value X.
- For active acknowledgement BA = 1 ("final OPEN position reached") the DAC1 output is disabled; similarly for active acknowledgement BZ = 1 ("final CLOSED position reached"), the DAC 2 output is disabled in order to prevent the actuator from being damaged by overdriving. The acknowledgement signal from the PC is transferred to the IP 252 via a standard FB (Section 5).



Fig. 4.42 Example of pulse generation

Symbol:

Example:



Fig. 4.43 Symbol of the pulse generator stage

Description of the function parameters and binary input variables:

Type of variable	Symbol	Description	Number format	Numerical range
Binary input	BA	Acknowledgement bit: End position OPEN reached	Bit	0/1
variables	BZ	Acknowledgement bit: End position CLOSED reached	Bit	0/1

4.11 Description of the Standard Controller Structure (SR)

Description of the function input and output variables:

Type of variable	Symbol	Description	Number format	Value range
Input variable	x	Initially contains number of pulses of duration Tmin not yet output	no unit	
Output variables	x	At program end: contains number of pulses still to be output	no unit	
	DAC 1	Positive pulse	%	0% / 100%
	DAC 2	Negative pulse	%	0% / 100%

Note: The following, additional method of operating the step controller manually is not illustrated in Figure 4.43:

The puls generator has two additional binary inputs, the "Actuator open" and "Actuator closed" keys. The functions of both keys are transferred via the S5 CPU to the IP 252. Neither of these keys is accessible in the COM REG programmer software or in the standard function block FB:STEU:STD in Section 5.1.2.

In contrast to manual mode with constant manual value (CON HA), the output of the step controller is controlled direct here:

BIT 1.5.HAZ = 1 --> Manual mode "Actuator closed" BIT 1.5.HAA = 1 --> Manual mode "Actuator open"

For this type of manual mode, the following bits must be set:

= 1 (to controller enable) BIT 1.5.RF

BIT 1.5.1 = 1 (to manual mode)

BIT 1.5.HAI = 0 (to manual value "CON HA" non-active).

In section 5.2.3.1 there is a description of the transfer of both "HAZ" and "HAA" keys from the STEP 5 program in the CPU to the IP 252.

4.11 Description of the Standard Controller Structure (SR)

4.11.7 Data block of the standard controller (SR)

The data block contains all the data of the **SR** controller structure. If the contents of these data words have to be read or overwritten by the CPU, these internal IP 252 data can be accessed with the help of data handling blocks (Section 5.2).

																	Da	ta	
																	WO	rd	
																	add	ress	
																		1	
	15	14	13	12	11 +	10	9	8	7	6	5	4	3 +	2	1	0 +	•	۷	
	ł		Additio	naì co	de (fo	r PG a	nd IP	252)	(STA	IDARD	102)						0	w c	ł
]		Version	n numbe	r				*		7 22211	*+****	******	*	*	*- * • • • •	0	W 1	L
~	+	.+	Status	fiag w	+	+	+	•+	+	*	*	+	+	*****	-+	+	+	W 2	?
 BESY-	+ 	-+	Error 1	word	*	+	+	-+	+	*****	+	++++++	+	-+	-*	+ AZF	• [[)W 3	3
CODES i	+ 	-*	Error :	form wo	+ ord	+	.+	-+	+	+	*	+	+	•+	-+	MAZF	+ [WW 4	4
1	• 	•		-+ free)	*	+	.+	-*	.+	+	+	+	+	-+	-+	+++++++++++++++++++++++++++++++++++++++	+ 1	W :	5
1	•	 (still	free)	*	+	• • • • • • •	- +	*	+	+	+226-8	*	-+	-+	.+	.+ !!!	DW I	6
i v	, + I	-+	+ B/B f1	-+ ac disc		+	-+	-+	••	+	+	*	+	-+	•+	.+	+ 	DW 1	7
	, _ + , 1	-+	+ \$2mo34	-+	+	+	-+ as wn1	-+ te /for		+	+	+	+	-+	-+	-+	+		- e
	1 +	-+	+	-+		+	-+	-+	-+	+	+	(,,,,,,) ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	+	-+	******	-*	.+		
	⊧ +	(32 bits fixed-point) (L9)											-+	DW 3	9				
	! +	-+	Samp11	ng tim	e TA (]	16 b1t	s fixe -+	d-point -+	t) _+	******	+	.+	.+	-+	-+	-+	i -+	0W	10
	 +	-+	Time f	ormat (code fo)r TA -+	.+		-+	.+	.+	•+	-+	-+	+	_+	1 -+	DW	11
	 +	ا +++	Minimum +	pulse :	durat10	on T u i	n 10 2 -+	2.5 ms -	units (_+	(vor R/	₩) -+	(HN) -+	-+			_+	 -+	DW	12
	 +		(32-b11	:-Festp +	unkt)	••	-+	+	_+	. .	-+	(LW)	-+		+		 -+	DW	13
		-+	Kinim	na puls	e durat	tion T	'min (1	16 bits	fixed	-point) -+		-+	+		_*	 -+	DW]4
			Time 1	format	code f	or Tei	n +	*		**	-+	-+					1	DW	15
	1		Multi	plier f	or IP	252 (1	6 bit	fixed-	point}								1	<u>DH</u>	16
~	1		6 bytes	ASCII	string										-		1	DW	17
I	+ 		f(or the	select	able ;	ahys. I	unit		-*		*****					1	DW	18
H E	+ !	+	+	+ 01	the s	-+	rd coa	troller	•• *	*****	-+		****	+	+	+	-+ 	DN	19
¥ S	+ 	+	Minimum	range	(0% va	-+	+	+ (w1	ith uni	-+ t)	-+		+	+	+	+	+ 1	DN	20
I O	+ 	• • * • •	Hax 1mm	range	(= 100	-+ k valu	+ ue)	+ (۳	+ 1th un1	-+ t)			+	+	+	+	++ 	DW	21
N V	+ 	+	Decimal	point	+ code (• numi	+ ber of	decima	a) plac		-+	+	+	+	+	+	++ 	DW	22
		+	+	+	+	-+	+	+	+,	-+	-+	+	+	+	+	*	+		

	15	14	13	12	11	10	0 9	8	7	6	5	4	3	2	1	0	(1 24	Data Mord ddre: V	\$\$
Config-	+ 	-+ 	+ I	.+ I	+ }	+ 	+ 1	+ !	+ 	+ !	+ 	+ 	+ 1	+	·-• !	.	+	ÐW	23
uring + witches	+ }	-+	+	+	+	+	+	+	+	+ 	+ 	+ !	+ 	+ 	+ 	+ 	.+ 	DW	24
 ^	• I	-+	Number	.+ N (=	+	+	+	+ idistan	+	+	+	+	+ f the	+	+		-+ 1	DW	
1	, +===== ,	-+	+	-+	+	+		+	+	+	+ -	+	· -+	+	+		.+ .+	6 11	 26
1] +~~~~	+	ADSC15	sa va -+	+	от с +	ne ISC	1nterp +	+	n pola	t +	(W.) ++	+	+	+	+	-+	0₩ .	26
 	} +	-+	Interv	a1 DX -+	betwe	еп пе +	ighbou +	ring in +	terpo	lation	points	(w.)	unit) +	+	+	+	 -+	0w	27
1	1 +	-+	Ordina	te va -+	lue F1	of t	he 1st +	interp	olatio	on poin	t +	(w. ·	unit) +	+	+	+	 -+	D₩	28
P	1	-	Ordina	te va	lue F2	of t	he 2nd	interp	o latio	on potr	t	(w.	unic)				1	DW	29
L	+		Ordina	-+ te va	lue F3	of t	he 3rd	inter	bolatio	+ זוֹסק חכ	+	(w.	+ unit)		+	+	-+ 	DW	30
Y G	+ 1	+	Ordina	-+ te va	lue F4	+	+ he 4th	inter;	+	on poir	+ 12	+ (w.	+ unit)	+	+	+	-+ 	DN	31
Ð	+ 1	-+	+ Ordina	+ te va	+	+	+ he 5th	inter	+	+	+ nt	+ (w.	+ unit)	+	+	+	-+ 	DW	32
Z	• •	+			+	+	+			+		·+	+	+	+	+	+	-	**
6	1	+	+			+	+	+	+	+	·+	(#• •+	unic)	+	+	+	+		33
1	 +	+	Ordina +	ite va +	lue F:	7 of 1	:he 7tk	inter	po lat i +	on poin	nt +	(w. +	unit) +			+	 ++	DW	34
	 +	+	Ordina	ite vl	laue Fi	3 of 1	the 817	inter:	polati +	on poin	nt +	(w. +	unit)	+	+		 +	DW	35
1			Ordina	nte va	alue F	9 of 1	the 9tl	inter	polati	on pot	nt	(w.	unit)				1	ØW	36
۱ ۷	1		Ordini	ate va	lue F	10 of	the l	Oth int	erpola	tion p	oist	(w.	unit)				1	ŌW	37
-	-+ 	+	Number	r NSW	(=1-1	+- D) af	the se	+ etpoint	+	:he sub	module	'set	+ point	sequen	ce, (i	+ «∕o unit)	+-)	0#	38
1	+	+	Interva	+ 1 tim	+ 2 TINT	+-	+-	+	·+	*	+	+	+	+	+-	+	++ 	DW	39
1	+	+	Time for	natur. Mat i	+	+- AP TI	+	+	+	+	+	+	+	+	+-	+	++ 1	ñш	40
1	•	+		+	+	+-	+-	•• •		+	+	+	+-+	+	+-	+	 +++		
l	 +	+-	1. Setp	oint +	SW1	+-	*-	(¥. +	. un1t)) +	+	+	+	+	+-	+	 +	DWF	41
l s	 +	+	2. Setp	oint +	S₩2	+-	+-	(¥. +	. unit]) +	+	+	+	+			 +	DW	42
E	1		3. Setp	oint	SW3	×		(w.	unit;)		· · · · · · · · · · · · · · · · · · ·	&		±	•	1	DW	43
P	1		4. Setp	oint	SW4		~~= ~ 7*	(W.	. unit)		- a w de P en es	*				1	DW	44
D I	• 1	+-	5. Setp	oint	+ SW5	+-	+-	+ (w	+- . unit	+)		+	+-	+		+	+ 	DW	4
N T	+ 	+.	6. Sett	+ wint	+ \$W6	+-		+ (¥	+-	+)	+	+	+-	+	+-	+	+ 1	D4	4
1	•	+-	+	+	+	+.	+.	+	+-	, +		+	+-	+	+.		·+		-
l	 +	*-	7. Set; +	001nt +	SW7	+	+-	w) -+	. unit +-	J +-	+-	+	···· + -	+-	+-	+	 +	DW	4

. .

4.11 Description of the Standard Controller Structure (SR)

Image: District in the line of the statistic point (w. unit) Image: District in the statistic point (w. unit) Image: District in the statistic point (w. unit) Image: District in the statistic point (w. unit) Image: District in the statistic point (w. unit) Image: District in the statistic point (w. unit) Image: District in the statistic point (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. Unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. Unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. District (w. unit) Image: District (w. unit) Image: District (w. Unit) Image: District (w. District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. District (w. unit) Image: District (w. unit) Image: District (w. unit) Image: District (w. District (w. unit) Image: District (w. unit) Imag		15 14 13 12 12 10 9 8 7 6 6 4 3 2 1 0		Data word addro i	1 1 255
i 0. Setpoint SNB (v. unit) 0. 4 i	1	***************************************	-+	¥	
1 9. Setpoint SN0 (w. unit) (D) 4 * 10. Setpoint SN10 (w. unit) (D) 5 * The format code for TM (D) 5 * CON 204 (ordinates after ramp-up time is out, with unit) (D) 5 * CON 204 (ordinates after ramp-up time is out, with unit) (D) 5 * CON 204 (ordinates after ramp-up time is out, with unit) (D) 5 * CON 204 (ordinates after ramp-up time is out, with unit) (D) 5 * CON 204 (ordinates after ramp-up time is out, with unit) (D) 7 * CON 204 (ordinates after ramp-up time is out, with unit) (D) 7 * CON 204 (ordinates after ramp-up time is out, with unit) (D) 7 * CON 204 (ordinates after ramp-up time is out, with unit) (D) 7 * The format code for TV2 (D) 7 * Number RL of Thit values of the 1st limit anolior (w. unit) (D) 7	1	8. Setpoint SH8 (w. unit) +++++++	 +=-	D₩	48
interference interference interference interference interference interference <td>i</td> <td>9. Setpoint SW9 (w.unit)</td> <td>1</td> <td>DW</td> <td>49</td>	i	9. Setpoint SW9 (w.unit)	1	DW	49
Ramp-up time TH of the ramp generators i RAVE Time format code for TH RAVE Time format code for TH CENEN Ramp-doministic TR of the ramp generator I Time format code for TR I CON ZUM (Ordinates after ramp-up time is out, with unit) I CON ZUM (Ordinates after ramp-up time is out, with unit) I CON ZUM (Ordinates after ramp-up time is out, with unit) I CON ZUM (Ordinates after ramp-up time is out, with unit) I CON ZUM (Ordinates after ramp-up time is out, with unit) I CON ZUM (Ordinates after ramp-up time is out, with unit) I CON ZUM (Ordinates after ramp-up time is out, with unit) I DW Image: Sum and time is out, with unit) I CON ZUM (Ordinates after ramp-up time is out, with unit) I I time format code for TVZ I Number Ri of Timit values of the list limit monitor (w. unit or t) I Is timit value of the list limit monitor (w. unit or t) I Sch limit value of th	۱ v	10. Setpoint SW10 (w. unit)	+ 	อม	50
RAMP Thme format code for TH DW 2 RAMP Thme format code for TH DW 2 CENER: The format code for TR DW 1 I Time format code for TR DW 1 I Filter time constant TR2 DW 1 FR Hax. permissible difference dXcul of the validity check (w. unit)) DW 1 FR Hax. permissible difference dXcul of the validity check (w. unit)) DW 1 I Ist 1/mit values of the lst limit monitor (w. unit or k) DW 1 I Last 1/mit value of the lst limit monitor (w. unit or k) DW 1 I Last 1/mit value of the lst limit monitor (w. unit or k) DW 1 I Sth limit value of the lst limit monitor (w. unit or k) DW 1 I Sth limit value of the lst limit monitor (w. unit or k) DW 1 I Ist 1/mit value of the lst limit monitor (w. unit or k) DW 1 I Sth limit value of the lst limit monitor (w. unit or k) DW 1 I Ist limit value of the lst limit monitor (w. unit or k) </td <td>••••••</td> <td>++++++++</td> <td>+. ;</td> <td></td> <td>51</td>	••••••	++++++++	+. ;		51
RAME The format code for TH DW 2 EEMER- 	I		+	•	
ATOR Ramp-down time TR of the ramp generator I<	RAMP GENER-	Time format code for TH ++++++++	 +	DW	52
Image: format code for TR Image: format code for TR Image: format code for TR Image: format code for TR Image: format code for TV2 Image: format code for TV2 FIL- Filter time constant TV2 Image: format code for TV2 FX Max. permissible difference dX2ul of the validity check (w. unit)) Image: format code for TV2 FK Max. permissible difference dX2ul of the validity check (w. unit)) Image: format code for TV2 FK Number RL of limit values of the lst limit monitor (w. unit or %) Image: format code for TV2 Image: format code for TV2 Image: format code for TV2 Image: format code for TV2 FX Number RL of limit values of the lst limit monitor (w. unit or %) Image: format code for TV2 Image: format code for the lst limit monitor (w. unit or %) Image: format code for TV2 Image: format code format	ATOR	Ramp-down time TR of the ramp generator	1	DW	53
Image: Construction of the state of the	1	i Time format code for TR	1	DW	54
File Filer time constant TVZ DW File I Time format code for TVZ DW PK Max. permissible difference dXzul of the validity check (w. unit)) DW PK Max. permissible difference dXzul of the validity check (w. unit)) DW PK Max. permissible difference dXzul of the validity check (w. unit)) DW PK Max. permissible difference dXzul of the validity check (w. unit)) DW PK Max. permissible difference dXzul of the validity check (w. unit)) DW PK Max. permissible difference dXzul of the validity check (w. unit)) DW PK Issi trait value of the 1st limit monitor (w. unit or \$) DW PK Issi trait value of the 1st limit monitor (w. unit or \$) DW PK Issi trait value of the 1st limit monitor (w. unit or \$) DW PK Issi trait value of the 1st limit monitor (w. unit or \$) DW PK Issi trait value of the 2nd limit monitor (w. unit or \$) DW PK Issi trait value of the 2nd limit monitor (w. unit or \$) DW PK Issi trait value of the 2nd limit monitor (w. unit or \$) DW PK Issi trait value of the 2nd limit monitor (w.	[¥	CON ZUW (ordinates after ramp-up time is out, with unit)	+ 	D₩	55
Image: Image:		.++++++++-	+ 		
Image: PK Namber N1 of Timit values of the 1st Timit monitor (w. unit or %) Image: PK Image: PK Namber N1 of Timit values of the 1st Timit monitor (w. unit or %) Image: PK Image: PK Image: PK Number N1 of Timit values of the 1st Timit monitor (w. unit or %) Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK Image: PK	TER		ا +=م	UW	20
PK Nax. permissible difference dXul of the validity check (w. unit)) DN ^ Number N1 of limit values of the 1st limit monitor (w. unit or %) DN 1 1st limit value of the 1st limit monitor (w. unit or %) DN 1. 2nd limit value of the 1st limit monitor (w. unit or %) DN 1. 2nd limit value of the 1st limit monitor (w. unit or %) DN 1. 1 aft if wit value of the 1st limit monitor (w. unit or %) DN 1. 1 aft if wit value of the 1st limit monitor (w. unit or %) DN 1. 1 finit value of the 1st limit monitor (w. unit or %) DN 1. 1 finit value of the 1st limit monitor (w. unit or %) DN 1. 1 finit value of the 2nd limit monitor (w. unit or %) DN 1. 1 st limit value of the 2nd limit monitor (w. unit or %) DN 1. 1 st limit value of the 2nd limit monitor (w. unit or %) DN 1. 1 st limit value of the 2nd limit monitor (w. unit or %) DN 1. 2.	l] Fime format code for TVZ	 +	9W 	57
Number N1 of Ymit values of the 1st limit monitor (w/o unit) ON I 1 st limit value of the 1st limit monitor (w. unit or %) I ON I 1 st limit value of the 1st limit monitor (w. unit or %) I ON I. I 2 nd limit value of the 1st limit monitor (w. unit or %) I ON I. I 2 nd limit value of the 1st limit monitor (w. unit or %) I ON I. I 3 rd limit value of the 1st limit monitor (w. unit or %) I ON I. I 5 th limit value of the 1st limit monitor (w. unit or %) I ON I 5 th limit value of the 1st limit monitor (w. unit or %) I ON I 5 th limit value of the 1st limit monitor (w. unit or %) I ON I 5 th limit value of the 1st limit monitor (w. unit or %) I ON I 1 limit value of the 2nd limit monitor (w. unit or %) I ON I 1 limit value of the 2nd limit monitor (w. unit or %) I ON I 1 limit value of the 2nd limit monitor (w. unit or %) I ON I 1 limit value of the 2nd limit monitor (w. unit or %) I ON I 1 limit value of the 2nd limit monitor (w. unit or %) I ON I 1 limit value of the 2nd limit monitor (w. unit or %) I ON <tr< td=""><td>PK</td><td>Max. permissible difference dXzul of the validity check (w. unit))</td><td>1</td><td>DW</td><td>58</td></tr<>	PK	Max. permissible difference dXzul of the validity check (w. unit))	1	DW	58
1 1 1st limit value of the 1st limit monitor (w. unit or %) 1 1 1 1st limit value of the 1st limit monitor (w. unit or %) 1 1 1 2nd limit value of the 1st limit monitor (w. unit or %) 1 1 1 3rd limit value of the 1st limit monitor (w. unit or %) 1 1 1 3rd limit value of the 1st limit monitor (w. unit or %) 1 1 4th limit value of the 1st limit monitor (w. unit or %) 1 1 5th limit value of the 1st limit monitor (w. unit or %) 1 1 5th limit value of the 1st limit monitor (w. unit or %) 1 1 5th limit value of the 2nd limit monitor (w. unit or %) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 3 1 1 1 1 1 <t< td=""><td>^</td><td> Number N1 of limit values of the 1st limit mositor (w/o unit)</td><td> ł</td><td>DW</td><td>59</td></t<>	^	Number N1 of limit values of the 1st limit mositor (w/o unit)	 ł	DW	59
1. [2nd limit value of the 1st limit monitor (w. unit or %) j DW LLMIT 3rd limit value of the 1st limit monitor (w. unit or %) j DW TOR	1	<pre>++++++++-</pre>	+ 	DW	60
LIMIT Instruction of the lst limit monitor (w. unit or %) Image: State of the lst limit monitor (w. unit or %) Image: State of the lst limit monitor (w. unit or %) Image: State of the lst limit monitor (w. unit or %) Image: State of the lst limit monitor (w. unit or %) Image: State of the lst limit monitor (w. unit or %) Image: State of the lst limit monitor (w. unit or %) Image: State of the lst limit monitor (w. unit or %) Image: State of the lst limit monitor (w. unit or %) Image: State of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %) Image: State of limit value of the lst limit monitor (w. unit or %)	L	<pre>*ttttttt</pre>	+ 1	De	61
HORI- 3rd limit value of the 1st limit monitor (w. unit or %) ON TOR	LIMIT		1 +		V1
4th limit value of the 1st limit monitor (w. unit or %) DW 1 5th limit value of the 1st limit monitor (w. unit or %) DW 1 5th limit value of the 1st limit monitor (w. unit or %) DW 1 6th limit value of the 1st limit monitor (w. unit or %) DW 1 1 1 DW 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 2 1 1 1 1 3 1 1 2 1 1 1 1 3 1 1 2 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1	MONI- TOR	3rd imit value of the 1st limit monitor (w. unit or %)	ا ۲	- 0W	62
i 5th limit value of the 1st limit monitor (w. unit or %) j v 6th limit value of the 1st limit monitor (w. unit or %) j i Number N2 of limit values of the 2nd limit monitor (w. unit or %) j i 1 1st limit value of the 2nd limit monitor (w. unit or %) j i 1st limit value of the 2nd limit monitor (w. unit or %) j i 2nd limit value of the 2nd limit monitor (w. unit or %) j i 3rd limit value of the 2nd limit monitor (w. unit or %) j i 3rd limit value of the 2nd limit monitor (w. unit or %) j i Sth limit value of the 2nd limit monitor (w. unit or %) j i Sth limit value of the 2nd limit monitor (w. unit or %) j i Sth limit value of the 2nd limit monitor (w. unit or %) j i Sth limit value of the 2nd limit monitor (w. unit or %) j i Sth limit value of the 2nd limit monitor (w. unit or %) j i Sth limit value of the 2nd limit monitor (w. unit or %) j i Sth limit value of the 2nd limit monitor (w. unit or %) j	1	4th limit value of the 1st limit monitor (w. upit or %)	l	Dw	63
i i <td>1</td> <td>5th limit value of the 1st limit monitor (w. unit or %)</td> <td>1</td> <td>j dw</td> <td>64</td>	1	5th limit value of the 1st limit monitor (w. unit or %)	1	j dw	64
i Number H2 of limit values of the 2nd limit monitor (w/o unit) i i 1 1st limit value of the 2nd limit monitor (w. unit or %) i i 1 1st limit value of the 2nd limit monitor (w. unit or %) i i 2nd limit value of the 2nd limit monitor (w. unit or %) i i 2nd limit value of the 2nd limit monitor (w. unit or %) i i 3rd limit value of the 2nd limit monitor (w. unit or %) i i 3rd limit value of the 2nd limit monitor (w. unit or %) i i 4th limit value of the 2nd limit monitor (w. unit or %) i i 5th limit value of the 2nd limit monitor (w. unit or %) i i 5th limit value of the 2nd limit monitor (w. unit or %) i i 6th limit value of the 2nd limit monitor (w. unit or %) i	 V	<pre>6th limit value of the 1st limit monitor (w. unit or %)</pre>		+ Dw	65
i 1 1st limit value of the 2nd limit monitor (w. unit or %) i i 1 1st limit value of the 2nd limit monitor (w. unit or %) i i 2nd limit value of the 2nd limit monitor (w. unit or %) i i 3rd limit value of the 2nd limit monitor (w. unit or %) i i 3rd limit value of the 2nd limit monitor (w. unit or %) i i 3rd limit value of the 2nd limit monitor (w. unit or %) i i 4th limit value of the 2nd limit monitor (w. unit or %) i i 5th limit value of the 2nd limit monitor (w. unit or %) i i 6th limit value of the 2nd limit monitor (w. unit or %) i		-++++++++		+ DW	
Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %) Image: Statistic value of the 2nd limit monitor (w. unit or %)	1			•	
Image: Second	1	151 13811 Value of the 2nd 12811 monitor (w. unit of %)		1 D14 +	67
LIMIT i imit value of the 2nd limit monitor (w. gnit or %) 1 MOHI- +++++++++	2.	[2nd limit value of the 2nd limit monitor (w. unit or %)		D+ +	1 68
FURL ++++++++++++	LINIT	3rd limit value of the 2nd limit monitor (w. snit or %)		1 04	1 69
i ++ ++ ++ ++ ++ ++++ ++++ ++++ ++++ ++++ +++++ +++++ +++++ ++++++ ++++++ +++++++ ++++++++++++++++++++++++++++++++++	PUNI- Tór	4th limit value of the 2nd limit monitor (w. unit or %)		+ Di	i 70
v 6th limit value of the 2nd limit monitor (w. unit or %) I	1	<pre>+</pre>		+ DI	1 71
v (6th limit value of the 2nd limit monitor (w. unit or %) / DW	1	+++++++++		*	
	¥ 	[6th limit value of the 2nd limit monitor (w. unit or %)		DI	1 72
Proportional coefficient KP of the PID controller (w/o unit) BW	۰ ۱	Proportional coefficient KP of the PID controller (w/o unit)		D +	# 73
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	Da w ad	ata ord dres ¥	\$	
---------------	---	---------------	------------------------------	----	
	Separate selectable gain R of the P component (for extended version) (without unit)	ם ן	W 7	4	
	Integral action time TN of the PID controller	• 1	IW 7	5	
	Тіше format code for ТК	• C	9₩ 7	6	
с ·	Derivative action time TV of the PID controller	• C)w 7	7	
R ·	Time format code for TV	•)W 7	18	
R O		+ 1	ow 7	19	
	Lower manipulated variable limit B- (%)	+ 1	DW 8	30	
R	Upper manipulated speed limit A+ (%)	•	DW E	81	
i v	Lower manipulated variable limit A- (%)	+ 	DH 8	82	
~	Proportional coefficient KP of the step controller (without unit)	1	0W 1	83	
5 T	i Integral action time TN of the step controller	1	DW -	84	
£ P	Time format code for TN	+	DW	85	
С] Derivative action time TV of the step controller	J	DW	86	
N N	Time format code for TV	•	DW	87	
R	Final control element operating time TM	-+ 	ŌW	88	
L	Time format code for TH	•+ 	D₩	89	
E	Upper response threshold AN of the step controller dead zone (w. unit)	-+	DW	90	
R V	Lower response threshold AB of the step controller dead Zone (w. unit)	-+ 1	DW	91	
PULSE	j Upper response threshold ASW of the pulse-pause output (%)	-+-	DW	92	
OUTPUT	Interface factor APF of the pulse-pause output (w/o unit)	-+	D₩	93	
	Start-up value of the actual value branch (w. unit)	-+ 	DW	94	
1	P6 value of the manual input for PID or step controller (%)	+ 	DW	95	
Exter na 1	<pre>i Factor for final control element interface KON VER (w/o unit)</pre>	++ 	DW	96	
con- stant	<pre>++ si External constant for final control element interface KOK VER (%)</pre>	+ !	OW	97	
1 	+++++++	+ 	ĐW	98	
1 	************************************	+ 	DW	99	
!	++ ₋ ++++++++++++++	+			

			Data word addre	55
	15 14 13 12 11 10 9 8 7 5 5 4 3 2 1 0		v	
•	Byper warning limit of the actual value (with unit)	+ 	DW 1	00
1	Lower warning unit of the actual value (with unit)		DW 1	.01
l	Upper danger limit of the actual value (with unit)	1	DW 3	oz
	Lower danger limit of the actual value (with unit)		DW (03
1	 ++++++	1	DW	104
	 	 ++	Dw	105
1	; +++++++++++++++++++++++	 +	DW	106
	 ++	 •	DW	107
	 *~~~~********************************	i +	DW	108
	 ++++++++	 +	WG	109
	 ++	 +	DW	110
	 ••		DW	111
	1	l	DW	112
	!		DW	113
		1	Dw	114
	1		i DW	115
	Neasuring point No. for measuring socket 1		1 04	115
	Measuring point No. for measuring socket 2		- DW	117
	Measuring point No. for limit monitor 1		+ DN	118
	i Measuring point No. for limit monitor 2		- Dw	119
 -	Address of the PII of the setpoint input (ADC 1)		1 04	120
I	A d d r e s s of the PII of the actual value input (ADC 2)		04	121
ESSE	s! A d d r e s s of the PII of the sparate D input (ADC 3)			122
cae I	A d d r e s s of the PII of the disturbance input (ADC 4)		T Di	123
- -	A d d r e s s of the Pli of the manual input (ADU 5)		10	+ 124
ts	++++++++		.+ } D	125
١	* **+*+*+*+*+***+*++*++*++*++*+*+*+*+*+*+*+*+*+*+*+*+*+*+*		-+	

		Da wo	ta rd	
		adó	res	s
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ł		
+ I I	*+**++**+*++*+*++**+*+*+*+*+*+*+*+*	Di	12	6
+ 	+++++++++++++	Di	12	7
		- [D%	12	8
t 1		i Di	12	9
		- D4	13	0
¥	Address of the counter input	01	(13	1
	A d d r e s s of the PII of the input bit variable word	D4 +	11	32
] }	D +	4 1	33
	<u> </u> +==+++++++++++	D' +	W 13	34
	 +++++++++++	D +	W 13	35
	 ++++++++++++++++++++	D +	W 1	36
	 ++++++++-	D	u 1	37
) ++++++++	D +	W 1	38
	 +++++++	۱ ۵ +	W 1	39
	 ++++++++	1 .+	W 1	40
	[+	1	W 1	41
	 +====++++++++++++++++++++++++++++++++	 -+	¥ 1	43
î	A d d r e s s of the PIQ of the control output DAC 1	[-+	1	44
1	A d d r e s s of the PIQ of the control output DAC 2	} ! -+	Dwi (45
ł	 ++++++++-	! -+	DW (146
Ad- dresse:	 \$***-*****+*+******	 _+	DW	147
of the PIQ	+++++++++++++++++++] -+	DW	148
of the out-	++++++++	 -+	DW	149
puts		 +	0W	150
} 1	++++++++-	 +	DW	151

4.11 Description of the Standard Controller Structure (SR)

		Data word address
	15 14 13 12 11 30 9 8 7 6 5 4 3 2 1 0	v
+		+ DW 152
1 1		DW 153
	A d d r e s s of the PIQ of the 1st measuring socket (DAC 3)	DW 154
، ا ۷	A d d r e s s of the PIQ of the 2nd measuring socket (DAC 4)	i DW 155
1	A d d r e s s of the PIQ of the output bit variable word	j D₩ 156
]	 ++++++	DW 157
	 	I DW 158
	} +++++++	DW 159
 Fields -	Controller name: 1st byte Controller name: 2nd byte	DW 160
for local	[Controller mame: 3rd byte Controller mame: 4th byte	DW 161
operator-] Controller name: 5th byte Controller name: 6th byte	DW 162
communi-	Controller name: 7th byte Controller name: 8th byte	j DW 163
and visual1-	j Range name: 1st byte Range name: 2nd byte	DW 164
sation for the] Range name: 3rd byte i Range name: 4th byte	DW 165
DR/SR sub-	<pre>i - Range name: · 5th byte Range name: 6th byte ++++++++-</pre>	DW 166
nodu le] Range name: 7th byte] Range name: 8th byte	DW 167
- 1	<pre>[Value of the PII of the setpoint input (ADC 1) ++++++++</pre>	D₩ 168
 PII	Value of the PII of the actual value imput (ADC 2)	DW 169
of the imputs	<pre>{ V a l u e of the FII of the seperate D input (ADC 3) ++++++++</pre>] DW 170 +
1	<pre>Y a l u e of the PII of the disturbance imput (ADC 4) ++++++++</pre>	DW 171
1	<pre>Y a l u e of the PII of the manual input (ADC 5) ++++++++-</pre>	DW 172
1] +++++++	DW 173
1] +++++++] DW 174
ł	+++++++-	DW 175
1	+++++++	DW 175
L. L] ++	DW 177

. •

٠

	a 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	Data word Jdress V
	······································	DW 178
v 1	Value of the counter input	DW 179
	PII of the input bit variable word (relays and bits) se below for meaning	DW 180
	1	DW 181
ł	······································	DW 182
•	*+*******************************	DW 183
+	++++++	DW 184
•	++-+++++++++++++++++	DW 185
+	+++++++++++++-+-	OW 186
-	+++++++++++++++++++++	DW 187
	·+++++++	DW 188
۰ ا	++++++++++++++++	DW 189
•	ŀ++++++	DW 190
	Value of the 'VC setpoint variable'	DW 191
	Controller name: 1st byte Controller name: 2nd byte	OW 192
Fields · for	tttttttt	DW 193
local - operator	Controller name: 5th byte Controller name: 6th byte	DW 194
process communi-	ttttttt	DW 195
cation and	+	DW 196
-11 suall- sation	<pre>+++++++-</pre>	D¥ 197
for the DR/SR	++++++++	DW 198
sub- module	<pre>rttttttt-</pre>	I DW 199
	t	DW 200
	++++++++++++	1 DN 201
	+++++++	, <u>0</u>
	* +++++++	• • • • • • • • • • • • • • • • • • • •
	۶ +++++++++	1 04 205 4

•

4.11 Description of the Standard Controller Structure (SR)

																	Dat vov adda	a d ess
	15 3	.4 3	13	12	11	10	9	8	7	6	5	4	3	2	1	0	v	
i		*****				*****	*****	***	-*	+	*	+	+	*	******	++ 	D₩	204
	**	+	+-	4		+	+	-*	-+	+	+	+	+	+	+	++ 	DW	205
	+	*	+-	4		*	*	-+	•+	*	+	+	+	+	+	++ 1	DW	206
	•====+=. 	+-	+-			+	+	-+	• +	+	+	*****	+	+	+	•• •	DW	207
			****			+====	+uuus	******	******	+====	+====	+#02 % 0	+===	*****	4	, +== = =+		
1	l ++-	• a i	ее +-	07 TI	10 P14	or th +	e coa +	-+	-+	.+	.+	+	+	+	+	ا ۲+	UW.	208
1	 ++-	۲а1 _+	ue +-	of ti	ne PIQ	of th +	e con +	trol c	utput ()AC 2 -+	·+	.+	+	.+	.+	 ++	DW	209
		*_			•	+	*			. 		.				ا مــــــــــ	DW	210
4	1																DW	211
 PIQ	*+-]	+-	+		***	+	+	-+	+	-*	-+	.+	•+	-+	.+	******	- DW	212
of the outputs	++- 1	+-	+		+	+	+	-+	+	******	**	-+	*****	-+	-*	+	• D•	213
1	++	+-	+		+	+	+	-+	+	. + 	-+	-+	-+	-+	-+	+	+ 1 п.	5 91A
1	 ++-	+-	+		+	*	+		+	• + •••	-+	-+	-+	• * -•••	-+	+	+	
l	I ++-	+-	+		*	+	.+	+	+	_+	-+	-+	-+	- +	• +	.+	D1 +	1 215
1	 ++-	+-	+		+	+	-+	+	+	_+	-+	-*	-+	-+	-+	*****	D1 +	216
1	l ++				*								-		.		1 01	¢ 217
1	1	Val	lue	of t	he PI() of m	easur	ing so	cket 1	(DAC	3)						ן וס (4 218
۱ ۲	++-	¥ a '	+ 1 & e	07 t	the PI) of m	easur	ing so	cket 2	(DAC	-+ 4)	******	-+		-+	-+	+ 0	¥ 219
	,+====+• 	PIQ d	of the	eutr	ut bi	t vari	ab ie	1 (11m	its etc	:.) See	below	for a	eartag) }			+ D	W 220
	++- 	+-		*****	*****	-+	*****	+		-+	******	-+	**	-+	-+	- t	.+ D	W 221
	++-	+	1	h	+	-+	-+	+			-+	+		+	-+	-+	.+ 0	₩ 222
	++-	•• *	~~~~*	h	.+	-+	-+	·+	+	+	-+			*	-+	-+	-+ 1 0	W 223
	• ••	+		+	•+	-+	-+	+	+			+		+	-+	-+	• •+	
	! +_~~_+	+		+	-+	-+	-+				+					-+	-+	₩ 224
	 ++	+		•	-+	-+	-+			+	+	+	+	+	+	+	} [₩ 225
	 ++	+		+	-+	-+	·-+		+	+	+			t	+		T	IN 226
	1								,								1	W 227
	++	4	******	*	- *				+		*	***	+	+	+	+	-+ [JW 228
	++ 	+		+	-+	•+	-+	+	*	*	+	*	+	+	+	+	-+ []	DW 229
	+	4		+	-+	-+	-+	+	+	+	+	+	+	+	+	+	-+	

.

																			å	Data work Iddre
15	14	13	12	13	1	10	9		8	7	6	5	4	3	:	z	1	٥		¥
++ 	*1) 	-+	+		+	***-		++	+		+	.+	+-		+	-+	+ 	DW :
+ 	+	+	+		+		.+	+-		+1	*****	*	*	*****	***-	*-**	**	-+	++ 	ÐW
	, s v] u é	of	neas	urin	g po1	int	MP	1	++ (with	unit))	******	0+30G		3	+=			DW
*	¥ a	1 u e	of	meas	+	g poi	.+ int	MP	2	++ (with	unit)	+)	*-*	-+	+-		+	-+	+	DW
+	¥+	1 µ e	¢T	meas	+ Wr 17	ig po	int	MP	3	++ (witt)	entt	*)	*	**	+-	****	+	-+	1	DW
1	•+ V a	+	+ of	meas	4 sur 11	ig po	-+ int	+. MP	4	+	(*)	*	*****	-+	·+-		+	+	+ 	DW
+ 	•+ ¥ a	1 e e	+	meas	 sur 1r	ig po	int	MP	5	+4	(*)	+	*****	-+	+-		+	+	+ 	DW
1	¥) u e	+	meas	1 5ur1r	ig po	int	Mp	6	*	(%)	+	-+	•+	+-		*	*	+ 	DW
+]	••+•	+	of	meas	1 sur 11	ig po	int	HP	7	+	(*)	+	-+	-+			****	+	+ 1	DW
1	¥+ ĕ ¥	+	of	+ Weas	sarii	⊧ ng po	-+	++ MP	8	(wit	+ h unit	+ :)	-+	-+	+		-+	+	+ 	DW
+ 	¥ V a		+	meas	suri	ng po	int	+ MP	9	(wit	+ h unit	+ :)	~*~-~•		+		-+	+	+ 	DW
1	+ ۷ a		+	mea:	surti	ng po	-+	+ NP	10	-+	+ (*)	*	-*~~		+		-*	+	+ 	ĐW
+ 	-+ V a		+ e of	nea:	sari	ng po	-+ int	+ MP	11	+ (wit	+ h unit	.+ :)	~*	+	+		-+	+	+ 	ÐW
+ l	•••• V a	.+ 2`lue	+	mea	 sur 1	+ ng po	·-+	++ MP	12	-+	+ (%)	.+	_+	+	+		-+	+	+ 	DW
+	******	-+	.+	+-		+		1		******	+	**	-+	·-+	+		-+	+	+ 	95
+	-+	-+	-+	+_		+	+		·	-+	+	•+	-+	•·*	+		-+	+	++ 	04
+	• +	-+	-*	+-		+			•	******	+	-+	-+	***	1		-+	+	+ 	Di
+	-+	-+	-+	+-		+	+		+====	******	+	-*		*	1	•	-+	+	++ 	DI
+ }	-+	-+	-+	+-		*	+		*		• • • • • • •	-+	*			•	-+	+	+ 	Di
+ 	-+	-+	-+	+-		+	+		+	******	-+	-+	•• †	+		+		+	* 	0
+ [*****	-+	-+			.+	+		+		•*••••	*****	+		****	+	+	+	+ ا	D
+ 	4	-+	****	*-		*****	av t a.		*		-+	*****	+	+-		***	+	+	••	D
+ 	+	-+	-+	+.		.+	+-		+	+	-+	+	+	+-		+	+	+		• [D
+ 1		******	-+	+-		.+	+-		+	•-+•-••	******	+	+	+-		+	+	+-/		ר נ
+ l	+	-+	-+	+-		**	+-	••••	+	+	-+	+	+	+-		****	*	+-		• 1 C
***** 5]	******						*****		****	YOG	-+	G 50	xG S	+- UG	04	UW		DG {	 UG	+ { [

4.11 Description of the Standard Controller Structure (SR)



+---> B1t 3.1



4.11 Description of the Standard Controller Structure (SR)

1 i i i \
1 i i V
1 i i i V
1 i i i 'Limit monitor 2' submodule
i i i
1 +------> 'Pulse converter' submodule
1 i
+------> 'Pulse-pause output' submodule

Status word of the controller

The status word created for the compact controller signalling system contains bit information on the "hard-wired" limit monitors.

4.11 Description of the Standard Controller Structure (SR)

Meaning of the bit variables in the process input/output image:

Bit variables in the PII area can be changed by the user at any time during operation (via STEP 5, PG).

They can be divided into

* Structure relays, which enable certain structure changes during operation

* Internal control bits.

Bit or binary variables in the PIQ area indicate specific signal statuses of the controller. They can only be changed from the structure program.

HOE	 "Higher" bit of the "ramp-function generator": 0 = No effect 1 = Ramp with positive slope.
TIE	: "Lower" bit of the "ramp-function generator": 0 = No effect 1 = Ramp with negative slope.
LOE	: "Delete" bit of the "ramp-function generator": 0 ===> 1 : Return from manual mode to automatic mode if HOE = 0 = TIE 1 ===> 0 : No effect
BA	: "Acknowledge" bit of the "Pulse generator": 0 = Final position OPEN not reached 1 = Final position OPEN reached.
ΒZ	: "Acknowledge" bit of the "Pulse generator": 0 = Final position CLOSED not reached 1 = Final position CLOSED reached.
RL1-RL3	: Structure relay (cf. standard controller structure!)
SET POINT (RL1) : Setpoint selection bit: 0 = PC setpoint effective 1 = "Setpoint sequence" effective.
SZFR (RL2)	: Setpoint branch enable bit: 0 = Setpoint branch on 1 = Setpoint branch off.

INBET (RL3)	 Actual value branch startup bit: 0 = Actual value branch on 1 = Actual value branch off Startup value effective.
HAI	 "Manual value active/inactive" bit of the step controller 0 = Manual value inactive, i. e. no pulse output (final control element standstill) 1 = Manual value active, i. e. pulse output with a frequency corresponding to the manual value (final control element run).
SRF	 Enable bit of the "Step controller": 0 = Controller disabled, i. e. zero output. 1 = Controller enabled, i. e. output of the calculated value.
τότι	: Switch for selecting the input variable for the l component of the "Step controller": 0 = Dead zone for the l component effective. 1 = Dead zone for the l component ineffective.
AH (RL4)	: Automatic/manual transfer in the case of the "PID controller" or "Step controller": 0 = Automatic mode 1 = Manual mode.
IDRE	: Change from ideal to real "PID controller": 0 = Real 1 = Ideal PID.
INO	 Bit for setting the control increment to zero in the case of the "PID controller": 0 = No effect 1 = Control increment is set to zero or manipulated variable is kept constant.
STOER (RL5	 i): Disturbance variable injection in the case of the "PID controller": 0 = Ignored 1 = Effective, i. e. disturbance variable increment is added to calculated control increment.
RF	 Enable bit of the "PID controller": 0 = Controller disabled, i. e. zero output (past values are set to zero, no manipulated value calculation). 1 = Controller enabled, i. e. output of the calculated value.

4.11 Description of the Standard Controller Structure (SR)

GW1_1 - GW1_6 GW2_1 - GW2_6	:	Limit bits of the 'Limit monitor 1' submodule: Limit bits of the 'Limit monitor 2' submodule: 0 = Relevant limit not exceeded 1 = Relevant limit exceeded.
NUE	:	Bit for lower limit of the manipulated variable in th of the 'PID controller' submodule: 0 = not exceeded 1 = exceeded.
PUE	:	Bit for the upper limit of the control variable in th of the 'PID controller' submodule: 0 = not exceeded 1 = exceeded.
QO	:	Binary output "Open" of the 'Pulse converter' submodu 0/1
QS	:	Binary output "Close" of the 'Pulse converter' submod 0/1
QP	:	Binary output "Positive pulse" in the case of the 'Pulse-pause output' submodule: 0/1
QN	:	Binary output "Negative pulse" in the case of the 'Pulse-pause output' submodule: 0/1
YOG	:= =	PUE in the PID controller with continuous control out BA in the step controller
YUG	;= =	NUE in the PID controller with continuous control out BZ in the step controller
SOG SUG	:= :=	<pre>1> Setpoint exceeded upper limit (otherwise 0). 1> Setpoint exceeded lower limit (").</pre>
OW UW	:= :=	<pre>1> Actual value exceeded upper warning limit (" 1> Actual value exceeded lower warning limit ("</pre>
OG UG	:= ;=	<pre>1> Actual value exceeded upper danger limit (") 1> Actual value exceeded lower danger limit (")</pre>

.

The structure contains all functions required for controlling a drive, except for the current controller and the power stage. This means that depending on the requirements of the user, a **speed control system** (e. g. for mills, turbines) or a **velocity control system** (e. g. for paper machines, foil machines) can be implemented.

The drive controller structure (Fig. 9.1) consists basically of **two cascaded closed-loop controllers**. Parameters can be assigned to each of the controllers of P, PI, PD or PiD response. The **outer loop controller** (9) is used e. g. for position control, tension control or pressure control. One should mention at this stage that the numbers in brackets correspond to the branch no. ((5) \triangleq branch 5). A velocity control loop or a speed control loop can be implemented using the **inner loop controlier** (5).

The "DRS" structure on memory submodule 6ES5 374-0AB11 is a further development of the drive controller structure ("DR") described in Section 4.10. The **Self-setting of drive controllers** function (16) and the facility for performing mathematical operations (17) are both new developments. In addition, the eight possible control loops of the IP 252 are user-configurable (Section 4.12.2).

4.12.1 Outer loop controller (9)

The setpoint (e. g. position setpoint) is input either via an A/D converter, or via the programmer or the CPU of the programmable controller. The actual value (e. g. actual position value) is sensed by an A/D converter. The controller output can be reduced in proportion to the actual speed value. This is used for speed-dependent adaptive control in foil machines.

4.12.2 Inner loop controller (5)

The following setpoint sources can be programmed:

- 1st channel: Output of the outer loop controller (9)
- 2nd channel: Setting-up speed (6)
- 3rd channel: Inching speed (7)
- 4th channel: Armature current dependent component (11)

This component is used e.g. in conveyor belts and continuous casting processes (load regulation).

- 5th channel: Main setpoint (speed or velocity setpoint (8)).

This setpoint is input either via an A/D converter, via the programmer or via the programmable controller CPU. The acquired setpoints can be processed by a **ramp-function generator** and/or a **smoothing module**. The ramp-function generator module produces a ramp output from a step function at its input. This is required for instance during start up processes.

The smoothing module is used for "smoothing" the setpoint.

The control loop can be tuned to optimum disturbance response. Selection of a suitable smoothing time constant produces an optimum response to setpoint changes.

The actual value (10) (actual speed value) can be input either as a tacho voltage via the A/D converter or via a counter input. A smoothing module is used for suppressing any resonances. In addition, the high frequency disturbances to which the controller cannot respond are kept away from the PID module (10).

The **display function** (10) permits amplification and display of the alternating component of the actual speed value via a measuring instrument connected to the D/A converter.

In the case of the speed control loop, the actual speed value (10) is used directly in the inner loop (speed) controller (5). If a velocity control is required, the current velocity is calculated from the actual speed value (3) and transmitted to the inner loop (velocity) controller as an actual velocity value.

The **controller output**, optionally evaluated with a factor (4), forms the main component of the current setpoint. This evaluation of the controller output produces a loop gain, as required e.g. during the field weakening operation of motors.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.3 Current setpoint

The current setpoint which is generated by the IP 252 as $a \pm 10$ V voltage at the D/A converter consists of the following:

- 1st channel: Main current setpoint (5)
- 2nd channel: Friction compensation (2)
- 3rd channel: Acceleration compensation (12); is used in velocity controllers (e.g. reeling and unwinding operations)
- 4th channel: Braking current modulation (1 b)
 - Instead of the summed output (1 a), an actual speed dependent braking current can be output as the manipulated variable.

Before the current setpoint is output as the manipulated variable, it can be converted and limited (1 b).

4.12.4 Additional functions

- Two user connected limit monitors (12), (13):

Each of the limit monitors can be assigned to any desired signal (measuring point) of the controller structure. The limit monitors contain 6 stages, which are specified via the programmers. The results of the limit monitors (overshoot or undershoot) are evaluated by the logic control program of the S5 central controller.

- Four pre-assigned limit monitors:

These limit monitors support the operator communication and control concept of the compact controller structures. The results of the monitors are used for instance by the CP 526 communications processors as inputs for the standard displays on the VDUs. The limit monitors monitor setpoints and actual values of the outer loop (9) and the inner loop (5) controllers. The danger and the warning limits are specified via the programmer in the planning stage.

- Thermal monitoring of the motor (11):

Using the actual armature current a thermal monitoring of the motor is possible. If one of the switching limits specified by the programmer is reached this is communicated to the logic control program.

- Free assignment of the measuring sockets¹⁾
- User configurability of the control loops²⁾
- Internal branch function expansions in the branches
 - 3: Peripheral velocity
 - 4: Loop gain (field current monitoring)
 - 8: Setpoint branch (ramp-function generator and actual value referencing)
 - 9: Primary controller (actual value processing and controller output)
 - 10: Actual value branch (digital actual value capture with IP 240)
 - 11: Actual armature current (temperature display)
 - 12: Acceleration compensation (decoupled from branch 3)

New branches in the "DRS" structure

- Branch 15: Analog measuring point output
- Branch 16: Arithmetic
- Branch 17: Self-optimization of the speed controller

The functions listed under "1)" and "2)" apply to both structures of the "DRS/SR" block and, therefore, also to the standard controller structure:

1) Free assignment of the measuring sockets

Both measuring sockets on the frontplate of the IP 252 module are used for displaying two measured values. Which measured values (e. g. control deviation, manipulated variable, etc.) are to be displayed within which control loops (1 to 8) is to be defined at the configuration stage in the memory submodule with the **DR/SR** structures.

Later changes can only be undertaken with the module in the STOP mode.

With the **DRS/SR** memory submodule, on the other hand, the measuring sockets must be assigned to the desired measuring points during controller test, i. e. while the process is running:

For this purpose, the operator interface of the COM REG packages offers the "Measuring sockets" function as well as the "Controller test" function. With the "Measuring sockets" function you can assign MB1 (DAC channel No. 5) and MB2 (DAC channel No. 6) menudriven to any measuring point of the controller structure from controller Nos. 1 to 8. These assignments can be changed at any time. The measuring sockets may only be activated if analog output channels Nos. 5 and 6 are not otherwise assigned!

2) Configurability of the control loops

The memory submodule with the "DRS/SR" structures supports the configuring of control loops 1 to 8 to master and slave controllers. Wherever an **ADCn** is indicated in Sections 8.2 and 8.3 of the configuration documentation, the following parameters can be entered:

e.g.ADC6=	= 0to	7	IP 252 – internal ADC channels
• .	128 to 2	54	Backplane bus addresses of the S5 analog I/0 modules: only possible with the S5 115U.
	RNo.M	PNo.	The R No. is the controller No. 1 to 8, and the MP No. is the No. of the measuring point of this
			controller structure.

It is thus possible to transfer, for example, the processed actual value of controller no. 2 to controller no. 3 as the setpoint. If both controllers have the "DRS" structure, the following inputs are required:

The following value is entered, using the programmer, in the entry field of ADC 6 (of branch 8 in controller no. 3):

ADC 6 2.12

If controller no. 2 is a drive controller (DRS) and controller no. 3 is a standard controller (SR), the following value is entered, using the programmer, in the entry field of ADC 1 (of branch 3 in controller no. 3):

ADC 1 2.12

4.12.5 Detailed description of the drive controller structure (DRS)

The following description refers to the **configuring sheets** (Section 8.3) for the drive controller structure. The symbols used here are explained in Section 4.9.

The overview pages of Section 8 show all the branches of the drive controller structure. The shading in branches 1, 5, and 10 of the drive controller structure means that these branches **cannot** be switched off. These branches are always active! Exact representation of the structures can be found in the Appendix in Section 9 (Fig. 9.3).

4.12.5.1 Branch 1: Controller output/current setpoint

Function:

The current setpoint (manipulated variable) is generated and output via an analog output channel. The current setpoint can be inverted with structure switch S1.1.

The limiting stage limits the current setpoint to values, which are specified by the user via the PG. The upper and lower limiting values are detected in **branch 5** (Section 4.12.5.5) by the PG. If the current setpoint crosses the limits, then this is taken into account in the inner loop controller (PID module) in **branch 5**; i. e. the corresponding overflow bits are set and the I component of the PID controller is disabled as long as an overflow bit is set.

Relay REL 1.1 is available for braking action. If the relay is active, then DAC2 outputs the current setpoint, which is linearly dependent on the instantaneous actual speed value. This means that 0% is output as the current setpoint when 0 speed is reached.

Input variables:

- Current setpoint component from branch 2
- Current setpoint component from branch 3
- Main current setpoint from branch 5

Braking compensation:

- CON1.1 The constant influences the magnitude of the braking current
- MP12 Actual speed from branch 10
- REL1.1 When active, the motor is braked to standstill.

Output variables:

- DAC2 Current setpoint (manipulated variable) after limiting
- MP6 Magnitude of the braking current
- The actual speed value, multiplied by the constant CON1.1 and (-100) is the braking current.
- MP9 Current setpoint before limiting

4.12.5.2 Branch 2: Friction

Function:

This branch can be activated with relay REL 2.1 for compensating friction (stiction) forces. In order that the correct polarity of these current setpoint components is maintained even when the direction of rotation changes, the constant 2.1 is multiplied with the **sign** of the speed setpoint (MP14 from branch 8).

Input variables:

- CON2.1 The constant specifies the magnitude of the current setpoint component
- REL2.1 When active, the current setpoint component is enabled
- MP20 Summated setpoint from branch 5

Output variables:

- The output from branch 2 is connected to the summation point of branch 1.

4.12 Description of the Driver Controller Structure with Self-Optimization (DRS)

4.12.5.3 Branch 3: Peripheral velocity (diameter calculator)

This branch is required for operating axle-driven upcoilers and downcoilers.

Function:

A velocity control system operates with a velocity setpoint. Accordingly, the actual value must also be available as a velocity. In **branch 3**, therefore, the actual speed (MP12) measured in branch 10 is used for calculating the velocity of the web material.

The actual value of MP12 of branch 10 is measured in branch 3 while the setpoint is being read in via ADC7. Under normal conditions, ADC7 will be switched to measuring socket 14 of its own controller number. It is also possible to obtain the primary setpoint from an analog web tachometer.

The difference between actual velocity and velocity setpoint is calculated and the resultant signal routed to the deadband filter. Only signals greater than the preset value CON 3.1 pass the deadband filter. The resulting signal is multiplied with the sign of the rotational speed value and intergrated overtime if the integrator has been enabled (bit 3.1 active). The integration period is set with CON3.TID according to requirements. A value for CON3.TID of approximately 10 s for thin sheeting and paper, and approximately 60 s for stip metal roughly 1 mm thick, can be used as a rule of thumb when working with normal web velocities.

The result is the calculated diameter of the reel. If this calculated value falls below a minimum diameter (CON3.DUG), the preset lower diameter limit CON3.DUG is used. The diameter calculated in this way (MP15) is multiplied with the actual rotational speed (MP12) to give the web velocity (MP16).

The control program of the S5-CPU provides the desired initial diameter at VAR3.1, which is accepted by the integrator of branch 3 if relay 3.2 is active.

The diameter calculator has four operating modes:

I) The master reference voltage from the tacho is positive

- 1. Downcoiling with positive revs (clockwise) The calculated diameter (MP15) is within the range $0\% < d \le 100\%$ Meaningful entries for the constants CON3.DUG and VAR3.1 lie within the positive value range $0\% < x \le 100\%$
- 2. Downcoiling with negative revs (anti-clockwise) The calculated diameter (MP15) is within the range $-100\% \le d < 0\%$ Meaningful entries for the constants CON3.DUG and VAR3.1 lie within the positive value range $-100\% \le x < 0\%$

II) The master reference voltage from the tacho is negative

- 3. Upcoiling with positive revs (clockwise). This corresponds to "1) 2." above.
- 4. Upcoiling with negative revs (anti-clockwise). This corresponds to "1) 1" above.

A primary requirement in upcoiling and downcoiling is that the web material be kept at a suitable tension throughout the whole coiling operation. The IP does this by means of velocity control (speed control) with primary ("direct") tension control. Tension is controlled with branch 9 (actual tension measurement via tension load cell or dancer roll).

If there is a dancer roll available, the primary controller functions as a position controller. Tension is determined by the weight of the dancer roll or the weight applied to it.

The actual rotational speed is matched to the coil diameter in branch 3. Excitation during the coiling operation can be influenced via measuring point MP15, whose signal is then routed to a DAC via the measuring socket (branch 15). A presondition for coiling control is that web velocity be determined by the driven machine.

Function sequence during downcoiling

If the coil diameter decreases, the speed controller will at first attempt to maintain the speed since its input signals remain constant. This leads to an increase in web tension. The tension controller or position controller makes the appropriate adjustment and the speed is increased. This also increases the product n x d (MP16). At the input to the summator in branch 3a, n x d is greater than the master reference voltage V_L at MP14 and at this point the integrator runs from the set initial diameter (MP15) downwards until the product n x d is again equal to V_L .

The actual value n x d for branch 5 is therefore smaller and so the driver is "faster". The correction value of the primary controller is decreased. During the coiling operation, n is therefore greater and d smaller; with the difference that, in this operation, the integrator functions upwards from a small initial diameter.

It is important that the new initial diameter be set at the beginning of a coiling operation (e.g. by the CPU control program). The level of the master reference voltage (MP14) at max. production speed depends on the coiling ratio.

Exa	m	ol	e
			~

Diameter of empty mandrel		200 mm = 22.2%
Diameter of full reel		900 mm = 100%
Diameter ratio	æ	4.5%
Max master reference voltage	=	22.2%

The master reference voltage can be influenced by means of the constant CON 8.2 in branch 8.

The diameter (MP 15) is only reset in the STOP mode of the IP 252. In the case of a warm restart after power failure, the old value is retained if the IP RAM has battery back-up.

Input variables:

Acceleration compensation, branch 3b

-ADC7 Channel for feeding in the velocity setpoint (primary setpoint).

–MP12 Actual speed from branch 10.

- CON3.1 Constant for setting a threshold value for the difference between velocity setpoint and actual velocity
- CON3.TID Integration time constant of the diameter calculator
- CON3.DUG Lower limit of roll diameter
- VAR3.1 The variable gives the diameter of a newly inserted reel. The IP uses this diameter to calculate the current actual diameter during upcoiling and downcoiling.
- REL3.2 This relay influences the output of the integrator. When the relay is inactive, the current diameter is always available at the integrator output. When the relay is active, the integrator is set to the value of variable 3.1. The diameter can be reset at any time.
- BIT3.1 If this bit is "0", the integrator is disabled. The output retains the last calculated diameter. If the bit is set to "1", the integrator starts to work again from the last calculated diameter.

Output variables:

- MP15 Actual diameter of the reel.
- MP16 Velocity (to summator in branch 5).

4.12.5.4 Branch 4: Loop gain

Function:

The output of the inner control loop in branch 5 is evaluated and gives the main component of the current setpoint. Depending on the position of structure switch S4.1 various arithmetic operations can be carried out:

S4.1 inactive: (division in branch 5)

The signal (field current) input through an analog input channel is multiplied with the constant CON 4.1 for standardization and displayed with limit indicators at measuring point MP18 for possible further processing. If S4.2 is inactive, the signal is transmitted via a characteristic. The characteristic cannot be changed and is described in Section 4.12.6.5. This characteristic gives the approximate relationship between the field current and the magnetic flux of the d. c. motor. The shape of the characteristic is selected to fit a majority of the most commonly used motors (see Section 4.12.6.5)

S4.1 active: (multiplication in branch 5)

In the case of velocity control, the actual diameter calculated in **branch 3** (MP15) is entered. In both cases (S4.1 active/inactive), the signal entered can be matched to offset and gain via a straight-line equation (S4.3 active). Only if relay 4.1 is inactive will the value calculated in this way reach branch 5. If REL4.1 is active, a constant loop gain can be given for start-up purposes using CON4.2 (format: -100% to +100%). Depending on the position of the structure switch S4.1, either an increase (S4.1 inactive) or a decrease (S4.1 active) in loop gain is produced.

Input variables:

- ADC5 Field current
- CON4.1 The constant is used for standardizing the field current (format -99.99 to +99.99)
- CON4.2 The constant determines the influence of the evaluation
- CON4.VER Gain factor of the interface (format: -99.99 to 99.99)
- CON4.OFFOffset of the interface (straight-line equation y = x* CON9.VER + CON9.OFF)
- MP15 Actual diameter from branch 3

Output variables:

- MP8 Operation on the controller output in branch 5
- MP18 Measured and standardized field current

4.12.5.5 Branch 5: Speed controller/velocity controller

Function:

The instantaneous control deviation is determined in the summation stage. It is calculated from the difference between the setpoint and the actual value (see page 2 of branch 5 in Section 8.3). The setpoint consists of the outputs of branches 5, 6, 7, 8, 9 and 11, the actual value is the output of branch 3 or 10. If the actual value comes from branch 3, then it is a velocity control system, otherwise it is a speed control system.

The setpoint and the actual value are each monitored by a preassigned limit monitor. The function of this monitor is described in **Section 4.12.6.1**.

Relay 5.1 can be made active for start-up purposes. Then the constant CON5.1 acts on the PID controller input as an additional setpoint component.

The PID controller can be assigned P, PD, PID or PI control action by setting various parameters to zero:

TN = 0 i component not active

TV = 0 D component not active

Both the limits CON5.B+ and CON5.B- limit the manipulated variable in **branch 1**. If the manipulated variable in **branch 1** crosses one of the limit values, then the corresponding bits BIT5.UE+ and BIT5.UE- of branch 5 are set.

The PID controller in branch 5 then disables its integrator. This prevents "wind up" of the integrator.

The output of the PID controller is operated on by the output of branch 4, if branch 4 was selected. If branch 4 was not structured then no operation is carried out, the controller output is connected to branch 1 without modification.

Evaluation: Multiplication if S4.1 = 1Division if S4.1 = 0

The output of branch 5 is the main component of the current setpoint.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Input variables:

PID controller module:

- CON5.KP Proportional value influence the behaviour
 - of the PID controller
- CON5.TN Integral-action time CON5.TV Derivative-action time
- -CON5.B+
- The constant determines the upper limit for the limiting in branch 1. CON5.B-The constant determines the lower limit for the limiting in branch 1.
- The bit disables or enables the PID controller. The controller is enabled, when the bit is active. When disabled, the - BIT5.RF controller produces 0% of its output and resets its internal memory.

Setpoint limit monitor:

- CON5.SOG Upper limit
- CON5.SUG Lower limit

Actual value limit monitor:

- CON5.OW Upper warning limit
- CON5.UW Lower warning limit
- CON5.OG Upper danger limit
- CON5.UG Lower danger limit

Miscellaneous:

- CON5.1 When relay REL5.1 is active, the constant CON5.1 works on the input of the PID controller as an additional setpoint component (start-up value).
- REL5.1 When the relay is active, it switches the constant CON5.1 to the summator.
- REL5/9 With this relay, one can switch over to "Direct tension control" (see Section 4.10.5.16).

Output variables:

PID controller module:

- BIT5.UE+ This bit is active if the manipulated variable (MP9) in branch 1 crosses the upper limit CON5.B+ (in branch 1).
- The integrator in the PID controller is then frozen. - BIT5.UE-This bit is active if the manipulated variable in branch 1 crosses the lower limit CON5.B- (in branch 1). The integrator in PID controller is then frozen.

Setpoint limit monitor

- BIT5.SOG The bit is active if the setpoint crosses the upper limit.
- BIT5.SUG The bit is active if the setpoint crosses the lower limit.

Actual value limit monitor

- BIT5.OW The bit is active if the actual value crosses the upper warning limit.
- BIT5.UW The bit is active if the actual value crosses the lower warning limit.
- BIT5.OG The bit is active if the actual value crosses the upper danger limit.
- BIT5.UG The bit is active if the actual value crosses the lower danger limit.

Miscellaneous:

- MP10 Main current setpoint (input of the summation stage in branch 1) **MP11** Input of the PID controller (control deviation)
- MP16/12 Actual velocity or actual speed summated setpoint
- MP20 Summated setpoint

Note: The bits BIT5.SOG to BIT5.SUG are not evaluated by the standard function blocks FB:STEU (Section 5).

4.12.5.6 Branch 6: Setting-up speed

Function:

When relay REL6.1 is active, the constant CON6.1 is switched to the summation stage in branch 5.

Input variables:

- CON6.1 Constant used as the setting-up speed setpoint
- Relay used to switch the constant CON6.1 to the speed controller, branch 5 (control deviation). - REL6.1

Output variables:

- The result of branch 6 is connected to the summation stage in branch 5.

4.12.5.7 Branch 7: inching speed

Function:

If relay REL7.1 is active, then the constant CON7.1 is switched to the summator stage in branch 5.

Input variables:

- CON7.1 Constant used as the inching speed setpoint.
- REL7.1 Relay used to switch the constant CON7.1 to the speed controller, branch 5 (control deviation).

Outout variables:

The result of branch 7 is connected to the input of the summator stage in branch 5.

4.12.5.8 Branch 8: Speed/velocity setpoint

Function:

The branch generates the main setpoint for the inner loop controller in branch 5.

Relay REL8.3 is used to select whether the setpoint is an analog or a digital input. In the case of an analog input (REL8.3 inactive) the IP inputs the value via ADC6.

In the case of a digital input (REL8.3 active) relay REL8.1 can be used to decide whether the setpoint comes from the PG (CON8.1) or from the logic control program of the S5-CPU (VAR8.1).

Further processing of the setpoint is only carried out if relay REL8.2 is active. The setpoint can be enabled or disabled with the relay.

The setpoint input via ADC or VAR8.1/CON8.1 can be transmitted via a ramp-function generator or a smoothing block or via both simultaneously. The configuring switches S8.1 and S8.2 determine which block is selected.

The setpoint (MP17) is previously multiplied with the constant CON8.2.

Whether the ramp-function generator block is to reference the actual value from branch 10 or 3 can be decided using configuring switch S8.3.

The ramp-function generator block and the filter block are described in detail in Section 4.15.

input variables:

Setpoint input:

- ADC6 For analog setpoint input, the signal is input via ADC6.
- REL8.1 The source for the digital setpoint is selected by the relay. If the relay is inactive, the value comes from the PG (CON8.1).
- REL8.2 When active, the relay allows the setpoint to be processed further.
- REL8.3 The relay determines whether the setpoint input is analog (relay REL8.3 inactive) or digital (relay REL8.3 active).
- If relay 8.4 is active, branch 8 operates in isolated mode. The setpoint at MP14 is then not transmitted to branch 5. – REL8.4 – CON8.1 For digital setpoint input (REL8.3 active) and with relay REL8.1 inactive, the PG is the source of the setpoint
- (CON8.1).
- ~ VAR8.1 For digital setpoint input (REL8.3 active) and with relay REL8.1 active, the logic control program of the S5-CPU is the source of the setpoint.
- CON8.2 Multiplication of the processed setpoint by a constant.

Ramp-function generator:

- CON8.TR Ramp-down time
- CON8.TH Ramp-up time
- CON8.ZUW Increment

see Section 4.12.6.3

- BIT8.HOE "Higher" bit
- "Lower" bit - BITS.TIE
- BIT8.AUT Automatic mode bit – BIT8.NUL Move setpoint slowly to zero percent
- MP12/16 Actual speed or actual velocity

Filter block:

see Section 4.12.6.2 - CON8.TVŻ **Delay time**

Output variables:

- MP14 Magnitude of the setpoint after optional processing by the ramp-function generator block and/or the filter module. This value is transmitted to the summation stage in branch 5. - MP17
- Magnitude of the setpoint directly after being input.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.5.9 Branch 9: Outer loop controller

Function:

The control deviation is determined in the summator. The actual value is input via ADC1. If required, the actual value can be matched to offset and gain via a straight-line equation (S9.1 active) and/or transmitted via a filter function (S9.4 active). The setpoint can be input either as an analog variable (S9.2 inactive) or digital variable (S9.2 active). For digital setpoint input, the state of relay REL9.2 determines whether this value comes from the S5-CPU (VAR9.1) or from the programmer (CON9.1).

The setpoint and the actual value are each monitored by a preassigned and non-optional limit monitor (see page 2 of branch 9 in Section 8.3). The operation of both these limit monitors is described in **Section 4.12.6.1**.

The control deviation (output of the summation stage) is used as the input by the PID controller.

The PID controller can be assigned, P, PD, PID or PI control action by setting various parameters to zero:

- TN = 0 1 component not active
- TV = 0 D component not active

The controller output is limited by CON9.B+ and CON9.B- and then multiplied before it arrives at the summation stage of branch 5. Various types of multiplication are available:

Multiplication by a constant is possible via the PG value CON9.2. However it is also possible to make the operation proportional to the instantaneous actual speed value (MP 12 from branch 10) multiplied by CON9.2.

In case the signal crosses the limit, the corresponding bit BIT9.U+ or BIT9.U- is set. The PID controller then disables the integrator. In this way "wind up" of the integrator is prevented,

Input variables:

Setpoint input:

- ADC2 Setpoint input if analog setpoint input mode was selected (S9.2 inactive) during structuring.
- REL9.1 The source for the digital setpoint is selected by the relay. If the relay is inactive, the value comes from the PG.
- CON9.1 For digital setpoint input and with relay REL9.1 inactive, the PG is the source of the setpoint (CON9.1).
- VAR9.1 For digital setpoint input and with relay REL9.1 active, the S5-CPU is the source of the setpoint (VAR9.1).

Actual value input:

- ADC1 The actual value is always input as an analog variable.
- CON9.VER Gain factor of the interface (format: -99.99 to 99.99)
- CON9.OFF Offset of the interface (even equation y = x * CON9.VER + CON9.OFF)
- CON9.TVZ Input variable of the filter block, see Section 4.12.6.2

PID controller:

- CON9.KP Proportional gain
- CON9.TN Integral-action time
- CON9.TV Derivative-action time
- CON9.B+ The constant determines the upper limit for the limiting.
- CON9.B- The constant determines the lower limit for the limiting.
- BIT9.RF The bit enables or disables the PID controller. The controller is enabled if the bit is active. In the disabled state, the controller outputs 0% and resets its internal memory.

Setpoint limit monitor:

- CON9.SOGL Upper limit
- CON9.SUGL Lower limit

Actual value limit monitor:

- CON9.IOWL Upper warning limit
- CON9.IUWL Lower warning limit
- CON9.IOGL Upper danger level
- CON9.IUGL Lower danger level

Weighting of the controller output:

CON9.2 This value is multiplied with the controller output if structure switch S9.3 is active. (CON9.2 = -99.99 to +99.99)
 MP12 The controller output is multiplied with the actual speed value input in branch 10, and with CON9.2, if structure switch S9.3 is inactive.

Output variables:

PID controller:

- BIT9.UE+ The bit is set when the output of the PID controller crosses the upper limit CON9.B+. The integrator in the PID controller is then frozen.
- BIT9.UE— The bit is active when the output of the PID controller crosses the lower limit CON9.B-. The integrator in the PID controller is then frozen.

Setpoint limit monitors:

- BIT9.SOG The bit is active when the setpoint crosses the upper limit.
- BIT9.SUG The bit is active when the setpoint crosses the lower limit.

Actual value limit monitors:

- BIT9.OW The bit is active when the actual value crosses the upper warning limit.
- BIT9.UW The bit is active when the actual value crosses the lower warning limit.
- BIT9.OG The bit is active when the actual value crosses the upper danger limit.
- BIT9.UG The bit is active when the actual value crosses lower danger limit.

Miscellaneous:

- MP1 Actual value of the outer loop controller
- MP2 Setpoint of the outer loop controller
- MP3 Control deviation of the outer loop controller
- MP4 Input of the summator in branch 5

Note: The bits BIT9.SOG to BIT9.SUG are not evaluated by the standard function block (Section 4.13).

4.12.5.10 Branch 10: Actual speed value

Function:

The actual speed value can be input via an analog input channel (ADC3) as a tacho voltage or via the pulse detection input as a pulse sequence. If required, the filter block can be used to smooth the actual value. Then the signal is multiplied by a constant (CON10.1). If relay REL10.1 is inactive, the result of the multiplication in the case of a speed control system goes to branch 5, in the case of velocity control to branch 3.

If the actual value is obtained in the form of a pulse train (S10.1 = 1), a decision must be made, using S10.4, whether to use singlechannel internal pulse acquisition or one channel (1 or 2) of the external **IP 240** input/output module.

- For internal pulse acquisition, a digital tachometer is connected to the 25-way Cannon connector on the frontplate of the IP 252.
- If the IP 240 external counter module is used for digital actual value acquisition (S10.4 = 1), the slot-coded I/0 address (128 to 252) and the channel no. (1 or 2) must be specified as well as the sensor pulses per rev/100 and the nominal speed in rev/s. An IP 252 can access several IP 240s. However, only one IP 252 can access both channels of an IP 240!

This backplane bus access is only possible in the S5-115U programmable controller, with the IP 252 connected directly adjacent to the CPU (see also Section 4.9).

For display purposes the actual speed value (MP12) is processed further. It is multiplied by a constant (CON10.3), then transmitted via the display block and output via the analog output channel DAC1.

If relay REL10.1 is active, the constant CON10.2 goes to branch 3 or branch 5. Relay REL10.1 is used during start up.

The display and filter blocks are described in Section 4.12.6.4.

Input variables:

- CON10.1 The constant is used for normalizing the actual speed value.
- CON10.2 This value can be input for commissioning purposes via relay 10.1.
- CON10.3 The constant is used for calibrating the display via DAC1.
- CON10.4 Rated speed in revolutions per second.
- CON10.5 The number of index lines divided by 100. Both constants CON10.4 and CON10.5 are used for calibrating the digital actual speed value input. At rated speed the block outputs 100% (example: CON10.5 = 5 ≙ 500 index lines).
- CON10.TVZ Input variable of the smoothing block, see Section 4.12.6.2.
- ADC3 Address of the analog input channel used for sensing the tacho voltage.
- DAC1 Address of the analog output channel used for displaying the actual speed value.
- REL10.1 When active, this relay activates constant CON10.2.
- ADR.K Address of the external IP 240 counter module and channel no.

Output variables:

- MP12 This is the **processed** actual speed value.
- It is either the input of branch 3 or branch 5. In addition the value can be output via an analog output channel. – MP21 Actual value display

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.5.11 Branch 11: Actual armature current value

Function:

The actual value of the armature current is input via ADC4. It should be routed via input terminals 3 and 4 (channel 1) since actual value filtering is possible here in the terminal block.

Using the armature current, a thermal monitoring of the motor is possible (S11.2 active). For this purpose the armature current is substituted in an equation. This equation generates the approximate temperature response of the armature winding. When the limiting value is reached (CON11.1), bit 11.1 becomes active.

A more detailed description of the equation is given in section 4.15.6.

Input variables:

Thermal monitoring:

- CON11.1 The constant gives the value from which the thermal monitor sets bit 11.1.
- CON11.2 The constant is a characteristic of the motor. It is a criterion for how quickly the motor warms up.

Miscellaneous:

- CON11.3 The constant is multiplied by the armature current when S111 is active.
- ADC4 Address of the analog input channel used for the actual armature current.

Output variables:

- BIT11.1 This bit is set, when the thermal monitor has reached the limit CON11.1. When the bit is set, the maximum permitted heating of the armature has been reached.
- MP5 The actual armature current value after multiplication by constant CON11.3. This value is used as the input of the summation stage in branch 5.
- MP13 Actual armature current value input via ADC4.
- MP19 Instantaneous temperature

4.12.5.12 Branch 12: Acceleration compensation

Function:

If rotating masses are accelerated (decelerated), an acceleration (deceleration) torque must be developed by the electric drive. If the rotating mass is connected by a web to a drive with a different mechanical time constant, this can produce variations in tension in the web during acceleration or deceleration. To minimize these variations, the drive is given a current setpoint component dependent on the acceleration torque.

The speed setpoint from branch 5 is differentiated for this purpose. The result is acceleration. It is multiplied with the constant CON3.1 and transmitted to branch 1 as acceleration current.

Input variables

- CON3.1 The constant determines the influence on the current setpoint
- MP20 Velocity setpoint from branch 5

Output variables

MP7 Size of the current setpoint components

4.12.5.13 Branch 13: Limit monitor 1

Function:

The limit monitor monitors the value at any desired measuring point. A maximum of six limits can be used. The no. of the monitored measuring point can be modified in the RUN mode of the IP at any time. The function is described in detail in Section 4.12.6.7.

Output variables:

Input variables:

- MPNo. - CON13.1 - CON13.2 - CON13.3 - CON13.4 - CON13.5 - CON13.6	No. of the measuring point to be monitored (1 29) maximum of 6 limit values	- BIT13.1 - BIT13.2 - BIT13.3 - BIT13.4 - BIT13.5 - BIT13.6	maximum of 6 output bits
- CON13.7	Number of limiting values		

4.12.5.14 Branch 14: Limit monitor 2

Function:

MPNo.

The limit monitor monitors the value at any desired measuring point. A maximum of six limits can be used. The no. of the monitored measuring point can be modified in the RUN mode of the IP at any time. The function is described in detail in Section 4.12.6.7.

Input variables:

No. of the measuring point to be monitored (1 ... 29)

CON14.1
CON14.2
CON14.3
CON14.4
CON14.5
CON14.6
Mumber of limiting values

Output variables:

- BIT14.1 - BIT14.2 - BIT14.3 - BIT14.4 - BIT14.5 - BIT14.6

4.12.5.15 Branch 15: Measuring socket

Function:

The value of any desired measuring point can be output via an analog output channel. The no. of the measuring point can be modified any time during the RUN mode of the IP.

Input variables

- MPNR No. of the measuring point to be output (1 to 29)
- REL15.1 When activated, the relay releases the selected measuring point for further processing.
- CON15.1 Multiplication of the MP value with ~99.99 to +99.99
- CON15.TVZ Filter time constant (see Section 4.12.6.2)
- DAC3 Analog output channel at which the value of the measuring point is to be output.

Output variables

MP22 Value output at DAC 3

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.5.16 Branch 16: Arithmetic

Functions:

The "Arithmetic" branch offers the facility of gating signals logically. The signal may come from various sources, depending on how the ADC has been initialized:

- 1.) The ADC is initialized with a channel no. 0 to 7 (internal IP 252 converter) or 128 to 254 (external analog input modules in the case of the S5-115U).
- 2.) The ADC is initialized with the controller no. and measuring point no. of a controller 1 to 8 of the IP 252. A signal is supplied which is at a random measuring point of random controller 1 to 8 of this IP 252.
- 3.) The ADC is **not** initialized.
 - In this case, a value can be supplied by the S5 CPU via the data handling function (see Section 5.2.3.2).

If branch 16 (ST 16 = 1) is configured, each of the eight functions of addition, subtraction, multiplication, division, absolute value generation, reciprocal value generation, conversion and comparison can be selected exactly once per controller 1 to 8 of the "DRS" structure. The operations can be nested. This means, for example, that two signals can first be multiplied and the result can be subtracted from a third signal etc. In order to avoid unnecessary dead times here, please note that the operations are processed by the IP 252 in the order detailed above. If the results of branch 16 of other controller nos, are used, the following also applies here: controllers 1 to 8 are executed chronologically (i. e. controller 1 first).

The **precision of the arithmetic operations** is determined by the format of the input signal and the result. The format is 16-bit fixed point two's complement with a value range of -16384 to +16383 (correspondig to -100% to +100%).

The results of the operations are displayed at one measuring point each for further processing. This measuring point can be read in by other branches of controllers 1 to 8 wherever an **ADC channel** has been initialized with "Controller no. and measuring point no.".

The Comparator implements a special function (S16.8 active):

One of the signals detailed in 1.) to 3.), e. g. the result of the subtraction in MP 24, is available at ADC 19 and if relay 16.1 is energized, is routed to a comparator with hysteresis. Depending on the parameters of this comparator (upper and lower response threshold of the Schmitt trigger), signal status "0" (not yet triggered) or signal status "1" (triggered) is generated. This result can be inverted if required (S16.9 = 1), and is then flagged at BIT16.1. The result ("0" or "1") is simultaneously routed to an arbitrary input bit or relay of branch 1 to 17 of this controller. This is dore by specifying the relevant branch and bit no. If S16.8 is active, the position of REL16.1 will decide whether the bit specified in the particular branch is influenced by the programmer or the S5 CPU (REL16.1 inactive) on the one hand, or by the result of the comparison (REL16.1 active) on the other. The upper and lower response thresholds of the Schmitt trigger can be entered in the format – 100% to + 100%. Meaningful entries are in the range $0 \le AB \le AN \le 100\%$. Negative entries from CON16.AN and CON16.AB are treated as positive entries by the IP 252.

Input variables

	-
- ADC 8	Channel 1 of the addition
- ADC 9	Channel 2 of the addition
- ADC10	Channel 1 of the subtraction
- ADC11	Channel 2 of the subtraction
- ADC12	Channel 1 of the multiplication
- ADC13	Channel 2 of the multiplication
- ADC14	Channel 1 of the division
- ADC15	Channel 2 of the division
- ADC16	Input channel of the absolute value generation
- ADC17	Input channel for generating the reciprocal value
- ADC18	Input channel for conversion (multiplication with [-1])
- ADC19	input channel of the comparator
- CONAN	Upper response threshold of the Schmitt trigger
- CONAB	Lower response threshold of the Schmitt trigger
- REL16.1	Comparator enable
- Z.B	Branch and bit no. of affected by the comparison result

Output variables

– MP23	Result of the addition
– MP23	Result of the subtraction
– MP23	Result of the multiplication
– MP23	Result of the division
- MP23	Absolute value of the input variable
– MP23	Reciprocal value of the input variable
– MP23	Input variable multiplied by [-1]
– BIT16.1	Result

4.12.5.17 Branch 17: Self-optimization

Optimization of the speed controller is a problem when starting up drive control systems.

A procedure based on the guidelines of the symmetrical optimum is available here for the self-setting of speed controllers. This procedure first determines the parameters of a PI controller K_P and T_N and of a setpoint filter. The parameters found are post-optimized to the **desired target response** by simulation in the IP 252 and subjected to thorough final testing. The desired **target response** (transient response or overshoot) can be varied with the help of a presettable parameter.

A precise description of the self-setting feature can be found in Section 4.12.7.3.

4.12.6 Functions of the drive controller

4.12.6.1 Pre-assigned limit monitors in branches 5 and 9

The results of these limit monitors are used by a CP 526 for display purposes. The output bits **cannot** be read from the standard FB used with the logic program (Section 5.1).

Function of the actual value limit monitor:

Four limits can be specified via the PG:

- Upper warning limit
- Lower warning limit
- Upper danger limit
- Lower danger limit

Each of these limits is assigned a bit. If a signal **crosses** the **upper** warning/danger limits, then the "upper warning/danger limits crossed" bits are set. In all other cases they are reset. When the signal crosses the **lower** warning/danger limits, then the "lower warning/danger limits crossed" bits are set. In all other cases they are reset.

Function of the setpoint limiting monitor:

Two limits can be specified via the PG:

Upper limit

- Lower limit

Both limits are assigned two bits. When the **upper** limit is **crossed** the "upper limit crossed" bit is set, otherwise it remains reset. When the **lower** limit is crossed, the "lower limit crossed" bit is set, otherwise it is reset (Fig. 4.44).

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Example: Setpoint limit monitor



Fig. 4.44 Method of operation of the pre-assigned limit monitor

. .

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.6.2 Filter block (see Fig. 4.6)

Function:

The filter smoothes an analog variable using a first order delay function.

Explanation of function parameters:

Type of variable	Symbol	Description	Number format	Setting range
Parameter	TVZ	Filter time constant	Time	4 ms to 99h 59min

Explanation of function input/output variables:

Type of variable	Symbol	Description	Number format	Setting range
Input variable	X (t)	Function input variable to be filtered	variable- dependent	-100% to +100%
Output variable	Y (t)	Filtered function output variable	variable- dependent	- 100% to + 100%







Fig. 4.7 Filter function

4-124

2.6.3 Ramp-function generator

inction: (Fig. 4.46)

ie ramp-function generator produces a ramp as the output signal y(t) from an input step change x(t).

The **slope** of the **positive ramps** is determined by the constants (ZUW, TH) and of the **negative ramps** by the constants (ZUW, TR).

Positive ramps are where the output value y(t) changes towards **increasing** speed (±100%). Negative ramps are where y(t) changes towards **decreasing** speed (±0%).

The constant ZUW (increment) specifies the percentage value which is reached after expiry of the negative (TR) or positive (TH) ramp times, when a 100% step is connected to the input of the ramp-function generator.

In Fig. 4.46 (diagrams 1 to 4) several examples are included. They illustrate the influence of the constants ZUW, TR and TH.

- The ramp-function generator takes into account the actual value when S8.3 is active. This guarantees the fastest possible trakking of the setpoint y(t) by the actual value i(t). When ramping down, the actual value is taken into account, if it is less than the momentary ramp value calculated by the ramp-function generator. When ramping up, the actual value is taken into account if it is greater than the momentary ramp value calculated by the ramp-function generator. This procedure is explained in Fig. 4.47 (diagrams 1 to 5).
- Fig. 4.48 shows how the ramp-function generator behaves if the input signal is changed **before** the output signal has reached its final value.

The actual value is also taken into account here.

Explanation of the function parameters and the binary variables:

Type of variable	Symbol	Description	Number format	Setting range
Parameter	KONTH KONTR KONZUW	Ramp-up time Ramp-down time Ordinate of the ramp-function generator value, i.e. the ramp value reached in the time TH or TR with 100% input step change (thus determining ramp slope)	Time Time variable- dependent	0.1 ms to 99h 59min 0.1 ms to 99h 59min 0 to + 100%
Binary input signals	BITHOE BITTIE BITAUT BITNUL	"Higher" bit, $BH = 1$ causes rising ramp. "Lower" bit, $BT = 1$ causes falling ramp. Automatic bit, $BL = 1$ causes switch from manual to automatic mode Zero bit, NUL = 1 brings the setpoint down to 0%	Bit Bit Bit	0/1 0/1 0/1

Explanation of the function input/output variables:

Type of variable	Symbol	Description	Number format	Setting range
Input variables	X(t) i(t)	Current setpoint Current actual value (MP12 or MP16)	variable- dependent variable- dependent	- 100% to + 100% - 100% to + 100%
Output variable	Y(t)	Output value (ramp value)	variable- dependent	- 100% to + 100%

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)



4-126



4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Fig. 4.47 Ramp-function generator Assumption: Actual value referencing





Fig. 4.48 Ramp-function generator Changing the input before the output has reached its final value, S8.3 = 1 is assumed

- The ramp-function generator has four binary input signals with which the output y(t) can be influenced (independently of the input x(t)).
- If the HOE bit is active, then the output y(t) ramps to the +100% limit. The actual value is not taken into account (MPx).
- If the TIE bit is active, then the output ramps to the -100% limit. The actual value is not taken into account.
- If the HOE and TIE bits are both active simultaneously, then the output remains at the last value;
- i. e. no ramp is generated
 If the AUT bit is active, a change is made from manual to automatic mode (i. e. the setpoint is approached via the preset parameters T_H, T_R and ZUW) provided the HOE and TIE bits are inactive.
- Here, the actual value is taken into account if \$8.3 is active. - The HOE and TIE bits have priority over the LOE bit.
- The NUL bit has the highest priority. If it is active, the 0% setpoint is immediately approached at the preset ramp rate of rise.
 The actual value is not taken into account.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)



Fig. 4.49 Ramp-function generator Function of HOE, TIE and AUT bits

4.12.6.4 Display

Function:

When active, this function diplays only the lower eight bits of the actual speed value.

4.12.6.5 Characteristic curve

Function:

The characteristic curve stage transforms an analog input variable x (field current) into an analog output variable y. The function y = f(x) used has the following characteristics:

- Linear range

 $y \ge 0 \quad \text{for} \quad 0 \le x \le 100\%$ $y = 0 \quad \text{for} \quad -100\% \le x \le 0\%$ $y = 3/2x \quad \text{for} \quad 0 \le x \le \frac{100}{5}\%$

- Parabolic region $y = -\frac{9}{800}(x - 100)^2 + 100 \text{ for } \frac{100}{3}\% \le x = \le 100\%$

The curve is shown in Fig. 4.50.

The curve is also called the **normalized excitation curve**. It represents the relationship between the field current and the flux of a d. c. motor. The curve is an **approximation** which is valid for most d. c. motor types.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Value table:



Fig. 4.50 Normalized excitation curve
4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.6.6 Thermal monitoring

When current flows through an electrical machine, the temperature rise can be described approximately by the e function. This "thermal image" is used to regulate the temperature rise in the machine in a calculation involving the armature current and the constant KON11.2 (thermal time constant) according to the following equation

Temperature rise = $i_{armature}^2 \cdot (1 - e^{-\frac{T}{T}})$.

If the permissible temperature limit (temperature : MP19) is exceeded, bit 11.1 is set. The temperature limit is specified with the constant CON11.1. A temperature limit is selected such, that under operating with nominal current, the temperature limit is never quite reached (or theoretically would be only after an infinite period). Cooling is expressed by the equation i2 e - +.

Example:

Nominal thyristor current = $500 \text{ A} \triangleq 10 \text{ V} \text{ I}_{1\text{ST}} \triangleq 100\%$ = $400 \text{ A} \triangleq 8 \text{ V} 1_{\text{IST}} \triangleq 80\%$ Nominal motor current Thermal time constant: 30 min (CON 11.2)

Temperature rise curve with nominal current:

Temp. rise = $i_N^2 x (1 - exp - \frac{t}{30 \text{ min}}) = \frac{80 \cdot 80}{100} \% (1 - exp - \frac{t}{30 \text{ min}}) = 64 \% (1 - exp - \frac{t}{30 \text{ min}})$ Temperature rise curve at, e. g., 1.2 I_N = 480 A (= 96%) Temp. rise = 92.16 % (1 - e - $\frac{t}{30 \text{ min}}$)

It can be seen from Fig. 4.51 that, when operating with $1.2 \times I_N$, bit 11.1 is set after approximately 36 minutes. The temperature rise value is only reset when the module is in STOP mode. If the IP RAM has battery backup, the old value will be retained on restart after power failure.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)





Fig. 4.51 Thermal monitoring

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.6.7 Limit monitor

Function: (Fig. 4.52)

The value of a measuring point MPx is checked against six limit values GW(i). If for positive limit values MPx > GW(i)or for negative limit values MPx < GW(i), then the corresponding limit value bit B(i) is set.

 $\begin{array}{lll} - \ Limit\,(i) \geq 0; & MPx \leq Limit\,(i) - B(i) = 0 \\ & MPx > Limit\,(i) - B(i) = 1 \\ & & \text{for } 1 \leq i \leq N \\ - \ Limit\,(i) < 0; & MPx \geq Limit\,(i) - B(i) = 0 \\ & MPx < Limit\,(i) - B(i) = 1 \end{array}$

- The number N of limit values is defined by: $1 \leq N \leq 6$
- Unused limit value bits are set to zero: B(i) = 0 for i > N

Explanation of function parameters:

Type of variable	Symbol	Description	Number format	Setting range
Parameter	CON 13.7 (or 14.7) CON 13.1 (or 14.1)	Number of preset limit values Limit value 1 :	no unit variable- dependent (or %)	1 to 6 100% to + 100%
	: CON 13.6 (or 14.6)	: Limit value 6		:

Explanation of function input/output variables:

Type of variable	Symbol	Description	Number format	Value range
Input variable	Xe	Input value to be checked	variable- dependent (or %)	- 100% to + 100%
Binary output signals	Bit 13.1 (or 14.1) : :	Limit value bit 1 : :	Bit :	0/1 : :
	Bit 13.6 (or 14.6)	Limit value bit 6	Bit	0/1





Fig. 4.52 Limit monitor of the drive controller structure

4.12 Description of the Drive Controller Structure with Self-Optimization (ARS)

4.12.7 Speed controller self-optimization

A large number of applications of the **DRS** drive controller structure of the IP 252 (various coiling mechanisms, centrifuges, calenders and hoists) have more or less rigid mechanical conditions in the speed loop and display a relatively simple unified basic structure.

For applications of this type, the structure has been equipped with a start-up procedure for the speed controller. In conjunction with the on-line adaptation of the drive controller structure (see branch 4: Influencing the loop gain), the procedure can also be used for controlled drive systems with variable moments of inertia.

The controller parameters can be determined in this way without lengthy trail and error, whereby only limit data for the protection of the motor and the machine need be specified as input variables for optimization. The dynamics of the controller setting can be influenced with the help of a further parameter.

This section is concerned with the principle and operation of the procedure and the preconditions for its use.

4.12.7.1 Performance range and area of application

The procedure is suitable for use in the speed control of DC shunt-wound motors with secondary current control loop corresponding to Figs. 4.61 and 4.62.









. .

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

The gain and integral action time for the speed controller are to be found in the preconditions outlined below, as well as (if configured) the time constant for a PT_1 element, through which the setpoint of branch 8 is supplied.

4 ms or 8 ms can be selected as the sampling time of the speed controller. For greater sampling times, Section 4.12.7.5 contains appropriate conversion formulas.

The values of the constants and the position of the configuring switch set by the user are taken into account, insofar as these have an influence on the system.

Control and monitoring functions

The self-optimizing procedure consists of an **identification phase**, in which the behaviour of the controlled system is determined by acceleration attempts, and an **optimization phase**, in which the control parameters are determined from the measuring signals acquired.

Control of the individual steps of the procedure and avoidance of impermissible machine states are the task of the sequence control, which is also a component of the DRS structure. During the acceleration test runs in the identification phase, any exceeding of a speed limit (armature current dependent) is prevented and, if required, adherence to position limits is ensured. The parameters established in the self-optimizing procedure are subjected to a validity check, based on simulation of the controller behaviour in the IP 252 and comparison with a reference model, before they are presented to the user. It is also possible, after finishing the optimization run, to represent the target response and the simulated response of the closed loop control using a programmer with graphics capability and the appropriate software (COM REG GRAPHICS, see Section 7).

4.12.7.2 Preconditions for use

This section describes the preconditions for use of the procedure.

Current controller, static converter

The characteristics of the system consisting of static converter motor must be largely independent of the operating point throughout the useful speed range. This assumes converter sets in inverse-parallel connection with or without circulating current, and adaptation of the current controller to the response of the armature loop modified in pulsating-current operation.

Torque reversal must be possible. The current control loop should exhibit no more than 10% overshoot for optimum results, which is usually the case. When using single-phase static converters in conjunction with very short mechanical acceleration times, it is necessary to use anticipatory EMF control (standard with all SIMOREG devices).

Motor and mechanics

It must be permissible to accelerate the system to be identified with constant torque.

The load and the speed sensor must be connected to the driven machine as rigidly as possible and with minimum backlash. Consequently, a suitable, programmable filter must be configured by the user and a correspondingly slow response for optimization must be set. The lowest mechanical natural frequency of the system must at all costs be clearly higher than the limiting frequency of the current control loop and the actual value acquisition system. During the identification process the load torques must be kept approximately constant.

The rotating mass and the accelerated mass must be maintained at a constant level, as must the field current. Strong speed-dependent load torques, as for example an unusually high friction torque or fluctuating external load torques, are not detected in the identification phase and can therefore lead to incorrect results.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Changes in the plant or controlled system parameters in on-line operation

The controller setting for constant plant (controlled system) parameters is made with the control loop open. However, in many drive systems, these parameters change in the course of operation.

The on-line adaptation capability of the **DRS** structure or parameter-insensitive optimization of the control loop permit the use of the self-setting function also in field weakening operation or in the case of a variable rotating mass during coiling operations (Section 4.12.7.3).

Parameter range

The acceleration time of the motor with the driven machine connected must be under 4 seconds for numerical reasons. Mechanical transients must have decayed at the latest after 400 ms at a sampling time of 4 ms or 800 ms at a sampling time of 8 ms.

Permissible loading of the IP 252

When using automatic self-start up, no more than two controllers can be programmed on the IP 252 due to restricted memory space. Controllers 1 and 2 are permitted. Otherwise, the self-setting routine cannot be called. If an impermissible controller no. is used, the relevant error message is stored in the IP 252.

The sampling time of the speed controller can be selected at 4 ms or 8 ms. During the identification and optimisation process of a control loop, the IP can service no other controllers. Updating of the measuring sockets is not possible. Old values may be displayed under certain circumstances in the "Controller test" function of the COM packages.

The setting procedure

By measuring the reaction of the drive system to sudden changes in excitation under constant load conditions the setting procedure used obtains a non-parametrical description of the response of the controlled system in the form of the step-function response, which implicitly contains all the parameters important for controller setting, such as the small time constants and the system order. This presupposes that, during the identification process, the friction can be neglected and external load torques remain constant.

On the basis of this model, a robust controller setting is determined, the dynamic response of which can be adapted to the mechanical conditions by the user. The setting determined is then tested by simulation in the IP 252.

The identification process for the speed system must be carried out at constant field and with a constant rotational mass.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

The required parameters are obtained in the following steps:

a) Determination of a constant external load torque and deceleration

By adjusting the drive to zero speed with the help of a **PI controller** carefully set by the user, an external load torque, which can have a possible effect on the drive, is approximately determined. The controller parameters required for this measurement are non-critical. However, they influence the duration of the measuring operation.

No start parameters need be entered if there is no load torque acting on the motor during the identification process. Deceleration of the motor is then performed by a **P controller** the gain of which is adapted to the mass moment of inertia during the acceleration phase, in order to shorten this phase as much as possible. The max. deceleration current is determined by the manipulated variable limits "CON5.B+" and "CON5.B-" from branch 5.

b) Determination of the speed step-function response

The system is then accelerated by inputting a constant current setpoint whereby a constant external load torque corresponding to the result from (a) is compensated. The measurement is repeated 16 times in order to suppress measurement noise. If impermissible speeds are reached when doing this, the motor is immediately braked and the process is repeated with lower current setpoints, if it is meaningful to do so. The same applies on exceeding of position limits calculated from the position limits entered by the user, allowing for the braking distance. If the acceleration time is over 1 sec., 32 measurements are executed.

The measurement duration is 400 ms for 4 ms sampling time or 800 ms for 8 ms sampling time. The acceleration characteristics determined over 16 or 32 measurements on the output side of the actual value filter block can be displayed on a programmer with graphics capability or with "COM REG GRAPHIK" software.

A subsequent low-pass filter will produce an initial criterion for the use of the procedure:

The step-function response measured must have approximately IT1 behaviour (Fig. 4.63). If no steady state has been reached, the procedure is aborted with the appropriate error message, since it is then assumed that it cannot be used for one of the following reasons:

- Poorly damped natural oscillations in the controlled system
- Non-compensated EMF influence in the armature circuit
- Changing load conditions during the identification process
- System parameters not constant during the identification process



Fig. 4.63 Step response of the IT1 element and relevant control parameters for a PI controller set to double ratios (double ratio factor = CON17.DV/2)

c) Calculation of the parameters for the speed controller and setpoint filter

The response of the closed control loop is then tuned to a target function, corresponding to the **double ratio specification**, by means of an optimization procedure using the values determined from the controlled system parameters (Fig. 4.63). The target behaviour can be varied by a parameter, to be set by the user, between the limit case of the "Symmetrical optimum" (double ratio factor = 0.5 or CON17.DV = 100%) and a setting which is infinitely insensitive to parameter variations and mechanical inadequacies of the controlled system at the cost of dynamic response (double ratio factor less than 0.5). A robust controller setting provides the default for this parameter. Depending on the result obtained, this value can be changed empirically towards a slower or more dynamic controller setting (prior to a subsequent optimization run, if necessary). Any dead time due to the discrete processing can be taken into account in the course of the optimization process. The time constant for a configured setpoint filter is obtained direct from the integral action time. Should the target function prove to be insufficiently approachable during simulation in the IP 252, especially if the parameters in Fig. 4.63 are used, the preconditions are obviously not met and the procedure will be aborted with the relevant error message.

The relationship between setting time and the CON17.DV parameter can be seen from Fig. 4.64.



4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Fig. 4.64 Target behaviour of the self-setting feature for different values of CON17.DV and the influence of setpoint filtering.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.7.3 Speed controller self-optimization in the DRS structure

In addition to the parameters of branch 17, there are also a number of external data of the controller structure, that have an influence on the optimisation process.

- The controller structure must be operated without direct backplane bus access.
- The controller sampling time can be selected at 4 ms and 8 ms.

Constants and configuring switches with influence on optimisation

Branch 1,	Controller output: S1.1 "Conversion"
Branch 4,	Adaptation of the loop gain: At the "Diameter injection" position of switch \$ 4.1, the initial diameter VAR 3.1 entered before the optimisation run is taken into account.
Branch 5,	Speed controller: KP, TN as initial values, if the shaft is to be identified under load and these values are entered and are not equal to 0. Upper and lower control limits "CON5.B+" and "CON5.B-" determine the max. acceleration current in the identifica- tion phase.
Branch 9,	Primary controller: CON9.IOWL, CON9.IUWL (upper/lower warning limit for actual position) are required, if position monitoring during the acceleration phase is needed.
Branch 10,	Actual speed acquisition: CON10.1, actual value weighting
	S 10.1, filter block
	CON10.TVZ, if the filter element is selected
	S 10.1: analog/digital sensor

On-line adaptation of the parameters found by self-setting

The output variables of branch 3 and 4 can be used to adapt the gain of the speed control loop to field weakening operation or in the event of variable moment of inertia in the case of velocity control. If the conditions listed in the following are satisfied, the setting found by self-start up will also be suitable for these cases.

Field weakening operation

The loss of gain caused by the weakening of the field current can be determined approximately in adaptation branch 4 of the **DRS** structure via the flux characteristic and can then be used for correcting the loop gain. The gain is automatically and correctly adapted by branch 4 (flux calculation position) if the identification process is carried out

The gain is automatically and correctly adapted by branch 4 (flux calculation position) if the identification process is carried out at rated field current.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Variable rotating mass in the case of coiling operations

To adapt the controller setting to the diameter-dependent system gain of the controlled system, it must be made correspondingly robust by defining its target behaviour accordingly.

The weighting of the speed with the diameter estimated in branch 3 of the controller structure gives a proportional growth of the controller gain which acts against the loop gain decreasing with increasing diameter. Where the rotating mass of the coil has a strong influence on the total inertia, this effect can be further amplified with the help of branch 4 "Diameter injection" (or, additionally, with the help of branch 16 "Arithmetic"), in order to achieve a dynamic controller setting.

If, however the load influence on the mechanical inertia is small – for example, as a result of high motor inertia or a gear reduction – control of gain should not be dependent on diameter. In this case, branch 16 may equally well be used.

In order to obtain the fluctuation width of the total gain, several optimization runs are required.

The reaction of the controller to the extreme values of the moment of inertia should in any case be monitored by the user.

Identification must be carried out at full coil diameter. The initial diameter value must be set accordingly (integrator enable disabled) in branch 3 (peripheral velocity). Any diameter-dependent field current control must similarly be set to the coil diameter with which the control system is identified.

Diameter signal injection by branch 3 increases controller gain proportionally to the diameter. Optimization must, however, take place in the direction of a robust controller behaviour, since no complete compensation of the changed system gain can be achieved.

Suitable guide values for the "CON17.DV" parameter can be obtained as per Fig. 4.64. The behaviour of the controller at full and empty coil must be checked by the user, since the control simulation covers only those system conditions existing during the identification procedure. If there is a tendency to oscillation, the CON 17.DV double ratio factor must be further reduced and re-optimized.

Setpoint entry

A filter element can be configured in setpoint branch 8 of the **DRS** drive structure. By using this block, the overshoot in response to sudden changes in the setpoint can be reduced from 50% to less than 5% without affecting the controller response. However, this increases the rise time (Fig. 4.64). Natural oscillations in this system are less markedly excited by step changes in the setpoint.

Operator interface for speed controller self-optimization of the DRS structure with COM REG

The operator interface of the branch for self-optimization on startup is described in this Section. Section 4.12.7.4 contains an application example.

1. Notes on configuring and initializing the controller structure:

The self-optimization on startup function constitutes branch No. 17 of the **DRS** drive controller structure. In the configuring run, configuring switch ST 17 must therefore be set to 1. The controller structure must be operated without direct backplane bus access. The controller sampling time can be selected at 4 ms or 8 ms. In the "Programming of selected branches" function, the following inputs are possible:

a) Monitoring of the commutation characteristic (for protecting the motor during speed system identification):

	Value range	Dimension
Maximum permissible armature current Imax1:	— 100 to + 100	%
At speed N1:	- 100 to + 100	%
Maximum permissible armature current Imax2:	- 100 to + 100	%
At speed N2:	- 100 to + 100	%
Maximum permissible armature current Imax3:	- 100 to + 100	%
At speed N3:	- 100 to + 100	%

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Explanation:

The permissible speed as a function of the current can be obtained from the commutation characteristic represented here by the input of up to three value pairs – speed Nx, armature current Ix – (approximation in the IP 252 by linear interpolation corresponding to Fig. 4.65).



Fig. 4.65 Possible value pairs of the commutation characteristic

2. Notes on startup (controller test) of the controller structure:

In branch 17 the following appears

(1) Construction of the second s	Value range	Dimension
Monitoring of position limits?	0/1	
Sudden setpoint changes in pos. direction? :	0/1	
Sudden setpoint changes in neg. direction? :	0/ 1	
Double ratio factor KON 17. DV	+5 to +100	%
Self-optimizing enable :	0/1	
Controller gain KP :	-99.99 to 99.99	
Integral action time TN :	0 to 99h 59 min	t
Filter time constant TVZ :	0 to 99h 59 min	ť
Accept determined values? :	0/1	-
Maximum permissible armature current imax1:	-100 to + 100	%
at speed N1:	-100 to + 100	%
Maximum permissible armature current Imax2:	-100 to + 100	%
at speed N2:	- 100 to + 100	%
Maximum permissible armature current imax3:	-100 to + 100	%
at speed N3:	-100 to +100	%

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Explanation:

- Monitoring of position limits during the identification phase:
- If the switch is on, the permissible traversing range must be defined by entering a positive upper limit and a negative lower limit: in branch 9 (primary controller) these are represented by the parameters "CON9.IOWL (upper warning limit, actual position)" or "CON9.IUWL (lower warning limit, actual position)".
- Setting the direction of acceleration:
 Depending on the switch position, the machine is accelerated using positive, negative or alternating armature current. For the sake of precision, both current directions should be enabled where possible.



Fig. 4.66 Variation in speed and armature current during the identification procedure of the speed controller system. The operation is repeated 16 or 32 times.

- The parameter CON17.DV influences the dynamic response of the controller setting found. It can be set at 5% or 100%, in which
 case the default is 50%. Values of "CON17.DV" < 100% lead to an insensitive controller setting, to the detriment of the dynamic
 response. In this way, the controller setting can be adapted to, for example, mechanical backlash, tacho ripple or changing
 system parameters.
- Start of self-optimization on startup
 Switch (4) is reset by the operating system after completion of the optimization run or after power failure.
 Resetting of this bit aborts the optimization run.
- When the optimization has been successfully completed, the controller parameters found are displayed.
- By setting this switch or bit, the speed controller (branch 5) accepts the displayed parameters KP and TN. The filter time constant TVZ found is accepted by branch 8, provided branch 8 has been configured with a filter element. If there is no filter element in branch 8 of the controller structure generated, CON17.TVZ is displayed with "0". This pushbutton is then reset automatically.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.7.4 Self-optimization messages

The optimization run is made visible to the user by the flashing green RUN LED and the error LED in order to call attention to limited operating system functions (overload).

The status of the optimization run can be monitored by the S5 CPU (Section 5.2) and using the programmer with COM REG from the "Errors" submenu, which is reached from "Info" in the main menu.

The following status messages are possible:

- No. 75: "Prepare self-optimization"
 - System capability and controller configuration check
 - Initialization of programs; bring machine to standstill
- No. 76: "Self-optimization active"
- Code for the speed controller optimization run
- No. 77: "Self-optimization successfully completed"
 The parameters displayed in branch 17 can be accepted.
- No. 78: "Structure or parameter assignment error"
 - The controller structure contains bus accesses
 - Traversing range wrongly entered (upper limit must be positive, lower limit negative)
 - Both acceleration directions disabled
- No. 79: "Impermissible controller no."

Controllers with impermissible controller nos. (> 2) or more than two controllers have been configured
 A second controller structure has not been disabled

- No. 80: "Sampling time too large"
- A sampling time greater than 8ms has been selected
- No. 81: "Load torque too high"
- The external load torque is too high to be compensated for by the armature current setpoint prescribed by the commutation characteristic.
- No. 83: "Controlled system unsuitable"
- The system response measured does not correspond to the reference model and self-optimization cannot then be used.
 - Reasons: Overshoot of the current controller greater than approx. 40%
 - K_P greater than 100
 - Required controller response cannot be achieved with the given arrangement
- No. 84: "Optimization unsuccessful" (parameters could not be calculated)
- The validity check in the last phase of self-optimization was not passed
 - Reasons: Overshoot of the current controller greater than approx. 40%
 - K_P greater than 100
 - Required controller response cannot be achieved with the given arrangement
- No. 85: "Abort by PG/PC"
- Message via software stop in the case of abort

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Application example

It is assumed that speed controllers no. 1 and no. 2 have been configured on the IP 252. The speed loop of controller no. 1 is to be optimized for a drive with fixed system parameters (Fig. 4.61). The following sequence then applies:

- Move controller 2 to stop; lock the shaft mechanically, if necessary, since this controller will not be processed by controller no.
 1 during the startup run.
- If the motor is under constant load during the identification procedure, the speed controller (branch 5) must be set with "conservative" start parameters (e. g. KP = 1, TN = 500ms) and enabled with setpoint 0, so that the shaft can be kept still when the mechanical lock is cancelled. All other branches of controller 1 are disabled (i. e. the relevant relays are set to "0"). If no external load torque is acting on the motor during the identification process, pre-initialization can be dispensed with.
- Call branch 17 (speed controller setting) in the "Controller test" function for controller No. 1 and if this has not already been done – enter suitable value pairs for the commutation characteristic, according to the manufacturer's recommendations.
- Preselect one or both acceleration directions, depending on the operating conditions of the driven machine.
- Select the desired controller dynamic response with "CON17.DV", retain this in the case of unknown mechanical conditions
 e. g. default (CON17.DV = 50%) and, depending on the success of the optimization run, repeat with changed "CON17.DV".
- If necessary, release mechanical brake (the shaft is now held by the controller).
- Enable self-optimization. The speed controller system is now identified by making step changes in the armature current setpoint; field current and load must remain constant. See Section 4.12.7.3. for procedure in the case of variable field or moment of inertia).
- Read the self-optimization message in the COM REG "Info", "Errors" function on completion of the optimization run.
 In the case of successful completion of optimization, the parameters found will be displayed and can be transferred to the controller.
- Accelerate controller 2 again
- The basic optimization of the speed loop has now been found for controller 1, and this will be used as a reference point for further startup procedures.

4.12.7.5 Projecting the parameters found to greater sampling times

The self-optimization function of the IP 252 can only be run if the sampling time has been set at 4 or 8 ms. If it is desired to operate the controller later with greater sampling times, the desired sampling time can be projected using the formulae outlined below. In doing so, please note the following:

- a) Increasing the sampling time will always lead to detenoration of the dynamic response of the controller.
- b) The sampling time of the digital controller should be ten times smaller than the dominating time constant of the controlled system.

$$T_{N,new} = T_{N,old} + \frac{6(T_{A,new} - T_{A,old})}{x^2}$$

$$K_{P,new} = K_{P,old} \cdot \frac{T_{N,old} \cdot x^2}{T_{N,old} \cdot x^2 + 6(T_{A,new} - T_{A,old})}$$

$$T_{VZ,new} = T_{VZ,old} + \frac{6(T_{A,new} - T_{A,old})}{x^2}$$

where x = $\frac{CON17.DV}{100\%}$ with $0.05 \le x \le 1$

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Self-optimization

The influence of the control parameters K_p and T_n on the response of the controller loop is illustrated in Fig. 4.67:



Fig. 4.67 Malacijustment to the symmetrical optimum

 K_p and T_n represent the controller parameters set to according to the symmetrical optimum (see centre of diagram). Any change to these parameters by the factor "1/2" or "2" leads to the response illustrated. It is a precondition in these cases that the sampling time of the digital control loop must be small compared with the dominating time constant of the closed control loop.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

4.12.8 Data block of the drive controller with self-optimization (DRS)

The data block supplied contains all data of the DRS controller structure. If the contents of these data words are to be read or overwritten by the CPU, they can be accessed with the help of data handling blocks (Section 5.2).

	15	14 17 12 11 10 9 8 7 5 5 4 3 2 1 0	iC w bs	ita)Td Gress T
	+			v
	I	Configuration (DRIVE with self-optimization: 105.) I	DW	Û
	+	Version number I	DW	1
1	I	Status word I	DW	2
I	+	,_++++++++		
I	I	Error word 1	DH	3
CODE	+	Fron word	Die	f 4
I	• +			
I	I	I	D	15
I	+	++++++++		
I	I	I	Û	6
1 T	+		- - 174	4 7
• 	• •••	······································		
	I	Sampling time 2.5 ms (32BIT-FPKT)	Di	8
	+	**************************************	٢	
	I		E Di	19
Samoli	+ naĭ	Sampling time of the fastest branch (16-BIT-FPKT) Time value	ר נסו	W 10
time	+	++++++++	•	
	I +	l'ime format.	I D +	d 11
	1 +	Minimum pulse duration /2.5 ms (FXPT) Time value	I D + .	W 12
	I +	Time format	I 0 +	W 13
	1 +	Minimum pulse duration (16 bits FXPT) Time value	I 0 +	W 14
	I +	Time format Time format.	I 0 +	W 15
	I +	Multiplicator (16 bits FXPT) • Sampling time/smallest basic sampling time	1 C	W 16
I I	I +	Speed #1	I 1	W 17
I I	I +	Commutation current Imax (NI)	I I .+	W 18
Branch	I	Speed N2	1	W 19
17	+	ttt	•	
1	1	Commutation current Imax (N2)	1	₩ 20
I T	+++++++++++++++++++++++++++++++++++++++	Chand H2	-+ 1	ז מי שח
1	1 +	ypeu nu 	•	V# 21
-	I	Commutation corrent lmax (N3)	I	DW 22
	+	**	-+	

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

	15	14 13 12 11	10 9	87	6	5	4	3	2	I	Đ	Data word addre I	i ! !SS
	+	.++	+	++	+	++-		+-		+-	+		
I	1	Upper response threshold		CON 16.AN							I	DW 23	ł
16	I	Lower response threshold		CON 16.AB				-			I	DW 24	L
I	I	Controller gain KP of th	e self-optim	ization	·***	*		+		•• •• • • • • •	I	DW 25	5
Branch 17 I	+ I	Integral action time TN	of the self-	optimizati	ion	**			+	·••••+·	+ 1	DW 20	5
I	I	Time format code for TN	of the self-	optimizat:	ion	**	· 1 -	·+·		******	I	DW 23	7
Branch 9	1	Gain	******	CON 9.VER	+	*	+-	•••+	+-4	+-	+	DW 21	в
I	I	Double ratio constant	·+	CON 17.DV	*******	++	•• + •	+	4	**	I	DW 2	9
I Branch	+ I	Filter time constant TV	for the self	-opt1m1za	t tion	++	+-			******	+ 1	DW 3	0
17 I	+ I	Time format code for TV	f of the self	'-opt iæiza	+ tion	******	+ ·	+		++	+ I	Dw 3	1
I	1	Fast value	-+	CON 3.1	+	.+=+	+	+		*+	 I	E DW 3	2
Branch 3 I	* I	Minimum diameter	**====*=	-++ CON 3.DUG	+	.+=====+	+	+		++	++ I	E DW 3	3
1	-+ I	ST(-1)	**===+-=*=	•++	********	-*+	******		*****	to-++=+	•• I	⊢ IDW 3	;4
Structure	+	-++++	******	•+••••	+	******	+			++	4	•	
switch	I	ST(D)]	I DW 3	占
I	+	ST(1)	-+	• * -•-••• *	···+	-++	+		+	**	1	+ [DW 3	96
Branch 1	I	Standardization, decele	ration	CON 1.1	*	•*	******	******	***	******		+ I DW 3	37
*	I			-**			·***	*****	*	******		T DW 3	38
	+ 1	·=+= <i>+</i> =+-==++===- <i>u</i> +- <i>u</i>	~ + - *****	-++		-+	1		*=	*	+	+ I DW :	39
Branch 5	-+ I	Controller gain	********	-++ CON 5.KP	+	- *			+	+	+	+ 1 DW 4	40
Branch 4	-+ I	Startup loop gain	-+	-++		•*••••	•		+	*	* ~~~~	+ I DN -	41
 I	-+ I	Integral action time			+	-+	+	•	+	******	+	+ I DW -	42
I I	+ 1	 DIN 5.TN		++-	+		*	÷	+	*	+	+ 1 DW	43
I	+		.=+=+				+	+	+	+	+++++++++	.+ 	••
sranch : I) 1 +	VEFITALIVE ACCION CIME	, . +	5.18 ++++++++	+	+	+	+	+	-+	·•	-+ -+	44
I T	I +	DIN 5.TV					•	•		•	+	I DH	45
I	I	Upper manipulated vari	ble limit	CON 5.8+	*		*	•				I DW	46
I	I	Lower manipulated warf	able limit	CON 5.B-			+	*****				I DW	47
												•	

.

4.12 Description of the Driv	e Controller Structure with Structure	Self-Optimization (DRS)
------------------------------	---------------------------------------	-------------------------

															Da1	(en-
															Ad	resse
	15	14 13	12 11	10	9	8	7	5	5	4	3	2	1	0		I
 T	• +	-++ Gain	+	+	*	-+	-+	++	******	+-	+	+-	+	++ 1	<u>пu</u>	A 9
Branch 4	+	-++	++	+	+	-+		++	+-	+-	+	+=	+	+	0W	40
I	I	Offset				CON	.OFF							I	DW	49
Branch 5	I	-+ Startup valu	++ e 8RANCH 5	·+	+	CON :	+ 5.1	++	+-	+-	+	*-	+	•• 1	DW	50
*******	•+	-+	++	+	+	-+		++	+-	+-	+	+-	+	+		_
I I	I +	Filter time	constant ++	+	+	CQN :	10.TVZ	++	+-	+.	+	+-	+-	I +	ĐW	51
I	I	DIM 10.TVZ												Z	DW	52
I Branch l	+ 01	Interface	++	*****	-+	+	+	******	***+	+-	4	+-	+	+ I	Đ.	1 53
I	+	++	++	• +	.+	-+		++++++++++	·+	+	+	+-	+-	+		
I 	1 -+	Startup valu ++	++		CUN :	+	+	.+	·+	+		·+·	+-	1 +	Ŭ1	54
1	I	Setpoint			CON	9.1								I	QV	1 55
I I	+ I	Controller g)ain		CON	9.KP	******	.*	**	+		+		+ I	01	<i>i</i> 56
I Recent O	+	+	++	+	-+	0 0FF	*	-+	++	+	*****	++		++ T		. 57
l angli g	+		.++	+	-+	+	+	-+	++	+		++	+-	+		
1	I +	Integral act	tion time	+	CON	9.TN		-+	++	·*		••	+-	I	D	n 58
1	I	DIM 9.TH										• • • •		1	0	¥ 59
1 1	+ I	Derivative a	action tim	*********	CON	9.TV	+	- +	**	+		*- *	+-	1]	. D	W 60
I	 I	DIM 9.TV	*******		·• •	*	+	-****	*	*****		*=*	******]	, D	W 61
I	+ -		*******	+	-+	+	*	-+	+1	+	+- <i>-</i>	++	+-		•	
I	1 +	upper_11m1t	-++	+	-+	9-5+ +	+	_+	+		+	+	+		1 U +	W 02
I	I	Lower limit			CON	9.8-						.		:	I. D	₩ 63
ĩ	I	Filter time	constant		CON	9.TV	2								. D	₩ 64
1	+ -	++	.++	+		+	+	-+	+	h	+	+	haaaaa +		+ • •	
I	1 +	++	-++		+	+		+	+	+	+	+	·+		1 L +	* 93
I	I	Constant fa	ctor		CON	9.2									I 1	₩ 65
Branch :	111	Interface a	rmature ci	rrent	CON	11.3			••	******	*=***		*		+ I [₩ 67
Brench	2 1	Friction va	-++- 17ue		CON	2. 1	+		-+	*	+	-+	++		+ I (JW 68
Branch	+ 12I	Standardiza	tion acce	leration	CON	12.1	*	-+	-+	+	+	-+	++	*****	+ I I	DW 69
Branch	+ 4 I	Standardiza	tion fiel	d curren	+	4.1	+		**	*	+	•+	**		+ I	DW 70
Branch	+ 6 I	Setting-up	speed	+	+ COK	6.1	*		******	+	+	******	+	•••• • •	+ 1	DW 7 1
Branch	+ 7 1	Creep speed	++- 1 .	+	+ сон	+ 7.1	+	+	-+	+	+	-+	+·	*	+ I	DW 7:
	+	++	++-	+	+	+	+	*	-+	+	.+	•+	+	+	-+	
. I 1	1 +	Setpoint	++-	+	CON +	8.1 +	+	+	-+	+	.+	-*	+	+	1 +	UW 73

,

.

						•				_	_						_				Da wo add	ta ró ress
	.	12	14 -++	1.3	12	11	10	9	•	B #	7	5	5	4	3		2	1	0			I V
I	I		Капр-ир	time				CON	8.TH											1	DW	, 74
I	I		DIM 8.T	H						*		*****		* *****						I	DW	75
Branch I	8+ I		Ramp-up	time		**====1		CON	8.TR	+-	+			******	-+	+-		+	*	I	ÐW	76
1	+ I		-++ DIM 8.T	 R	******	+	+	-+	+	+-	+		*	*****	•+	+-		** *	-+	1	ĎW	7 7
1 I	+ I		-++ Ordinat	e afti		•	+ sed	-+	8.ZU	+- W			+	+	*****	+-		+	-+	-+ I	DW	78
1 1	+ 1		-++ F1]ter	time (consta	+ nt	*	-+	8.TV	+- Z	4		* ~•*	+	-+	+-	÷	+	*****	-+ I	DW	79
1 1	+ 1		-++ DIM 8.7	•• •vz	+	+	++	-+	*****	+-		*-+	*	.+	-+	+-		*	-+	+- 1	DW	80
Branch	101		Caltbra	nt 10a -	+ dtspla	+ Y	*	CON	+ 10.3	+-		+	+	*****	-+	+-		*	-+	+- I	DM	81
 I	+ 1		-tt Upper t	respon	+ se thr	+ eshold	*	CON	11.1			+	*	*****	-+	+-		*	-+	-+ I	DW	82
I Branch	111	••••	Time co	baaan Dinstan	+ t	+++	*	COR	11.2	+		*	*****	*****		+-		.+	-+	+- I	DW	83
I	•	 (DIM 11.	+ .2	+	******	+	+		·+		*	+	-+	-+	+-		****	-+	-+ I	Div	84
I	1	 I	GWM1: 1	t Number	•	inits	+	CON	13.7	•••••		+	••••••	-+		+-		.+	-+	-+ I	DW	85
I I	· 1	 [GMN1: 1	teenee Limit	+ 1	*	*	CON	13.1	+	~~~~	+	*****	******	+			.+		-+ I	DW	86
I Brench	13	 [GWM1: !	taasaa Lisit	+ 2	*	*=	-CON	13.2	••+		+	.*	•+	+	+-		-*		++ I	DW	87
I		• [GWM1: 1	t Limit	* 3	.+	•+	CON	13.3	+		+	**	-+		+		-+		++ I	DW	88
1		+ I	GHM1:	+ L t m1t	4	.+	****	CON	13.4	+	~~~~	+	-+		+	+		-*	+	+ I	DW	89
1	[• [•	+ I	+ GWM1:	+ Limit	5	-+	• +	CON	13.5	+	 .	*	-+	-+-+-	+	+		**	+	++ I	D	1 90
נ	L - L	+ I	GWN1:	+ L1≡it	-+ 6		•	Cân	13.6	+	·	+	-+		+	+		-+	+	+ I	DV	1 91
	 I	+ I	6MH2;	Kumber	r of 1	-+	*****	+ CON	14.7	4	ha	*	-		+	+	•		+	++ 1	D	i 92
:	I I	+ I	GNM2:	Linit	-+ 1	-*	*****	+ CDN	14.1		hauwa ,	.+	-+	+	*	4		+	+	+ 1	Di	# 93
:	I	+ I	GWM2:	Linit	2 2	-*	-*	+ C0)	· 14.2	4 2	+	.+		+	+				+	+ 1	D	¥ 94
Branc	I 6 14	+	GIM 2:	Limit	3	-+	*****	CON	14.3	 -	*****	-+	-+	+		1		+	+	، ۔ ۔ ا	. D	W 95
	I	+ I	GWM2:	.+ Limit	4	-+	- *+	C01	× 14.4	•••••	+	-+		+		4	+	+	+	ہ۔۔۔ 1	E D	W 9 6
	I I	+ I	51M2:	.+ Li∎it	-+ 5	• • •••••	-+	C01	+. N 14.5	 5	+	-+	+	+	*		+	+	+		r I D	W 97
	I I	+ I	GWM2:	Limit	-+ 6		- +	C0	N 14.6	5 5	+	-+	+	*			+	+	• •		+ I D	N 98
	 I	.+ I	Posit	ion se	tpoint	••••	-+	it CO	+- N 9.9	SOG	+	-+	*	+	+-	+	*	+	+	••••	• I 0	W 99
	I	+	+	-+	-+	+	-+	+	+		+	-+		+	*~~*=		+	+	+	'	•	

		Daten- Wort- Adress	se
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	I	
+- 1 I	Position setpoint lower limit CON 9.5US	-+ V I DW 100	ם
I +- Fixed I	Position setpoint upper warning limit CON 9.0W	-+ I 0W 103	1
LM in +-		-+ T DW 102	2
I +-		-+	•
I I I +-	Upper danger limit CON 9.0G tttttt	I DW 10:	3
I I	Lower danger 11mit CON 9.06	I DW 10-	4
I I	Speed setpoint upper limit CON 5.50G	I DW 10	5
I I	Lower limit CON 5.SUG	I DW 10	6
I + I I	tttttt	+ 1 DW 10	17
Fixed + LH in I		+ I DW 10	8
branch 5 + I I	Actual speed upper danger limit CON 5.06	+ I DW 10	9
I +	t Anturi annul juman dimanu limit (AN 5 16	+ T DH 11	10
1 I +	L ACtual speed lover danger i mit com 5.000	+	10
Branch 8 I	I Setpoint scaler CON 8.2	I DW 11	11
Branch 101	I Rated speed in rps CON 10.4	I DW 11	12
II	I Sensor number /100 COH 10.5	J DW 1:	13
1	I Integration time constant CON 3.TID	I DW 1	14
Branch 3	I DIM 3.TID	I DW 1	15
Branch 15	ttttttt	+ I DW 1	.16
Branch 16	I Address of the arithmetic comparator	I DW 1	17
Neasu-	I Limit monitor 1 Measuring point no.	I DW 1	118
ring point no.	I Limit monitor 2 Measuring point no.	I DW 1	119
I	I ADC 1 address Actual position	+ I DW 1	120
I I	terreterreterreterreterreterreterreter	+ I DW 1	12 1
I Input	+tttttt	+ I DW :	122
ad- dresses	+t	+ I D⊎	123
I			1.24
I	1 NUL 3 duuress rielu current	+	124
I I	I ADC 6 address Speed setpoint	I DW	125

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

.

			Data word
	15 14 13 12 11 16 9 8	376543210	address I
I	+++++++++	computer in branch 3 I	V DW 126
I	I ADC 8-address Addition	+++++++++++	DW 127
1 1	++++++++	++++++	DW 128
I I	I ADC10-address Subtraction	+++++++	DW 129
I	I ADC11-address Subtraction	+++++++++++	DW 130
I	<pre>++++++++-</pre>	+++++++	D₩ 13 1
1	I ADC12-address Multiplication	····+-···+-···+-···+-···+-···+-···+-··	DW 132
I	I ADC13-address Multiplication	++++++	DW 133
I	I ADC14-address Division	I	DW 134
1	I ADC15-address Division]	DW 135
I	I ADC16-address Absolute value ger	eration	DW 136
1	I ADC17-address Reciprocal value g	jenerator	DW 137
I	I ADC18-address Multiplication with	th (+1)	Dw 138
1	I ADC19-address Input for comparat	tor with switched output	C DW 139
I	I _+		I DW 149 +
I	I Scaling CON 15.1		I DN 141 +
iranch 1 T	51 Filter time constant CON 15.7	¥Z	I DN 142
I	I DIM 15.TVZ		I - DW 143 +
Oetput ad-	I DAU 1-address Actual speed display	, 	I DW 144 +
dresse I	esI DAU 2-address Current setpoint	+++++++	I DW 145 +
I	I DAU 3-address Measuring point outp	ut +++++++	I DW 146
г	I ++		I DW 147
I	I ++		I DW 144
I	I	+++++++	I DW 14
I I	I +	·····	I DW 15 -+
I	I ++		I DW 15 -+

								Dat	a
								WOT	.q
	15	14 13 12	13 10	Q R	7 6 5 4	3 2 1	٥	acor	1822 1
	+=	·+				-++++++++	+	v	I
I	I						I	0W 1	52
I	+	.+++	.+++.	++	++	-++++-	+		
I	I						I	DW 1	153
I	+	.+++	++		+++	-++++-	+		
I	I						I	DW 1	154
I	+	·+	·*····*•···*·	++	+++	-++++-	+		
I	1						1	DW 1	155
I -	+	-++	•++		+	-*******	+ •		
1	1	• • •					1	UW.	100
T	7					F*##***	т т	nω	157
ī	*	******	-+++-		++	-++++	•		
I	I						I	DW :	158
I	+	.+++	•++		~==+++	++++++	+		
I	I						I	DW	159
	*	.+++	·++	+-	+	**+++	+		
I	I	Controller name:	lst byte	I	Controller name:	2nd byte	I	0 ₩	160
I	+	-++	*******	+	+++	*****	*****		
Fields	I	Controller mame:	3rd byte	I	Controller name:	4th byte	I	DW	161
for	+	-+	-+++	*+~. 7	····+++		++		160
IOCA I	L	Controller name:	stn byte	1	Controller name:	oth byte	1	UW	162
process	т	Controller name:	7th byte	I	Controller name:	8th byte	I	DW	163
commun1	- -+	-+++	-+++	++=-	+	++	- +	2	
cation	I	Range name:	lst byte	t	Range name:	2nd byte	I	DW	164
and	+	+++	-++#=====+	++		+++	++		
visuali	-I	Range name:	3rd byte	1	Range name:	4th byte	I	DW	165
zation	+	+++	-++	++-	+		**		
I	I	Range name:	5th byte	I	Range name:	6th byte	1	ĐW	166
I	+	+ +	************		+	+++	++ •		
1	1	Range name:	/th byte	1	Kange name:	Sth byte	1 	UW	167
T		ADC 1_Contents				***************************************	tt	nu	168
ī	+			+++-			• ++		100
I	I	ADC 2-Contents					I	DW	169
I	+	+++	++	+++-	+		++		
I	1	ADC 3-Contents					I	DW	170
1	*	**************	++	++-	····		++		
I	I	ADC 4-Contents					I	DW	171
1	+	++	. - + 	t+-	+++	+++	++ -		
1	1	AUC 5-CONTENTS					1		172
T	τ	ant 6-Contents		******				nu	173
1	- +		+	++-	+++		• •+		
Con-	1	ADC 7-Contents					1	9w	174
tent:	5 +		** * *******	++-		+	******	•	
of the	• I	ADC 8-Contents					1	i Di	175
input	s +	+++	++	++-	+++	+++	-+	ŀ	
I	I	ADC 9-Contents					:	E DV	176
I	+	+++	++	+++-	+++	+++	a+	•	
I	I	ADC10-Contents		•				I DI	W 177
I	+	+++	++	*	++++++	+++	-+	•	

				Data	1
			a	dare	- 855
	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		1	
I	I /	*******	F E D	v N 1	78
I	*	+====.+==+====+====+====+====+====+===	ł		
I	1 I	Value of digital counter	L D +	N 13	79
Bit varia-	I	Bit variable word 1 (Imputs)	I C +	M 1	80
bles	I I	Bit veriable word 2 (Inputs)	1 0	W 1	81
I	I	ADC 12, contexts	11)W 1	82 :
I	I	ADC 13, contents	+ I [₩ 1	.83
I	+	* =====\$+====+*===*+====+=====*====*====	+		
I I	I A	DC 14, contents ++	((+	M 1	.84
Cont-	I	ADC 15, contents	I (W 1	.85
tents of the	+ I	**************************************	+ I	DW 1	86
inputs	+	·*====**====*==*==*==*==*==*==*==*==*==*	1		
I T	I +	ADC 17, contests	I +	DM 1	187
I	I	ADC 18, contents	I	DW 1	188
I	-+ I		+ I.	DW 2	189
Varia	-+*	++==+==++===++=++=++=+=++=++=+++++++++	+		
bles I	I. +	Position setpoint VAR 9.1	I +	DW (190
I	I	Variable start value (diameter) VAR 3.1	I	DW :	191
I	+	-ttttttt	-+ I	DW	192
		• ++++++++++++	-+		
I T	I XXX		1	D¥	193
I	1 XXX		1	5W	194
Intern	1]+	=+=====+====++=====+=+====++====++=====++====	-+	•	
IP	1 XXX	***************************************	I	DW	195
working	******	**********************************	-+	•••	107
area T	1 200		- 1 +	99	196
ī	IXXX		1	DW	197
I	+	ataaaantaaantaaaataaaantaaaataaaataaantaaaantaaaantaaaaataaaaataaaaataaaaataaaaataaaaataaaa	-+		
I	I XXX	***************************************	I	ÛW	198
I	+	·· + ·· ·· · · · · · · · · · · · · · ·	-+		
I	1 XXX		LI.	DW	199
н т	T 199	·····································	·-+	116.7	200
I	+		• •		200
I	I XXX		K I	DN	201
I	+		+		
I	IXX		X I	Đ₩	202
I	+	======================================	+		
1.	IXX		XI	ÐW	203
1			-**		

				•													Dat	ta
																	WOT	rd
																	addı	réss
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	:	I
	+	+	+	+1		*****	+	+	+-	+-	+-	+	+	+	+-	+	1	¥
1	I XXX	oxxxxx	000000	$\infty \infty$	www.	XXXXX	*****	XXXXXX	XXXXXX	aaaa		CXXXX	XXXXXX	XXXXXX	XXXXXXX	XXX I	DW :	204
I	+	+	+	+4	+4	+	+	+	+-	+-	·+-	+	+	+	+-	+		
1	1 000		xxxxx	00000	xxxx	XXXXXX	XXXXXX	0000	xxxxx	$\infty \infty$	00000	XXXXXX	XXXXX	XXXXXX	*****	XXX I	DW :	205
I	+	+	+	+1	4	+	+	1	+-	·+-	+-	+	+	+	+-	+		
1	1 200	0000000	oxxxx	XXXXXX	aaaa	xxxxx	XXXXXX	xxxx		aaaa	xxxx			xxxxx	xxxxx	XXX I	DW :	206
I	+	.+	. .	+	+4	·+	+		+-	+.	+-	+	4	+	+-	+		
I	1 XXX	αχχχχ	****	******	xxxx		*****	xxxxx		(XXXXX)		*****	*****		******	XXX 1	DW	207
	+		+	+	·	+	+					+			+-		•	
Con- I	t	DAC 1	conten	ts I	Disnlay											Ţ	nω	208
tents 3	+	*****	+	******	*******	**			·	+		+				- 		200
of the	Ť	0AC 2	Conten	•• 1	Manimu'	lated w	aniahl			****	• •						Du	200
ontonteT	± 	JANG C	COACE!		na n spa	iatea w		וב נכטו	1 EUL 21	ecpo ra	•					-	UW	209
ourberst	·					******			******		**		1	r¶		••		
•		4	Conten		measur	ing poi		.pur			(10	rmer iy	UWZIG			1	UW	210
······				*	******	**					+	+	*	1		+	•••	
-	1 200						uuu			uuu			*****			UXX 1	UW	211
1	+	•*••••	-+	******	*	**		+	*		*	+		*4	**	+		
I	1 XX				in in in in in in in in in in in in in i		(XXXX)	uxxx		xuux			xxxx			XXXX I	DW	212
1	+	-+	-+	+	+	*4		*	******	*****	+	+		*	++	+		
I	IXX		XXXXXX	XXXXX	XXXXX		0000	xxxxx		XXXXX	20002	20200	XXXXX	XXXXX		XXXX I	DW	213
I	*	-+	-+	+	+	+1	·	*	++	+	+	4	*****	+	++	+		
I	IXX		*****	XXXXXX	XXXXX	XXXXXX	00000		XXXXXX	XXXXXX	XXXXXX		XXXXX	XXXXXX	XXXXXX	XXX I	DW	214
Interna	1+	-+	-+	+	*	+4	h	+	++	+	+			+	++	+		
IP	1 XXX		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				$\infty \infty$	XXXXXX	XXXXXXX	XXXXX	XXXXXX	$\infty \infty \infty$	XXXXX	XXXXXX	XXXXXXX	XXX I	ĐW	215
working	+	-+	-+	+	+	+	*	*	++	+	4	~~~~ 4	+	+	++	+		
area	I XXX	xxxx	XXXXX	XXXXXX	XXXXXX	XXXXXX	00000	XXXXXX	XXXXXXX	XXXXXX	xxxx	www	$\infty \infty$	XXXXXX	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	XXXX I	ÐW	216
I	+	-+	-+	+	+	+	+	+	++	+		+==4		+	++	+		
I	I XXX	xxxxx	xxxxx			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	XXXXX		xxxxxx	xxxxx	0000	www	xxxx	XXXXXX	****	XXXX I	DW	217
I	+	-+	-+	+	+	+	+	+	++	+	•••••	******	+	+	++	+		
I	IXXX	XXXXXX	XXXXXX		XXXXXX		XXXXXX	XXXXXX	XXXXXX	XXXXXX	xxxxx	axxx	xxxxx	XXXXX	****	XXXX I	DW	218
I	+		******	*	+	+	+	+	+4			+	+	+	++	+		
I	IXX			www		xxxxx	XXXXX	XXXXXX	xxxxx			xxxx	XXXXXX	xxxxx	xxxxx	XXX I	DW	219
	-+	-+		+	+	+	+	+	+4			+	+	+	+4	+		
B1t	I	Bit v	ariable	e word	1	Output	s									1	DW.	220
variable	\$+	-+		+	+		+	+	+			+	+	+	.+4	+	_	•
I	I	Bit v	ar tab li	e word	2	Output	s									T	ĎМ	221
	-				-		- +	+	*	*****		+	+	+	+	+	•	
1	IXX	www			00000		XXXXX	00000		coxxxx	CXXXXX	*****	****	XXXXX	XXXXXX		nu	222
	-+		+	_+			*	*****	******	+		+	+	+	+		"	
I	I	Hea su	irina n	oint 1	Ac1	tual va	Jue pr	imary	contro	ller		_				т	กะ	223
- 1	+			-+	******		******	******	*****	*	·	*	+	*****	••••••	•		64.0
- T	T	Neasi	ת הפריתו	ofat 2	Se	theint	nr imar	v cont	rol ler						,			274
- T	• •	+		-+	-+	-+	+	+	+	*	+	*	*		.+	•		
1	т	Nensi		oint 3	Co	ntrolla	r devi	iation	orinar	v cont								1 995
Content	-						*****			•		4	.		- -	**		
of the		Naar	urina -	oint A	f.	stroll-		le nei	ATV CO	atroll.	et	, _	,		,		t nu	1 776
	• •			+ _+				pi ii		*****	••		****			*******		
- 1968-0	7	Hene	urina a	01m+ 5	Co	PTOC+ 1	ול בעיתו			1177An+							, DI	1 227
يوند. معرفيهم	•		er uny p								.		.	-	•	·		- 221
100 IUC: T	, , T																1 Pri	
1	1	mcc.Si	ur ing p		DF:	ate CUT	reat 		- 4 -								. UI	N 445
-	.					• 7 • • • • •			******	T	Ŧ	******	*****		******	******		
1	1	neas	υτικά β	oint 7	AC	ce ierat	tion c	ompens	ation								i Di	W 229
I	+	+		-+	-+	*******	-+	-+	**	+	+	***	*	-+	-+	*	+	
I	I	Heas	ering p	oint 8	Fì	ux PHI											I D	W 230

.

					Data word address
	_	1:	5 14 13 12 11 10 9 8 7 6 5 4 3 2 i 0		I
	1	+ τ	+	-+ -	¥
	1 - I -	ı +	#863WI MY DUTHE 9 CUTTERE SELDDINE ************************************		UW 231
	I	I	Measuring point 10 Controller output secondary controller	I	OW 232
	I	+	•+++++++++	-+	
	I	I	Neasuring point 11 Controller deviation secondary controller	I	DW 233
	I -	+	++++++++	-+	
	I .	I	Measuring point 12 Actual speed	I	OW 234
•	i measuring i	904 +	#t=T3AEtHd+=#P#dtHFU=tHFUHt==+***********************************	·-+	
	-	I	Measuring point 14 Setpoint after ramp generator	I	O¥ 236
	I	+	******	-+	
	I	I	Measuring point 15 Diameter	I	OW 237
	I	+	++++++++	+	
	Contents	1	Measuring point 16 Velocity	I	DW 238
	. or the seasu-	7 I	Measuring point 17 Setugint before ramp generator	++ 7	NW 239
	red	- +	······································	+	04 233
	point	I	Measuring point 18 Field current	I	DW 240
	I	+	·+++++++	+	
	1	1	Neasuring point 19 Temperature	I	DW 241
	I	+	++++++++++++++++++	+	
	1	1 +	measuring point 20 Sum setpoint	1 +	UN 242
	I	1	Measuring point 21 Actual speed display	I	DW 243
	I	1	Measuring point 22 Neasured point output	 I	DW 244
	I	*	++++++	+	
	I	I	Measuring point 23 Sum	I	DW 245
	I	+	++++++++	+	
	I	1	Reasuring point 24 Difference	I	DW 246
	Ţ	Ţ.	Measuring point 25 Product	++ T	DM 247
	ī	+-	+++++++	+	
	I	I	Measuring point 26 Quotient	1	DW 248
	I	+-	□•••• ↑ ••••• * •••• del>* ••• * ••• * ••• * *••• * *•••		
	I	I	Measuring point 27 Absolute value	1	DW 249
	I	+- ,		****	
	I	+-	measuring point 26 ketiprocal value		UNI 250
	ī	I	Neasuring point 29 *(-1)	1	DW 251
		-+-	+++++++		•
	I	I	Acknowledgement word for speed controller	1	DW 252
	I	+-			•
	Status	1	SUBLES WORD TOF SPEED CONTROLLER		1 0₩ 253
	for	I	Acknowledgement word for position controller		I DW 254
	82B	+-	·····		+
	I	I	Status word for position controller		I DW 255
		-+-	+**********************************		•

	Controller management									Data word address							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	I
	+ I	+	+·	+	-++		·	*******	+	+	·1	·+		+	+	RBV I	V Dw 7
Controller	mar	nage	emen	nt 1	bit	RBV	7 = =	0 : 1 :	Co Co	ntr	oll 011	er er	is is	not pro	pr ces	oce: sed	ssed
						I	Config	uring :	aritch								Data word address
	15	- 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1
ST (-1)	I ST16	\$ \$16.1	\$16.2	\$16. +	3 516.4	\$16.5	\$16.6	\$16.7	\$16.8	\$16.9	*	*	+	+	+1	+ I +	V DW 34
ST (C)	I S1.1	ST2	ST4	\$11.	1 ST11	\$9.3	\$9.2	ST9	STE	ST7	\$8.2	58.1	58.3	ST8	S10.1	ST3 I	DW 35
ST (1)	I 54.1	\$10.2	\$10.3	\$11. +	2 ST14	ST13	+	ST15	ST17	\$4.3	\$T12	\$15.1	\$10.4	\$9.1	59.4 +	54.21	DW 36

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

Abbreviation Branch Meaning

DW 34:	ST 16 S 16.1 S 16.2 S 16.3 S 16.4 S 16.5 S 16.6 S 16.7 S 16.8 S 16.9	16 16 16 16 16 16 16 16	Arithmetic Sum Difference Product Division Absolute value Reciprocal value *(-1) Comparator Invert result of comparison
DW 35:	S 1.1	01	Inversion
	ST 2	02	Friction
	ST 3	03	Actual velocity
	ST 4	04	Loop gain
	ST 6	06	Setting-up speed
	ST 7	07	Creep speed
	ST 8	08	Speed setpoint
	S 8.1	08	Ramp generator
	S 8.2	08	Filter
	S 8.3	08	Actual value allignment
	ST 9	09	Position controller
	S 9.2	09	Position setpoint selection
	S 9.3	09	Scaler selection
	S 10.1	10	Actual speed subswitch
	ST 11	11	Armature current

• .

4.12 Description of the Drive Controller Structure with Self	Optimization	(DRS)
--	---------------------	-------

S 4.1	04	Diameter compensation
S 4.2	04	Field current monitoring
S 4.3	04	Conditionning
S 9.1	09	Actual value correction
S 9.4	09	Filter
S 10.2	10	Filter
S 10.3	10	"Expanded scale"
S 10.4	10	External pulse input
S 11.2	11	Thermal monitoring
ST 12	12	Acceleration output
ST 13	13	Limit value monitor 1
ST 14	14	Limit value monitor 2
ST 15	15	Measuring point output
S 15.1	15	Filterng
ST 17	17	Speed controller self-optimization
	S 4.1 S 4.2 S 4.3 S 9.1 S 9.4 S 10.2 S 10.3 S 10.4 S 11.2 ST 12 ST 13 ST 14 ST 15 S 15.1 ST 17	S 4.1 04 S 4.2 04 S 4.3 04 S 9.1 09 S 9.4 09 S 10.2 10 S 10.3 10 S 10.4 10 S 11.2 11 ST 12 12 ST 13 13 ST 14 14 ST 15 15 S 15.1 15 ST 17 17

.

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

```
Input bit variables
```

																	Data Word
										_				_	_		address
15 +	14 +	13 ++	12	11 	10 +	9 ++	8	7 +1	6 1	5 •+	4 +	3 +	2 	I •••••••	0 +	.+	r v
I BIT	REL	REL	REL	REL	REL	REL	REL	REL	REL	REL	BIT	BIT	BIT	BIT	BIT	I	DW 180
I 3.1	1.1	6.1	7.1	3.2	8.2	8.1	9.1	2.1	5.2	4.1	9.1	5.1	8.5	8.6	8.7	I	
+	+	+4	+	+	+	+4		+4			+	4		•	+	+	
I REL	BIT	REL	REL			REL	REL	BIT	BIT	8IT	SIT	BIT				I	10W 181
I 8.4	8.8	15.1	16.1			10.1	8.3	17.1	17.2	17.3	17.4	17.5				I	
+	+	+	•	+	++	+		+	++	++	+====+	++	+=====	+	+	-+	

Abbreviation Branch Meaning

DW	180	:	REL	1.1	01	Brake enable
			REL	2.1	02	Friction enable
			BIT	3.1	03	Integration enable
			REL	3.2	03	Initial value switch for integrator
			REL	4.1	04	Enable startup
			BIT	5.1.RF	05	Controller enable speed controller
			REL	5.2	05	Enable startup speed controller
			REL	6.1	06	Setting-up speed
			REL	7.1	07	Creep speed
			REL	8.1	08	Setpoint switch (speed)
			REL	8.2	08	Setpoint enable (speed)
			BIT	8.5.HOE	08	High ramp-up generator
			BIT	8.6.TIE	08	Low ramp-up generator
			BIT	8.7.AUT	08	Automatic - "-
			BIT	9.1.RF	09	Controller enable position controller
			REL	9.2 .	09	Setpoint switch (position)
				• •		
DW	181	:	REL	8.3	08	Setpoint switch: analog/digital setpo
			REL	8.4	08	Isolated mode
			BIT	8.8.NUL	08	Ramp-up generator: output zero
			REL	10.1	10	Enable startup value
			REL	15.1	15	Measuring point output
			REL	16.1	16	Comparator enable
			\mathtt{BIT}	17.1.POS	17	Enable positive acceleration directio
			BIT	17.2.NEG	17	Enable negative acceleration directio
			BIT	17.3.LAG	17	Position monitoring ?
			BIT	17.4.OPT	17	Start speed controller self-setting
			BIT	17.5.UEB	17	Transfer of parameters

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

```
Output bit variables
```

																	D W ad	ata ord dress
15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0		I
+	+	+	+	+	+	+	+	-+		-+	+	.+	-+	-+	-+	++		¥
I BIT	BIT	GM	GM	GM	GH	GM	GN	I							BIT	BIT I	0W	220
I9UE-L	98E+L	13.6	13.5	13.4	13.3	13.2	13.1	I							16.1	11.1 1		
+	+	+	+	+	+	+	+	-+-		++		+	+	+	+	·•••••		
I BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	I								I	Die	221
ISUE-	50E+	14.6	14.5	14.4	14.3	14.2	14.1	I								I		
+	+	+	+	+	+	+	+	_+_		-+	+	+	-+	-+	-+	++		

Abbreviation Branch Meaning

DW220:		BIT	9UE-L	09	Lower 1	imit po	osit	tion co	ontrolle	r
		BIT	9UE+L	09	Upper l	imit po	osit	tion co	ontrolle	r
		BIT	11.1	11	Thermal	. inter:	rup			
		BIT	13.1	13	Response	e Limit	1	Limit	monitor	1
		BIT	13.2	13	_"_		2		-"-	
		BIT	13.3	13	-"-	_ " _	3		- " -	
		BIT	13.4	13	- " -	- " -	4		- " -	
		BIT	13.5	13	-"-		5		- " -	
		BIT	13.6	13	_"_	- " -	б		- " -	
		BIT	16.1	16	Result	of com	par	ison		
DW221	:	BIT	5UE-	5	Lower]	limit s	peed	d cont:	roller	
		BIT	5UE+	5	Upper]	limit s	pee	d cont:	roller	
		BIT	14.1	14	Response	∋ Limit	1	Limit	monitor	: 2
		BIT	14.2	14	_"_	- " -	2		_ " _	
		BIT	14.3	14		~ " -	3		- "	
		BIT	14.4	14	- " -		4		_ " _	
		BIT	14.5	14	_"_	- " -	5		-"-	
		BIT	14.6	14	_"_	- " -	6		_ * _	

Status word for speed controller Data word address I Ξ ٧ YOGD YUGD SOGD SUGD IOWD IUWD IOGD IUGDI DW 253 1 YOGD: = 1 ---> Upper control limit exceeded YUGD: = 1 ---> Lower control limit exceeded SOGD: = 1 ---> Speed setpoint exceeding upper limit SUGD: = 1 ---> Speed setpoint exceeding lower limit IOWD: = 1 ---> Actual speed exceeding upper warning limit IUWD: = 1 ---> Actual speed exceeding lower warning limit IOGD: = 1 ---> Actual speed exceeding upper danger limit IUGD: = 1 ---> Actual speed exceeding upper danger limit ⋇⋇⋹⋺⋺⋺⋵⋵⋧⋇⋍⋍⋵⋼⋇⋇⋧⋺⋺⋺⋵⋵⋵⋇⋹⋍⋺⋑⋭⋭⋠⋧⋩⋺⋺⋵⋽⋑⋦⋤⋠⋵⋶⋳⋵⋸**⋫⋫⋧₽**⋠⋪⋪⋍⋜⋜⋓⋻⋻⋪⋪⋍⋍⋜

4.12 Description of the Drive Controller Structure with Self-Optimization (DRS)

YOGL : = 1 ---> Upper control limit of the position controller YUGL : = 1 ---> Lower control limit of the position controller SOGL : = 1 ---> Position setpoint exceeding upper limit SUGL : = 1 ---> Position setpoint exceeding lower limit IOWL : = 1 ---> Actual position exceeding upper warning limit IUWL : = 1 ---> Actual position exceeding lower warning limit IOGL : = 1 ---> Actual position exceeding upper danger limit IUGL : = 1 ---> Actual position exceeding upper danger limit The IP 252 intelligent input/output module is capable of exchanging data with the control CPU via the backplane bus.

For this purpose, the CPU <--->IP 252 connection must be established on both sides of the interface.

- On the IP 252 this is done by assigning a page no. 0 to 254. Using the "COM REG" or "COM 252" operating system (Sections 6 and 7), the page no. can be entered in the "Info" function in the "SYSID" submenu. This page no. is also referred to as the interface no. "SSNR".
- The connection to the IP 252 on the CPU side is established by the data handling blocks, which are called in the STEP 5 user program and initialized with the relevant SSNR.

The standard function block **FB:STEU**, which calls the data handling blocks internally, is described in Section 5.1. This FB:STEU is used for high-speed data exchange of defined data. Knowledge of the data handling blocks is not required for their use.

Expanded means of communication (exchange of random parameters between the CPU and IP 252) are described in Section 5.2. In these cases, the data handling blocks are used direct. In Section 5.2.7 there are relevant examples to accompany all the possibilities described.

Note:

- 1) The data handling blocks (standard FBs) must be ordered separately for the S5 135U (R processor) and S5 150U programmable controllers. In the case of the S5 115U, they are part of the operating system.
- Section 5 describes the methods of communication between the IP 252 and the S5 CPU. Here also, a distinction is made at certain points between the

DR/SR user submodule (MLFB: 6ES5 374-0AA11 or 0AA13) or DRS/SR user submodule (MLFB: 6ES5 374-0AB11)

The text and examples are marked accordingly.

5.1 Standard function block FB:STEU

The FB:STEU is a standard FB for data exchange between the S5 CPU and the IP 252. There is a STEP 5 standard FB for each of the controller structures available on the IP 252, i.e. "Drive controller (DR)" or "Drive controller with self-setting (DRS)" and "Standard controller (SR)":

DR und DRS : FB100 (Name: STEU:ANT)

SR : FB101 (Name: STEU:STD)

The function blocks FB 100 and FB 101 implement the following functions:

- Transfer of setpoints to the IP 252 closed-loop control module
- Enabling or disabling of the controller branches and the structure branches
- Setting of overflow identifiers
- Recognition of limits
- Recognition of parameter assignment errors

5. S5-CPU <---> IP 252 Communications

5.1 Standard Function Block FB:STEU/FB 100

5.1.1 Function block for drive controller structure FB:STEU:ANT

Overview



Function description:

As shown in the overview, communication between the PC and the IP 252 in drive control systems is carried out by function block "STEU:ANT". This function block is used for exchanging the most important parameters.

Flag bytes are used as the transfer area for the data to be transmitted or received.

During the actual data transmission/reception, the data handling blocks which consist of standard function blocks are called up specifically in the "STEU:ANT" function block and carry out the data transmission via a dual-port RAM interface (*). These data handling blocks need not be initialized by the user.

Functions:

FB:STEU:ANT

- Transfer setpoints to the IP 252
- Enabling and disabling of controllers and structure branches
- Enabling and disabling of setpoints and actual values
- Transfer of overflow identifier bits
- Detection of limiting values
- Detection of incorrect parameter assignment

(*) Communication interface of the IP 252 for the CPU (1K - address range with 8-bit data width).

5.1 Standard Function Block FB:STEU/FB 100

Calling up the function block



Description of the parameters

Name	Туре	Data	Description	Note	
DBNR	В		Data block no.	DW0-12 used, after that data transfer area	
SSNR	D	KF	Interface no.	Page no. set on the IP	
RENR	ī	BY	Controller no.	8 controller nos. and task assigment	
VAR8	Ē	Ŵ	Speed setpoint	Branch 8 of the structure	
VAR9	Ì	Ŵ	Position setpoint	Branch 9 of the structure	
VAR3	i	Ŵ	Starting value circumferential sp	eed Branch 3 of the structure	
DED	Ì	BY	"Relay 0" of the structure	_	
DE1	Ì	BY	"Relay 1" of the structure	_	
DE2	i	BY	"Relay 2" of the structure	_	
DAO	ò	BY	"Relay 3" of the structure	_	
DA1	ā	BY	"Relay 4" of the structure	_	
DA2	ō	BY	"Relay 5" of the structure	<u> </u>	
PAFE	ā	BI	Parameter fault	_	

Parameter assignment

DBNR	_	DB	3-DB255		
SSNR		KF =	= 0-254		
RENR	—	BY			
			KF = 1- 8 Data transfer/	reception	PC<->IP
			KF = 11 - 8 Data transfer	•	IP==>PC
			KF = 21 - 28 Data transfer		PC ==> IP
VAR8		W	(FW, DW etc.)	$KF = \pm -1$	0000
VAR9		W	51 BI	$KF = \pm -1$	0000
VAR3	<u> </u>	W	\$\$ BI	KF = + -1	0000

NOTE: During the "transmit" job (data transfer) the assignment of the outputs DA0, DA1, DA2 is irrelevant.

During the "receive" job (data reception) the assignment of the inputs VAR8, VAR9, VAR3, DE0, DE1, DE2 is irrelevant.

5.1 Standard Function Block FB:STEU/FB100

DE0 --- "Relay 0" of the structure Bit 7 6 5 4 3 2 £ 1 Structure Bit Re! Rel Rel Rel Rel Rei Rel for the DR structure Branch 3.1 1.1 6.1 7.1 3.1 8.2 8.1 9,1 Rel Rel Rei Structure Bit Rel Rel Rel Re! for the DRS structure ** Branch 3.1 1.1 6.1 7.1 3.2 8.2 8.1 9.1 Rel9.1 Setpoint selector outer loop controller Rel 7.1 Inching speed enable 0-specified from PG 0-disable 1-specified from PC i – enable Rel 8.1 Setpoint selector speed controller Rei 6.1 Setting up speed enable 0-specified from PG 0 - disable 1 - specified from PC 1 - enable Rel 8.2 Setpoint enable speed **Braking enable** Rel 1.1 0-disabled 0-no braking 1-enabled 1 - braking Rel 3.1* Starting value for integrator Bit 3.1 Enable integrator 1 - specified from PG 0-no integration or Rel3.2** TO - calculated value 1-integration DE 1 --- "Relay 1" of the structure 7 6 5 3 2 Bit 4 1 Û Structure Re Rel Rel Bit Bit Bit Bit Bit for the DR structure Branch 5/9 9.RF 5.RF 8.HOE 8.TIE 8.LOE 21 5.1 Bit Structure Re Rel Rel Bit Bit Bit Bit for the DRS structure Branch 21 5.2 41 9.1RF 5.1RF 8.5HOE 8.6TIE 8.7AUT Bit 8.LOE* Ramp-function generator reset Rel 5/9 Switch-over to direct tension control (branch 5) 0-inoperational 0 - speed control or Bit 8.7 AUT** 1-operational 1-tension control Bit 8.TIE* "Lower" ramp-function generator Rel 4.1 Loop gain 0-inoperational 0-structure-dependent Ōſ Bit 8.6TIE** 1 - operational 1-start-up loop gain Bit 8.HOE* "Higher" ramp-function generator Rel5.1* Start-up enable 0-inoperational 0-structure-dependent or Bit 8.5 HOE** Rel5.2** 1-operational 1 - specified from PC Bit 5.RF* Friction enable Speed controller enable Rel 2.1 0-disabled 0 - disabled Bit 5.1 RF ** 1-enabled 1 - enabled Bit 9.RF* Outer loop controller enable 0-disabled or Bit 9.1 RF** 1-enabled DE 2 --- "Relay 2" of the structure Bit 7 6 5 4 3 2 1 0 0 0 Structure 0 Q 0 0 Rei Rel for the DR structure 4 Branch 10.1 8.3 Structure Rei Bit Rel Re! 0 0 Rel Rei for the DRS structure 8.8NUL 15.1 Branch 8.4 16.1 10.1 8.3 Rel 8.3 ADC/specification Rel 15.1 Enabling of the measuring point output 0-setpoint specified by ADC 0-inhibited 1 - setpoint specified by PG/PC 1-free Rel 10.1 Actual speed value selector Bit 8.8 NUL "Setpoint to 0% " ramp-function generator 0-structure-dependent 0-ineffective 1-effective 1-specified from programmer Rel 16.1 Comparison function enable Bit 8.4 Isolated operation 0-comparator inhibited 0-setpoint of branch 8 transmitted at branch 5 1 - comparator enabled 1-isolated operation for branch 8

5.1 Standard Function Block FB:STEU/FB100

DA 0 — "Relay 3" of the structure										
Bit	7	6	5	4	3	2	1	0	1	
Structure Branch	Bit 9.UE-	Bit 9.UE+	Bit 12.6	Bit 12.5	Bit 12.4	Bit 12.3	Bit 12.2	Bit 12.1	for the DR structure	*
Structure Branch	Bit 9UE~	Bit 9.UE÷	Bit 13.6	Bit 13.5	Bit 13.4	Bit 13.3	Bit 13.2	Bit 13.1	for the DRS structure	**

Bit 12.1 to bit 12.6 on the AR and bits 13.1 to 13.6 on the DRS are the limit monitor bits of limit monitor 1 (GWM 1)

When the bit is set, the corresponding limit value from branch 12 of the structure has triggered.

Bit 9.UE+	Upper limit position controller	Bit 9.UE-	Lower limit position controller
	0 - no overflow		0 – no overflow
	1 – overflow		1 – overflow

DA 1 — "Relay 4" of the structure

Bit	7	6	5	4	3	2	1	0		
Structure Branch	0	0	0	0	0	0	Q	Bit 11.1	for the DR structure	*
Structure Branch	0	0	0	0	0	0	Bit 16.1	Bit 11.1	for the DRS structure	**

Bit 11.1 When the bit is set, the thermal annunciator in branch 11 of the structure has triggered. Bit 16.1 flags the result of the comparison function in branch 16.

DA 2 --- "Relay 5" of the structure

Bit	7	6	5	4	3	2	1	0		
Structure Branch	Bit 5.UE-	Bit 5.UE÷	Bit 13.6	Bit 13.5	Bit 13.4	Bit 13.3	Bit 13.2	Bit 13.1	for the DR structure	*
Structure Branch	Bit 5.UE-	Bit 5.UE+	Bit 14.6	Bit 14.5	Bit 14.4	Bit 14.3	Bit 14.2	Bit 14.1	for the DRS structure	**

Bit 13.1 to bit 13.6 are the limit monitor bits of limit monitor 2 (GWM 2)

When the bit is set, the corresponding limit value from branch 13 of the structure has triggered.

Bit 5.UE+	Upper limit speed controller	Bit 5.UE— Lower limit speed controlle
	0 - no overflow	0 - no overflow
	1 – overflow	1 – overflow

PAFE - Parameter error

When the bit is set, the execution of the function block is discontinued.

Conditions

The data block specified at input "DBNR" (DB No. 3... 255, length at least 12DW, free for user from DW13) must be present in the memory of the programmable controller. The page frame No. must be selected on the IP 252 **before start-up** via a programmer. Selection via the "info" function, submenu "SYSID".

If one wants to observe the task execution ("TRANSMIT" or "RECEIVE" data), this is possible via the corresponding status word (ANZW) or the error byte (PAFE) of the data handling blocks. See "Technical Specifications"!
5. S5-CPU <----> Communications

5.1 Standard Function Block FB:STEU/FB100

Program structure



Start-up

Procedure:

- Select the transfer block no. on the corresponding IP 252 with the programmer using the "COMREG" or "COM 252" operating system.
- Structure and assign parameters to the required control loop
- Transfer FB:STEU:ANT from PG to PC (with the S5 135U, R-processor, blocks FB 120, FB 121 and FB 123 must also be transferred)
- Insert an absolute call to FB:STEU:ANT in organization block OB 1.

5.1 Standard function block FB:STEU/FB100

	S5 115U	S5 135U (R processor)	S5 150U	
Library No.	P71200-S1100-A-1	P71200-S9100-A-1	P71200-S4100-A-0	
Block length	221 words	224 words	222 words	
Calliength	21 words	21 words	21 words	
Execution time: Data "SEND"	941 : 18.5 ms 942 : 11.5 ms 943 : 8.0 ms	approx. 4.2 ms	approx. 4 ms	
Data "RECEIVE"	941 : 14.5 ms 942 : 10.0 ms 943 : 6.5 ms	approx. 3.8 ms	approx. 3.7 ms	
Data "SEND" and "RECEIVE"	941 : 25.0 ms 942 : 17.5 ms 943 : 12.0 ms	approx. 6.5 ms	approx, 5.6 ms	
Function blocks called Data handling block "SEND" Data handling block "RECEIVE" Data handling block "CONTROL"	244 245 247	120 121 123	180 181 184	
Flags, timers, counters used "Send" job	FB200 to FB208	FB200 to FB208	FB243 to FB253	
"Receive" job	FB209 to FB211	FB209 to FB211	FB197 to FB199 FB254 to FB255	
Data handling blocks	FB212 FB213	FB212 FB213	FB200 to FB242	
Monitoring the job sequence: ANZW job "SEND" job "RECEIVE" PAFE job "SEND" job "RECEIVE"	DW8 in the D-DB DW10 in the D-DB FB212 FB213	DW8 in the D-DB DW10 in the D-DB FB212 FB213	DW8 in the D-DB DW10 in the D-DB FB253 FB255	
Nesting depth	1	1	1	

Technical specifications of FB100 (STEU:ANT)

Details on ANZW and PAFE can be found, if required, in the data handling block specifications.

5.1 Standard Functions Block FB:STEU/FB 101

5.1.2 Function block for standard controller structure FB:STEU:STD

Overview



Function description:

As shown in the overview, communication between the PC and the IP 252 in standard control systems, is carried out by function block "STEU:STD". This function block is used for data communication in both directions in the "Standard" controller structure.

Flag bytes are used as the transfer area for the data to be transmitted or received.

During the actual data transmission/reception, the data handling blocks which consist of standard function blocks are called up specifically in the "STEU:STD" function block and carry out the data transmission via a dual-port RAM interface (*).

Functions:

FB:STEU:STD

- Transfer setpoints to the IP 252
- Enabling and disabling of controllers and structure branches
- Enabling and disabling of setpoints and actual values
- Transfer of overflow identifier bits
- Detection of limiting values
- Detection of incorrect parameter assignment

(*) Communication interface of the IP 252 for the CPU (1K - address range with 8 bit data width).

5.1 Standard Function Block FB:STEU/FB 101

Calling up the function block



Description of the parameters

Name	Data	a Type Description		Note							
DBNR	 B		Data block no.	DW0-12 used, after that data transfer area							
SSNR	Ď	KF	Interface no.	Page no. set on the IP							
RENR	Î	BY	Controller no.	8 controller nos, and task assignment							
VAR3	1	Ŵ	Setpoint	Setpoint branch							
DE0	1	BY	"Relay 0" of the structure	· _							
DE 1	1	BY	"Relay 1" of the structure	_							
DA0	Q	BY	"Relay 2" of the structure								
DA1	Q	BY	"Relay 3" of the structure								
PAFE	Q	BI	Parameter error								

Parameter assignment

DBNR	<u></u>	DB 3 – DB 255	
SSNR	—	KF = 0 - 254	
RENR	—	BY	
		KF = 1 - 8 Data transfer/reception	PC <-> IP
		KF = 11 - 18 Data transfer	IP ==>PC
		KF = 21 - 28 Data transfer	PC==>IP
VAR3		W (FW, DW etc.) $KF = +-1$	10000

NOTE: During the "transmit" job (data transfer) the assignment of the outputs DA0, and DA1 is irrelevant.

During the "receive" job (data reception) the assignment of the inputs VAR 3, DE0 and DE1 is irrelevant.

DE 0 --- "Relay 0" of the structure

Bit	7	6	5	4	3	2	1	0
Structure Branch	Bit 1.1.RF 1.2.RF	Rei 1.2.1	Bit 1.2.ST	Bit 1.2.IR	Rei 1.1.1 1.2.2 1.5.1	Bit 1.5.TOI	Bit 1.5.RF	Bit 1.5.HAI

 Bit 1.5.HAI
 Manual input of the "step-action controller" function

 1 - manual input active
 0-manual input inactive

 Bit 1.5.RF
 Enable bit of the "step-action controller" function

 1 - enable controller, i. e. calculated value is output
 0-controller disabled, i. e. zero is output

 Bit 1.5.TOT
 Switch for selecting the input variables for the I component in the "step-action controller" function

 1 - dead band for the I component inactive
 0-dead band for the I component active

5.1 Standard Function Block FB:STEU/FB 101

1.1.1 1.2.1 1.5.1	Autom "PID-c 0 – aut 1 – ma	atic/m :ontrol omatic nual oj	ianual o ler" or c opera peratic	operation "step-ad ation m	n swite ction c	ch-ove control	r in the Ier″ func	ction								
Bit 1.2.IR	Switch 0 – rea 1 – ide	Switch-over between ideal and real "PID controller" 0- real PID 1- ideal PID														
Bit 1.2.ST	Bit for 0 — no 1 — ma	setting effect nipula	g the m ted var	anipulat riable inc	ed var Fremen	iable in It is se	ncremen t to zero	t in the "PID co or the manipul	:ontr Jate	troll ed v	ier" fu /ariab	inction le is h	n to ze: eld coi	ro nstant		
Rel 1.2.2	Distur 0 – not 1 – op	bance t opera eratior	variab ational nal, i. e	le injecti . disturba	on in tl ance v	he "Pli ariable	D contro e increm	oller" function ent is added to	o the	ie ci	alcula	nted m	anipul	ated v	ariabl	e incre
Bit 1.1.RF Bit 1.2.RF	Enable 1 — en 0 — dis	e bit of able co able c	the "P ontrolle ontroll	PID contr er, i. e. ca er, i. e. ze	oller" Ilculat ero is c	function ed value output	on ue is outj	put								
DE 1 "I	Relay 1	" of th	e struc	ture												
Bit	7	6	5	4	3	2	1	0								
Structure	Rel	Rel	Rel 31	Bit 15 BA	Bit 15 BJ	Bit 73HC	Bit DE 3 TIE	Bit 31.0E								
Bit 3.TIE	1 – re: "Low 0 – no 1 – ou	set, i. e er" bit effect itput o	e. set tr of the t f ramp	ramp-fu function	t value unction n gene	: to zer n gene rator n	ro and to erator" fu legative	r 1/0 transition unction (- 100%)	n rar	mp	to th	e last :	setpon	nt		
Bit 3.HOE	E″High 0−nc 1−ou	er" bit effect itput o	t of the t f ramp	"ramp-f	iunctio 1 gene	n gen rator p	erator" f positiv (+	unction 100%)								
Bit 1.5.BZ	Ackno 0 — fir 1 — fir	owledg nai CL(nai CL(gemen: OSED OSED	t bit of th position position	ie ″pul not rea reache	lse ger ached ed	nerator"	function								
Bit 1.5.BA	Ackno 0 – fir 1 – fir	owledg nal OP nal OP	gemen EN pos EN pos	t bit of th sition not sition rea	ne "pul t reach iched	lse ger æd	nerator"	function								
Rel 3.1	Setpo 0 – P0 1 – ″s	oint se C setp setpoir	lection oint op nt sequ	erationa ience" fi	ai Inctio	n oper	ational					•				
Rel 3.2	Setpe 1 – se 0 – se	oint en etpoint etpoint	iable t branc t branc	h enable h disable	ed ed											
Rel 2.3	Start	-up en	able													

5.1 Standard Function Block FB:STEU/FB 101

DA 0 ---- "Relay 2" of the structure

Bit	7	6	5	4	3	2	1	0
Stucture Branch	Bit 1.4.PP 1.5.OPE	Bit 1.4.NP N1.5.CL	Bit 5.6 DSED	Bit 5.5	Bit 5.4	Bit 5.3	Bit 5.2	Bit 5.1
Bit 5.1- Bit 5.6	Limit v 0 – co: 1 – co:	alue bit rrespor rrespor	t of the iding lir iding lir	″limit n nit valu nit valu	nonitor e not v e viola	2″ fund iolated ted	ction	
Bit 1.5.AU	F Binary	output	"open	″ of the	e ″pulse	e gener	ator" f	unction 0/1
Bit 1.5.ZU	Binary	output	"ciose	e" of the	e "puls	e genei	rator" f	unction 0/1
Bit 1.4.PP	Binary	output	"posit	ive puls	se″ of t	he "on	" – "of	f" output function 0/1
Bit 1.4.NP	Binary	output	"nega	tive pul	se" of	the "or	n" – " of	ff" output function 0/1
DA1-"	Relay 3	" of the	struct	ure				
Bit	7	6	5	4	3	2	1	0
Structure Branch	Bit 1.1.UE- 1.2.UE-	Bit - 1.1.UE - 1.2.UE	Bit + 4.6 +	Bit 4.5	Bit 4.4	Bit 4.3	Bit 4.2	Bit 4.1
Bit 4.1-	Limity	value bi	ts of th	e "limit	monite	or 1″ fu	nction	

Bit 4.6 0 - corresponding limit value not violated

1 - corresponding limit value violated

Bit 1.1.UE+ Bit for upper limit of the manipulated variable in the "PID controller" function

Bit 1.2.UE+0-not crossed

1 – crossed

Bit 1.1.UE- Bit for lower limit of the manipulated variable in the "PID controller" function

Bit 1.2.UE-0-not crossed

1-crossed

PAFE — Parameter assignment error

If the bit is set the execution of the function block is discontinued.

Conditions

The data block specified at input "DBNR" (DB no. 3... 255, length at least 12DW, free for user from DW13) must be present in the memory of the programmable controller. The page no. must be selected on the IP 252 **before start-up** via a programmer. Selection via the "Enquiry" function, submenu "SYSID".

If one wants to observe the job execution ("TRANSMIT" or "RECEIVE" data), this is possible via the corresponding condition code word (ANZW) or the error byte (PAFE) of the data handling blocks. See "Technical Specifications"!

5.1 Standard Function Block FB:STEU/FB 101

Program structure



Start-up

Procedure:

- Select the page no. on the corresponding IP 252 with the programmer using the "COMREG" or "COM 252" operating system.
 Structure and assign parameters to the required control loop
- Transfer FB:STEU:STD from PG to PC (with S5 135U, R-processor, blocks FB 120, FB 121 and FB 123 must also be transferred).
- Select data block in the PC (DB3 255, length at least 12 DW, remainder free for user)

- Insert an absolute call to FB:STEU:STD in organization block OB1.

5.1 Standard function block FB:STEU/FB101

•__

	S5-115U	S5-135U (R-processor)	S5-150U
Library No.	P71200-S1101-A-1	P71200-S9101-A-1	P71200-S4101-A-0
Block length	179 words	183 words	182 words
Call length	17 words	17 words	17 words
Execution time:			
Data "SEND"	941 : 15.0 ms 942 : 10.0 ms 943 : 6.5 ms	approx. 3.9 ms	approx. 3.8 ms
Data "RECEIVE"	941:13.0ms 942:9.5ms 943:6.0ms	approx. 3.7 ms	approx. 3.6 ms
Data "SEND" and	941:21.0 ms		
"RECEIVE"	942 : 15.5 ms 943 : 10.5 ms	approx. 5.6 ms	approx. 5.4 ms
Function blocks called			
Data handling block "SEND"	244	120	180
Data handling block "RECEIVE"	245	121	181
Data handling block "CONTROL"	247	123	184
Flags, timers, counters used			
"Send" job	FB200 to MF203	FB200 to FB203	FB243 to FB250
"Receive" job	FB204 to MF205	FB204 to FB205	FB198 to FB199
			FB251 to FB252
Data handling blocks	FB206	FB206	FB200 to FB242
	FB207	FB207	
Monitoring the job sequence:			
ANZW job "SEND"	DW8	DW8	DW8
job "RECEIVE"	DW10	DW10	DW10
PAFE job "SEND"	FB206	FB206	FB250
job "RECEIVE"	FB207	FB207	FB252
Nesting depth	1	1	1

Technical specifications of FB101 (STEU:STD)

Details on ANZW and PAFE can be found, if required, in the data handling block specifications.

5.1 Standard function block FB:STEU/FB 101

The following example describes initialization of the FB:STEU. PB 100 standard function block for the drive controller structure (DR an DRS) an FB 101 for the standard controller. Flag words are used in the first example, and in the other example, data words of a block are used. Error recognition is valid for the S5-115U only. The FB:STEU for the S5-135U/150U reserves other flag bytes which can be found in the tables in Sections 5.2.1 and 5.2.2, if required.

FB2

SEGMENT 1

LEN=138

NAELS	:FURC	Ľ		
0005		:A	F 30.6	WAITING TIME FROM FB6 ACTIVE ?
0006		: BEC		END IF YES.
0007		:L	KF-2233	KF-2233 = -22,33 % AS THE SETPOINT
0009		:T	FW122	TO BE TRANSFERRED TO THE IP 252
A000		:		
00 0B		:L	KH0608	THE FOLLOWING BITS AND RELAYS
000D		:T	FW128	ARE SET AS A RESULT:
000E		:L	KB1	1.) BIT5.RF (CONTROLLER ENABLE)
000F		:T	FB130	2.) REL 8.1 (SETPOINT FROM PC)
0010		:		3.) REL 8.2 (SETPOINT ENABLE)
0011		:		4.) SETPOINT NOT FROM ADC 6,
0012		:		BUT PROGRAMMED
0013		:	806	
0014		• TI		ND DECETTE DAMA AN CONTROLLED
0015		-1	LD34	NO 6 OF THE TO 252
0010		•		THE POLICIE ADDITES IN CENEDAL.
0018		-		WOR BENR.
0019		•		$MB34 = 1 \dots 8 : AG < TP252$
001A		:		$= 11 \dots 18 : AG> TP252$
001B		:		$= 21 \dots 28 : AG \longrightarrow IP252$
001C		:		FB: STEU. ANT FOR THE DRIVE CON-
001D		:		TROLLER STRUCTURE OF THE IP 252.
001E		:	4	THIS FUNCTION BLOCK SKNDS/RECEIVES
001F		:		DATA AND CONTROL/MESSAGE BITS
0020		:		
0021		:		
0022		:JU	FB100	
0023	NAME	:STE	U:ANT	
0024	DBNR	:	DB41	DATA DB FOR INTERNAL USE (1)
0025	SSNR	:	KF+4	PAGE NO. OF THE IP
0026	RENR	:	FB34	JOB AND CONTROLLER NO (2)
0027	VAR8	:	FW122	VAR8 -> SETPOINT VAR 8.1 OF THE DR
0028	VAR9	:	FW124	VAR9 -> POSITION SETPOINT VAR 9.1
0029	VAR3	:	FW126	VAR3 -> VAR. START VALUE VAR 3.1
002A	DEO	:	FB128	
0028	DET	•	FB129	> > RELAYS AND BITS OF THE DR
0020	DEZ	I	FBL3U	> STRUCTURE
0020	DAU 7 KG	¥ •	ED133	V WPCCACE RIME OF MEET DB
0025	D32	•	ED135	CADDONID DITO UN THE UK
0025	DAPP	-	P 30 4	RTH TS SRT TR R C
0030	THE 12	•	I JV.I	$\nabla_{ABS} > KF+10000 (= 100 009)$
0031		•		$< RR_10000 (= 100.000)$
VUJZ		-		< VE-10000 (100.009)

5.1 Standard function block FB:STEU/FB 101

FB2			LEN=138
0033	:		
0034	:		ADDITIONAL EXPLANATION:
0035	:		(1 THE DATA DE IS USED BY FB100
0036	:		FROM DWO TO DW12.
0037	:		IF DATA WORDS OR DATA BYTES ARE
0038	:		USED INSTEAD OF FLAG WORDS OR
0039	:		FLAG BYTES. THE DATA DB AB DW 13
003A	1		SPECIFIED SHOULD BE USED (AND
003B	:		EXTENDED ACCORDINGLY). THIS
003C	:		DB NO. SHOULD THEN BE OPENED
003D	:		BEFORE CALLING THE FB100.
003E	:		(WITH "A DBXY")
003F	:		
0040	:		
0041	:		
0042	:		(2) IN THE CASE OF RENR, A FLAG
0043	:		BYTE IS SPECIFIED HERE, THE
0044	:		CONTENTS OF WHICH DECIDE WHICH
0045	:		CONTROLLER NO. (1 TO 8) OF THE
0046	:		IP IS TO BE ACCESSED WITH THE
0047	:		PAGE NO. SPECIFIED, AND WHICH OF
0048	:		THE FOLLOWING IS TO BE DONE:
0049	:		A) DATA FROM PC> IP 252
004A	:		B) DATA FROM IP 252> PC
004B	:		C) BOTH
004C	:		
004 D	:0	F 30.4	INITIALIZATION ERROR ?
004E	:0	F 212.0	SEND ERROR (FROM PC TO THE
004F	:		IP 252 ?
0050	:0	F 213.0	RECEIVE ERROR (PC<-IP)
0051	:		
0052	:JC	=M001	JUMP, IF YES
0053	:10	=M002	
0054	:		
0055 M001	:		ERROR HANDLING: E.G.
0056	:L	KB2	MOVE NO. OF THE FB IN WHICH THE
0057	:T	FB5	ERROR OCCURRED TO FB5
0058	:		(FLAG BYTE 5)
0059	:		

.

.

5.1 Standard function block FB:STEU/FB 101

• . •

.

FB2				LEN=138
005A 005B		:		
005D 005E 005F 005F	M002	: : : :		EXAMPLE FOR FB:STEU.STD WITHOUT USING FLAG AREAS (EXCEPTION: INTERNAL FLAG AREAS AND PAFE BYTE)
0061 0062 0063 0064		: ;Q : :	DB42	OPEN DB42, SINCE IT IS ALSO USED HERE FOR ASSIGNING PARAMETERS TO FB101.
0066		:L :T	KF+5577 DW13	KF+5577 = +55.77 % AS THE SET- POINT TO BE TRANSFERRED TO THE IP
006A 006C 006D 006E		:L :T :	KH8040 DW14	AS A RESULT, THE FOLLOWING RELAYS ARE SET ON THE STANDARD STRUCTURE: 1.) BIT RF (CONTROLLER ENABLE) 2.) REL 3.2 (SETPOINT ENABLE)
0070 0071 0072		:L :T :	KB23 FB35	SEND TO CONTROLLER NO. 3
0073	NA MP	:JU	FB101	
0074 0075 0076 0077 0078 0079 007A 007B 007C	NAME DBNR SSNR RENR VAR3 DE0 DE1 DA0 DA1 PAFE		DESTD DB42 KF+3 FB35 DW13 DL14 DR14 DR15 F 30.5	DE FOR INTERNAL AND EXTERNAL USE PAGE NO. OF THE IP JOB AND CONTROLLER NO. DW13 IN DE42 CONTAINS SETPOINT LEFT-HAND BYTE OF DW14 RIGHT-HAND BYTE OF DW14
007E 007F 0080 0081 0082		: :0 :0 :0	F 30.5 F 206.0 F 207.0	INITIALIZATION ERROR ? SEND ERROR ? RECEIVE ERROR ?
0083 0084	:	: :BE		SEE ABOVE FOR ERROR HANDLING !

Communication between the controllers and the S5-CPU takes place either with the help of the FB:STEU or direct via the data and ling blocks. The S5-CPU can both exchange data with the controllers and issue commands to the IP 252.

f the FB:STEU only is used, data exchange will be restricted. In Section 5.2, all methods of data exchange between the IP 252 and he CPU are explained and are illustrated in Section 5.2.7 using STEP 5 programming examples.

The principles of data exchange between the IP/CP and the CPU:

The interface between the CPU and the IP/CP must generally be "synchronized" at the beginning, i. e. in the restart organization blocks of the CPU. The IP 252 does not require this synchronization internally. The IP 252 interface or the dual-port RAM should, however, be synchronized for the following reason:

After a power failure or a CPU error arising from the program, resumption of data exchange after a warm restart or cold restart of the CPU cannot be guaranteed without synchronization of the IP 252.

In the example FBs in Section 5.2.7, the IP 252 is synchronized as soon as the organization blocks OB20, OB21 and OB22 have been called. In these OBs the example FB99 is called in each case for synchronization of the three interfaces (i. e. in the following example: three IP 252s with the page Nos. 2, 3 and 4). There is an explanation in FB99 of the waiting times before and after synchronization which are required for restarting the IP 252.

Note:

When **exchanging data between a CPU and several IP 252s** in an S5 environment, the page nos. (interface nos.) of the IPs must not be identical, as this would result in a bus short-circuit. Exception: page no. 255, since the S5-CPU only has to "read" this page no. but does not have to "write" it.

At the initial startup of the IP 252, page no. 255 is set for the above reasons. If it is now desired to transfer data between the CPU and the IP 252, a page no. 0 to 254 must be set for this purpose in the IP 252.

This is done with COM REG or COM 252 by calling the "SYSID" function in the submenu of the "Info" form. The IP 252 can now be accessed by the data handling block of the CPU via the page no. (interface no.) set in this way.

The STEP 5 programming examples detailed in Section 5.2.7 apply to the S5 115U programmable controller. For the S5 135U (R processor) and the S5 150U the "Call nos." of the data handling blocks must be changed according to the following table:

Data handling	FB No. in the	FB No. in the	FB No. in the
blocks	S5 115 U	S5 135 U (R)	S5 150 U
SEND	244	120	180
RECEIVE	245	121	181
FETCH	246	122	182
CONTROL	247	123	184
RESET	248	124	183
SYNCHRON	249	125	185

Note on data exchange in multiprocessor mode in the case of the S5 135U:

 Communication between one or several IP 252s and several R processors is possible, as outlined in the examples in Section 5.2.7. Several R processors may not access an IP 252 with one and the same job no. In doing so, each interface may be synchronized by only one (random) R processor.

The data handling blocks of the \$5-115U, \$5-135U with R processor and \$5-150U programmable controllers called in the examples enable the user to monitor correct execution of the job in progress and respond to errors:

The job status word (ANZW) of the data handling block flags the job status to the user.



- Interface (p. no.) does not exist
- 8 9 Interface not ready
- Interface overloaded
- Interface reserved by other CPU
- ABC lllegal job no.
- Interface does not respond at the correct time
- Ε Other errors in the data handling block, such as
 - missing data block call in the case of indirect assignment of the parameters SSNR, A Nr., ANZW

Further details can be found in the descriptions of relevant data handling blocks.

5.2.1 Command: Control loop enable/disable

This command is used for enabling or disabling of control loops on the IP. This command has the same effect as the enable/disable command from the PG (PG menu: "Operating mode").

Calling up in the logic control program of the S5-CPU:

- SEND 10 (with data) SEND 10 transfers a byte to the IP.

The byte has the following format:



See example FB3 in Section 5.2.7

5.2.2 Command: RUN/STOP mode of the module

With this command the IP can be set to the STOP mode or to the RUN mode.

The command has the same effect as operating the switch on the IP or selecting the RUN/STOP command from the PG (PG menu: "Operating mode").

Calling up in the logic control program of the S5-CPU:

- SEND 19 (without data): module STOP
- SEND 20 (without data): module RUN
- The parameters for the source type must be specified as "NN".

See examples FB6 and FB7 in Section 5.2.7.

5.2 Use of the Data Handling Blocks of the S5-CPU

5.2.3 Data exchange with the control loops

5.2.3.1 High-speed data exchange of defined data

The "SEND 11 to 18" and "RECEIVE 11 to 18" jobs enable high-speed exchange of defined data between the CPU and the IP 252. The length of time between initiating the job in the CPU and using the parameters on the IP 252 is independent of the loading of the processor in the IP 252.

The jobs correspond exactly to those used in FB:STEU (Section 5.1).

Direction S5-CPU to IP:

The data handling blocks "SEND 11 to 18" transfer data to the controllers 1 to 8. Depending on the structure of the controller on the IP (drive controller or standard controller) either 9 bytes or 4 bytes are transferred. The meaning of the data bytes is given in Fig. 5.2.

Direction IP to S5-CPU:

The data handling blocks "RECEIVE 11 to 18" transfer data from the controllers 1 to 8. Depending on the structure of the controllers on the IP (drive controller or standard controller) either 2 bytes or 3 bytes are received. The meaning of the data bytes is given in Fig. 5.1.

The data handling blocks "SEND 11 to 18" and "RECEIVE 11 to 18" are included in the user-friendly standard function blocks FB:STEU/FB 100 for drive controllers

FB:STEU/FB 101 for standard controllers.

While the number of bytes transferred is fixed in the FB:STEU, it is possible in the example FBs 4 and 5 to send or receive only 1, 2 etc. data words or bytes.

Data from a drive controller:

	7	6	5	4	3	2	1	0	BYTE	
	BIT 9.UE-	BIT 9.UE+	BIT 12.6	BIT 12.5	BIT 12.4	BIT 12.3	BIT 12.2	BIT 12.1	0	
ſ								BIT 11.1	1	↓ Uuuussuu
	bit 5.ue-	BIT 5.UE+	BIT 13.6	BIT 13.5	BIT 13.4	BIT 13.3	BIT 13.2	BIT 13.1	2	

Data from a standard controller:

7	6	5	4	3	2	1	0	BYTE
BIT 1.4.PP 1.5.AUF	BIT 1.4.NP 1.5.ZU	BIT 5.6	BIT 5.5	BIT 5.4	BIT 5.3	BIT 5.2	BIT 5.1	0
BIT 1.1.UE- 1.2.UE-	BIT 1.1.UE+ 1.2.UE+	BIT 4.6	BIT 4.5	BIT 4.4	BIT 4.3	BIT 4.2	BIT 4.1	1

Increasing addresses

Fig. 5.1 "RECEIVE 11 to 18" (IP 252 ---- S5-CPU)



Data sent to a drive controller:

Data sent to a standard controlier:



Fig. 5.2 "SEND 11 to 18" (S5-CPU-IP)

See examples FB4 and FB5 in Section 5.2.7

Increasing addresses

Increasing addresses

Note: Both these bits (pushbuttons) HAA: Manual input "Open", and HAZ: Manual input "Ciose" can be transferred to the IP 252 only with "SEND 11 to 18" (Section 4.11.6.12).

5.2.3.2 Exchange of random control loop data

The previous subsections of Section 5 have described the exchange of a number of defined control loop data. This subsection will demonstrate how transfer of random controller structure data can be implemented. The data which can be transferred between the IP 252 and the CPU are listed in Sections 4.10.7 (DR), 4.11.7 (SR) and 4.12.8 (DRS). The following description refers to these controller data blocks.

The following procedure is required for programming data transfer:

- 1) Select the desired constant or desired bit etc. from the configuration documentation in Section 8 or 9.
- 2) Search for the selected values in Sections 4.10.7, 4.11.7 and 4.12.8 (controller data blocks). In doing so, each value of the controller structure must be assigned a DW No. in the controller DB.
- 3) This DW No. and the corresponding controller no. (1 to 8) are stored in a CPU DB as source/destination parameters.
- 4) By specifying a page no. when calling the data handling block, the desired values are then clearly assigned.
- Note: The data handling blocks described here run on the IP 252 with lower priority. Depending on the IP 252 processor load, this can result in relatively large dead times between job allocation on the CPU side and the time at which the transferred parameters come into effect (up to several seconds).

Receiving random control loop data of the IP 252

Random data of the control loop are transferred to a CPU DB with the "RECEIVE ALL" job. The data handling block "FETCH" determines which data are transferred from which controller.

Only the "FETCH21" job is permissible for the **DS/SR** user submodule (MLFB: 6ES5 374-0AA11). This job, initialized with the "READ/ WRITE" data handling function, transfers the source and destination parameters to the IP 252, so that in any subsequent "SEND ALL" the desired data will be transferred to a CPU DB.

The "FETCH21" job prepares data transfer according to the illustration below, i. e.:

- 1) The source (IP 252) ignores the initial address and the length of the data block. The IP 252 always presents the data of a control loop starting with the first data word (DWO).
- 2) Only meaningful data are transferred. The areas DW120 to DW179 and DW200 to DW219 are not transferred, since only internal IP values are stored here.

See example FB 12 in Section 5.2.7.

If the **DRS/SR** user submodule (MLFB: 6ES5 374-0AB11) is used, the "FETCH23" job is available as well as the above-mentioned "FETCH21" job.

Use of this job permits the user to give the initial address and the length not only on the destination side (CPU) but also on the source side (IP 252). All controller block data, including internal IP values, can be transferred here. Special care must be taken that the amount of data transferred in one cycle does not exceed 224 data words, since the length of the dual-port RAM is limited to 224 data words.

See example FB13 in Section 5.2.7.





Sending random data to a control loop of the IP 252

In the example FBs 10 and 11 of Section 5.2.7, two data words from CPU DB9 are transferred to the data block of controller no. 1. The parameters for the source (CPU DB9, DW5 and 6) and the destination (controller DB1, DW105 and DW106) are sent to the IP 252 by "SEND21" using the READ/WRITE function. If controller no. 1 is a drive controller (DR/DRS), the data word has the following meaning (see Sections 4.10.7 and 4.12.8):

DW105: Setpoint, upper danger limit of the speed controller (SOGD)

or DW106: Setpoint, lower danger limit of the speed controller (SUGD)

If controller no. 1 of the IP 252 had been a standard controller (SR), transfer of data words 105 and 106 would have had no effect since, according to Section 4.11.7, these are not assigned.

According to Section 4, data words 105 and 106 belong to the group of "retentive data" in the IP 252. Retentive data of a controller structure are constants, configuring switches (bits), DAC/ADC addresses and page nos. etc. In the user submodule they are stored automatically in EEPROM along with the DR/SR structures of the IP 252. Since the EEPROM only has an operating life of >10.000 write cycles, such a mode may not send data cyclically to the IP 252.

5.2 Use of the Data Handling Blocks of the S5-CPU

If a cyclic change of retentive controller data is required, the user submodule with the DRS/SR structures (MLFB: 6ES5 374-0AB11) must be used. This submodule permits a choice between "Data dump desired/not desired" by using the following job numbers:

If it is desired to dump the data on EEPROM, job "SEND21" must be used (example FB10). If otherwise retentive data are not to be dumped, job "SEND22" must be used (example FB11).

If the user submodule with the DR/SR structures (MLFB: 6ES5 374-0AA1) is used, only "SEND21" with subsequent "SEND ALL" may be called (example FB10). Cyclic transfer of retentive data to the IP 252 is then not possible, since the EEPROM will have been destroyed after a relatively short time.

The following figure illustrates data transfer from the CPU DB via the dual-port RAM to the controller DB of the IP 252. It can be seen from this figure that the data range in the dual-port RAM of the IP 252 permits the transfer of a maximum of 224 words. Transfer of all controller DBs would therefore have to be executed in block mode.



Fig. 5.4

Note: If data words DW 168 to 173 in the case of DR

DW 168 to 172 in the case of SR

or DW 168 to 178, 182 to 188 and 192 in the case of DRS

are to be transferred from the S5-CPU to the IP 252, the "high" byte and the "low" byte should be exchanged by the STEP 5 user program.

The following applies for the format of these ADC contents:

~ 100% to 0% to + 100%

corresponds to -16384 to 0 to +16383 in fixed-point format.

5.2.4 IP 252 Fault diagnostics by the CPU control program

The following messages are transferred from the IP 252 to the CPU control program for diagnostics:

Fault No. (decimal)	Text on PG	Fault caused by	Response of the IP 252
00. 11. 12. 13. 14. 15.	No fault in IP Hardware Hardware Hardware Hardware Hardware	Initial state: "No fault in IP 252" Time-out (not analog module) Checksum of EEPROMs incorrect Result of offset correction: Deviation of a DAC > 7LSB Fault in hardware test program: RAM Fault in hardware test program: MUART	- "Stop" "Stop" "Stop" "Stop" "Stop"
20. 21. 22. 23. 30. 31.	Watchdog Direct access Analog section Analog section PC at stop Submodule fault	Time-out S5 bus not enabled by S5-CPU Wire break at digital input (digital tachogenerator) Power failure in analog section BASP active Wrong or no submodule in IP 252	"Stop" "Stop" "Stop" "Stop" "Stop" "Stop"
50. 51.	Analog module Overload	Time-out or wire break in analog module IP 252 overloaded (timing conflict)	"Stop" LED "F" flashing
70. 71.	Stop switch Software stop	Stop switch on IP 252 set to "Stop" Stop of IP 252 (initiated by command from PG or CPU)	"Stop″ "Stop″
The follow	ing messages apply only	to the DRS structure	
75. 76. 77.	Prepare SE SO active SO successfully	Prepare self-optimization Self-optimization active	None None
78. 79.	completed CONFIG./PAR. error Impermissible	Self-optimization successfully completed Configuring/parameter-assignment error	None None
80.	CNTL.No. Sampling time	Impermissible controller number (only no. 1 or 2 are permissible) Sampling time too large (only TA = 4 or 8 ms permissible)	None
81.	Moment of inertia too high	Moment of inertia too high	None
83 <i>.</i> 84.	Unsuitable system Unsuccessful	Unsuitable system (procedure cannot be used)	None
85. 86.	optimization Abort by PG/PC S5 communications	Parameters could not be calculated (unsuccessful optimization) Abort by programmer	None None
87.	error S5 wire break	S5 communications error with the IP 240 Wire break on the IP 240 module	None None

All the messages listed above are recognized by the IP 252 operating system and can be

1. interrogated with the help of COM 252 for the PG 615 (or COM REG for PG 635/675/685/695) via the "Info" function in the "Errors" submenu and

2. fetched by the CPU via RECEIVE 200 from a specified RAM area of the IP 252 (dual-port RAM).

The error is reset again via RESET 200. Furthermore, any error entered once will be automatically reset when the module changes from STOP to RUN. CONTROL 200 can be used to determine whether a new error has been entered by the IP 252, and whether it is meanningful to call RECEIVE 200.

Generally, only the first message to appear will be entered. Exceptions are nos. 51 an 75 to 85: However, these messages are overwritten by all subsequent messages!

See example FB8 in Section 5.2.7

5.2 Use of the Data Handling Blocks of the S5-CPU

5.2.5 System identification and system status (SYSID and SYSTAT)

In the first section of the example FB9, the SYSID area (SYSID = system identification) is read with the help of RECEIVE 223 from the dual-port RAM of the IP 252 with the page no. specified. The SYSID area is limited to a maximum length of 100 data words. The data are stored in ASCII code.

This SYSID area, which is also similar in other CPs and IPs, has the following structure in the IP 252:

Byte No.	ASCII characters (examples)	General description
Bytes Oto 5	OAA11 <cr> or OAB11<cr></cr></cr>	Submodule order code
Bytes 6 to 13	IP-252 < CR>	Module description
Bytes 14 to 21	V 1.2 B <cr></cr>	Module FW version
Byte 22	<cr></cr>	
Bytes 23 to 31	15.10.87 <cr></cr>	Date
Bytes 32 to 38	<cr> to <cr></cr></cr>	7 blank lines
Bytes 39 to 42	255 <cr></cr>	Page no.
Bytes 43 to 44	<cr> <cr></cr></cr>	2 blank lines
Bytes 45 to 52	V 1.2 M <cr></cr>	MM-FW version
Bytes 53 to 199	}_	not assigned

In the second section of the example FB9, the SYSTAT area (SYSTAT = system status) is read with the help of RECEIVE 221 from the dual-port RAM of the IP 252 with the page no. specified:

This SYSTAT area, which is also similar in other CPs and IPs, has the following structure:

Byte No.	Meaning
Byte 0	1 H : IP at STOP / 2H : IP at RUN
Byte 1	2H —> IP has no additional battery back-up
Byte 2	Irrelevant
Byte 3	Irrelevant
Byte 4	Irrelevant
Byte 5	Error message of the IP
Byte 6	00H (i.e.: no additional information in the IP 252)

The second method of error diagnostics by the S5-CPU is to receive byte 5 of the SYSTAT range specifically (see Section 5.2.4).

See example FB9 in Section 5.2.7.

5.2.6 Recording and transferring the measured values of a control loop in the IP 252 (oscilloscope function)

The IP 252 has a memory in which measured values can be recorded. Three different measured values can be stored in parallel in the RAM of the IP 252 for each of the 150 sampling points. The oscilloscope function is only important if it desired to display the meared values on CRT systems. Using an operator keyboard, for example, a step change can be made in the setpoint for a control loop and the resulting transfer function/change in manipulated variable etc. can be displayed on the screen.

a) Sending the parameters of the oscilloscope function from the CPU to the IP 252

It is now possible to inform the IP 252, via the CPU control program, which measuring points of the selected controller structure (DR/SR/DRS) are to be recorded, e. g. MP 12 of controller no. 1 (actual speed of the drive controller structure DR and DRS) and when the recording is to begin:

- Either via a trigger condition (e.g. "Value of the first measuring point exceeds 5%")
- Or immediately after the parameters of the oscilloscope function have been transferred by means of "SEND 30", i. e. without a trigger condition.

The values of the oscilloscope function for initialization are transferred to the IP 252 in the order listed below (see also example FB 14 in Section 5.2.7):

DWNo.	Example	Generalmeaning
DW0 DW1 DW2 DW3 DW4 DW5 DW6 DW7 DW8	$\begin{array}{rcl} {\sf KF} &=& {\bf 17} {\sf Setpoint} {\sf in} {\sf the} {\sf case} {\sf of} {\sf DR} {\sf and} {\sf DRS} \\ {\sf KF} &=& {\bf 14} {\sf Processed} {\sf setpoint} {\sf in} {\sf the} {\sf case} {\sf of} {\sf DR} {\sf and} {\sf DRS} \\ {\sf KF} &=& {\bf 8} {\sf Actual} {\sf value} {\sf in} {\sf the} {\sf case} {\sf of} {\sf SR} \\ {\sf KF} &=& {\bf 144} (= [1 - 1] \cdot 1034 + 144) \\ {\sf KF} &=& {\bf 144} (= [1 - 1] \cdot 1034 + 144) \\ {\sf KF} &=& {\bf 1478} (= [2 - 1] \cdot 1034 + 144) \\ {\sf KF} &=& {\bf 164} (\triangleq + 1\%) \\ {\sf KF} &=& {\bf 164} (\triangleq + 1\%) \\ {\sf KM} &=& {\bf 0000} {\bf 00yz} {\bf 0000} {\bf 000x} \end{array}$	1st measuring point no. ("00" not permissible) 2nd measuring point no. ("00": no recording) 2nd measuring point no. ("00": no recording) ([Controller no. of the 1st MP] - 1) \cdot 1034 + 144 ([Controller no. of the 2nd MP] - 1) \cdot 1034 + 144 ([Controller no. of the 3rd MP] - 1) \cdot 1034 + 144 Trigger lever (-100% to + 100%) \triangleq -16384 to + 16383 Expansion factor k (see "Notes") Trigger edge: x = 0 : positive edge x = 1 : negative edge
DW 9	KF = 0 (No delay)	Trigger: $yz \approx 01$: without trigger condition yz = 10 : with trigger condition Delay factor n (see "Notes")

Notes:

- The trigger condition refers to the measuring point no. in DW0
- The bit "with/without trigger condition" is deleted at the beginning of the recording
- Expansion factor : k = 1 to 9999
 - i.e. "every k-th sampling point is recorded"
 - Delay factor : n = 0 to 999
 - i. e. "recording begins after n sampling intervals"

5.2 Use of the Data Handling Blocks of the S5-CPU

The **recording interval** is obtained from the two values "expansion factor" and "delay factor" with the sampling time T_A -> Start after beginning of recording:

 $\mathbf{k} \cdot \mathbf{n} \cdot \mathbf{T}_{A} (\mathbf{ms}) = \dots (\mathbf{ms})$

-> End after beginning of recording:

Recording duration + delay time $k \cdot 150 \cdot T_A (ms) + k \cdot n \cdot T_A (ms) = \dots (ms)$

b) Transferring oscilloscope function parameters in the IP 252 to a DB of the CPU.

"RECEIVE30" is used for transferring trace data which already exist in the IP 252 (see above for order).

c) Receiving measured data of the oscilloscope function in the CPU

"CONTROL31" is used to check whether all measured values of the oscilloscope function exist in the IP 252. "FETCH23" is called to prepare the data transfer, and, in doing so, it sends th source/destination parameters to the IP 252. In the example FB15, all data recorded by the oscilloscope function (450 data words) are transferred to three CPU DBs. The actual transfer of data is executed with "RECEIVE ALL". In example FB15, each group of 150 data words of a measuring point are transferred three times to a CPU DB.

0B1					LEN=12
CTCMP	1. 1. 1.				
0000	47 A A	: A	F 10	00.0	
0000		±R	F I	00.0	RLO = 0 - FLAG
0002		: AN	F 1	00.1	UNCONDITIONALLY REQUIRED:
0003		:S	F 1	00.1	RLO = 1 - FLAG
0004		:JU	FB2		E.G.: CALL "FB2"
0005	NAME	:FOR	CE		
0006		:BE			
					ی ہو ہو ہو ہے کہ خبر والا نے اوالہ ہو اور خر ہو ہو ہو ہو ہو ہو ہو ہو ہو ہو ہو ہو ہو
OB20					LEN=12
SEGME	NT 1		_		
0000		:AN	F 3	0.0	30.0=1 CODE: NO POWER FAILURE
0002		:5	F 3	0.0	(15 REQUIRED IN FB33)
0002		• R	ि मि पि मि पि	0.1	JU.I-U CODE: COLD RESTARI
0004		:	FB9	9	FB FOR SYNCHRONIZING THE IPS
0005	NAME	SYN	C:IP	Ś	
0006		:BE			
OB2 1					LEN=22
SEGM	SNT 1				
0000		:AN	F 3	0-0	30.0=1 CODE: NO POWER FAILURE
0001		:S	F 3	0.0	(IS REQUIRED IN FE99)
0002		:AN	F 3	0.1	30.1=1 CODE: WARE RESTART
0003		:5	F 3	SU.1	THIS FLAG IS USED IN THE EXAMPLE
0004		-			S5-1350 AND S5-1500
0005					TO ENABLE THE JOB "SEND20"
0007		:			(SET THE IP 252 TO RUN) ONLY IF
0008		:			THE INPUTS/OUTPUTS ARE BEING PRO-
0009		:			CESSED AGAIN, I.E. AFTER THE
A 000		:			PC CYCLE PREVIOUSLY INTERRUPTED BY
000B		:			THE CPU STOP HAS BEEN PROCESSED TO
DOOD		:			TU THE END.
0000		тт	200	90	TR FOR STACEPONTATING THE TOS
0008	NAME	÷00 ±S71	2012 17:500	PS	ID IVE DIMUNUATING IDD IPD
0010		:BE			

OB22

len=10

SEGMENT 1		
0000	:A F 30.0	
0001	:R F 30.0	30.0=0: CODE: "POWER FAILURE"
0002	:JU FB99	THEREFORE: IN FB99 FIRST 2 SECS
0003 NAME	:SYNC:IPS	
0004	:BE	WAITING. FB2

5.2 Use of Data Handling Blocks of the S5-CPU

۰.

.

FB3				LEN=65
SEGME NAME	INT 1 :STRU	K-FR		
0005		:		EXAMPLE OF DISABLING/ENABLING
0000		- - A	P 30.6	WATTING TIME FROM FRG ACTIVE ?
0008		:BEB	2 0000	IF YES, END.
0009		:L	кв255	_
000A		:T	FB82	KM=1111 1111 DH.: ALL 8 CON-
000B		:		TROLLERS ARE ENABLED.
000C		:A	F 100.1	SET RLO=1
000D		:JU	FB244	THE IP WITH PAGE NUMBER 2 IS
000E	NAME	:SEN	0	TRANSFERRED TO THE "CONFIGURING
000F	SSNR	:	KY0,2	ENABLE BYTE"
0010	A-NR	:	KY0,10	
0011	ANZW	:	FW70	
0012	QTYP	:	KSFB	
0013	DBNR	- 2	KY0,0	IRRELEVANT, SINCE Q TYPE: P BYTE
0014	QANF	:	KF+82	FLAG BYTE 82 IS THE SOURCE
0015	QLAE	:	KP+1	(ONLY 1 BYTE)
0010	PAFE	:	FB6/	
0010		1.L: • [1]	ABI MD03	KM=UUUU UUUI, I.E. KNABLE ONLY
0010		:T	FB63	NO 2 (DISABLE CONTRANCE 2 TO 2)
0013		- - A	F 100 1	SPT PLANI
001R		•.TT	FR244	
001C	NAME	:SEN	D	
001D	SSNR	:	KY0.3	
001E	A-NR	:	KY0,10	
001F	ANZW	:	FW74	
0020	QTYP	:	KSFB	
0021	DBNR	:	KYO,O	IRRELEVANT
0022	QANF	:	KF+83	FB83
0023	QLAE	:	KF+1	ONLY 1 FB
0024	PAFE	:	FB68	
0025		:T	KB3	KM=0000 0011, I.E. ENABLE ONLY CON-
0026		:1	EB83	TROLLER NO. 1 AND 2 OF THE IP WITH
0027		:		PAGE NUMBER 4 (DISABLE 3 TO 8)
0020		:	P 100 1	CT200 117 0-1
0023		• TTT	PD244	SET RUC-1
0028	NAME	-SRN	D	
002C	SSNR	2	KY0_4	
002D	A-NR	:	KY0.10	·
002E	ANZW	I	FW78	
002F	QTYP	z	KSFB	
0030	DBNR	t	KY0,0	IRRELEVANT
0031	QANF	:	KF+83	
0032	QLAE	:	KF+1	
0033	PAPE	:	FB69	
0034		:0	F 67.0	ANY ERRORS IN TRANSMISSION ?
0035		:0	F 68.0	
0036		:0	F 69.0	
0037		:JC	=EUU1	IF YES, JUMP.
0038	W007	: BEA	1 7 7 7	PROAD TANDA TAXO - B C
0023	HOOT	ւև .m	ND.) 1712 5	ERRUR MANULING: E.G. TEANCERD NTINDED OF THE ED TH
0038	•	• I • RP	EDJ	MHICH THR RDDGK OF INE FD, IN
UU JD	•	- 96		MILLI ING DARUA AFFEARED, IV 200

FB4			len=82
SEGME NAME	NT 1 :FORCE	1	JOBS FOR THE 1P 252
0005 0006 0007	:		IN THIS EXAMPLE DATA ARE SENT FROM FLAG WORD 106 AND FW108 OF THE CPU TO THE IP 252.
0008 0009 000A	:		PAGE NUMBER 4 IS SET ON THE IP 252, THE JOB GOES TO CONTROLLER NUMBER 2 (SEE JOB NO. 0.12)
000C 000D 000E	:		(JOB NUMBERS 0.11 TO 0.18 CORRESPOND TO THE CONTROLLER
000F 0010 0011 0013	: : :L :T	KP+1234 FW106	NUMBERS 1 TO 8) SET 12.34% AS THE SETPOINT BEFORE "SEND" IS CALLED. THE FLAG BYTES
0014 0015 0016	:	IWIOU	USED (HERE FB106 TO FB109) MUST BE INITIALIZED.
0017 0018 0019	: ;J NAME :S	U FB244 END	TRANSMITTING DATA FROM THE IP 252
001B 001C 001D	A-NR : ANZW : QTYP :	KY0,12 FW100 KSFB	JOB NUMBER 12, I.E. TO R-NO. 2 JOB STATUS WORD IS FW100 AND FW102 THE DATA ARE FROM FBS
001E 001F 0020	DBNR : QANF : QLAE : DARE :	KY0,0 KF+106 KF+4 FP104	IRRELEVANT, SINCE FLAG BYTES THE DATA FROM FB106 BEGIN HERE: 4 FB, I.E. 2 WORDS
0022 0023 0024	FAFE : : :	FBIV4	DEPENDING ON THE CONTROLLER STRUCTURE USED FOLLOWING DIVISION
0025 0026 0027 0028	:		WILL RESULT: 1. CONTROLLER NUMBER 2 OF THE TB 252 HAS "DELVE" STRUCTURE
0029 002A 002B	- - - - - -		IF 252 HAS DRIVE SIRUCTORE I.E.: FW100: ANZW, SEND12 FW102: ANZW+1, SEND12
002C 002D 002E	:		FB104: PAFE, SEND12 FB105: FREE FW106: VAR 8.1 OF THE IP 252 FW108: VAP 9 1 OF THE IP 252
0030 0031 0032			IN THE EXAMPLE ONLY VAR 8.1 AND VAR 9.1 WERE TRANSMITTED TO THE
0033 0034 0035 0036	:		IP 252. IN ORDER TO ALSO TRANSMIT THE FOLLOWING VALUES TO THE IP, THE OLAR' PARAMETER MUST BE SET TO
0037 0038 0039	:		FW110: VAR 3.1 OF THE IP 252
003A 003B 003C	:		FB112: DEO (BITS AND RELAYS V: AR) FB113: DE1 (BITS AND RELAYS V: AR) FB114: DE2 (BITS AND RELAYS V: AR)

FB4		LEN=82
003D	:	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
003E	•	
003F	:	2. CONTROLLER NO. 2 OF THE IP 252
0040	:	IS A STANDARD CONTROLLER
0041	:	I.E.:
0042	:	FW100: ANZW, SEND12
0043	:	FW102: ANZW+1, SEND12
0044	:	FB104: PAFE, SEND12
0045	=	FB105: FREE
0046	:	FW106: VAR 3.1 OF THE IP 252
0047		FB108: DEO (BITS AND RELAYS V: SR)
0048	•	FB109: DE1 (BITS AND RELAYS V: SR)
0049		IN ORDER TO SEND ONLY VAR 3.1.
004A	-	THE PARAMETER "OLAR" MUST BE SET
004B	-	TO "OLAR = 2 " (2 BYTES)
004C	:BE	

FB5

len=64

SEGME	NT 1			
NAME	:FORC	e1		JOBS FOR THE IP 252
0005		:		IN THIS EXAMPLE DATA IS TRANS-
0006		:		MITTED FROM THE IP 252 TO DATA
0007		:		WORDS IN DB41.
8000		:		PAGE NUMBER 4 IS SET ON THE IP 252,
0009		:		THE JOB GOES TO CONTROLLER NUMBER 2
A000		:		(S. A-NR: 0.12)
000B		:		(JOB NUMBER A-NR: 0.11 TO 0.18 COR-
000C		:		RESPOND TO CONTROLLER NUMBERS
000D		:		1 TO 8)
000E		۶Q	DB41	OPEN DB41
000F		:JU	FB245	RECEIVE DATA FROM THE IP 252
0010	NAME	:RECI	SIVE	
0011	SSNR	:	ку0,4	PAGE NUMBER OF THE IP (HERE: 4)
0012	ANR	:	KY0,12	JOB NO. 12, I.E. FROM CONTR. NO.2
0013	ANZW	:	DW1	DW1 AND DW2 FOR DISPLAY WORDS
0014	ZTYP	:	KCDB	DESTINATION PARAMETERS TO DB
0015	DBNR	:	KY0_41	LIREWISE DB41
0016	ZANF	1	KP+3	ASSIGN FROM DW3
0017	ZLAE	Ξ		RECEIVE 1 WORD
0018	PAFE	:	FBIOO	PARAMETER ASSIGNMENT ERROR BYTE
0019		:		DB41 EUST HAVE A FINIEUE LENGTH OF
ALUU				4 DATA WORDS IN THIS KAMPLE:
001G		•		
0010		:		DEPENDING ON THE CONTROLLER STRUC-
0015				TURE USED, THE FULLOWING DIVISION
0016		1		NILL REQUIT: 1 COMMONT PD NUMBER 2 OF BUR
0011		•		TO 252 HAC KODINER CODUCTION
0020		•		MERDERODE.
0021		•		THEREFORE: PRING. DARP DROPTURI?
0022		•		DBA1.
0023		•		NET - ANSE RECEIVEL?
0025				DW2: ANSW+1 RECEIVE12
0026				DL3: DAO (LINTES)
0027		:		DR3: DA1 (LINITS)
0028		:		
0029		:		ONLY DAO AND DAL WERE RECEIVED
002A		:		FROM THE IP 252 IN THE EXAMPLE
002B	-	2		IN ORDER TO ALSO RECEIVE DA2 FROM
002C		1		THE IP, "ZLAE" MUST BE SET TO "2".
002D	ł	:		IN THIS CASE 1 BYTE (DR4), WHICH
002E		:		IS IRRELEVANT, WOULD THEN ALSO
002F	I	:		BE TRANSFERRED.
0030	I	:		
0031		:		یو وی مجمعات شنا ۵۵ وی و و و خذ ۵ مود و و
0032	1	:		2. CONTROLLER NO. 2 OF THE IP 252
0033	l	:		IS A "STANDARD CONTROLLER"
0034		:		THEREFORE :
0035	i	=		FB100: PAFE, RECEIVE12
0036		:		DB41:
0037	Ţ	:		DW1: ANZW, RECEIVE12
0038	5	:		DW2: ANZW+1, RECEIVE12
0039)	:		DL3: DA0 (LIMITS)
0034	1	:BE	•	DR3: DA1 (LIMITS)

FB6				LEN=110
SEGMEN NAME :	NT 1 :STP->	RUN		
0005 0006 0007 0008 0009 000A 000B	=			THIS EXAMPLE TAKES THE IPS WITH THE PAGE NUMBERS 2, 3 AND 4 FROM "STOP" TO "RUN" IF THE PC IS AT RUN AND IF THE RUN/STOP SWITCHES OF THE IPS ARE AT THE RUN POSITION.
000C 000D 000E 000F 0010 0011 0012 0013 0014 0015		A JC	F 30.1 =ENDE	IF A MANUAL WARM RESTART IS EXE- CUTED AND IF THE "IPS TO RUN" JOB IS TO BE EXECUTED FIRST, I.E. IM- MEDIATELY, IT MUST BE NOTED THAT THE PREVIOUSLY INTERRUPTED PC CYCLE MUST FIRST BE PROCESSED TO THE END, WITHOUT REFERENCING THE I/OS.
0016 0017 0018 0019 001A 001B 001B				THIS MEANS THAT THE IP 252 CAN ONLY BE SET TO RUN WHEN THIS PC CYCLE HAS BEEN PROCESSED. THEREFORE, THE FLAG USED FOR THIS PURPOSE IS INTERROGATED.
001C 001D 001E 001F 0020	:	:A :JC :AN -S	F 30.7 =M001 F 30.7 F 30.7	MODULES ALREADY IN RUN? I.E.: JOB FINISHED?
0020 0021 0022 0023 0024 0025 0026 0027 0028			F 30.6	THE CODE FOR THE FIRST RUN. THIS FLAG SHOULD BE INTERROGATED BY THE USER, TO ESTABLISH WHETHER OR NOT THE REQUIRED WAITING TIME AFTER A "STOP>RUN" OF THE IP 252 HAS ELAPSED: P 30.6 = 0 ==> RUN F 30.6 = 1 ==> WAIT WITH FURTHER JOBS
0029 002A 002B 002C 002D	name SSNR	: U SPA SENI	M 100.1 FB244 KY0,2	SET RLO=1 IP WITH PAGE NUMBER 2 TO "RUN"
002E 002F 0030 0031 0032 0031 0032 0033	A-NR ANZW QTYP DBNR QANF DBNR QANF QLAE	: : : : :	KY0,20 FW54 KSNN KY0,0 KF+0 KY0,0 KF+0 KF+0 KF+0	"JOB NO. 20" FOR "RUN" "NN", I.E. NO DATA IRRELEVANT NO DATA IRRELEVANT
0034 0035 0036 0037 0038 0039	PAFE NAME SSNR A-NR	: :A :JU :SEN : :	FB64 F 100.1 FB244 KY0,3 KY0,20	SET RLO=1 IP WITH PAGE NUMBER 3 TO "RUN"

F B6				LEN=110
003A	ANZW	:	FW58	
003B	OTYP	:	KSNN	
003C	DBNR	:	KY0,0	
003D	QANP	:	KF+0	
003E	OLAE	z	KF+0	
003F	PAPE	:	F B65	
0040		:A	F 100.1	SET RLO=1
0041		:JU	FB244	IP WITH PAGE NUMBER 4 TO "RUN"
0042	NAME	: SENI)	
0043	SSNR	:	KY0,4	
0044	A-NR	:	KY0,20	
0045	ANZW	:	FW62	
0046	OTYP	:	KSNN	
0047	DBNR	:	KYU,U	
0048	QANE	•	KFTU TRIG	
0043	ULAS		NETU RDCC	
0044	PAC C	:	E DOO	
0045	¥001	- NN	P 30 5	
0040	HOOT	• T .	xm002.2	WATE 2 SECONDS AFTER STOP -> PIN
0040		•ST	Ψ 5	TTLL THE TPS ARE READY FOR OTHER
0050		: A	r S	JOBS
0051		:=	F 30.5	
0052		: AN	T 5	
0053		:JC	=M002	JUMP IF THE TIMER HAS NOT YET RUN
0054		:A	P 30.7	
0055		:R	F 30.6	JOB: IPS FROM STOP -> RUN ALREADY
0056		:		RUN
0057		z		
0058		:R	¥ 30.7	=0, I.E. IPS READY FOR FURTHER
0059		:		JOBS
005A		:	• .	
005B	M0 02	:0	F 64.0	KRRORS IN TRANSMISSION?
005C		:0	F 65.0	
005D		:0	¥ 66.0	
005E		:JC	=M003	IF YES, JUMP
005F		:BEA		
0060	M 003	:_		ERROR HANDLING: E.G. TRANSFER
0061		:L	KBb	NUMBER OF THE FB IN WHICH THE
0062		:T	122	ERROR OCURRED TO MES
0063		: BKA		
0004	פתחופ	:	¥ 30 1	
0000	SNUS	ia .D	F 30 1	REDET THE FLAG FUK MANNAL WARM
0000	l I	л: • С	£ 30.T	NEGLERI ALL ANDE TADE NA NEE TA
0007	1	.0 .pp	£ 30.0	Propose will other JODS IN 188 18
0000	,	ويدير ه		

FB7		LEN=58			
SEGMENT 1 NAME :RUN>STP					
0005 :		THIS EXAMPLE TAKES THE IPS WITH THE			
0007 : 0008 :		MODE TO STOP MODE			
0009 :A 000A :BE	F 30.6 BB	WAITING TIME FROM FB6 ACTIVE ? IF YES, END.			
000B :A 000C :JT	F 100.1 J FB244	SET RLO=1 IP WITH PAGE NUMBER 2 TO "STOP"			
000D NAME :SE 000E SSNR :	END KY0.2				
000F A-NR : 0010 ANZW :	KY0,19 FW42	"JOB NO. 19" FOR "STOP"			
0011 QTYP : 0012 DBNR :	KSNN KYO.O	"NN", I.E. NO DATA TREELEVANT			
0013 QANF :	KP+0	*			
0015 PAFE :	FB39				
0016 :A 0017 :JT	F 100.1 J FB244	SET RLO=1 IP WITH PAGE NUMBER 3 TO "STOP"			
0018 NAME :SH 0019 SSNR :	END KY0,3	· · · ·			
001A A-NR : 001B ANZW :	KY0,19 FW46				
001C OTYP :	KCNN FXO O				
001E QANF :	KF+0				
0020 PAFE :	FB40				
0021 :A 0022 :Ji	F 100.1 U FB244	SET RLO=1 IP WITH PAGE NUMBER 4 TO "STOP"			
0023 NAME :SI 0024 SSNR :	END KY0,4				
0025 A-NR :	KY0,19				
0027 QTYP :	KSNN				
0029 QANF :	KF+0				
002A QLAE : 002B PAFE :	KF+0 FB41				
002C =0 002D =0	F 39.0 F 40.0	ERRORS IN TRANSMISSION?			
002E :0 002F :J	F 41.0 C == 1001	IF YES. JUMP.			
0030 :B	EA	FRROR HANDLING - P C TRANSFER			
0032 :L	KB7	NUMBER OF THE FB IN WHICH THE			
0035 1T 0034 :B	e FBD E	KKRUK UCCURED TU FE5			

FB8

LEN=63

SEGMENT 1						
NAME : IP-ERROR						
0005		:		IN THIS EXAMPLE AN ERROR REPORTED		
0006		:		BY THE 1P 252 WITH PAGE NUMBER 4		
0007		:		IS FETCHED FROM THE DPR OF THE IP		
8000		:		AND TRANSFERRED TO THE CPU.		
0009		:				
A000		:		(FOR DIAGNOSING SOFTWARE AND HARD-		
000B		:		WARE ERRORS AS WELL AS FUR MESSAGE		
DUUC		:		EUNITUKING)		
0000		:		THE REPORTED ERROR IS STORED IN		
UUUE		:		THIS RAAMPLE IN FELLU		
0001		-	P 20 C			
0010			F 30-B	TRACE REPORTED ALTIVE:		
0011		: DED		If IDS, END.		
0012		•				
0013		÷	PD 3 4 7	NEW FOR CONTROL INREDIVANT		
0014	NTA MIZ	100 M	ED2# / DOT	NEW ERROR ON THE IF 252		
0015	COMP	- CURI	ROD A	88808W0 2		
0010	2 MD	÷	RAU 200	REPORTED :		
0017	ANTE NNTE	•	THIO 0	WW29 - W299 AND W299		
0010	DAFF	•	FR07	THEO - THEO AND THEY		
0013	rar 6	•	1877	TR NEW PRRAP.		
0018		• 3 N	7 89 A	$\mathbf{F} 89 0 0 \mathbf{R} \mathbf{T} \mathbf{F} \mathbf{F} \mathbf{A} \mathbf{N} \mathbf{Z} \mathbf{W} = 1 \mathbf{U}$		
0010		•	=1001			
0010		- 2	P 100 1	SET RUCHI INOT RECOURED AT THIS		
0018		•	1 100.1	POSTTION SINCE JC =MOOL SETS		
0018		•		THE RIA TO "1")		
0012		•.111	FR745	EVALUATION IF NEW RROR		
0020	NAMP	-720	TVR			
0021	SCND	•	RV0.4	RECEIVE ERROR WITH RECEIVE 200		
0023	A_NR	•	RY0.200			
0024	ANZW		P092			
0025	200		KSPR			
0026	DRNR		KYO-O			
0027	ZANF	• 1	KF+110	FB110 = ERROR NUMBER OF THE IP		
0028	ZT.AE	• •	KF+1			
0029	PAPE	:	PB98			
0023		:A	F 100.1	SET RLO=1		
002B	-	:JU	FB248	RESET ERROR AGAIN WITH RESET 200		
0020	NAME	RES	ET			
0020	SSNR	:	KY0.4			
002E	A-NR	:	KY0,200			
0021	PAFE	:	FB99			
0030	M001	:0	¥ 96.0	ERRROS IN TRANSMISSION ?		
0031		:0	F 97.0			
0032	2	:0	F 98.0			
0033	3	:0	F 99.0			
0034	Ł	:JU	= <u>M002</u>	IF YES, JUMP.		
0035	5	:BEA		-		
0036	5 M002	:		ERROR HANDLING: B.G. TRANSFER		
0037	7	:L	KB8	NUMBER OF THE FB IN WHICH THE		
0038	3	:T	FB5	ERROR OCCURRED TO FB5		
0039	9	:BE				

•

FB9				LEN=57	
SEGMENT 1					
NAME	:STAT	US		SYSID / SYSTAT - INFORMATION	
0005		:		IN THIS EXAMPLE, THE SYSID AREA	
0006		:		(SYSTEM IDENTIFICATION AREA) OF	
0007		:		THE IP IS READ FIRST BY MEANS OF	
8000		:		"RECEIVE 223"	
0009		:			
000A		:		THEN "RECEIVE 221" READS THE SYSTAT	
000B		:		AREA (SYSTEM STATUS AREA) OF THE IP	
000C		:		WITH PAGE NUMBER 4	
000D		:			
UUUE		:	R 30 C		
0005		A DOD	£ 30.6	WAITING TIME FROM FED ACTIVE :	
0010		: DED		IF IGS, END.	
0011		• A	¥ 100 1	ፍፑጥ ኮፐ.೧=1	
0013		•	2 100.1		
0014		:.111	FB245	RECEIVE - 221	
0015	NAME	:RECE	IVE		
0016	SSNR	:	KY0,4	RECEIVE THE SYSID OF THE IP 252	
0017	A-NR	:	KY0,223	WITH PAGE NUMBER 4 AND STORE IN	
0018	ANZW	:	FW84	THE AREA FB112 TO FB164	
0019	ZTYP	:	KCMB		
001A	DBNR	:	KY0,0	IRRELEVANT, SINCE ZTYP: FB	
001B	ZANF	:	KF+112	STORE FROM FB112	
001C	ZLAE	:	KF+53	LENGTH OF THE IP 252 - SYSID IN	
001D	PAFE	:	FB96	BYTES	
001E		:			
001F		:A	F 100.1	SET RLO=1	
0020		:	700045		
0021	117 A 1470	:JU .DRU		· · · ·	
0022	CCND	• RELL	AAU V		
0023	A-NP	•	KY0.221	RECEIVE SYSTAT WITH RECEIVE 221	
0025	ANZY		FW84	ADDIT DIDINI WIII ADDIT 221	
0026	ZTYP	:	KCMB		
0027	DBNR	:	KY0;0	IRRELEVANT. SINCE ZTYP: FB	
0028	ZANF	:	KF+102	STORE FROM FB 102	
0029	ZLAE	:	KP+7	LENGTH OF THE IP 252 - SYSTAT	
002A	PAFE	:	FB96		
002B		:			
002C	M001	:A	F 96.0	ERRORS IN TRANSMISSION ?	
002D		:			
002E		:JC	=M002	IF YES, JUMP.	
002F		:BKA			
0030	M002	:		ERROR HANDLING: E.G. TRANSFER	
0031		:L	KB9	NUMBER OF THE FB, IN WEICH THE	
0032		*T • D D	180	ERROR OCCURRED TO FE5	
0033		:BE			

FB10

len=66

SEGMENT 1				
NAME	:S-AL	L		
0005		:		PROGRAMMING EXAMPLE OF TRANSFER OF
0006		:		DATA (HERE: SOG AND SUG OF THE
0007		I		DRIVE CONTROLLER STRUCTURE) TO THE
8000		2		CONTROLLER NUMBER 1 OF THE IP WITH
0009		:		PAGE NUMBER 4
A000		:		IMPORTANT!
000B		:		THE TRANSFERRED DATA CAUSE THE
0000		:		IP 252 TO DUMP ALL RETENTIVE DATA
000D		:		IN THE REPROM OF THE USER SUB-
OUDE		:		MODULE.
000F		:		THIS MEANS THAT THIS JOB MAY NOT
0010		:		EXECUTE CYCLIC MODIFICATION OF
0011		:		RETENTIVE DATA:
0012		₽Q	DB9	DB9 AS SOURCE
0013		:L	KF +123	TRANSFER KF+0123 = + 1.23 % AS
0015		:T	DW5	SETPOINT UPPER LIMIT (SOG)
0016		:L	KF-1234	TRANSFER KF-1234 = -12.34 % AS
0018		:T	DW6	SETPOINT LOWER LIMIT (SUG)
0019		:		
001A		:A	F 100.1	TO GENERATE RLO=1
001B		:		"SEND 21" IN PREPARATION OF
001C		:JU	FB244	"SEND ALL"
001D	NAME	:SENI)	
001E	SSNR	:	ку0,4	TO IP WITH PAGE NUMBER 4
001F	A-NR	:	KY0,21	A-NO. 21
0020	ANZW	2	FW10	
0021	QTYP	2	KCRW	"RW", THEREFORE DB10 CONTAINS THE
0022	DBNR	:	KY0,10	S/D PARAMETERS FOR THE FOLLOWING
0023	QANF	:	KF+8	"SEND ALL" START. ADDR. IN DB10
0024	QLAE	:	KF+0	IRRELEVANT, SINCE THERE ARE ALWAYS
0025	PAFE	:	FB18	8 DW (RW)
002 6		:		*SEND ALL* (JOB-NO. 0.0) TRANSFERS
0027		:		DATA FROM THE SOURCE SPECIFIED IN
0028		:		DB10 (HERE: DB9, DW5 AND DW6) TO
0029		:		THE DESTINATION (SPECIFIED IN DB10
002A		:		BY DW12 TO DW15 (HERE: CONTROLLER
002B		:30	FB244	NUMBER 1)
002C	NAME	:SEN	D	,
002D	SSNR	:	KY0,4	
002E	A-NR	:	KY0.0	-
002F	ANZW	:	FW14	
0030	OTTP	÷.	KCNN	"NN", I.R. NO DATA IN THE BLOCK
0031	DBNR	•	KY0.0	IRRELEVANT
0032	OANF	:	KF+0	
0033	OLAE	2	KF+0	•
0034	PAFE	:	FB19	
0035		:0	F 18.0	ERRORS IN TRANSMISSION?
0036		:0	F 19.0	
0037		:JC	=M001	IF YES, JUMP.
0038		BEA		
0039	M001	1	-	ERROR HANDLING: R.G. TRANSFER
003A		:I.	KB10	NUMBER OF THE PB IN WHICH THE
0038		:T	FB5	ERROR OCCURRED TO FRS
0030		- RR		

F B11				len≈67		
SEGMENT 1						
NAME	:S-AL	[*		ONLY FOR THE DRS/SR STRUCTURE		
0005		:		PROGRAMMING EXAMPLE OF TRANSFERRING		
0006		:		DATA (HERE: SOG AND SUG OF THE		
0007		:		DRIVE CONTROLLER STURCTURE DRS)		
0008		-				
0009		:		TO CONTR. NO. 1 WITH PAGE NO. 4		
000A		:		IMPURIANT :		
0006		i •		ANY CAUTA TRANSFERRED DU NUT LAUSE		
0000		• •		TENTIVE OF NOT IN THE REPROM		
000E		:		OF THE USER SUBMODILE.		
000F		:				
0010		:		THIS JOB (A-NO. 22) MAY MODIFY		
0011		:		ANY DATA OF THE DRS/SR STRUCTURE		
0012		:		CYCLICALLY.		
0013		:		HOWEVER, AFTER A POWER FAILURE,		
0014		:		THE OLD VALUES (STORED ON REPROM)		
0015		:		FIRST BECOME THE CURRENT VALUES		
0016		:		AGAIN.		
0017		:A	DBY	DB9 AS SOURCE		
0018		: - 미	NFT123	TRANSFER $KF+U123 = + 1.23 + AS$		
0018		• T.	878-1934	$\frac{1}{2} \frac{1}{2} \frac{1}$		
0015		•D	DW6	SKAPOTNA LOWR LINTA (SIG)		
001E		:0	M 100.1	TO GENERATE RID=1		
001F		:		"SEND 22" IN PREPARATION FOR		
0020		:SPA	FB244	"SEND ALL"		
0021	NAME	:SEND)			
0022	SSNR	:	KY0,4	TO THE IP WITH PAGE NUMBER 4		
0023	A-NR	:	KY0,22	JOB NO. 22		
0024	ANZW	:	HW10			
0025	OLAD	•	KCRW	"RW", THEREFORE DB10 CONTAINS THE		
0020	ONTR	:	NIU,IU PP10	S/D PARAMETERS FOR THE FULLOWING		
0027	OT.AR	•	KR+0	Jend Kiil In Delo Jend Kiil In Delo		
0029	PAPE	•	MB18	8 DW (RW) "SEND ALL" (JOB NO. 0.0)		
002A	1 11 1	I		TRANSFERS DATA FROM THE SOURCE SPE-		
002B		:		CIFIED IN DB10 (HERE: DB9, DW5 AND		
002C		:		DW6) TO THE DESTINATION (SPECIFIED		
002D		:SPA	FB244	IN DW10 BY DW12 TO DW15) (HERE CON-		
002E	NAME	: SENI	ס	TROLLER NUMBER 1)		
002F	SSNR	:	KY0,4			
0030	A-NR	:	KYO,O			
0031	ANZW	1	EW14	FETCH DATA WITH "SEND ALL"		
0032	OLAL	:	KCNN FYO O	"NN", I.E. NO DATA IN BLOCK		
0033	DBNR	:	AIU,U BR+0	IRKELEVANT TUDET EVANT		
0034	QARE OLAR	÷	KR+0	IKKELEVANI		
0035	PAPE	•	MB19	PARR		
0037		:0	M 18.0	ERRORS IN TRANSMISSION ?		
0038		:0	M 19.0			
0039		:SPB	=M001	IF YES, JUMP.		
003A		:BEA		ERROR HANDLING: E.G. TRANSFER		
003B	M001	:Г	KB11	NUMBER OF THE FB IN WHICH THE		
003C		:T	MB5 .	ERROR OCCURRED TO FB5		
003D		:BE				

FB12				LEN=5 8	
SEGMENT 1					
NAME	:R-AL	6			
0005		:		PROGRAMMING EXAMPLE OF RECEIVING	
0006		:		DATA FROM CONTROLLER NUMBER 1 OF	
0007		:		THE IP WITH PAGE NUMBER 4	
8000		:		(ALL AVAILABLE DATA, I.E. A TOTAL	
0009		:		OF 176 DATA WORDS, ARE LOADED	
000A		:		INTO DB11 OF THE BC)	
000B		:			
000C		:		<see also:="" db11=""></see>	
000D		1_			
OOOE		:A	F 100.1	TO GENERATE RLO=1	
OUUF		:	30046	"PETCH 21" IN PREPARATION FOR	
0010	NTR MED	:10	FB240	"RECEIVE ALL"	
0011	CCND	:reru	KAU V	WO THE TO STOR DACE NUMBER &	
0012	J ND	•	KV() 21	TO THE IF WITH FASE MORDER 4	
0014	ANZH	-	FW20		
0015	2TYP	:	KCRW	"RW", THEREF, DB10 CONTAINS THE S/D	
0016	DBNR	:	KY0,10	PARAMETERS FOR THE FOLLOWING SEND	
0017	ZANF	:	KF+17	ALL' STRT. ADDR. THE PARAM. IN DB10	
0018	ZLAE	:	KF+0	IRRELEVANT, SINCE THERE ARE ALWAYS	
0019	PAFE	:	FB28	8 DW	
001A		:			
001B		:		*RECEIVE ALL" (JOB NO. 0.0) TRANS-	
001C		:		FERS DATA FROM THE SOURCE SPECIFIED	
001D		:		IN DB10 (HERE: CONTROLLER NUMBER 1	
001E		:		OF THE IP 252 WITH PAGE NUMBER 4 TO	
001P		:		THE DESTINATION (SPECIFIED IN DBIU	
0020		1		BY DW17.DW24) (HERE: PC-DB-NO. 11)	
0022		:	10045		
0022		100			
0023	COMP	RELI	DAD V		
0024	AND	•	KAU U		
0025	ANZE	•	10,0		
0020	2772	•	KCNN		
0028	DBNR	:	KY0.0	IRRELEVANT SINCE "NN"	
0029	ZANF	2	KF+0	•	
002A	ZLAE	:	KF+0	-	
002B	PAFE	:	FB29		
002C		:			
002D		:0	F 28.0	ERRORS IN TRANSMISSION ?	
002E		:0	F 29.0		
002F	•	:JC	=M001	IF YES, JUMP.	
0030		:BEA			
0031	M001	:_		ERROR HANDLING: E.G. TRANSFER	
0032		:L	KB12	NUMBER OF THE FB IN WHICH THE	
0033	I	:T	FB5	KRROR OCCURRED TO FB5	
0034	:	:BE			
5.2 Use of Data Handling Blocks of the S5-CPU

FB13				LEN=58
SEGME NAME	NT 1 :R-AL	L-*		ONLY FOR THE DRS/SR STRUCTURE
		_		
0005		1		PROGRAMMING EXAMPLE OF RECEIVING
0000		1		DATA FROM CONTROLLER NUMBER 1 OF
0007		:		THE 1P WITH PAGE NUMBER 4
0008		:		IN CONTRAST TO THE EXAMPLE PB12,
0009		:		IT IS POSSIBLE HERE FOR AN ASSIGNED
AUUUA		:		DATA BLOCK TO BE RECEIVED BY THE
0008				IP. (A DATA SET OF THE CONTROLLER
0000		-		IN THE IP IS TRANSFERRED TO DEIL
0000		-		CPR MCCA DD11
0005		-		SEE ALSO: DELLS
00010		• • D	R 100 1	TA CENEDATE DI A-1
0011		•	1 100.1	"REMERALE KING-1 "Demerale king-1
0012		•	FR746	"DROFTUP ALL"
0013	NAMR	-900 -9799	T D L T U TR	
0014	SSNR	:	т. КУО-4	TO TP WITH PACE NUMBER 4
0015	A-NR	:	KY0.23	
0016	ANZW	:	FW20	
0017	ZTYP	:	KCRW	"RW", THEREF, DB10 CONTAINS THE S/D
0018	DBNR	:	KY0,10	PARAM. FOR THE FOLLOW. "SEND ALL"
0019	ZANF	z	KF +26	STRT. ADDR. OF THE PARAM. IN DB10
001A	ZLAE	:	KF+0	IRRELEVANT, SINCE THERE ARE ALWAYS
001B	PAFE	:	FB28	8 DW .
001C		:		"RECEIVE ALL" (JOB NO. 0.0) TRANS-
001D		:		FERS DATA FROM THE SOURCE SPECIFIED
001E		:		IN DB10 (HERE: CONTROLLER NUMBER
001P		:		1 OF THE IP 252 WITH PAGE NUMBER 4
0020		:		TO THE DESTINATION (SPECIFIED IN
0021		:		DB10 BY DW26.DW33) (HERE:
0022		:		PC-DB-NO. 11)
0023		:JU	FB245	
0024	NAME	:RECI	EIVE .	
0025	SSNR	I	KY0,4	
0025	A-NR	:	KYO,O	
0027	ANZW	*	FW24	
0028	ZTYP	:	KCNN	
0029	DBNR	:	KYU,U	IRRELEVANT, SINCE "NN"
UUZA	ZANF	:	KF+U	
UUZB	ZLAK	:	KF+U	•
0020	PAFE	1	FB29	
0020		10	F 20.U	ERRURS IN TRANSMISSION ?
0020		:U	F 23.0	
0025		1JU 1997	-E001	IF ILD, JUEP.
0030	M002	: BEA		
0037	HOOT		212	MINDED OF MUE TO IN FULLY MAN
0032		يەت مەلە	ND13 725	NURDER OF THE FD IN WHICH THE FORD OCCURDED BO FDE
0033		• ¤ ¤	لى <i>ود 1</i>	TRAVEL OCCORRED TO LED
		تالد ه		

5.2 Use of Data Handling Blocks of the S5-CPU

FB13 LEN=58SEGMENT 1 NAME :R-ALL-* ONLY FOR THE DRS/SR STRUCTURE 0005 : PROGRAMMING EXAMPLE OF RECEIVING 0006 DATA FROM CONTROLLER NUMBER 1 OF : 0007 2 THE IP WITH PAGE NUMBER 4 0008 IN CONTRAST TO THE EXAMPLE FB12, 2 0009 IT IS POSSIBLE HERE FOR AN ASSIGNED : 000a DATA BLOCK TO BE RECEIVED BY THE - 2 IP. (A DATA SET OF THE CONTROLLER 000B : 000C : IN THE IP IS TRANSFERRED TO DB11 000D OF THE CPU) 2 000E <SEE ALSO: DB11> 2 000F : F 100.1 0010 :A TO GENERATE RLO=1 "FETCH 23" IN PREPARATION FOR 0011 5 0012 :JU FB246 "RECEIVE ALL" 0013 NAME :FETCH 0014 SSNR : KY0,4 TO IP WITH PAGE NUMBER 4 0015 A-NR : KY0,23 0016 ANZW : 0017 ZTYP : FW20 KCRW "RW", THEREF. DB10 CONTAINS THE S/D KY0,... KF+26 0018 DBNR : PARAM. FOR THE FOLLOW. "SEND ALL" KY0,10 STRT. ADDR. OF THE PARAM. IN DB10 0019 ZANF : 001A ZLAE : **KF+0** IRRELEVANT, SINCE THERE ARE ALWAYS 001B PAPE : FB28 8 DW 001C "RECEIVE ALL" (JOB NO. 0.0) TRANS-. FERS DATA FROM THE SOURCE SPECIFIED 001D 2 001E IN DB10 (HERE: CONTROLLER NUMBER 2 1 OF THE IP 252 WITH PAGE NUMBER 4 001F : TO THE DESTINATION (SPECIFIED IN 0020 = DB10 BY DW26.DW33) (HERE: 0021 : 0022 PC-DB-NO. 11) : :JU FB245 0023 0024 NAME :RECEIVE 0025 SSNR : KYO,4 0026 A-NR : KY0,0 0027 ANZW : FN24 0028 ZTYP : KCINN 0029 DBNR : KY0,0 IRRELEVANT, SINCE "NN" 002A ZANP : KP+0 . 002B ZLAE : KF+0 002C PAFE : FB29 F 28.0 F 29.0 002D :0 ERRORS IN TRANSMISSION ? 002E :0 :JC =M001 002F IF YES, JUMP. 0030 :BEA 0031 M001 : ERROR HANDLING: E.G. TRANSFER 0032 :L KB13 NUMBER OF THE FB IN WHICH THE :T 0033 FB5 ERROR OCCURRED TO FB5 0034 :BE

5. S5-CPU <----> IP 252 Communications

5.2 Use of Data Handling Blocks of the S5-CPU

FB14				1.EN=45
SECHE	NT 1			
NAME	:TRAC	E-ON		ONLY FOR THE DRS/SR STRUCTURE
0005		:		"SEND30" IS USED FOR TRANSFER AND
0006		:		ACTIVATION OF THE TEST FUNCTION ON
0007		:		THE IP 252
8000		:JU	FB244	
0009	NAME	: SENE)	
000A	SSNR	:	KY0,4	PAGE NUMBER 4
000B	A-NR	:	KY0,30	JOB NUMBER FOR TEST FUNCTION
000C	ANZW	:	FW10	
000D	QTYP	:	KSDB	
000E	DBNR	:	KY0,14	DB14 CONTAINS THE TEST PARAMETERS
000F	QANF	:	KF+0	FROM DWO
0010	QLAE	:	KF +10	LENGTH 10 DW
0011	PAFE	:	FB18	
0012		:		
0013		:		≝≟≘≂∓® ∅≦≝≣ ₽₽≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈≈
0014		:		
0015		:		WITH "RECEIVE30" TEST PARAMETERS
0016		:		OF THE IP 252 WHICH HAVE ALREADY
0017		:		BEEN SET CAN BE LOADED INTO A DB
0018		:		OF THE CPU.
0019		:		THESE PARAMETERS, ALREADY PRESENT
001A		:		IN THE IP, ORIGINATE EITHER IN THE
001B		:		"COM REG GRAPHICS" INITIALISATION
001C		:		SOFTWARE OR IN A "SEND30" OF THE
001D		:JU	FB245	CPU
001E	NAME	:REC	EIVE	
001F	SSNR	:	KY0,4	PAGE NUMBER 4
0020	A-NR	:	KY0,30	JOB NUMBER 30 FOR "TEST"
0021	ANZW	:	FW14	
0022	ZTYP	:	KCDB	STORE THE DATA IN DB
0023	DBNR	:	KY0,14	DBNO. 14
0024	ZANF	:	KF+0	FROM STARTING ADDRESS 0
0025	ZLAE	2	KF+10	
0026	PAFE	:	FB19	
0027		:BE		

5.2 Use of Data Handling Blocks of the S5-CPU

LEN=119 **FB15** SEMGENT 1 NAME : TRACE-DA ONLY FOR THE DRS/SR STRUCTURE 0005 PROGRAMMING EXAMPLE OF RECEIVING : 0006 TEST DATA FROM THE IP 252 WITH : 0007 : PAGE NUMBER 4 (ALL AVAILABLE DATA, I.E. 3 x 150 8000 = DATA WORDS, ARE LOADED INTO THE 0009 : A000 DATA BLOCKS 2 000B DB15: VALUES OF THE 1ST MEASUR.PT. : 000C \$ DB16: VALUES OF THE 2ND MEASUR.PT. DB17: VALUES OF THE 3RD MEASUR.PT. 000D : 000E : <DB10 FROM DB35 IS USED FOR 000F : ADDRESSING THE SOURCE/DESTINATION 0010 : 0011 PARAMETERS> 2 0012 1 THE FOLLOWING *CONTROL31* CHECKS 0013 : WHETHER OR NOT THE TRACE DATA ON 0014 : THE IP HAVE BEEN RECORDED. 0015 : 0016 :JU FB247 0017 NAME :CONTROL 0018 SSNR : **KY0,4** 0019 A-NR : KY0,31 001A ANZW : FW8 MW8 = 0 -> NO DATA PRESENT $MW8 = 1 \rightarrow DATA PRESENT!$ 001B PAFE : FB6 001C : 001D :AN F 8.0 RECEPTION OF TRACE DATA MEANINGFUL? 001E :BEB IF NO, END. 001F :L **KB**0 PRESET FB50 AS INTERNAL COUNTER 0020 :T **FB50** 0021 : INITIATE FIRST DATA BLOCK TRANSFER 0022 : 0023 TO DB15 : DB10 0024 :0 DB FOR S/D PARAMETERS KCDB 0025 :L SOURCE IS DB NO. 31 OF THE IP 252 <- STRT. ADDR. OF THE S/D PARAM. 0027 :T DW35 IP DB NO. FOR TEST DATA DB 0028 KF+31 :Г 002A DW36 :Т 002B :Г KF+1 STRT. ADDRESS OF THE 1ST BLOCK IN 002D :T DW37 THE IP DB NO. 31 002E KF+150 LENGTH (OR NUMBER OF DATA) :L 0030 **:**T DW38 0031 2 THE DESTINATION IS DB15 IN THE CPU KSDB 0032 :L 0034 DW39 **:T** 0035 :L KF+15 DB NO. 0037 :T DW40 **KF**+1 STRT. ADDRESS IN DB 15 (HERE: 1) 0038 :L 003A :T DW41 KF+150 :L 003B LENGTH (NUMBER OF DATA) 003D :T DW42 003E : 003F ANF :A F 100.1 FOR GENERATING RLO=1 "FETCH 21" IN PREPARATIO FOR 0040 . 0041 :JU FB246 "RECEIVE ALL" 0042 NAME :FETCH 0043 SSNR : KY0,4 TO IP WITH PAGE NUMBER 4

5. S5-CPU <---> IP 252 Communications

5.2 Use of Data Handling Blocks of the S5-CPU

				-
FB99				len=66
SEGNER	NT 1 SYNC	TPS		
0005		:A	F 30.0	FLAG TO INDICATE POWER FAILURE
0006		:JC	=M001	F 30.0 = 0 IN THE EVENT OF POWER
0007		:		FAILURE (SEE OB 20 TO OB 22)
0008		:L	KT002.2	APPROX. 2 SECS WAITING TIME IN THE
A000		:A	F 35.0	EVENT OF POWER FAILURE
000B		:SI	T 1	
000C		:AN	F 35.0	
000D		:SI	TL	
000E 1	1003	:A	T 1	
000F		:JC	=m003	
0010	MO 0 1	:	777240	SYNCHRONIZE INTERFACE WITH PAGE
0012 1		IJU - CVNC	FB249	NUMBER 2
0012 0	CCND	:91MC	ETTO 2	
0013	BT CP	•		TE 252 ANTY DECOCNTRES BICE. 6
0015	PAFR	-	PB36	IF 252 ONLI RECOGNIZES BLOR: 0
0016		-	1250	
0017		:0	P 1.1	FOR GENERATING
0018		:ON	F 1.1	RLO = 1
0019		:JU	FB249	
001A	NAME	:SYNC	THRON	SYNCHRONIZE SS NO. 3
001B	SSNR	:	KY0, 3	
001C	BLGR	:	KY0,6	
001D	PAFE	:	FB37	ſ
001E		:		
001F		:0	F 1.1	FOR GENERATING
0020		: ON	F 1.1	RLO = 1
0021		:JU	FB249	
0022	NAME	:SYN	CHRON	
0023	SSAR	:	KYU,4	SYNCHRONIZE SS NO. 4
0024	DIGK	1	AIV,0 70020	
0025	FAFE	- • D	ED30	DECEMBER AC DOD WATHING INTIME TH
0020			1 20.0	RESET FIRMS FOR WATTING TIME IN
0028		• •	F 36 0	REPORS TH SYNCHRONTSAUTON 2
0029		:0	F 37.0	MUMU IN DIRCHMAINATION .
002A		:0	F 38.0	
002B		:JC	= <u>m</u> 009	IF YES, JUMP.
002C		:BEA		
002D	M009	:		ERROR HANDLING: E.G. TRANSFER
002E		:L	KB99	NUMBER OF THE "RESTART FB" TO FB5
002F		:T	FB5	AND ERRORS IN PAGE NUMBER 2 ?
0030		: An	F 36.0	
0031		:JC	= M 010	IF NO, JUMP.
0032		:L	KB2	TRANSF. PAGE NO. IN WHICH THE ERROR
0033		=T	FB4	OCCURRED TO FB4
0034	M010	:AN	F 37.0	ERRORS IN PAGE NUMBER 3 ?
0035		:JC		
0036		:L	KB3	
0037	W011	:T •77	F54 72 20 0	
0020	TIVE.		F 30.V	Arrurd in Profe Number 4 ? Nord, in putc prant i and tampon
0023		* 1368 • T		RUID: IN THID LAAMPLE THE LATEST RODAD AVREDDIMES III DESTATORS
0038		- L/ - M	NDT VDA	BUDODG 1 DUVOV CARRALIED VIT LKEATOND
0030		+ 1 - 1212	ED7	
0000		+ 1715		

5.2 Use of Data Handling Blocks of the S5-CPU

LEN=12

DB9

0 1 2 3 4 5		KH= KH= KH= KH= KF=	0000; 0000; 0000; 0000; 0000; +00123;
5 6	:	KF=	-01234;

DB10		LEN=46		
0:	KH= 0000;			
1:	KH= 0000:			
2 :	KH= 0000:			
~ ·	KH= 0000.			
J . A .	$\frac{1}{2}$			
4 1	MH- 0000;			
5:	$\mathbf{KH} = \mathbf{V} \mathbf{U} \mathbf{U} \mathbf{U};$			
6 :	KH= 0000;			
7:	KH = 0000;			
8 :	KS = DB	KS DB ==> CPU-DB-NR. 9		
9 :	KF= +00009;	NO. 9	SOURCE :!	
10 :	KF= +00005;	STRT. ADDRESS IN DB 9	CPU !	to
11 :	KF≈ +00002;	LENGTH IN WORDS	!!	FB10
12 :	KS≈ DB	KS DB \rightarrow DB NO 1 (C-NO 1)		and
13 :	KF= +00001;	NO. 1	DESTIN.:!	FB11
14 :	KF = +00105:	STRT. ADDRESS IN R DB NO. 1	IP 252 !	
15 •	KF = +00002	LENGTH IN WORDS	. 1	
16 -	KH= 0000.	==>===================================		
17 .	RC = DR	KS DB	1	
10		$\frac{\text{NS}}{\text{ND}}$ ==> DB NO. 1 (C-NO.1)		
10 -	NE- +00001;		1 TD 252 1	to
19 :	$\mathbf{KH} = 0000;$	IKKELEVANI	· IF 232 ·	100
20 :	KH= 0000;	IKKELEVANI	·	EDT7
21 :	KS = DB	KS DB => CPU DB NO. 11		
22 :	KF = +00011;	NO. 11T	! DESTIN.:!	
23 :	KF= +00002;	STRT. ADDRESS IN DB 11	! CPU !	
24 :	KF= +00176;	LENGTH IN WORDS	!!!	
25 :	KH= 0000;	==>===================================		*****
26 :	KS= DB	KS DB \longrightarrow DB NO 1 (C-NO 1)	!!!	
27 :	KF= +00001:	NO. 1	! SOURCE :!	
28 :	RF = +00110	STRT. ADDRESS IN R DB NO. 1	1 IP 252	to
29 •	KF = +0.0010	NUMBER OF DATA WORDS	1 1	FB12
30 •	KS= DB	KS DB	1	1
21 .		MO 11T => CPU DB NO. 11	I DRSTIN.	
22 .	TTP- +00120.	CONDUCTION AND PRESENTED II		ł
32 :	$R_{P} = +00100$	TENCED IN NODOC		•
33 :	NE- +00010;	Insight in words	•	•
34 :	M = 0000;			
35 :	KH= 0000;	+	·	
36 :	KH= 0000;			
37 :	KH = 0000;	: Area of the source/destin-	• •	
38 :	KH= 0000;	! ation parameters for FB15	I	
39 :	KH= 0000;	1	1	
40 :	KH≃ 0000;	<u>1</u>	1	
41 :	KH= 0000;	ļ	1	
42 :	KH= 0000;	+	+	

6.1 General

The IP 252 closed-loop control module can be configured and assigned parameters with the PG 615 and PG 635/675/685/695 programmers. User-friendly menu-driven prompts help the user during operation. In this section the operator communication of the PG 615 is described and input formats which may occur are also described.

Note:

The PG 615 programmer with the IP-specific "COM 252" initialization software can only be used if the memory submodule 6ES5 374-0AA11 is used on the IP 252.

6.1.1 Selection procedure

Starting from the main menu (see Fig. 6.1) in which all functions available to the user are listed, the corresponding sub-menus (functions) can be selected by directly entering the call number shown in the main menu. Except for the branch selection menu, for which two digits can be entered and which is therefore provided with a separate input field, an enter key is not required and the selected sub-menu is called up directly after entry of the number.

If a menu is longer than four lines, it can be scrolled upwards and downwards using the cursor keys. In all cases where the menu display field can be scrolled, this is indicated on the right hand border of the display with the corresponding direction.

I	#	I	N	1	T		S	Ť	A	T	Ε						 	I
I I		1		I	N	P	u	T										I. I
I I		2 3		D	I	5	P	L	A	Y								I I
Ī		4		T	R	A	N	S	F	E	R						v	I I
Ī	*	S	Ε	L	E	C	T		F	U	N	C	T	I	0	N	 -	Ī

Fig. 6.1 a: Main menu before scrolling

I	*	I	N	I	T		S	T	A	T	E									 ^	ļ
Î		5		D	E	L	È	Ţ	E	•		~			~	-	Ŧ	•	ы		I
1 I		57		5 I	N	F	0	+	н -	L .		r _	U -	N	د _	-	1	U _	R		I
I I		8		C	0	N	T	R	Q	L	L	E	R		T	E	5	τ			I
I	*	S	E	L	Ξ	C	T		F	U.	N	C	T	I	0	N					I

Fig. 6.1 b: Main menu after scrolling several times

6.1 General

6.1.2 Parameter input/output

6.1.2.1 Subfield editor for input/output

Input: The input is left justified on entry in the input field. During input the first character deletes the original contents of the subfield. The cursor can be positioned anywhere within the input field with the cursor keys. After an entry is made, the subfield can only be exited by pressing the subfield enter key. After entering several data items in an input field, they must be entered using the global enter key.

Fig. 6.2 shows an example of data input before transferring the braking current normalization value with the subfield enter key, Fig. 6.3 shows this after the subfield enter key has been pressed.



Fig. 5.2 Left justified input

Output: Data is output right justified, i. e. each subfield is represented on the right after subfield enter key has been pressed.



Fig. 6.3 Right justified output

Sign: In signed parameters, the sign appears in a special sign position. Positive signs are suppressed during output.

6.1.2.2 Types of parameters

	Dim.	Sign	Digits	Decimal point	Range
Bit value Integer value	-	-	1	-	0/1
Number, MP number	-	-	2	{ -) var.
Address	_		3	-	var.
Constants	1-	ves	6	2	+/- 99.99
Percent values	%	ves	7	2	+/~ 100.00
Time values	ms		5	0/1	0.1-9999
	s	i	5	0-3	0.001-9999
	իՠ		5	2	00.01 - 59.59

6.1 General

6.1	2.3 Input formats			
1.	Integer constants VZZ.ZZ VZ.ZZ	VZZ.Z VZ.Z	VZZ VZ	
2.	Percentage V100.00 VZZ.ZZ VZ.ZZ	V100.0 VZZ.Z VZ.Z	V100 VZZ VZ	
3.	Milliseconds ZZZZ ZZZ.Z	ZZZ ZZ.Z	ZZ 2.Z	Z
4.	Seconds ZZZZ Z.ZZZ ZZ.ZZ ZZZ.Z	ZZZ Z.ZZ ZZ.Z	ZZ Z.Z	Z
5.	Hours HH.MM	H.MM		

6.1.2.4 Parameters with physical units

In some structures (e.g. standard controller) it is possible for the user to input and observe setpoint values, actual values and limit values as well as polygon interpolation points and variables with physical units. Depending on the complexity of the structure, up to 4 different dimensions or physical units can occur simultaneously. For each of the 4 dimensions the user can specify an ASCII string with a maximum of 6 characters and also the characteristic line used to convert dimension values into a percentage representation used internally by the processor.

Since the unit field is only two characters long, the six characters long ASCII string cannot be output after the subfield. Instead of this a number (D1 to D4) is output. With the "OTHER" key the ASCII strings of all current units can be displayed on the screen. By pressing any other key the original display is restored to the screen. Figs. 6.4 and 6.5 show an example for this. In Fig. 6.4 an example of an input is shown which uses the physical D1. By pressing the "OTHER" key the representation is displayed as shown in Fig. 6.5.

I I I	*	I	N	P		S	B	М		C	5	•	S	2		 	• •••			I
I I I I I	H L H L	•	D D	₩ ₩ A A	A A N N	R R 6 6	N N -	I I L	N N L I	6 6 1 M	M			2 1 3 1	0 2 0 8	5 3 2 6		D D D D	1 1 1	I I I I
Î	*	P	A	R	•		₿	R	A	N	С	Н		٥	2				¥ +	Ī
Fig. I I I I I I I I I I I I I I I I I I I	6.4 +	Enc I	N	d phy P	nsica D	l unit 5	B	iayd M =	uring	C K	 5 P	er inp	 S C	 Z M	2	 			 +	

Fig. 6.5 Physical unit display after "OTHER": key

6.2 PG (Programmer) Functions

6.2.1 Start-up

After switching the power on, the COM 252 executes a short self-diagnostic test and then goes immediately into the default routine. Here the defaults form is displayed on the screen (see Fig. 6.6), which the user can acknowledge with the Break key or modify with the function keys. After modification, the defaults must also be acknowledged before the main menu is displayed. This main menu is shown in Fig. 6.1.

The main menu corresponds to the base state to which the user can return from any point by single or repeated activation of the Break key. From this main menu he can go into the required function by entering the calling number of the function.



Fig. 6.6 Default menu

6.2.2 Input

The term "input" refers to all steps required for fully specifying a control loop with the COM 252/615. In order to prevent any steps being overlooked during the first input procedure, the PG guides the user linearly, i. e. on a path without branches, through all input functions.

Input sequence:

Selection of the target device
input of the control loop no.
I
Structure selection
t
Structuring
1
Input of the sampling time
· · · · ·
Selecting the stop behaviour
- I '
Determining the dimensions
Ĩ
Parameter assignment of the branches
_

6.2.2.1 Selection of the target device

After selection, the input function checks the programmer initially for a controller block in the PG. If this is the case, the delete menu appears on the screen (see Fig. 6.7), and the user must decide whether this block is to be deleted or not.

6.2 PG (Programmer) Functions



Bild 6.7 Delete menu

After the user has decided to delete the block by entering "1", the input menu appears on the PG as shown in Fig. 6.8.



Fig. 6.8 Input menu

By entering a number (1 - 3) the user determines where the controller block generated in the subsequent step is to be stored. If the user selects input into the IP 252 controller module or into the submodule, the PG fetches the necessary text and description lists from the selected target device. However, if the block is to be stored in the PG, then the user must first specify whether on-line or off-line operation is required. During this, the user is guided by the "Select operating mode" menu shown in Fig. 6.9. Depending on this input, the list source is displayed in the top menu display line.



Fig. 6.9 Selection of operating mode

6.2 PG (Programmer) Functions

6.2.2.2 Input of control loop number

The next step of the input procedure is the input of the controller number, which is necessary so that the IP 252 can process eight control loops simultaneously. For this purpose, the PG displays the menu shown in Fig. 6.10.



Fig. 6.10 input of controller number

The input of the control loop number must be concluded with the subfield or global enter key, where controller numbers smaller than 1 or greater than 8 are neglected.

The letter which is displayed in the first line of the dislplay directly after "PG" (M in Fig. 6.10) indicates whether the memory submodule or the IP 252 is used as the list source.

6.2.2.3 Configuration or structure selection

After the control loop numbers have been selected, the configuration of the control loop must be selected. This is normally determined by the application.

The programmer shows the user at this point the maximum 4 controller structures available in the memory submodule. If there are less than 4 structures, then the list is filled up with lines (see Fig. 6.11).

							-											 	-
I	¥	I	Ν	Ρ		Ρ	G	М		С	2								I
I																			I
I		1		D	R	Ι	¥	Ε											I
I		2		5	Ŧ	Α	N	D	A	R	D								I
I		З			-														I
I		4		-	-	. –													I
ī		_	-		_	_	_		_	-		_	•	~		_			Ĩ
1	¥	5	Ę	L	E	£	1		C	U	N	F	1	6	υ	к	•	 _	1

Fig. 6.11 Configuration selection menu

6.2.2.4 Configuring

Configuring means the setting of software switches (configuring bits), which are embedded between permanently assigned branches, according to the application. This means that the switches of necessary branches are closed (= 1) and those of unnecessary branches are left open.

The configuring or structure switches function both as "on"/"off" and also selector switches.

For "on"/" off" switches, "0" means "No" and "1" means "Yes". Selector switches are identified by a "/" in the text and select between two alternative sub-branches. "0" in this case is the first alternative and "1" is the second.

The structure switches are hierarchically organized and assigned to corresponding levels. This organization can be recognized by the indentation of the corresponding lower level structure switch designations in the configuring menu.

For a better overview, the user prompting is configured in such a way that sub-functions of a not selected branch, i. e. a branch set to "0", are skipped over during structuring or configuring, so that they do not appear in the corresponding menu displays. The structure switches are displayed according to branches. If the cursor is at the last position of a structure branch, then after entering the subfield entry key the structure switches of the next branch are displayed. If the cursor moves upwards past the main structure switch, the structure switches of the previous branch are displayed.

Positioning within the display is carried out with the help of the cursor-up and cursor-down keys. The selection of the branch to be used is carried out by setting to "0" or "1" and subsequent pressing of the subfield enter key. As an example Figs. 6.12 and 6.13 illustrate two cases where a selector is set to "0" and then "1".

6.2 PG (Programmer) Functions

_																		 	
I T	#	I	N	P		P	6	M		C	2		S	2				 	I
Ī	L	0	0	P	+	ç	0	N	Ţ	R	D	L	L	E	R			1	Ĩ
I I I		Ľ	S	n T M	- A •	/ N P	506	A /	RA	D D	/ C	U	P	G	R	A	D	0	III
I I	*	C	0	N	F	I	G	•	B	R	٥	1						¥	I I
Fig	. 6.12	Ca	onfig	uring	the	conti	rolier	outr	out: c	ontir	luou	scor	itrolie	51				 	
III	*	I	N	P		P	G	M		С	2		S	2				 	I I
Ī	L	0	0	P	Ŧ	ç	0	N	Ţ	R	0	L	L	Ε	R			1	Ţ
1 T		L	U p	N G	í	x x	5	i Y	بة /	Р Δ	n	c						1 1	1 T
Ī			•	Ŭ			-	•			-								Ī
Î		~	~		-	•	-			-	~	4						Ý	I
1	*		U	N	r	i	5	•	B	ĸ	U	3						 Ŧ	1

Fig. 6.13 Configuring the controller output: step controller

The selector switches shown in this example switch between the two alternatives "continuous controller output" and "step controller output". In Fig. 6.12 continuous output is selected, in which case the programmer displays the sub-functions of this branch, e.g. standard/enhanced and H.PG/ADC. (The meaning of the abbreviations used in the menus is described in the appendix of this section). In Fig. 6.13 the selector switch is set to "1", i. e. the output functions as a step controller output and the programmer displays the sub-functions of the "step controller output" branch, H.PG/ADC.

I T	*	I	N	P		P	G	M		C	1		5	1	 ·	I
Î	S	Ε	T		R	Ε	۷	1	Μ	I	N				Q	i I T
Î																Î
ļ		~	~	۸t	e	•	-				~				Y	İ
1	*	ັບ 	0	N		T	5	•	B	ĸ	U	Ö.			+	1

Fig. 6.14 Setpoint branch not selected

If a branch is not selected, then its sub-functions remain invisible to the user and are only listed when the branch is selected in the display of the PG. This is illustrated in Figs. 6.14 and 6.15 using the example of a speed setpoint.

I I	*	I	N	P		P	6	M		C	1		5	1		~	II
I I T	S	ERc	T A M	M	R P O	E	¥ 6 ⊔	/ E	M N N	IEE	N R	A	т	0	R	1 0	IIIT
I I		5	Έ	Ť	P	•	14	ŝ	E	8	U	Ε	N	C	E	0 V	I
I 	*	3 	0	N	F	I 	6	•		R	0	8				+	1

Fig. 6.15 Setpoint branch selected

6.2 PG (Programmer) Functions

6.2.2.5 Input of sampling time

After the structure of the controller has been selected in the last step, the required sampling time is input in this step. One should note that only times which can be expressed as powers of two between 4 ms and 32 s can be selected. The processor loading caused by this control loop on the IP 252 is also calculated in this menu depending on the structure and sampling time.

Figs. 6.16 and 6.17 show the sampling time menu.



Fig. 6.16 Sampling time menu with default setting

Ī	*	I	N	P		P	6	M	* ** -	c	1		S	1							I
I	т	A		=		٥	•	1	*	T	I	M	Ε		C	O	N	5	т	•	I
I		S I	A P	H	P L	L 0	Å	T D	I	M C	E 1		T	A			4	8 2	H X	5	Î I
I I	S	T	0	R		p,	A	R			T	A	>			T	A	<		+	I

Fig. 6.17 Sampling time menu after changing the time

In the sampling time menu one is initially reminded of the rule of thumb that the sampling time should be approximately 10% of the dominant plant time constant. The input line for the sampling time with a default value of 4 ms is located under this reminder. The line below the sampling time shows the processor loading of the selected control loop. The last line of the display shows the assignment of the numerical keys as function keys. In Fig. 6.16 "1" is used for the function "ABSP", "2" for the function "PAR" and "3" for the function "TA>". "ABSP" is used for aborting the storage of previously entered data and returning to the basic menu. Pressing the "PAR" or the ENTER key takes the operator to the next function, i. e. "programming stop behaviour". The "3" key is assigned the function "TA>" which increases the sampling time in steps (in powers of 2). After changing the sampling time (TA> 4 ms) the function "TA<" then appears in the menu and is assigned to key "4". With the "4" key it is possible to reduce the sampling time shown on the display. Whether the controller is stable at the selected sampling time remains within the responsibility of the user. Similarly, it is his responsibility when changing the sampling time to also adjust the controller parameters according-ly.

6.2.2.6 Selecting the stop behaviour

At this point the behaviour of the outputs must be determined separately for each controller if the control structure is inhibited. Two alternatives are available here: either the outputs are set to zero or they remain in the state in which they were last. In the second line of this menu the user is asked whether the control loop should carry out an automatic warm restart after a power failure. Below this is the option of taking the warm restart condition into account. This condition states that the magnitude of the difference between the control deviation before the power failure and after the restoration of the power should be not greater than 25% of the setpoint value before the power failure. With this last option the user can determine which of the following occurs:

- no warm restart
- conditional warm restart
- unconditional warm restart.

6.2 PG (Programmer) Functions

These decisions have defaults of YES and can be changed by pressing "1" or "2". In this case, "1" means "YES" and "2" means "NO". These inputs must be concluded by pressing the ENTER key. Fig. 6.18 shows the menu for determining the stop behaviour.

 I I	*	I	N	P		p	6	M		C	1		S	1					II
I I I I	S C J R	EAE	T I R S	F M T	0	U D R R	T I E T	P S S	U A T C	T B A O	S L R N	E T D	т	0	Y Y Y	EEE	555		Î I I I I
Ì I		Y	E	5			N	0										+	I I

Fig. 6.18 Determining the stop response

6.2.2.7 Definition of controller names and area names

After the stop behaviour has been defined and acknowledged with the ENTER key , the menu "Input for CP 526 displays" appears. Here, each controller 1 to 8 can be assigned a controller name and an area name consisting of up to eight characters. Only numbers are acceptable as input with COM 252, but any ASCII characters are acceptable when using the COM REG programmer software.

						-															_
1	¥	ī	N	۶		P	9	I		С	i		S	1							I
i T	c	~	B		~	٥	E,	2	2	_	o	Ŧ	~	÷		ø	E	e			± Y
i T	-	0	n		~	î.		2	9			÷	÷	\$	2	п	Ξ.	Ð			1 7
Ĩ	С	\circ	N	÷	R	-	N	4	М	L.	5										Ĩ
÷	9	R	0	U	Ρ		N	A	¥.	Ξ	ī										Ī
2																					Ι
1																			÷	-	Ξ
																					-

Fig. 6.19 CP 526 interface

Note:

An entry in this screen form is not relevant for the control. Such an entry is only meaningful for controller manipulation and monitoring with the CP 526. The ASCII characters entered can then be displayed on the CP screen.

6.2 PG (Programmer) Functions

6.2.2.8 Determining the physical units

If parameters with physical units appear in the selected structure, the user can determine the ASCII string and characteristic of the units before beginning the assignment of parameters. In the default state the 6 characters of the ASCII string contain "%", "0" is used for the 0% value and "100.00" for the 100% value. If other units are present, this is indicated by the scrolling arrow in the base units menu (see Fig. 6.20). They can also be displayed by pressing the corresponding cursor keys (not with the DR/DRS structures).

I I	*	I	N	P		P	G	M							R	1		S	2	* = =	 1
I I	P	H	Y	S	I	С	A	ĩ		U	N	Ξ	Ī		D	1-	•				1
	1	0	0 0	% %			5 H						1	0	0 0	•	0 0	0 0	% %		
<u>i</u>	٧	Α	L	U	E			A	S	<u>C</u>	ī	<u>.</u>									 [[

Fig. 6.20 Base units menu

From the base units menu the characteristic or ASCII input can be called up via softkeys.

6.2.2.8.1 Characteristic input

The 0% and 100% values can be input with the decimal point at any position. However, the pure numerical value must lie in the range +/-10000.

When accepting the entered value only a check for correct syntax is carried out. Only after the ENTER key is pressed is a check made as to whether the characteristic can be determined from both nodes entered.

The prerequisites for this are:

1. The characteristic has a positive slope, i. e. the 100% value is greater than the 0% value.

2. The value with the smaller number of digits after the decimal point can be normalized to the number of digits after the decimal point of the other value without exceeding 10000 in magnitude.

An example for an acceptable input is shown in Fig. 6.21.

6.2 PG (Programmer) Functions

 1 1	*	I	N	p	4	p	G	M		C	1		S	2	1
I T					ប	N	I	T			D	1	:		I T
	1	0	0 0	X X		= =				1	2 5	0 6	•	1 8	X I X I
ĩ	ε	N	Ŧ	Ε	R		۷	A	L	ย	£	s			1 1 ÷

Fig. 6.21 Characteristic input for the physical units

3.2.2.8.2 ASCII string input

Since no ASCII keyboard is provided, the maximum 6 characters iong ASCII string must be entered by positioning the cursor on an ASCII table menu. If only one single character has to be modified, then any position in the string can be directly selected. Otherwise input automatically begins with the first position and moves on to the next position after entry. Figs. 6.22 and 6 23 show an example with a physical unit input "D1; KP/CM2", an ASCII table menu and a menu for selecting the position in the string.

1	*	1	N	P		p	6	M		C	1		S	2							1
Î	Ð	1	:	K	P	1	C	M	2			₽	0	S	•				1		Ī
I	A U	₿ V	C ⊌	D ×	E Y	FZ	60	H 1	I 2	., 5	K 4	L 5	M 6	N 7	0 8	р 9	Q /	R X	5	7 *	I I
1	P	0	5	•		Ę	N	T	E	R										÷	I

Fig. 6.22 ASCII table menu

		****													÷						-
ī	÷	1 -	N	٣		F	6	1		¢	1		4	2.							2
ž																					5
1	D	1	5	ļa.	Ę.	ż	Ç	÷	-			P	С	S	,						5
ì																					1.1
Ψ.	۵	6	6	ì.)	٤		\odot		2	. j	К	Ĺ		Ν	0	Р.		R	5	-	Ī
Ι	U	V	A.		Ý	ī.	0	Ę	-	2	L,	L T	6	7	P	S	7		^	×	1
47 47																					ž
Ξ	Ģ	Ξ.	<u> </u>	Ξ.	Ç	ł		-	\bigcirc	S	rî.	Ţ	:	ੇ						÷	1
									_												

Fig. 6.23 Position selection

6.2.2.9 Assigning parameters

. .

In the last step of the input procedure, the parameters of the previously configured controllers must be input. At this point the programmer displays only the subfunctions for parameter assignment which have been activated in the previous configuring step. During parameter assignment the PG shows the user a list of the selected subfunctions, where each subfunction has a selection number which corresponds to the branch number (see Fig. 6.24). Using the selection number, the user can subsequently call up the parameter list for assigning parameters to the subfunctions.

6.2 PG (Programmer) Functions

III	*	1	N	P		P	6	M		C	1		S	1							I
I I	0	1 5		C S	0 ₽	N E	T E	R D	0	L C	L O	E N	R T	R	0	U L	T L	P E	U R	T	Î I
I I	0 1	8 0		S A	E C	T T	U	R A	EL	۷	/ R	M E	I V	N /	M	I	N				I I
I I	¥	S	Ē	L	E	С	T		B	R	A	N	C	н						÷	I I

Fig. 6.24 Overview of the selected branches

The parameter list only displays the parameters of the selected branches and subbranches.

Each input must be concluded with the subfield ENTER key, whereas the completion of the branch parameter assignment must be concluded with the Enter key. After this, the parameter list for the next branch appears until all branches have been assigned parameters. Then the branch list appears again on the PG. If no further parameter is to be modified, the previously entered data can be stored by pressing the ENTER key again. If a data record is already present in the target device under the specified controller number, then the menu shown in the Fig. 6.25 appears on the PG.

I	*	I	N	p		I	P			C	1		S	2	I
I	B	L	0	С	ĸ		A	۷	A	I	L	A	B	L	E I
I I							_				_				I
I I	C	¥	Ε	R	W	R	Ī	Т	Ε		?				I
I		Y	E	S			N	0							+ 1

Fig. 6.25 Delete Yes / No

in this step the user must decide whether the old or the newly entered parameter sets are to be used further.

Special cases:

1. Limit monitor

The limit monitors are designed for a maximum of 6 steps. For operation with fewer stages the user must select the number of limits to be monitored in the first menu input line. The limit value menu changes accordingly and the PG requests the limit values in the same menu. The physical units of the entered limit values are determined by those of the monitored measuring point.

													•								
Ī	¥	ī	N	Ē		Ξ.	8	I		С	-		S	1							1
I																					Ξ
	N		О	F		L	Ā	М	ī	Т	ε							1			Ι
Ī	M	Ē	Ą	S		p	Ö	ī		N	R						1	2			I
7	1	5	N;	7	-5	5	-	-		• •				8	8	_	8	A	72		Ŧ
*	-	-	••		1	-								-	-	-	-	~			Ŧ
Ť	•																				7
		5		-			÷~,	-	*	۴.	~	1.4		4	~					,	1
1	×	٢	a	÷.	۴		Þ	R	8	iv.	U	2		÷	4					-	ż

Fig. 5.26 Limit monitor with 1 limit value

6.2 PG (Programmer) Functions

```
P 8 I
                  C 1
                       S 1
                                      Ţ
ĭ
 * INP
                                      ľ
ī
                                2
                                      Σ
Ξ
          LIMITS
 N
     OF
                                      - -
I
 MEAS
          POI
                 NR
                                4
Ţ
 LIMIT1
                           0
                              0 0
                                  7,
                                   .
                           2
                            3
                              . 1
                                      ž
Ι
 LIMIT2
                                  %
Ξ
                                      ĩ
 *PAR. BRANCH 12
                                     1
ł
```

Fig. 6.27 Limit monitor with 2 limit values

2. Function generator and setpoint sequence

In the function generator and setpoint sequence, the number of vertices (interpolation and extrapolation nodes) can be selected optionally between 1 and 10. The parameter assignment menu is generated according to the number selected.

																					• •
Ĩ	2	Σ	Ν	Ρ		P	5	7		С	1		5	2							1
Z																				. *•	
Ξ		1_	I	Ņ	Ξ	A	$\overline{\mathbb{N}}$											1			3
- 		1		7			Ξ	R	:_)	<u>A</u>	2						2	\square	M	G	1
1		Ξ	Ξ		÷	()	3	N	:	i.					្ន		\odot	С	C	1	3
ž	5	h													Ο	Ľ.	਼	Ο	\overline{D}	1	1
1																				\vee	ž
ī	×	P	A	R			1 0	R	А	N	C	ŀ;		\Box	З					÷	ľ
					-									~							

Fig. 6.28 Setpoint sequence

-					-									-							
I I	*	I	N	Þ		P	8	M		C	1	-	5	2						•	I I
I		L	I	N	E	Α	R											1			I
I		τ		I	Ν	Т	Ε	R	۷	A	L						2	0	М	S	I
I		S	Ε	Т	Ρ	0	I	N	Ť	1					0	-	0	۵	D	1	1
1		S	Ε	Т	Ρ	0	I	Ν	Т	2					۵	•	٥	0	D	1	I
I																				¥	I
I	¥	P	Α	R	•		B	R	A	N	С	Н		۵	3					+	I
				÷ •																	

Fig. 6.29 Setpoint sequence with 2 interpolation nodes

Apart from the number of interpolation nodes, the user must also select the distance between nodes by specifying the interval time (T-interv).

In addition, the user can decide whether the interpolation between the nodes should be linear or according to a staircase waveform. This is specified by "1" or "0", which is entered after the input field "LINEAR".

6.2 PG (Programmer) Functions

6.2.3 Output

If the user has selected the output function by entering the selection number "2" in the basic menu, the output menu shown in Fig. 6.30 is displayed on the screen.

	~																 	-
I	¥	D	I	S	₽	L	A	Y										I
I																		Ι
I		1		ģ	6													I
Ī		2		I	P	Ź	5	2										1
Ī		3		\$	U	B	М	0	D	U	L	E						ī
I		4		p	R	1	Ν	Т	Ε	R								1
I								•										1
ī	*	S	Ε	Ł	Ε	£	Т		F	U	N	C	Т	I	0	N	÷	1
		-															 	

Fig. 6.30 Display menu

Using the selection numbers listed in this menu, the user must select the source device from which the controller data blocks are to be output. After selecting the source device, the menu shown in Fig. 6.31 prompts for selection of the listed data to be output.

			~ ~ ~ ~															 	
3	*	C	ប	Ť		Σ	9				1		8	2					Ξ
Ĩ																			Ϋ́
				C	\odot	N	F		\odot	C		÷.	Ň	5					Ţ
Σ		Ţ		\mathbb{S}	A		Р	<u>i.</u>	1		0		7	1	M	E			Ē
Ξ		З		Ρ	A	\sim	Α	M			÷.,	Ð	\mathbf{S}	3.	Ξ	Ν	-		 1.
Ī		4		R	5	9	i	A,	R	Ţ		Ċ	Н	A	R	-			<u>1</u>
ī																		V	Ξ
Z																		÷	ī

Fig. 6.31 Function selection output

In contrast to the rigid user guidance during incut, various operational procedures can be selected individually during output. After each operational step the program returns to this output menu. The BREAK or ENTER key branches from this menu to the storage prompts.

IMPORTANT NOTE:

When assigning parameters the selected dimensions are displayed initially and can be changed as during input. **Please note that modification of the characteristic does not cause the values previously entered for that physical unit to be changed,** so that it is possible for values which are outside the input range to be present. Example:

Oldnode	: 0% = 0 kp/cm
	100% = 300.0 kp/cm
Input	: 270.0 kp/cm
New node	: 0% = 0 kp/cm
	100% = 100.0 kp/cm

The value 270.0 remains as entered but now, instead of being converted by the IP to 90%, it is converted to a completely random modulo value since the inner limit has been exceeded.

.

==>The user must take full responsibility for modifications of the dimensional characterisitic during output.

6.2.3.1 Output printer

Entering "4" as the selection number in the output menu displays the print menu. This menu shown in Fig. 6.32 again offers the user various functions. From this menu it is possible to select the source device for the data to be printed. Selection of "1" displays the printer parameters on the PG screen.

6.2 PG (Programmer) Functions

* PRINTER OUTPUT 1 ĩ 1 I PRINT I 1 PARAMETER I P 8 I 2 I 1 3 1 P 2 5 2 1 SUBMODULE I 1 4 Ţ I Ť ī * SELECT FUNCTION +

Fig. 6.32 Print menu

6.2.3.1.1 Printer parameters

In the "Print parameters" menu (see Fig. 6.33) all parameters required for connecting up to various types of printer are grouped together.

	*	P B M W	RAAA	IUXI	R G T	T	R U T	P A M	A T · A	R E L	A I	MNC	E · R F	T	E	R	5 6 0	8 7 0	0 2 5 0	. — -	
1111		B T 1	U I 5	S T C	Y L	E	s 3	I B D	6 L 0	N 0	A C	Г. К б	0	: : 0			N N 1	0 0 2	0	0	I I I

Fig. 6.33 Print parameters

In the last display line the selection numbers "1" to "4" are assigned values for selecting the baud rate.

6.2.3.1.2 Print PG

After selecting "Print PG" by entering "2" no further sub-menu appears, except for the prompt for source of the list, as in "input PG". "Print PG" documents the current control loop in the PG. The documentation is printed in the following sequence: structure switch positions, sampling time, resulting processor loading and finally the parameters of the individual branches (see Section 6.5).

6.2.3.1.3 Print IP 252 / submodule

After selecting the "Print IP 252" or "Print submodule" function, the user has three alternatives (see menu "Print IP" Fig. 6.34).

Parameter list:

The parameter list documents a controller with structure switches, sampling time and branch parameters as in "Output PG" (see Section 6.5.).

Cross reference list:

The cross reference list documents the calling list of all inputs and outputs used in all the control loops so that multiple assignments can be detected and the wiring can be documented.

Complete printout:

The complete printout is a combination of the parameter list of all controllers available on the IP 252 or submodule and the cross reference list.

6.2 PG (Programmer) Functions



Fig. 6.34 "Print IP"

6.2.4 Transfer

The user selects this function by "4" in the base menu and can then select the source and destination of the transfer operation. The control loop parameters are transferred between the PG and the IP 252/submodule packed in a data block (DB). Each control loop is assigned a fixed DB number which however remains invisible to the user.

If the control loop is transferred to the IP 252 or submodule, which is already present at the destination, then the user is prompted as to whether he wants to overwrite the previous control loop. The same prompt occurs if transfer is carried out to the PG and a control loop data block is present there.

Two possible transfer menus are illustrated in Figs. 6.35 and 6.36.



Fig. 6.35 Transfer menu before scrolling



Fig. 6.36 Transfer menu after scrolling twice

6.2 PG (Programmer) Functions

6.2.5 Delete

This Delete function can be selected by the user by entering the number "5". After this, the Delete menu shown in Fig. 6.37 appears on the PG display.

1 * DELETE I Ι Ŧ ĩ P G 1 Ξ I 2 IP252 Ī 3 I SUBMODUL Ī I Ξ ĩ ţ. SELECT 1 I FUNCTION +

Fig. 6.37 Delete menu

After selecting "Delete IP 252" or "Delete submodule" the user is prompted by the PG to enter the number of the control loop to be deleted. In "Delete PG" the lines "2 Delete IP 252" and "3 Delete submodule" are displayed and in line 3 after the "1 Delete PG" a question mark is displayed (see Fig. 6.38). This question mark is a safety prompt and should be acknowledged by entering "1".



Fig. 6.38 Safety prompt: Delete PG

If "Delete submodule" and "Delete IP" are selected, the user is prompted by the PG to enter the number of the control loop to be deleted.

6.2.6 Special functions

The menu "Special functions" can be called up by the user by selecting the number "6". The menu which appears on the PG display is shown in Fig. 6.39.

SPECIAL I FUNCTION I * I I 1 0 D I 1 M E I 2 DEFAULTS Ĩ I I Ī I I I SELECT FUNCTION I I ¥

Fig. 6.39 Special functions menu

As described in the previous sections, one enters into the "Operating mode" or "Defaults" menu by entering the corresponding selection number.

6.2 PG (Programmer) Functions

6.2.6.1 Operating mode

The "Operating mode" menu controls both the general IP module RUN/STOP as well as the selective control loop enable. The operating mode menu is shown in Fig. 6.40. In the last line of the display the decimal keypad of the PG is assigned the following functions:

1 = YES 2 = NO 3 = RUN/STOP

The upper line shows the current module state whereas both lines underneath show whether the eight control loops in the IP modules are enabled or disabled.

 I ₹	*	M	0	ם	ε	:		I	P	-	S	T	0	p							I
Î	C E	N	N A	R B	:	1 N		2 N		3 N		4 N		5 N		6 ~		7 -		8	I I
I I T	Ε	N	A	B	L	=	Y	Ε	S		D	I	S	A	B	L	=	N	0		III
I		Y	Ε	s		N	0				R	<u>ย</u>	N							-	I

Fig. 6.40 Operating mode menu

After entering a selection number, a question mark appears after the selected function appears (e.g. RUN). This prompts the user to enter the selection number a second time. This safety check reduces the probability of incorrect operation.

If the module is in the STOP by software initiation, then it can be put in the RUN state by entering "3" twice in succession. The message text in the display changes from RUN to STOP. STOP appears in the last display line above the "3", i. e. the selection number "3" is assigned to another function.

In order to enable or disable one particular control loop the user must position the cursor to the point below the control loop number. Then he can change the enable/disable state of the particular control loop by pressing the selection number twice. The line which contains the message "ENAB" gives information about the current state of the particular controller, where Y stands for enabled and N for disabled or not used.

6.2.6.2 Defaults

The Defaults menu (see Fig. 6.41) is restricted to the prompts bus access YES or NO.

Bus access means in this case that the IP 252 not only uses the internal ADCs and DACs but also accesses the extended peripherals of the S5 bus. This has an effect on the syntax checking for the address assignments of the ADCs and DACs. Without bus access only the internal addresses 0 to 7 are possible, with bus access however the addresses 128 to 254 are possible.

This "direct bus access" is only possible with the PC 115 U!



Fig. 6.41 Defaults menu

6.2 PG (Programmer) Functions

6.2.7 Information

This menu is called by selecting number "7" as shown in Fig. 6.42.



Fig. 6.42 Information menu

6.2.7.1 Controller list

In this list the available control loops in the IP 252 and the submodule are listed. For each control loop the structure name and version number is displayed.

After selecting the controller list the menu shown in Fig. 6.43 appears in which the user must enter the operating mode (online/offline). This influences whether the IP 252 or the submodule is used in the lower submodule receptacle of the PG 615 as the source device for the list. Fig. 6.44 shows the actual controller list appearing after selection.



Fig. 6.43 Controller list / source selection

		****	 =	• - · -							 							
ž	÷		L.	Ī	S	÷		S	U	Ð	਼	\mathbf{D}	0					1
ī																		Ξ
Ī	R	ī.	\mathbb{S}	Ŧ	A	Ν	\mathbb{D}	£.	R	\mathbb{D}				1	c	G		ī
Ĭ	R	2	\mathbb{D}	Ĥ.	7	V	Ξ							ž	<u>.</u>	Ο		ĩ
Ì	R	3	\mathcal{D}	R	ï	\mathbf{V}	Ē							÷.	7	\odot		ï
Ξ	R	<u> </u>	\mathcal{D}	R	1	V	Ξ							1	a	0		1
Ë																	\lor	ĩ
ž]

Fig. 6.44 Controller list

6.2 PG (Programmer) Functions

6.2.7.2 SYSID

This function was introduced so that the system CPU could access its IPs (intelligent I/Os) and CPs (communications processors), and read the version number, the date of generation and the module designation for diagnostic purposes. If the "SYSID" functior is called up under the "Information" function, then the menu shown below in Fig. 6.45 is displayed.

I I I I I I	*	5 1 2	Y	5 0 0	I N F	D L F	I L	NI	EN	E		مر مر بر	 	 	***	I I I I I
I I I	*	S	E	L	E	C	T		M	0	D	E	 	 	+	I I I

Fig. 6.45 SYSID base menu

In this menu the user must decide whether he wants to work online or offline. Next, the actual SYSID mask, which is shown in Fig. 6.46, is displayed.

							· ·				 					 		
ī	×	Ξ	Y	Ξ	Σ	Ð												I
ì																		Ξ
Ι		i.	Ŧ.	\mathbf{B}		Ν	Ξ			Ē								Ξ
Ξ	Μ	0	D	U	<u>i</u>	Ы				20	1	9	-	\mathbb{Z}	Ē			Ξ
ī	V	Ы	R	S	Ξ	ē	N			2	Ŷ		2		\odot	В		Σ
Ι	D	A	Ŧ	Ε						T,								I
1																	V	ĭ
ī	Đ	Â	ī			Ρ	—	Ν	R									Ī
_											 					 	_	

Fig. 6.46 SYSID menu

Only the date is to be entered by the user in this screen form. The page number and the submodule version, in this case V1.3M, are displayed after scrolling down twice.

											 		~				
Ţ	¥	S	¥	S	Ţ	D											I
Ŧ																	. 7
1	Ŷ	Ε	R	Э	ĩ	О	Ν			ŧ.	V	. 	2	2	Q	B	ī
Ι	\mathbb{D}	A	Т	E						e t							1
Ξ	₽.	A	S	I1		Ν	R	-		5	2	5	Ξ				I
I	S	U	Ē	H		V	Ξ	R	S	2	V	-	1	æ	З		2
Ξ																	1
1	Ð	A	T			P	-	ţ.	R								- ī

Fig. 6.47 Second part of the SYSID menu

6.2 PG (Programmer) Functions

6.2.7.3 Faults/errors

This function enables error/fault diagnostics if, for example, the IP will not enter the RUN mode. Under normal conditions - no error - the following menu will be displayed:

-----* E R R C R Z Ī 1 1 I Î 3 Ĩ Ţ IN 19252 I ERROR N Ø I Î Ī Σ 1 Ξ

Fig. 6.48 Error form

The following messages are transferred from the IP 252 to the CPU control program for diagnostics purposes:

Errornumber decimal	Text on PG 615	Error caused by	Reaction of IP to error
00. 11. 12. 13. 14. 15.	No error on IP Hardware Hardware Hardware Hardware Hardware Hardware	Basic status: "No error on IP 252" Time-out (not analog module) Checksum of EPROMs incorrect Result of offset correction: Deviation of a DAC > 7 LSB Error in hardware diagnostics program: RAM Error in hardware diagnostics program: MUART	- "Stop" "Stop" "Stop" "Stop"
20.	Watchdog	Time-out	"Stop"
21.	Direct access	S5 bus not enabled by S5-CPU	"Stop"
22.	Analog section	Wire breakage at digital input (digital tacho)	"Stop"
23.	Analog section	Power failure in analog section	"Stop"
30.	PC on Stop	BASP activ	"Stop"
31.	Submodui	Wrong or no submodule in IP 252	"Stop"
50.	Analog module	Time-out or wire breakage in analog module	"Stop"
51.	Overload	IP 252 overloaded (timing conflict)	LED "F" flashing
70.	RUN / STOP switch	RUN / STOP switch on IP 252 set to "Stop"	"Stop"
71.	Software stop	Stop of IP 252 initiated by command from PG or PC	"Stop"

All the messages listed above are recognized by the IP 252 operating system and can be

- 1. scanned with the help of COM 252 for the PG 615 or COM REG for the PG 635/675/685/695 via the "Info" function in the "Errors" submenu, and
- fetched via RECEIVE 200 from a specific RAM area of the IP 252 (the dual-port RAM) by the CPU. The error bit in question is then
 reset via RESET 200. An error bit, once entered, will be automatically reset when the module goes from "STOP —> RUN".
 CONTROL 200 can be used to determine whether a new error bit has been entered by the IP 252, and therefore whether it is
 meaningful or not to call up a RECEIVE 200.

Generally, only the first message received is entered. The numbers 51 and 75 to 85 are exceptions: these messages are overwritten by all subsequent messages!

6.2 PG (Programmer) Functions

6.2.7.4 Processor loading

After selecting the "Processor loading" function, the menu shown in Fig. 6.49 appears. In this menu one decides whether online or offline operation is required. After this the actual control loop loading menu containing information about the individual control loops is displayed.

This function displays the processor loading caused by the individual control loops in the IP 252 or submodule on the processor of the IP 252 (depending on the selection online / offline). The total loading is given in the last line.

I	*	p	R	0	c	E	S	S	0	R		L	0	A	D		I
Î I		1 2		0	N F	L F	I L	N I	E N	E							Î I
I I																	I Í
I I	*	S	E	L	Ε	C	T		M	0.	D	E				-	I

Fig. 6.49 Controller loading / source selection

	×	2	R	O	С	ħ		Ō	A	D		s	U	В	1	0	p			
		C C	0 0	N N		R R	0	[LU LU	RR		42			mγ	m 17	%		
		C C	0 0	N N	T T	RR	0 0	. I 		ШШ	R R		34			4-4 	ea ea	%	.,	1-1 F-1 F
i i		`:"	0	1	Å.	5		L	0	A	Ð		5		1	0	8	%	×	1

Fig. 6.50 Controller loading

6.2.8 Controller test

The controller test function is selected by entering the selection number "8". It is used for operator communication and monitoring of the controller under online operation. In addition to the input and display of parameters, the controller test is also used for displaying bit variables (e. g. branch enable bits or limit value identifier bits), input values (e. g. PC setpoints) or intermediate variables (referred to as measuring points). All values are updated several times per second by the IP 252.

Forcing during controller test (--- key)

The cursor is not visible during the status display. If a parameter is to be modified in the RUN mode, the cyclic status request is interrupted by the FORCE key. The last display is frozen and the cursor appears in the first forceable field or in the last forced field in this screen. If no forceable field is available in the current screen, the PG searches for the first forceable field after the current screen. If no field is found, the old screen remains displayed and a corresponding fault message appears and the status is again cyclically requested. Otherwise the display scrolls until the first forceable field found appears on the display.

In the "Force" mode, the cursor can be moved upwards or downwards with the cursor keys as during parameter assignment with the restriction that positioning is only possible on forceable fields. If no forceable field is available in the direction of the cursor key, a fault message appears and cyclic updating is again started (cursor disappears).

If a parameter on which the cursor was positioned is to be changed, the desired value is input and the subfield ENTER key is pressed. The PG then transmits the new value to the IP 252, interrupts the forcing mode and returns to the status display mode.

Values which cannot be forced:

- * Addresses
- * Measuring points
- * Number of limit values
- * Interpolation/extrapolation node and setpoint numbers

When selecting the following parameters, there may be conflicts with the outer loop controller since it also accesses the same memory locations via the dual-port mechanism:

- * PC setpoints
- PC enable bits

6.3 List of Abbreviations used in the PG 615 Menus

	Advor
ADK	
ADC	Analog-to-digital converter
ANQ	Analogoutput
BRUI	Branch UI
C1	Controller 1
CLIST	Controller list
CNO	Controller number
CONT	Continuous-action controller
CR.W.TIME	Waiting time after carriage return
D1	Dimension 1
DAT	Date
DAC	Digital-to-analog converter
DLM	Danger limit
ENAB	Enable
HH.MM	Input format for hours/minutes
INP	Input
IP	Intelligent I/O module (IP is often used as an abbreviation for IP 252 in this manual)
IP-LOAD C1	IP loading due to controller 1
1	Lower
I EW TIME	Waiting time after line feed
I MAV	Limiting value
MAYLINES	Maximum number of lines
MOD	Submodule
MPG	Manual value PG (manipulated variable for manual intervention)
MS	Milliseconds
	Messuring point number
NORMDECE	Normalization of the decelerating current
	Operating mode
OUT	Output
DAD	Parameter assignment
	Parameter assignment
	Diant time constant
PEN-CONST	
PROCILOAD	Processor losating
PUSN	Position (in dimension designation)
5	Seconds Structure 1 (Joint controller DB)
51	Structure I (onve controller DR)
S2 ·	Structure 2 (standard controller Dry)
53	Structure 5 (drive controller with sell-setting DK5)
SEC	Seconds
SIEP	Step controller
STOR	Store
STRUC	Structuring (configuring)
SYSID	System identification
TINTERV	intervaltime
TLD	Total loading
15	Sampling time
TS>	increasing sampling time
TS<	Decreasing sampling time
U	Upper
WARNG	Warning limit
WR	Warmrestart
X'LM	Limit monitor

.

6.4 Error messages on the PG 615

Hardware messages

•

	•	
NO.	ERROR .	REMEDY
02	External RAM error	Replace PG
03	Internal RAM error	Replace PG
04	Buffer overflow	Repeat function
05	Parity error	Repeat function
06	Wirebreak	Repeat function
07	Time expired	Repeat function
		or disconnect PG connector temporarily
08	Unknown	Repeat function;
		a required disconnect PG connector temporarily
22	incorrect operating mode	Select correct operating mode;
		then repeat function
30	Block not available	
33	Usart fault	Repeat function;
		if required exchange PC or interface
44	Unknown message	Repeat function
		D (tal.
50	Wrong key	Press right to me and
51	Unknown command	Enter right command Key system must be as it as sitist
55	Key-operated switch	Key switch must be on it position
60	No information DB	
62	No description and text lists	
67	Range carnot be represented uniformity	
64	Conclude subfield	Ikey
65	Description list error	Enter controller once again (configure and
00	Description instances	assign parameters); it is not functioning
		property as it has been generated on the
		basis of an obsolete description list
66	No parameter in branch	·
67	Inadmissible number of steps/minimum pulse	
	duration	
68	No value in the direction of the arrow / on the	
	page can be forced	
69	Unknown measuring point	
72	Address not allowed	
73	Parameter overflow	Enter command with the correct parameter
85	Parameter cannot be forced	Acknowledge
87	Data in the selected format cannot be	
	represented	Change format
91	Submodule programming error	Delete controller and re-enter/
	-	replace submodule
92	Wrong submodule inserted	Identify submodule correctly
93	No space on the submodule	
95	No submodule inserted	

6.5 Output : Print PG

PRINT PG CONTR.: 02 **CONFIGUR.: DRIVE**

VERSION: 0.2 PAGE 01

1. Configuri	ng bits (structure switch	es):			
Branch 01:	Controller output	1	Branch 10:	Actual rev/min	1
	Conversion	0		Analog/pulse	1
Branch 02:	Friction	1		Filter	1
Branch 03:	Periph.vel+accel	1		Zoom display	1
Branch 04:	Increase loop gain	1	Branch 11:	Act. armature current	1
	Inject dia. signal	1		Signal injection	1
Branch 05:	Speed controller	1		Thermal monitor	1
Branch 06:	Set-up speed	1	Branch 12:	Limit monitor 1	1
Branch 07:	Creep speed	1	Branch 13:	Limit monitor 2	1
Branch 08:	Set rev/min	1	Branch 14:	Meas, socket 1	1
	Ramp-function generat Filter	tor 1 1	Branch 15:	Meas. socket 2	1
	Setpoint sequence	1	2. Sampling time/IP252 load:		
Branch 09:	Primary controller	1	1		
	B+/B	1	Sampl, time:	4 ms	
	ADC/input	1	IP252 load:	105%	
	Nact/PG scaler	1			

PRINT PG CONTR.: 01

CONFIGUR.: DRIVE VERSION: 0.2

3. Controller parameters:

3. Controlle	er parameters:					LOWEIMIT	-20.00%
Branch 01:	Controller output	NORMBRKG	0.00%			IOWL	0.00%
5.4.101.011	Controllor output	ADRDAC2	1			IUWL	0.00%
Branch 02:	Friction	FRICTION	0.00%			IOGL	0.00%
Branch 03:	Periph, vel + accel	STA. JACCL	0.00%			IUGL	0.00%
Branch 04:	Increase loop gain	STA. ILOOP	0.00%			SOGL	0.00%
		INJECT DIA, SIGN	AL			SUGL	0.00%
Branch 05:	Speed controller	KP	10.00			NACT/PG SCALE	2
		TN	200MS			SCALERCONST	80.00%
		TV	05	Branch 10:	Actual rev/min	ANALOG/PULSE	
		HIGHLIMIT	100.00%			REV/SEC	30.00
		LOWLIMIT	-100.00%			ST/100	5.00
		IOWD	0.00%			FILTER	
		IUWD	0.00%			TVZ	20MS
		IOGD	0.00%			ZOOM DISPLAY	
		IUGD	0.00%			STANDACT	100.00%
		SOGD	0.00%			CAL DISPL	0.00%
		SUGD	0.00%			ADR DAC1	
		START-UP SETP	0.00%			START-UPACT.	0.00%
Branch 06:	Set-up speed	REV/MIN	5.00%	Branch 11:	Act armature curr	ADRADC4	1
Branch 07:	Creep speed	REV/MIN	10.00%			SIGNAL INJECTIO	N
Branch 08:	Set rev/min	CONST SETP	22.00%			STA. I ARM	100.00%
		SETP SECT	100.00%			THERM MONITOR	ર
		ADR ADC6	2			THERM CONST	1.10HN
		RAMP GENERATC)R			THERM LIM.	89.00%
		TH	10S	Branch 12:	Limit monitor 1	NO. OF LIMITS	2
		TR	15S			MS. PT NO.	12
		INCREASE	100.00%			LIMIT1	1.00%
		FILTER				LIMIT2	-1.00%
		TVZ	20MS	Branch 13:	Limit monitor 2	NO. OF LIMITS	1
		SETPOINT SEQU	JENCE			MS. PT NO.	14
		ADR DAC5	1			LIMIT1	80.00%
Branch 09:	Primary controller	B+/B-		Branch 14:	Meas socket 1	MS.PTNO.	14
	·	ADC/KEY IN				ADR DAC 3	5
		CONST SETP	0.00%	Branch 15:	Meas socket 2	MS. PT NO.	12
		ADRADC1	3			ADR DAC4	6
		KP	5.00				
		TN	0S				
		τv	0S				
		HIGHLIMIT	20.00%				

•

6. COM 252/615 Instructions

6.5 Output : Print PG

PRINT PG	CONTR.: 01 CO	ONFIGUR.: STANDARD	VERSION: 0.3	PAGE: 01	
1. Configuri	ng bits (structure sv	vitches):			
Branch 01:	Controller output	1	Branch 02:	Actual value	1
	Cont/step	0		ADC/PULSE	0
	M. PG/ADC	0		Validity check	Ō
	Standard/upgrad	ded 1		Averaging	Õ
	Sep.d-comp. in	put 0		Polygon	1
	Disturbance inc	. 0	Branch 03:	Setpoint	1
	M.PG/ADC	0		ADC/input	1
	M.PG/ADC	0		Ramp generator	Ó
	Cont/"on"/"off	۲ 1		Smoothing	Ō
	2/3-step contr.	C	Branch 04:	Limit monitor 1	1
	Conditioning	Ö	Branch 05:	Limit monitor 2	Ó
	•		Branch 06:	Meas, socket 1	ŏ
			Branch 07:	Meas, socket 2	ō

2. Sampling time/IP 252 load

Sampl. time:	4 ms
IP252 load:	65%
•	

	PRINT	PG	CONTR
--	-------	----	-------

R.: 01 CONFIGUR.: STANDARD VERSION: 0.3 PAGE 02

3. Controller parameters:

Branch 01:	Controller output	CONT/STEP STANDARD/ UPGRADED M. PG ADC CONST. MAN H. LIMIT L. LIMIT	22% 100.00% 100.00%			POLYGON NR. VERTICES START VAL. CORNER ORDINATE 1 START-UP ACT	1 10.00% 2.00% 20.00% 0.00%
		KP TN TV CONT/"ON"/"OFF" TMIN ADF RSP 2/3 STEP CONTR.	5.00 1S 0S 1 4MS 1.00% 10.00%	Branch 03:	Setpoint	ADC INPUT NR. SETP. LINEAR T INTERVAL SETPOINT 1 SETPOINT 2 SHL SLL	2 1 0S 20.00% 0.00% 0.00%
Branch 02:	Actual value	ADR DAC1 ADC/PULSE ADR ADC2 H. WARNING L. WARNING H. DANG. LIM L. DANG. LIM	0 0.00% 0.00% 0.00% 0.00%	Branch 04:	Limit monitor 1	NR. LIMTS MÉAS PT NO. LIMIT VAL. 1	1 4 22.00%

SIEMENS

COM REG Programmer-Software

User's Guide

Order No. C79000-B8576-C388-02

3 3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.5.4 3.5.5 3.5.6 3.5.7 3.5.8 3.6 3.7 Projection the Controller Structure P64 . 4 9

TABLE OF CONTENTS

4.	Projecting the controller structure Kay	•
4.1	Processing the Controller FB	
4.2	<u>Preset</u>	5
4.3	Main Menu	j –
4.4	<u>Input</u>	t
4.4.1	Entering a Controller DB	J.
4.4.1.1	Controller Structuring	5
4.4.1.2	Scan Time)
4.4.1.3	Controller Behaviour and FB Number	3
4.4.1.4	CP526 Adaptation	
4.4.1.5	Input Characteristic	5
4.4.1.6	Parameter Input	3
4.4.1.7	Controller Branch)
4.4.1.8	Actual Value Branch	L
4.4.1.9	Setpoint Branch	2
4.4.1.10	Limit Monitor Branch4-2	3
4.4.1.11	Test Socket	4
4.4.1.12	Digital Addresses	5
4.4.2	Input of the Controller List	7
4.5	<u>Output</u>	0
4.6	<u>Transfer</u>	4
4.7	<u>Delete</u>	6
4.8	Special Functions	7
4.9	<u>Information</u>	9
4.10	Test	0

.

cting Controller Structures for IP252
<u>Menu</u>
turing
ing the Scan Time
oller Behaviour
fying the Controller Name and Area Name
fying the Dimension
eter Input
<u>t</u> 5-15
<u>fer</u>
<u>e</u> 5-20
<u>al Functions</u>
mation Functions on the IP252
<u>oller Test</u> 5-29

.

3 General Notes

3.1 Structure of the Masks

As in other SIMATIC S5 operator areas, the dialog between the user and COM REG is executed exclusively by means of masks. All the masks are structured basically the same:

- two headlines with information on the selected function and the block which is being processed
- 19 lines of working area
- three lines of function key menu for selecting functions and controlling the parameter input.

This structure is illustrated in the "Controller selection" mask. This mask appears immediately after selecting "COM REG" by means of the <Fl> / <Package> key. All existing COM REG packages are displayed.

XXXXX	******		*****	iciste :		i i i i	*****	didid	uuu	****	*****		*****	****	****	
*																*
*																*
×	Conta	юIJ	er sel	ect:												*
*										*-**	******					- *
*																*
*	The J	foll	oving	oper	ator I	outi	nes a	e av	ail <i>a</i> bl	le:						*
*	ان السنان ة		<u> </u>													*
*			.	-										_		*
*	con l	ÆG	ior th	e Æ	4 Cant	2011	er Sti	actu	re	•	C:55	OECK	28.01			*
*			£	050							<i>C-0</i> 5	~~~	0:53 77 - 77	DUEU. D	DX.GD	×
× -		REG	IOP IP	252	CTOSE		\overline{op} \overline{a}	IL TO I		e	6:55	UBLL	24.UN	9 5067	777 AM	×
~ ≁													0:3		DA.GED	, ,
÷																*
*																*
*																*
*					,											*
*	•															*
*																*
*																*
*											-					×
*																*
*																*
*	F 1	1	F 2	!	F 3	1	F 4	1	F 5	1	F 6	!	F 7	!	F 8	. *
*	REG.	1		1		I		!		1		!		!		×
*	R6 4	I	IP252	!		!		2		!		!		!	Break	*
*																×

In the "Controller selection" mask the user chooses the controller he wishes to work with using the COM software. For this purpose, the function keys offer the following options:

<F1> Controller structure R64
<F2> Closed-loop controller IP 252
<F8> Break

The assignment of the function keys $\langle Fl \rangle$ to $\langle F7 \rangle$ in the mask shown above depends on the existing packages.

After a module has been selected the preset mask is displayed.

To exit COM REG press the break key <F8>. Then the command interpreter is loaded which will display again all available packages. To exit S5-DOS press the function key <F8>. This command must be confirmed by activating the <Enter> key.

3.2 Selecting Functions

COM REG is operated by means of the alphanumeric keyboard, the cursor keys, the eight function keys, the <Break> key, the <Enter> key, and the <Hard copy> key. All other STEP5 specific keys are ineffective.

When you press an ineffective key the message "BLOCKED KEY" is displayed; afterwards you can correct the input. Keyboard entries are closed by pressing the <Carriage return>. After that the user is prompted to enter further data or, the next menu is automatically displayed.

COM REG is structured hierarchically, i. e. there are different levels on which the program may run. The upper level is the main menu. When the user selects a function from the main menu (for example output) a new menu is displayed from which the data that is to be output may be selected. When the user selects, for example, "PARAMETER" the third level is entered. The following diagram shows this in detail:

Main menu	Output	Parameter output
Input	+- Structuring	
Output	Scan time	
Transfer	- Response	+- Controller
Delete	+- Phys. dimension	+ Actual value
Special functions	+- Parameter	
Information		- Test socket
Test		 +- Digital peripheral

Normally a function is closed by pressing the function key $\langle F7 \rangle$ (Ready); then the program returns to the next higher level. The entries or changes made are stored. When a function is cancelled by pressing $\langle F8 \rangle$ the program returns to the next higher level without storing the entries or the changes. As with other operator areas the $\langle Break \rangle$ key and the $\langle Carriage$ return> are effective under COM REG. Often the $\langle Break \rangle$ key functions the same as $\langle F8 \rangle$ and the $\langle Enter \rangle$ key functions in the same way as $\langle F7 \rangle$.

When the hardcopy key is pressed the screen contents may be output at any time via a connected printed.
3.3 Entry Fields

You enter data into the entry fields by means of the alphanumeric keyboard and close the entries by pressing the <Enter> key. Before pressing this key you can move the cursor within the entry field and correct wrong entries. Before you start to enter data into the entry field the cursor is positioned in the leftmost position of the field. When the entry field is blank, data can be entered left-justified. After you have pressed the <Enter> key COM REG displays the entry rightjustified. When the entry field is not blank you can enter data in one of two ways:

- You enter the new value left-justified. Since the previous entry is still displayed, right-justified, it is not overwritten completely. A blank must follow the last character of the new entry so that COM REG can recognize it. After pressing the <Enter> key COM REG accepts the new value and displays it right-justified. In the following example the value "10.5" should be replaced by "9.5". (Blanks are represented by "_")

Before the entry is made: "_10.5" Before pressing the <Enter> key: "9.5_5" After pressing the <Enter> key: "_9.5"

- You overwrite the old value with the new one in such a way that the position of the decimal point is maintained, i. e. the new value is entered right-justified. The advantage of this method is that only those characters that really have to be changed are entered. In the previous example "10" is overwritten with "_9".

Before the entry is made: "10.5" Before pressing the <Enter> key: "_9.5" After pressing the <Enter> key: "_9.5"

When you wish to enter parameters of different time units or data types COM REG offers possible time units such as ms, s, hm or different data types such as IFW, XW, PW, FW in the function key menu, during completion of the entry field. The default unit can be changed by means of the appropriate function key before pressing the <Enter> key.

3.4 Types of Parameters and their Input Formats

There are different types of parameters under COM REG and for each type of parameter only particular input formats are allowed. In the following table all types of parameter are listed:

Type of Parameter	Dimension	Sign	Decimal places	Range
Controller no.		DO	0	1 - 8
DB no.	-	no	o	2 - 255
FB no.	-	no	0	0 - 255
Bit value	-	DO	0	0/1
Address	-	DO	Ο	0 — 254
Fixed point	-	yes	2	+/100.00
Percent value	÷	yes	2	+/-100.00
Times	IES	BO	1 0	0.0 - 999.9 0 - 9999
	sec	סת	3 2 1 0	0.000 - 9.999 0.00 - 99.99 0.0 - 999.9 0 - 9999
	hm	no	2	0.00 - 59.59
Determination of physical dimension	6 optional characters	yes	4 3 2 1 0	$\begin{array}{r} 0.0000 - 1.0000 \\ 0.000 - 10.000 \\ 0.00 - 100.00 \\ 0.0 - 1000.0 \\ 0 - 10000 \end{array}$
Dimension- dependent parameter	6 optional characters	yes	as determ. above	format determined above

Dimension-dependent parameters are parameters with the same unit as the values to be controlled, for example the setpoint value, the error signal, the setpoint value error limits, the processed actual value. For further information see chapter 4, section "Input/Entering a standard controller/Input characteristic".

3-4

.

3.5 Recommendations for the Procedure

You can project a controller by means of COM REG according to the steps described below:

- Enter the controller structure and parameters into a program file.
- Create the controller list (only for controller structure R64)
- Transfer the data blocks (and possibly the function blocks) from the program file to the module.
- Online test of the controller; optimize the parameters.
- Change the structure with "Output", if required, and test it again.
- Store the tested controller data block in the program file.
- Program the data blocks in EPROMs, if required.
- For documentation, print the controller structure and parameters.

3.5.1 Entering a Controller

In order to structure a controller the "INFUT"-function is selected from the main menu by pressing function key <Fl>. In order not to lose any data, in the event of interference, it is advisable to initially enter controller data blocks into a file and not send them directly to the module. When you enter data COM REG guides you with masks so that you can enter the data in a suitable order:

- structuring
- determining the sampling time $\frac{1}{2}$)
- determining the controller response
- determining the physical dimension
- parameterizing the branches and modules that were switched on during structuring

When a controller is being entered no values are preset by COM REG in order to avoid unintended controller functions being activated. For an appropriate parameterization of controller structure R64 it is necessary to enter values > 0 for the following parameters:

- Scan time 1)
- Time base of the controller list
- Upper limit (of the controller)
- Lower limit (of the controller)
- Positive increment limit
- Negative increment limit
- Adjustment factor on a continuous controller with pulse/pause output
- Gain of the actuator adjustment
- Minimum pulse duration on a step or continuous controller with pulse/pause output
- Number of vertices of the polygon curve
- Distance between the vertices of the polygon curve
- Number of setpoints of the setpoint sequence
- Filter time constant
- Increase at the ramp-function generator
- Number of limit values of the limit monitors
- Measuring point number for limit monitors and test sockets

1) Here, 'sampling time' and 'scan time' have the same meaning

3.5.2 Creating the Controller List (only for R64)

The system program of the processor must be informed in the reserved data block DB2 in which sequence each controller is called. Therefore, after the creation of the data blocks, each of which contains a controller structure, the controller list must be created by COM REG.

3.5.3 Transfer to the Module

In order to be able to test the controller the data block should be transferred from the file to the module using the function <F4> "TRANSFER". When working with controller structure R64 the function block (FB102) and the controller list (DB2) must be transferred along with the data block in which the controller structure is stored.

3.5.4 Online Test of the Controller

After starting the PC the controller can be tested by means of the function $\langle F8 \rangle$ "TEST". It is recommended to ensure that the controller receives the correct values from the input module by selecting a test point table where the different test point values are visible at a glance.

You can optimize the parameters online during the controller test by overwriting the current parameter using the function "FORCE".

3.5.5 Changing the Structure

Since only the parameters may be changed during test you have to exit the test and select the function $\langle F2 \rangle$ "OUTPUT" in order to change the structure. It is reasonable to change the data blocks at the module (in STOP state) since it is there that the parameter changes, resulting from test, will be accepted, in contrary to the data block on file. After a structure has been changed the processor must be restarted. The user may now change the masks completed by "INPUT". In contrary to input, the user won't have to follow the complete sequence of masks, but may select directly the masks to be changed. The "Test" and "Change" steps are repeated until the desired controller characteristics are obtained.

3.5.6 Transferring to a File

After the test all data blocks that have been changed should be saved in the file using the function <F4> "TRANSFER".

3.5.7 Programming the EPROMS

When you work with the IP252, COM REG offers the possibility to program the created data blocks into EPROMs using the function <F4> "TRANSFER". When using the "controller structure R64" the programming of EPROMs is only possible using the STEP5 program package.

3.5.8 Documentation

After you have finished projecting the controller, the structures and parameters should be printed. To do this, select <F8> "PRINT OUTFUT" using the <F2> key. In addition to the parameters, a cross reference list with the input/output modules used by each controller can be printed.

3.6 Possible Sources of Errors

This section attempts to list all possible problems and sources of errors so that you may avoid them after having studied this section.

- If there are notes on the delivered program version at the beginning of this manual, please pay attention to the remarks given!
- A valid filename should be preset when blocks are to be read from or written onto floppy/hard disk. The valid form of a filename is: "X:YZZZZZST.S5D" where "X" is a valid drive name (e.g. "A"), "Y" is a capital letter and "Z" a capital letter or a digit.
 When you do not enter a filename or when you enter one incorrectly COM REG cancels the access to the floppy/hard disk and displays the message "ERROR EXTERNAL STORAGE". If this error occurs when you are writing a data block this block can be saved because the data is still in the "programmer" medium, although the input medium "FILE" was selected. You can save this data block from the programmer by transferring it into a valid file by means of the function "TRANSFER".
- When you work with the controller structure R64 and the IP252 you should store the data block for both devices in different files so that they are not mixed unintentionally!
- After disconnecting and reconnecting the cable between PG and PC, when a power failure on the PC occurs, or following a cold restart of the R-Processor a transfer error occurs that is detected during the next communication between PG and PC. COM REG then cancels the transfer and displays the message "PC <-> PG TRANSFER ERROR". When the cancelled function is called again the connection may be established.
- In order to increase data security each data block is almost always simultaneously sent to the PG storage as you process a data block (input, output, transfer). It is this PG storage that always contains the last data block processed, even if it

was input to the module or into a file. When you cancel the input or output function unintentionally the PG storage retains the data block until you work on a different one; therefore the block can be saved by transferring it from the PG to the module or the file.

- The input function offers "PG" as the target for a data block. Because of the characteristics of the PG storage mentioned above this data block is overwritten without warning when you work on another DB. Therefore you are advised against selecting the PG as destination for input!
- When you cancel the function "OUTPUT" (except "OUTPUT/PARA-METER") not only the output of the mask but also output of the complete data block is cancelled with the result that all other changes (e. g. parameters) are lost. This block can only be saved by means of the PG storage mentioned above.
- The encoding switch of the printer PT88 should be set as it was when the printer was delivered, i. e. all switches "ON".

Note: An incorrect printout indicates that the parity of the printer interface is not set correctly.

3.7 Checklist for Troubleshooting

The following list contains the most frequent causes of the most important possible user errors, from call of COM REG to controller test.

PCs are highly complex, high performance devices where many functions must run correctly at the same time, in particular in the multitasking mode, in order to realize the required action. The large number of available functions may lead to a large number of possible operator errors. It is therefore reasonable to restrict the troubleshooting of particularly stubborn and apparently inexplicable faults to the necessary modules and functions. Experience has shown that faults are not necessarily found in the function where they appear but in a different one.

- Does the floppy/hard disk contain all tools and drivers reguired?
- Were all tools and drivers taken from the same ZEFU package?
- Does the floppy/hard disk contain all COM REG files?
- Were all COM REG files taken from the same COM REG package?

You cannot exit a COM REG mask

- Is there still a wrong entry in the input field (e.g. entry of time base or determination of input characteristic)?
- Is it possible to leave the mask by pressing the <Break> key or the <Enter> key?
- Is the keyboard locked with the key switch?

Problems when working with the program file

- Is the name of the default program file in the correct format?
- Is there enough space on the floppy/hard disk?
- Is the attribute of the selected program file "Read only"?
- Is the selected program file stored in a different user area? (User areas can read files with the attribute "SYS" from user 0 but cannot write into them)
- Is the disk formatted?
- Is the disk drive closed?

Problem when accessing the module

- Is the default of COM REG "Online"?
- Is the PC supplied with power?
- Is the module plugged in?
- Is the cable connection between the PC and the PG correct?
- Is the connection cable servicable?
- Are the correct \$5DOS drivers used?

The following module-specific notes refer to the controller structure R64:

Following cold restart, the processor does not enter the RUN mode

- For multiprocessing: Is there a valid DB1?
- For multiprocessing: Is the coordinator installed? Are all jumpers set correctly? Is the correct mode set?
- Is the controller function block missing?
- Is a data block that was entered in the controller list missing?
- Do all accessed input/output modules exist? (Print out cross reference list!)
- Is the correct base address set for all modules?
- Do all modules receive the enable and supply voltage required?
- Are the modules plugged in correctly?

Chapter 5 in which the controller structure R64 is described gives information on how controller faults (and acknowledgement delay on controllers) can be identified and evaluated. The processor is in the 'RUN' mode but the controller does not function correctly. Then refer to the following checklist:

- After any transfer/change on the module a restart must be carried out
- The controller must be entered in the controller list
- The controller must be enabled (see Special functions/Controller processing)
- If you entered an address in digital inputs: Was this entry supplied with meaningful values (by STEP5 programs, CP, or switch)? E.g., flagwords must be filled with values by the CP or the STEP5 program, special switches connected with I/O modules. Special attention is to be paid to the position of the bit values for "Inhibit controller", "Final position ON achieved", "Final position OFF achieved", "Manual operation", and "Maintain regulating variable constant".
- The bits mentioned above could have been set in test.
- Are all parameters preset with meaningful values? (see chapter "Entering a controller")
- The address of an ADC (DAC) may not be maintained in a switched off branch. (You should activate the appropriate branch using the structure switch to check it!)
- Do the input/output modules work correctly? Were they parameterized for the correct range?
- Do the input/output modules work with the correct data format? (Negative values must be represented in two's complement!)
- Does a STEP5 program describe an incorrect data word in the controller data block?

Values entered during the test are not accepted or overwritten

- Not all parameters may be changed during the test!
- Were the parameters entered in the correct format?
- Was an input made with the addressing for the digital inputs? Then the digital inputs cannot be controlled during the test!

4 Projecting the Controller Structure R64

4.1 Processing the Controller FB

The processor executing the control process is a word processing control processor that recognizes the common STEP5 functions and organization blocks (OB1, OB13, etc.).

Only when data block DB2 (controller list) containing usable data is available, following restart, will the time-controlled call-up cycle of the controllers be started by the system program. Each controller is represented by a data block. The system program receives information from the controller list as to which controller is called with which scan time. When calling, the appropriate data block is selected. In data word 0 the number of the function block, which contains the control algorithm (e.g. 102 for the controller structure R64) is entered. This function block which is called by the system program processes the projected controller structure using the data in the data block. During this procedure all input values (setpoint, actual value etc.) can be taken from the data block. The computed output values (e.g. regulating variable) are stored in the data block. The process image (takes input values from the peripheral to the data block and output values from the data block to the peripheral) is produced by the system program, if there is an address given in the appropriate parameters. The input/output values can also be supplied by a STEP5 program. In this case no addresses may be allocated with the respective parameters so that the system program does not execute a process image for these parameters. The function block that contains the controller struc-ture must exist only once for all controllers because all controller specific data is stored in the data block.



Those times not marked for controller processing are available to the STEP5 program. During these times, optional STEP5 programs may run to process input and output values of controllers. Thus multi-loop control systems may be created.

The higher the processor load, i. e. the more controllers that are entered in the controller list, the longer the cycle time of the STEP5 program. The STEP5 programs run asynchronically compared with the controllers. The following blocks must be available in order to enable a control procedure:

-	DB 2	controlle	r list		
-	DB x	a control	ler data blo	ock ($3 \leq \pi$	< 255)
-	FB 10:	2 function	block with t	the control	algorithm

Since a STEP5 program always runs in the background (idle cycle if no program was input) the operating system executes the process image for the digital peripherals (PB 0 ... PB 127). When the control procedure uses input/output devices whose addresses are less than 128, the process image of the STEP5 program overwrites their process images. In order to avoid this a DB 1 that does not assign input or output to the STEP5 program should be entered in the processor. In order to execute a control procedure without STEP5 software and without any knowledge of STEP5, a "dummy DB1" which prevents the cyclic STEP5 program from accessing peripheral addresses < 128 is delivered together with the controller structure R64.

- Note: The file "REGR64ST.S5D" contains the control algorithm as function block FB102. When you already use an FB102 on your system you can assign another block number to the delivered one using COM REG or "LAD CSF STL". You should enter this new name in the controller data block.
 - All changes to the structure and the controller list are transferred correctly only when the processor is restarted. Controllers must not be changed using the function "OUTPUT", during processing! Only those changes that the function "TEST" offers are permitted. Before changing the structure the processor must be brought to the "STOP" mode in order to accept the changes afterwards by means of the function "RESTART".
 - In the following sections the processor is also called "module" following the conventions of COM REG.

You can find more detailed information on the processor and its system program in the User's Guide for the processor and in the description of the controller structure R64.

Please pay particular attention to the application example given in the controller structure R64 description and to the explanation of all terms used by CON REG!

4-2

4.2 Preset

After S5DOS is started and COM REG is selected (see section "Starting COM REG") COM REG displays the preset mask.

× አ * : R-Proc. Struct. : ×. Module * Presetting Source/Dest.: Block : ×. × * × * × × ź * Offline × Mode: ÷ × Online s. ÷ × × ż × Product: * controller structure R64 ź × * * × * Program file: ST.SD × × × × × * × * × * * × × ÷ × ± ź × F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 ÷ * 1 1 ! ! ÷ 1 ! Program ! * ! ÷ Offline ! Online ! ! ! file ! Ready ! Break ÷ ÷

Select the operating mode and the program file from the Preset mask.

- "ONLINE" means that the PG can communicate directly with the module. You can select this operating mode only when the module is ready to operate and when it is connected with the PG. In the online mode, controllers can be projected directly to the module.
 If no PC is provided, the controller data blocks can be created using COM REG and stored in a program file. In this case, you should select the operating mode "OFFLINE".
- COM REG can store data and function blocks in a program file. All following accesses to external storage (floppy or hard disk) refer to the blocks in the specified program file. You can enter the program file name after you have pressed the <F6> key. The format of the filename is "X:YZZZZST.S5D" where "X" is the drive name (e. g. "A:", "B:", or "C:"), "Y" is an upper case and "Z" an upper case letter or a digit. The name should have the number of characters specified above, otherwise it is filled with "@". The entry is completed with <CR>.

Example: "B:KILN02ST.STD" The name of the program file should refer to the project. In the specified program file, STEP5 DB, FB and controller DB and FB can be stored together.

By pressing the function key $\langle F7 \rangle$ you can exit the preset mask and enter the main menu. To return to the module selection press $\langle F8 \rangle$. B8576388-02

.

4.3 Main Menu

		******	*****	*****
*				*
*		Module :	R-Proc. Struct.	: *
* FUNCTION-	SELECT	Same/Dest ·	Block	· *
*				• •••••• *
*				*
*				*
*				*
*				* *
*				~
- -				*
				*
~ *				*
*				× .
*				*
*				*
*				×
*				×
*				*
*				*
*				*
*				×
*				*
*				*
*				*
* F1 ! F2	I F3 ! 1	F4 ! F5	! F6 !]	F7 ! F8 *
* !	I I	!	!Special !	! *
* Input ! Output	! Test !Tra	sfer ! Delete	!function ! In	nfo ! Break *
*				*
The main menu is t you can select the	the highest : e following	mask level (functions:	of COM REG. F	rom there
input .	- enter the - enter the	controller controller	data blocks list	
output	- change th - change th - print the - print the	e existing e existing controller cross refe	controller da controller li structure rence list	ta blocks st
TEST	- test cont ing, moni	rollers onl toring and	ine: starting changing the	-up, operat- parameters
TRANSFER	- transfer between t program f	the data bl the module (tile and blo	ocks and fund programmable ck memory of	tion blocks controller), the PG
DELETE	- delete da and progr - delete th	ita and func cam file ne program f	tion blocks i	in the module
SPECIAL FUNCTIONS	- cold rest - warm rest - stop the - compress	tart of the tart of the processor the data bl	processor processor locks in the j	processor

4-5

.

-	change the	presetting
-	controller	processing

INFO

- list of contents of all control loops on the module, program file or submodule
 SYSID module
- SYSID submodule (frame number, version)

· .

4.4 Input

Using the function "INPUT" you can project controllers by creating a controller data block. Additionally a controller list (DB2) can be created using the function "INPUT".

After selection of the function "INPUT" by pressing the function key <Fl> the main menu offers the possible destinations where entries may be stored automatically:

<Fl> program file
<F4> module
<F5> programmer (PG)

- Note: It is advisable, even in online mode, that the entries are stored in the program file first and then transferred to the module so that in the case of disturbances at the PC (e. g. unintentional removal of the module etc.), the data is still available.
 - You should never enter the data directly into the PG because its data block storage can only hold one block, as described by STEP5. The block stored in the PG is lost without warning when you work on the next one (e. g. input, output, transfer).

In the following mask input of a controller data block and a controller list is offered:

<Fl> controller data block
<F8> controller list

It is only realistic to create a controller list after the creation of all controller data blocks. Following the input of a controller data block or the controller list, described below, the mask is displayed again so that you can make further entries.

The function "INPUT" is terminated by pressing the Break key!

Note: If COM REG realizes that an entered data block already exists on the specified destination medium the following question is displayed: "OVERWRITE EXISTING DATA BLOCK? (Y/N)". If you do not wish to overwrite the existing data block, you can save the newly created one. It still exists in the PG memory even though you specified the program file or the module as destination. In order to save the new data block enter "N" and copy the data block from the PG to the program file or to the module by means of the function "Transfer". The data block number may also be changed during this procedure.

4.4.1 Entering a Controller DB

The first step on entering a controller DB consists of specifying a data block number between 3 and 255. A controller DB entry is generally carried out in a linear way, i. e. all inputs are requested one after the other, without branching, in the form of masks. Entries are offered in the following order:

- entry of structure
- entry of scan time
- entry of controller behaviour
- entry of function block number
- entry of controller and area name for CP526
- definition of dimensions and numerical range
- parameterization of selected branches
- Note: Parameterization offers only those branches and modules that have been selected during the preceding structuring operation. If you realize during parameterization that you have forgotten a module when structuring the controller, exit the input and change the structure using "OUTPUT", in order to be able to parameterize the desired module.

4.4.1.1 Controller Structuring

After entering the data block number the structuring mask is displayed. By means of the structuring function, you can establish an individually required controller structure by setting the structure-switches. Based on the given primary structure you can activate specific controller branches.

The structure-switches have the functions of either on/off or change-over switches. The switches can only be set by entering "0" or "1". In case of on/off switches (e. g. "ramp-function generator"), entry of "1" causes the module to be activated. When entering "0" the module remains switched off. Changeover switches are marked in the text by a slash "/" (e. g. "continuous/step"), where one of two selections is possible: "0" for the alternative preceeding the slash or "1" for the alternative following the slash.

* * * *	Input Module : R-Proc. Struct. : Control. STRUCTURING Source/Dest.: File Block : DB 003	* * * *
*		*
*	1: Controller 1 2: Actual value 1	*
*	Continuous/Step 0 Validity check 0	*
*	Manual value PG/ADC 0 Filter actual value 0	×
×	Analog/Digital output 0 Polypon anve 0	*
×	Standard/Upgraded 0	×
*	Separate D-input 0	*
*	Interference input 0	*
*	Manual value PG/ADC 0	×
*	Manual value PG/ADC 0	×
¥	Cant./mark-space 0	*
*	2-/3 Point controller 0	*
*	Anal./Dig. antput 0	*
*	Anal./Dig. cutput 0	*
*	Actuator adjustment 0	×
*		×
*		*
*		×
*	F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8	×
*	!!!!Scroll !Scroll !!!!	*
*	!!!up !down ! Help ! Ready ! Break	*
*		×

After each entry of "0" or "1" the cursor shows the next logical switch, i. e. only switches of branches that have been activated can be moved. Thus, you are spared unnecessary and confusing entries. If you select, for example, the continuous controller "standard" by '0' the cursor will never point to the item 'interference input' since the latter is optional only for the upgraded controller.

The cursor may also be moved to the respective switches using the four cursor keys. Since the list of switches is longer than the available space, the list can be scrolled up or down using the function keys $\langle F4 \rangle$ and $\langle F5 \rangle$.

- Notes: If the switch indicated by the cursor position is preset to "0" and you do not wish to change it, you are nevertheless recommended to enter "0". As a result, the cursor is positioned to the next logical switch by the program. Entering the digits one or zero exclusively prevents you from actuating a switch several times or not at all. If you move the cursor using the cursor keys you do this without prompting from the program!
 - The change-over switches "Manual Value PG/ADC" and "Analog/Digital Output" are given several times in the list for reasons of program structure. However, COM REG sets the cursor to the respective switch only once, depending on the specified structure.

- The branches "Controller", "Actual Value" and "Digital Addresses" cannot be switched off, thus they are present in each controller.
- When structuring you can only set structure-switches, digital inputs may not be set. Relays can be controlled during online test only.

In order to show the relationships between the structuring mask and the switches of the controller block diagram, a list with the corresponding assignments is provided in the description of the controller structure R64 (chapter 3, Tables).

Structuring operations are terminated by pressing the function key <F7> after which the next entry mask is displayed. Entry can be cancelled by pressing <F8>; all preceding entries are lost.

Note: If the entry is not cancelled during structuring but at a later point in time, COM REG attempts to store the data block along with previous entries at the destination medium! Only if a data block with the same number exists the question "Block x overwrite (Y/N)" is displayed.

4.4.1.2 Scan Time

The "scan time" mask enables you to enter individual scan times for each controller.

The scan time is the period of time in which the input values (actual value, setpoint, etc.) are read in once and the output values (e. g. manipulated variable, limit) are evaluated and output to the process.

xxx	tiddicki dicki ddicki	*****	×
×			*
×	Input	Module : R-Proc. Struct. : Control.	*
*	SCAN-TIME	Source/Dest.: File Block : DB 003	*
*	*****		×
*			*
×			*
*			*
*	Convent :	For the quesi-continuous controller design the	*
×		recommended scanning time value is 10% of the	×
*		dominating time constant of the controlled	*
*		systen.	×
*		The scanning time for the R-Proc. is a multiple	*
*		of 10 ms and may not be less than 20 ms.	×
×			×
*			×
*	Scan time:	100 ms	≍
*			×
*			×
¥			*
*			×
*			×
*			*
*			*
*	F1 ! F2 !	F3 ! F4 ! F5 ! F6 ! F7 ! F8	×
*	1 1	1 1 1 1	*
*	! Input !	!!!!Ready !Break	×
*			*

The scan time may be entered after pressing the function key <F2>. The notes on the sequence of keys during entry, given in the section "Input fields" should be observed. The following points are important for the numerical value:

- In the quasi-continuous controller outline, the recommended scan time value amounts to 10% of the dominating time constant of the system to be controlled.
- The scan time must be an integer multiple of 10 ms, i.e. each at least 20 ms.
- For step controllers and continuous controllers with pulse/ pause output, the scan time must be an integer multiple of the minimum puls duration.
- A processor can process a maximum of eight different scan times.
- The smaller the scan time the higher the processor load. Therefore, fewer controllers can be processed at the same time. In other words the cycle time of a STEP5 program in the background is becoming longer.
- In the controller list which is to be entered later, the maximum common divisor of the scan times of all continuous controllers must be entered as time base. If an unusual value is specified for the scan time it should either be corrected later, or the time base should be selected to be unnecessarily

4-11

small causing an increased processor load and STEP5 programs to be processed more slowly.

(It is not possible, for example, to enter a controller with a scan time of 30 ms and another with a scan time of 50 ms into the controller list at the same time; the maximum common divisor is 10 ms while the minimum time base must be 20 ms.)

- After changing the scan time the controller DB in DB2 must be switched off, then on again. Then, a cold restart is to be executed for the processor. (Further information can be found in the description of the controller list and the controller structure R64.)

Use function key <F7> to terminate entry of scan time and step to the next entry mask. Entry may be cancelled by pressing <F8>; the data block is then created.

4.4.1.3 Controller Behaviour and FB Humber

This mask requires four entries. The cursor may be moved by use of the keys <cursor up> and <cursor down>. Yes/no entries are to be made by means of the function keys <Fl> and <F3>. The function block number should be entered via the keyboard and terminated by pressing the <Carriage Return>.

***	*****	isisis i	tricicicio :	ktekt	kisisisi	bbb	kishishi	tobbl	kikiki	cicici	i de la con tra	kkk	ide le	ideki d	***		****
×																	*
*	Input						Hoo	ule	:	R-P	roc. S	tru	zt.	: Co	nt i	ol.	*
*							Sa	rce/.	Dest.:	File	e B	loci	c	: DB	\$	003	*
*																	*
*																	*
*																	*
*	Cntl	Be	haviou	r: -													*
*	****																*
*		If	the an	tl .	is not	ope	ratio	al									*
*		the	e cutpu	ts a	re set	an .	zero:				Ĭes	5					*
*																	*
*		The	e updat	ing	of the	000	trolle	rα	tpt								*
*		fol	lows i	nneo	. the	cant	rolle	r ope	ratio	2.	No						*
*																	*
*		Mat	ch fa	mat	to mea	suri	ng ra	nge 4	4 - 20	mА							*
*		(fc	or modu	les	withou	t de	tchin	g):			No						*
*	_			_													×
*	Tub	t of	FB-Nu	mber													*
*					••			_				-					*
*		The	e conta	:011e	r stru	ctur	e R6 4	īs :	in FB:		()					*
*																	*
*																	*
*			- •				- /	-				-	_				*
*	F 1	1	FZ	1	F 3	1	<u>F</u> 4	1	F 5	!	F 6	!	f		1	FB	*
*		1		1		1		!		!		1	-		1		*
*	Ies	Į		1	NO	!		1		!		1	Re	zay	ţ	break	*
* .	***	lafat_1-		J. F. F_F_			F_4_4_F_4			<i></i>			t. 7_1				*

With the PG you can switch on and off individual controllers during operation without influencing the other controllers (Special functions/controller enable). For this status and for the "STOP" status of the processor you can specify, with the first entry, if in case of a controller stop all outputs of the controller should be set to zero or if they are to remain in the same states as before the controller stop.

By means of the second entry, you may specify whether the controller output is to be updated immediately following the controller processing, or time controlled, i. e. together with the controller input.

In the first case, dead time is short but not constant due to a variable program execution time. In the second case, dead time is constant but of the same length as the scan time. This entry is relevant for those controlled systems where the time constant is about the same duration as the scan time. You then have to decide which entry to select, depending on the controlled system.

With the analog input modules 6ES5-460-4U and 6ES5-465-4U, the

measuring range 4 ... 20 mA is not mapped to 0 ... 100%, but to 25 (1000H) ... 125% (5000H). You may select a suitable adaptation via the controller. 25% are then subtracted from all ADC input values of this controller.

Entering the function block number informs the processor which function block contains the control algorithm. Therefore this entry is mandatory. (The controller structure R64 is supplied with the function block number 102.)

Press the function key $\langle F7 \rangle$ to terminate this entry and step on to the next entry mask. Entry can be cancelled by use of $\langle F8 \rangle$; the data block is then created.

4.4.1.4 CP526 Adaptation

kit		
*		*
*	Input	Module : R-Proc. Struct. : Control. *
*		Saurce/Dest.: File Block : DB 003 *
*		×
*		*
*	Connent:	*
*		*
×	If the controlle	r is to be operated and observed using the CP526, *
×	the symbolic gro	up and controller name for the display of the CP526 *
*	should be given.	*
*		*
*		*
*		Controller name: CONTR_1 *
*		*
*		Group name: GROUP_1 *
*		*
*		*
×		*
*		*
*		*
*		*
*		*
×		*
*	F1 ! F2 !	!F3 !F4 !F5 !F6 !F7 !F8 *
*	!	!!!!!!!
*	1	!!!!!!!!Ready!Break *
×		*
**	and the second second second second second second second second second second second second second second secon	***************************************

This mask should be completed only if you wish to operate and monitor the controller using CP526. Entries for controller and area name are used for display building of CP526 and they are stored in the data words 192 .. 199 of the data block. The entry comprises of eight characters maximum; letters, digits, spaces and underscores (" ") are allowed.

Press the function key $\langle F7 \rangle$ to conclude the entry and go on to the next entry mask. The entry may be cancelled by pressing $\langle F8 \rangle$; the data block is then created.

4.4.1.5 Input Characteristic

Analog input/output modules work with normalized signals, e. g. with 4..20 mA for the analog part and with the range of values of 0000h...4000h on the digital part. With a temperature of 300 ° C a transducer provides a current of 12 mA. The analog input module transforms this current into a hexadecimal value, e. g. 2000h. This is the value that the controller structure R64 receives from the analog input. In order to work with COM REG using the actual numerical values and units you should tell the controller by means of this mask how to interpret the hexadecimal value of 2000h, i. e. the characteristic of the input range should be determined.

The controller structure R64 assumes that the input/output modules represent the positive range of values of 0..100% as digital value of 0000h..4000h. Negative values are expected in two's complement (for 4...20 mA = 1000U...5000U see chapter 4.4.1.3).

Three entries are required in order to specify the characteristic:

- physical dimension (6 characters maximum)
- numerical value of the controlled condition to be provided 0 % (=0000h) by the controller in the data format
- numerical value of the controlled condition to be provided 100 % (=4000h) by the controller in the data format
- Notes: Many analog input/output modules have a resolution of 2048 units. On the digital part the modules work with 16-bitwords where the three least significant bits are not evaluated or set, i. e. the units that correspond to the analog value are shifted 3 bits to the left (multiplied by 8). Therefore, for a resolution of 2048 units, on the digital part is represented by 16384, corresponding to 4000h.

Example	1:	range of actual value:	-50	150 Degr_C
		transducer provides	4	20 mA
		analog input provides	0000h	4000h
			0	2048 units
		controller interprets	0 %	100 %
		During the work with COM REG,	in the	initial position
		the following entries (in ita	lics) ag	ppl y :
		Dimension D1 · Dear C		

0	Percent	corresp.	-50.0	Degr_C
100	Percent	corresp.	150.0	Degr_C

	SOLICE/VEST		CK : 115 003
Input of desired physics	l dimension:		
Dimension DI: DEGR_C	ł		
0 Percent corresp	50.0 DECR_C		
100 Percent corresp	. 150.0 DECR_C		
F1 ! F2 ! F3	! F4 ! F2	7 I F6 -	: F7 : F0

Both input values that specify the characteristic of the input range determine the number of decimal places with which all dimension-dependent parameters are input and output. The following values apply for the valid input range:

0.0000 - 1.0000 0.000 - 10.000 0.00 - 100.00 0.0 - 1000.0 0 - 10000

The five formats, shown above, have the maximum resolution, i. e. the greatest possible number of decimal places. The user may ignore a part of the resolution by specifying less decimal places than permitted for this format. For example 1, the entry of -50..150 Degr_C would also be correct. Since most of the analog input modules can also process negative current and voltages the input range in example 1 is -250..150 Degr_C.

Note: - The algorithm specified in the input characteristic, with which the controller is to process the input/output, is valid for all dimension dependent parameters. Therefore, all input/output modules should have the same data format.

- When a digit whose format is not mentioned in the list above, is entered for the 0 % or 100 % values, the entry cannot be completed by CGR>, CFD>, CFS>, the Center> key or the CBreak> key. Only after correction of the format is further processing possible.

- For all further entries of dimension dependent parameters the format described must be kept. On the other hand, the format or the numbers of decimal places cannot be modified after the entry of the parameters without modifying all dimension dependent parameters!

By pressing the function key <7> the entry is completed and the next input mask is displayed. You can break the input procedure of pressing <76>; then the data block is filed.

4.4.1.6 Parameter Input

***	***************************************	*
*		×
×	Input Module : R-Proc. Struct. : Control.	×
*	PARAMETER Source/Dest.: File Block : DB 003	*
*		×
¥		*
*		*
*	1: Controller 2: Actual value	*
×		×
×	3: Setpoint 4: Limit monitor 1	*
×		×
*	5: Limit monitor 2 6: Test socket 1	*
*		×
*	7: Test socket 2 8: Digital addresses	×
*		*
*		*
*		*
*		*
*		*
*		×
*		*
*		*
*	Please enter the branch number:	*
*		*
*	F1 I F2 I F3 I F4 I F5 I F6 I F7 I F8	*
*		*
*	i i i i i i Ready Break	*
*		*

The first mask of the parameter input contains a list of all active branches and their numbers. Since you can select the branch you wish to parameterize first, the linearity of the input in the function "Parameter input" is interrupted. This is realized by the independence of the input for the parameterizing of the controller branches, i. e. the order of input is unimportant. This program structure enables the user to modify a branch that is already parameterized, without leaving the function "Parameter input".

The controller branch to be parameterized is selected exceptionally by entering its number by means of the alphanumeric keyboard and then pressing the <Carriage Return>. This procedure enables COM REG to also process controllers with more than eight (= number or function keys) branches.

You can exit the branch selection menu by pressing the function key <F7>. The data block entered is stored at the specified destination medium.

For parameter input, note the following:

- When you make the first parameter input you always should select branch 1 first, COM REG then guides you (function key <F7> must be activated) through all branches. Only when you wish to enter modifications should you directly select the branch to be modified.

4-18

- For several parameters no input may be required (e.g. the danger limit of the actual value need not be entered when the corresponding bit is not evaluated). Under particular circumstances complete controller branches can be jumped without input (e.g. the branch digital address when neither digital input or digital output is intended).
- In addition to the input fields the masks also contain output fields that show the selections made when structuring. The cursor can be moved to the input fields only by using the keys <cursor up> and <cursor down>. When parameters are entered the procedure recommended in the section "Input fields" is to be considered.
- Since several parameter lists need more space than provided on the screen, these lists should be scrolled up or down (automatically) while the user completes them. Pressing the function keys <F5> "Scroll down" and <F6> "Scroll up" has the same effect. In order to show the end of a list the message "List end is reached !" is displayed when the last entry is transferred. This message must not be interpreted as an error message referring to the last entry!
- When an entry is made in the address of an ADC, DAC, DO or DI (i. e. input/output module) the corresponding parameter (e. g. actual value, setpoint, digital input, etc.) is described when the controller is operated by the system program creating the process profile. When input values are not supplied by the input modules but by the CP or the PG to be tested (e. g. digital inputs) no entry must be made in the corresponding address of the input/output module otherwise the specified value is overwritten by the process profile. (The default provides "PW" for each address. An entry is only accepted if this abbreviation (resp. "IFW", "FW", "XW") is followed by a number. Entries may be deleted by overwriting this number with three blanks.

In the following sections the peculiarities of each controller branch are briefly discussed.

4.4.1.7 Controller Branch

xidi	******	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	×
*			*
*	Ingent	Module : R-Proc. Struct. : Control.	*
*	PARAMETER	Source/Dest.: File Block : DB 003	*
* .			*
*			×
*	Branch 1: Controller		*
*			*
*			*
¥	Cantinuaus/Step	0	*
*	Standard/Upgraded	0	*
*	Manual value PG/ADC	0	*
*	Constant man. value	30.00 %	*
*			*
*	High limit	100.00 %	*
*	Lower limit	-100.00 %	*
*	Proportional value	1.23	×
*	Integral action time	2.123 sec	*
*	Derivative action time	0 sec	×
*			*
*	Cont./mark-space	0	*
*			*
*			×
*			*
*	F1 ! F2 ! F3 ! 1	F4 ! F5 ! F6 ! F7 ! F8	*
*	Milli-!! Hours !	! Scroll ! Scroll ! Next ! Branch	*
×	seconds ! Seconds ! Minutes !	! down ! up ! Branch ! Selection	*
*		-	×

In order to put a continuous controller into operation, the values entered for parameters "High limit" and "Lower limit" must not equal zero, otherwise the regulating variable is limited to zero.

The same is valid for the parameters "POS increment limit" and "NEG increment limit" of the upgraded controller, i. e. the values should not be zero.

If an actuator adjustment is projected the gain may not be zero.

4.4.1.8 Actual Value Branch

* * * Inter Module : R-Proc. Struct. : Control. ÷ PARAMETER * Source/Dest.: File Block : DB 003 * ÷ ······ × ÷ * Branch 2: Actual value × × × × ナ * Address ADC 02 FW 128 × 130.0 DEGR C × High warning limit * × -20.0 DEGR C *lower warning limit* ÷ * Righ danger limit 140.0 DEGR_C * * Iower danger limit -30.0 DEER C × × × × Start-up actual value 111.2 DEGR C × × * * × * × × × * × × × × × * End of list is reached ! × F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * ! ! ! Scroll ! Scroll ! Next ! Branch * * × * 1 ! 1 ! down ! up ! Branch ! Selection * * ×

The parameters for the warning limit and the danger limit need not be entered if the corresponding bits in the digital output word are not evaluated.

If a polygon curve was entered during structuring the number of vertices in the mask for the parameterizing of the actual value branch is preset with zero. Only when a number between one and ten is entered will the corresponding number of lines be displayed, which is required for parameterizing the ordinal values of the polygon curve. Although COM REG would accept the default number of zero vertices, this number is illogical; it must be set to a value between one and ten.

4.4.1.9 Setpoint Branch

xixix i	kkadddddddddddhhhhdd	***************************************	5
*			¥
*	Input	Module : R-Proc. Struct. : Control.	*
×	PARAMETER	Source/Dest.: File Block : DB 003	*
*			*
*			*
*	Branch 3: Setpoint		*
*			*
×			*
×	ADC/Entry	0	×
*	Address ADC 01	FN 130	×
×			*
×	Setpoint high limit	125.0 DEGR_C	×
*	Setpoint lower limit	80.0 DEGR C	*
*		_	×
×			×
*			×
*			×
*			×
*			*
*			*
*			*
*			*
*		End of list is reached !	*
*	F1 ! F2 ! F3 !	F4 ! F5 ! F6 ! F7 ! F8	*
*	1 1 1	! Scroll ! Scroll ! Next ! Branch	*
*	1 1 1	! down ! up ! Branch ! Selection	×
*			*

The parameters "Setpoint high limit" and "Setpoint lower limit" do not limit the setpoint but a bit is set in the digital output word when these limits are exceeded. When these bits are not evaluated these parameters need not be entered.

When a setpoint sequence was entered during structuring the default number of setpoints in the mask for the parameterizing of the setpoint branch is zero. Only when a number between one and ten is entered will the corresponding number of lines be displayed, which is required for parameterizing the setpoints of the setpoint sequence. Although COM REG would accept the default number of zero setpoints, this number is illogical; it must be set to a value between one and ten.

Note: When the structure key S8 is set to "1", i. e. when the setpoint is specified by a STEP5 program or the setpoint sequence, and a module address was entered in the address of ADC1, the specified input module should exist, although the values are not used.

4.4.1.10 Limit Monitor Branch

<pre>* Input Module : R-Proc. Struct. : Control. * * PARAMETER Source/Dest.: File Block : DB 003 * * * Branch 4: Limit monitor 1 * * Branch 4: Limit monitor 1 * * Number of limit values 6 * Measuring point number 8 * Limit 01 105.0 DEGR C * Limit 02 110.0 DEGR C * Limit 03 115.0 DEGR C * Limit 03 115.0 DEGR C * Limit 04 120.0 DEGR C * Limit 05 125.0 DEGR C * Limit 06 130.0 DEGR C * * * End of list is reached ! * F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * ! ! ! ! Scroll ! Scroll ! Next ! Branch</pre>	deiel e	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	***
<pre>* Input Module : R-Proc. Struct. : Control. # * PARAMETER Source/Dest.: File Block : DB 003 * * * Branch 4: Limit monitor 1 * * Number of limit values 6 * Measuring point number 8 * Limit 01 105.0 DEGR_C * Limit 02 110.0 DEGR_C * Limit 03 115.0 DEGR_C * Limit 04 120.0 DEGR_C * Limit 05 125.0 DEGR_C * Limit 06 130.0 DEGR_C * * * * End of list is reached ! * F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * * ! ! ! ! Scroll ! Scroll ! Next ! Branch</pre>	*		*
<pre>* PARAMETER Source/Dest.: File Block : DB 003 * * * Branch 4: Limit monitor 1 * * * Number of limit values 6 * Measuring point number 8 * Limit 01 105.0 DEGR C * Limit 02 110.0 DEGR C * Limit 03 115.0 DEGR C * Limit 04 120.0 DEGR C * Limit 05 125.0 DEGR C * Limit 06 130.0 DEGR C * * * * * * * * * * * * * * * * * * *</pre>	×	Input Module : R-Proc. Struct. : Control.	*
<pre>* * * * * * * * * * * * * * * * * * *</pre>	*	PARAMETER Source/Dest.: File Block : DB 003	*
<pre>* Branch 4: Limit munitor 1 * * Branch 4: Limit munitor 1 * * * Number of limit values 6 * Measuring point number 8 * Limit 01 105.0 DECR C * Limit 02 110.0 DECR C * Limit 03 115.0 DECR C * Limit 04 120.0 DECR C * Limit 05 125.0 DECR C * Limit 06 130.0 DECR C * * * * * * * * * * * * * * * * * * *</pre>	× ·		*
<pre>* Branch 4: Limit munitor 1 * * * Number of limit values 6 * Measuring point number 8 * Limit 01 105.0 DEGR_C * Limit 02 110.0 DEGR_C * Limit 03 115.0 DEGR_C * Limit 04 120.0 DEGR_C * Limit 05 125.0 DEGR_C * Limit 06 130.0 DEGR_C * * * * * * * * * * * * * * * * * * *</pre>	×		*
<pre>* * * * Number of limit values 6 * Measuring point number 8 * Limit 01 105.0 DEGR_C * Limit 02 110.0 DEGR_C * Limit 03 115.0 DEGR_C * Limit 04 120.0 DEGR_C * Limit 05 125.0 DEGR_C * Limit 06 130.0 DEGR_C * * * * * * * * * * * * * * * * * * *</pre>	×	Branch 4: Limit monitor 1	×
<pre>* Number of limit values 6 * Measuring point number 8 * Limit 01 105.0 DEGR_C * Limit 02 110.0 DEGR_C * Limit 03 115.0 DEGR_C * Limit 04 120.0 DEGR_C * Limit 05 125.0 DEGR_C * Limit 06 130.0 DEGR_C * * * * * * * * * * * * * * * * * * *</pre>	*		*
<pre>* Number of limit values 6 * Measuring point number 8 * Limit 01 105.0 DECR C * Limit 02 110.0 DECR C * Limit 03 115.0 DECR C * Limit 04 120.0 DECR C * Limit 05 125.0 DECR C * Limit 06 130.0 DECR C * * * * * * * * * * * * * * * * * * *</pre>	¥		*
<pre>* Measuring point number 8 * Linuit 01 105.0 DEGR_C * Linuit 02 110.0 DEGR_C * Linuit 03 115.0 DEGR_C * Linuit 04 120.0 DEGR_C * Linuit 05 125.0 DEGR_C * Linuit 06 130.0 DEGR_C * * * * * * * * * * * * * * * * * * *</pre>	*	Number of limit values 6	×
<pre>* Limit 01 105.0 DEGR C * Limit 02 110.0 DEGR C * Limit 03 115.0 DEGR C * Limit 04 120.0 DEGR C * Limit 05 125.0 DEGR C * Limit 06 130.0 DEGR C * * * * * * * * * * * * * * * * * * *</pre>	*	Measuring point number 8	*
<pre>* Limit 02 110.0 DEGR C * Limit 03 115.0 DEGR C * Limit 04 120.0 DEGR C * Limit 05 125.0 DEGR C * Limit 06 130.0 DEGR C * * * * * * * * * * * * * * * * * * *</pre>	*	Limit 01 105.0 DEGR C	*
<pre>* Limit 03 115.0 DEGR C * Limit 04 120.0 DEGR C * Limit 05 125.0 DEGR C * Limit 06 130.0 DEGR C * * * * End of list is reached ! * * * End of list is reached ! * * * * * * * * * * * * * * * * * * *</pre>	×	Limit 02 110.0 DECR C	×
<pre>* Limit 04 120.0 DEGR C * Limit 05 125.0 DEGR C * Limit 06 130.0 DEGR C * * * * * * * * * * * * * * * * * * *</pre>	*	Limit 03 115.0 DECR C	*
<pre>* Limit 05 125.0 DEGR_C * Limit 06 130.0 DEGR_C * * * * * * * * * * * * * * * * * * *</pre>	*	Limit 04 120.0 DECR C	*
<pre>* Limit 06 130.0 DEGR_C * * * * * * * * * * * * * * * * * * *</pre>	×	Limit 05 125.0 DBGR C	*
* * * * * * * * * * * * * * * * * * *	*	Limit 06 130.0 DECR C	×
* * * * * * * * * * * * * * * * * * *	*	—	×
* * * * * * * * * * * * * * * * * * *	×		*
* * * End of list is reached ! * F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * ! ! ! ! Scroll ! Scroll ! Next ! Branch	*		*
* * End of list is reached ! * F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * ! ! ! ! Scroll ! Next ! Branch	*		×
* End of list is reached ! * F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * ! ! ! ! Scroll ! Scroll ! Next ! Branch	*		*
* End of list is reached ! * F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * ! ! Scroll ! Scroll ! Next ! Branch	×		*
* F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * ! ! ! ! Scroll ! Scroll ! Next ! Branch	*	End of list is reached !	*
* ! ! ! ! Scroll ! Scroll ! Next ! Branch	*	F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8	×
	*	!!!! Scroll ! Scroll ! Next ! Branch	*
* ! ! ! down ! up ! Branch ! Selection	*	!!!!!down ! up ! Branch ! Selection	n *
*	*		×

The number of limit values is preset to zero; it may be increased to 6 maximum. All limit values of the limit monitor branch refer to the same measuring point. When a positive or negative limit value is violated, the corresponding bit of the digital output word is set. The limit monitors can only refer to active measuring points.

4.4.1.11 Test Socket

÷ * * : R-Proc. Struct. : Control. × Innt Module × PARAMETER INPUT Source/Dest.: File Block : DB 003 × × × * * Branch 6: Test socket 1 × × × × × * 3 ÷ Measuring point number FW 194 * * Address DAC 03 * × * × * * × * * * * × * * × × ź * * * * * * ÷ * * ÷ ÷ F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * Interproc! ÷ ! Flag ! Scroll ! Scroll ! Next ! Branch 1 * con.flag! æ 1 up ! Branch ! Selection * I/O ! word ! down ! + ما<u>ل</u>وہ

The test sockets enable the user to output internal controller values to external recording instruments. By means of the simultaneous output of the read setpoint and the processed setpoint on a recorder, the functions of all modules of the setpoint branch may be checked (the same refers to the actual value branch).

In contrary to the ADC address, the measuring point number can be modified online during the test.

Note: Before a test socket can be switched off using the structure key, the address of the ADC should be overwritten with blanks; otherwise, the system program attempts to output the contents of the measuring point to the ADC. This means that the ADC should exist physically, else the processor passes into the STOP state signalling a controller fault (see chapter 5, description of controller structure R64.

4-24

4.4.1.12 Digital Addresses

* ÷ × Module : R-Proc. Struct. : Control. ÷ Trant ÷ PARAMETER Source/Dest.: File Block : DB 003 * * × -------* × * ÷ Branch 8: Digital addresses ÷ * × * × * Addr. of digital output DO 01. W 2 × ÷ Addr. of digital input DI 01 FW × × × * * * × * × ÷ * × * * × * * * * * × * × × ¥ F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * * Interproc! ! Flag ! Scroll ! Scroll ! Next ! Branch × 1 ! I/O ! word ! down ! up ! Branch ! Selection * * con. flag! Ŵ * ÷

The description of controller structure R64 shows that the controller has a digital output word (DO) and a digital input word (DI).

The output word output out the statuses of the limit monitor and in particular the status of the step controller outputs ("Open" and "Close") and the continuous controller with Pulse/Pause output. When the regulating variable is to be output digitally the address of a digital output module should be entered into the mask.

Use one of the following options to control the digital inputs, for instance, the signals "End position open reached", "End position closed reached", "Inhibit controller", "Dead zone effective", "Upper", "Lower", "Delete" etc.:

- When the address of a digital input module is entered for the input "Address DI O1" the digital input word is read in automatically by the operating system and stored in the particular data word.
- When a (interprocessor communication) flag is entered for the input "Address DI Ol" the input word may be specified by a STEP5 program or by a CP where the defined flag is described.

- The digital input word can also be specified directly by a STEP5 program where the data word 180 in the controller data block is described.
- The bit values of the digital input word may be controlled by the PG during test.

In the last two cases data should not be entered under any circumstances for the input "Address DI 01" since the digital input word is overwritten by the operating system when the process image is created.

- Important Note: The digital input word contains many important bit values. When one of these bit values is in an incorrect status the controller cannot continue running (e.g. the bit "Inhibit controller").
 - When the user makes an entry in the address for the digital input the specified address, respectively the specified flag should supply a defined value.
 - When the user makes an entry in the address for the digital input the relays cannot be controlled during test!

4.4.2 Input of the Controller List

kiki	kithitik	kikkikki k	isisisisisisi	*****	deistekska d	kirikirikiri	this is a constructed as a constructed as a constructed as a constructed as a constructed as a constructed as a	un an an an an an an an an an an an an an	***	
*									*	
×	Input			Modu	Module : R-Proc. Struct. :					
×	Controller list				Source/Dest.: File Block : DB 002 *					
*									. *	
*									*	
*	Time l	lase :	50 ms						*	
*									*	
*	The Scan times of the columns are:								*	
*									*	
*	100 ms	150 ms	0 s	0 <i>s</i>	0 s	0s	0s	0 5	*	
*		/			/	;	;	/	= *	
×	DB	DB	DB) DB	∣ DB	DB	DB	DB	*	
*		f	f	-f	f	f~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	f	+	- *	
*	3	4		1	1]			*	
*			1]		ļ	*	
*			ļ			l		l	×	
*	~~ ~			1		1		1	*	
*			ļ					!	×	
*			ļ	ļ		!	ļ	ļ	×.	
*			1	1		1			×	
*				1	ł			Į	*	
*									ار د.	
*	- 1									
×	F I	:	: F3 1	: £4	: *3	: F0	1 F/	I FÖ	7	
*	Entre PD	: 17	/ ////////////////////////////////////	-1	1	1	I Dest	I I Descrit	*	
*	cacer DB	ikendve Dö	ulime das	ei	1	1	: Keady	: Break	3	
×									7	

The entries in the controller list determine the calling sequence of the controllers.

The controller list shows clearly the method of working and the loading of the processor:

The processor is able to manage a maximum of 8 different scan times, corresponding to the eight columns of the controller list. The processor processes the columns one after the other selecting only one controller per column, then stepping on to the next column. The time which passes after one controller of a column is processed until the next one in the same column is processed, is called time base which is to be entered into the head of the mask. When the time base, for example, is 100 ms the processor should process a controller every 25 ms when there are 4 lists; when there are 8 lists, a controller of a list should be processed every 12.5 ms. Since the processing time of a controller is 2.5 ms maximum, 22.5 ms or 10 ms respectively, are available for the processor to execute a STEP5 program between two controller processes, in the example above.

When, for this example, a list is processed every 100 ms it may contain a controller with a scan time of 100 ms. When the scan time of the controller of this column is 200 ms it should be called in every second column. Therefore, this column may contain two controllers with a scan time of 200 ms each. The number of

4-27

controllers per column is derived from the quotients of the controller scan time of the column and the time base. The number of controllers, however, is limited to 8 since storage, not time, is restricted. All scan times (minimum pulse duration) of the projected controllers (see description below) should be an integer multiple of the time base so that the quotient is an integer. The maximum common divisor of all scan times (minimum pulse duration) should therefore be entered for the time base.

If a column does not contain any controllers or if the maximum number of controllers per column is not reached the operating system detects this and may possibly execute an existing STEP5 program instead of a controller.

For step and continuous controllers with a pulse/pause output the regulating variable is converted into the number of pulses. In order to output a pulse with the length of the parameterized minimum pulse duration the controller structure R64 should be called at least once during the minimum pulse duration to enable the bit of the digital controller output to be set or reset. This is why the minimum pulse duration is decisive for entry of step and continuous controllers with pulse/pause outputs into the controller list.

When the controller list is processed the time base is to be entered first. The following two conditions should be met:

- It should be a multiple of 10 ms, at least 20 ms.
- It should be the maximum common divisor of the scan times (respectively the minimum pulse duration) of the controller to be processed. When a smaller scan time is selected the processor loading increases because of unnecessary administration work.

It is only possible to leave the entry field when a valid time base was entered. The function keys are assigned the following:

<F1> Enter DB
<F2> Remove DB
<F3> Time base
<F7> Ready
<F8> Break

In order to enter the controllers into the controller list, press the function key <Fl>, enter the data block number, and conclude the input by pressing <Carriage Return>. In order to simplify the entry COM REG does not return to the previous menu but requires the entry of a new data block number. This input loop may be broken by pressing the <Break> key.

After the data block number is entered the program reads the scan time (minimum pulse duration) from the particular data block of the selected destination medium and attempts to enter the controller into the controller list. During this procedure the existing columns with the same scan time are filled before a new column is opened. If the scan time (minimum pulse duration) is not a multiple of the time base the controller cannot be entered and the time base or the scan time (minimum pulse duration) must be modified. The removal of individual controllers from the controller list is also carried out in form of a loop that is to be terminated by pressing the <Break> key.
After the function key <F3> is pressed the time base may be modified. However, the new value is only accepted if it is an integer divisor of all controllers contained in the list. The value is not deleted before a valid value is entered. If there is no further value, which meets all conditions for the time base, the old value should be entered again so that the user can leave the input field. If the modification was successful the controller list is updated.

The input of the controller list may be terminated by pressing \langle F7>; the DB2 that was created is stored. By pressing \langle F8> the input is terminated; the entries are lost.

4.5 Output

By means of the function "Output" an already existing controller data block or the controller list may be checked, amended or corrected. Additionally all controller data and a cross reference list may be printed out using a print function. The only difference between the functions "Input" and "Output" is that, in contrary to the rigid operator prompting in the input function, the mask the user wishes to complete may be directly selected in the output function.

After "Output" is selected from the main menu the user may select the medium on which the data block to be processed is stored. The print function may be branched to from this menu.

<fl> Program file
<F4> Module
<F5> Programmer (PG)
<F8> Print

After the medium is selected and the data block number is entered the mask selection menu is displayed. When data block two is selected the controller list may be processed. The controller list is output the same way as it was input.

The following description applies to controller data blocks, not to the controller list.

×																		×
*	Outant						Month.	10		P-Pm	~~~		÷ .	Co		n]		÷
*	outhur.						Cana	ле Пос /Лос		File	. JL 21	 		712		013		
÷.								JE/DES	<u></u>	ГШЕ	DE		•			000		
+																		2
÷																		ž
х -																		×
×																		*
*																		~
*																		Ť.
*																		ž
*																		*
Ť																		*
*																		*
*																		*
*																		*
*																		×
ż																		*
*																		*
*																		*
*																		*
*																		*
*																		*
*																		*
×	F 1	!	F 2	!	F 3	!	F 4	! F	5	! F	6	1	F	7	!	F 8		*
*	Struc-	!	Sample	1	BESY	IPi	ysical	! Ini	tial	-1		!	Sto	re	!			*
×	turing	!	time	!Pa	ranebe	r:Di	imensia	ı! iza	tia	2 !		1	Cat	1.	I	Brea	k	*
¥	-																	*

When the user presses function key $\langle Fl \rangle$, $\langle F2 \rangle$, or $\langle F4 \rangle$, the associated mask is displayed and may be directly completed; however, when function key $\langle F3 \rangle$ is pressed, another menu is displayed, from which the user may select the masks, controller response/FB number or CP526 adaptation. When function key $\langle F5 \rangle$ is pressed, the menu displayed for the controller branch selection is the same as for input displayed.

When the masks are terminated by pressing $\langle F7 \rangle$ "Ready" COM REG returns to the mask shown above. When a mask is terminated by pressing $\langle F8 \rangle$ "Break" the user leaves not only the processing of the mask but also the complete output of the data block. The program returns to that level where the user is requested to enter the data block number. In order to save changes already made, the data block which is in PG block memory may be transferred to the module or program file by means of the function "TRANSFER".

When the user leaves the output menu by pressing $\langle F7 \rangle$ "Store controller", COM REG overwrites the old data block with the new one once the prompt "Block x overwrite (Y/N) ?" is answered. If this prompt is answered with "N" or if the output menu is left by pressing $\langle F8 \rangle$ "Break" the modified data block can still be saved from the PG memory.

Note: - When a structure switch is modified by means of the function "OUTFUT", COM REG changes this switch only, not the parameters that become invalid by this procedure. For example, when the polygon curve is switched off with the

corresponding structure switch the parameters for the polygon curve are maintained in the data block so that it need not be entered again when the polygon curve is reactivated. Another consequence is that the ADC address is still stored in the data block after the test socket was switched off with the structure switch or after the setpoint was transferred from the ADC to the setpoint sequence. As already described, this existing address input requests the system program to read cyclically the particular variable of the input module. This means that the input module must exist although the variable read is not evaluated. Therefore the address of each ADC or DAC should be overwritten with blanks before the branch with the ADC (DAC) is switched off by means of a structure switch! After the address was switched off with the structure switch it cannot be deleted because it is no longer offered for parameterizing!

- When the format or the number of decimal places is modified during entry of the input characteristic, all dimension dependent parameters are falsified by the decimal power that corresponds to the modification to the number of decimal places, i. e. all dimension-dependent parameters should be entered again.

Example:

0% corresponds to 0.00 V 100% corresponds to 10.00 V Setpoint upper limit 1.23 V

After the format of the input characteristic was modified to one decimal place the upper limit of the setpoint is falsified.

> 0 % corresponds to 0.0 V 100 % corresponds to 10.0 V Setpoint high limit 12.3 V

As described above, the function "OUTPOT" also contains the option to print out the controller data entered. After the function "Print" is selected by pressing function key <F8> of the first output menu the following functions are offered:

<F2> Print a controller data block
<F5> Print all
<F6> Print cross reference list
<F8> Break

After being selected all three functions request information on which medium (program file/module) the data to be printed is to be read. When only one controller data block is to be printed the block number should be entered. Of course, a printer ready to run should be connected to the module. When the "SIEMENS PT88" printer is used, all DIL switches should be set to "ON". The cross reference list looks like this:

xixii		bbbb		ttititit	itititi	ddddddd	dddd d	******
*								*
*	Analog Inputs:							*
¥	• •							×
*		FW	<u>12</u> 8	DB ()	03	ADC	2	*
×		ĦV	130	DB 0	03	ADC	1	*
*		Ŧ₩	132	DB 0	104	ADC	2	*
*		FW	134	DB 0	04	ADC	1	*
*								*
*								*
*	Analog Outputs:							*
*								*
*				DB C	X 04	DAC	1	*
*		₽₩	<i>19</i> 2	DB (X 23	DAC	1	*
*								*
*								*
*	Digital Inputs:							*
*								*
×		FW	4	DB (203	DI	1	*
×		FW	6	DB (004	DI	1	*
*								*
*								*
*								*
*	Digital Outputs:							*
*								*
*		- HV	0	DB	003	DO	1	*
*		FW	2	DB	004	DO	1	*
*								*

The cross reference list shows the controllers and the input/output module types and the required addresses, whether addresses are accessed twice, and the channel of modules not yet assigned.

When the function "Print all" is selected the controller list and all controllers entered are printed. The representation of the controller data corresponds to the representation of the controller input.

When the function "Print a controller data block" is selected one single controller may be printed.

4.6 Transfer

By means of the function "Transfer" any (i. e. also STEP5) data and function blocks may be transferred between the media "program file", "module", and "PG".

keke te	ĸĸŧĸĬĊĬĸŦŧĊĸĬĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸ	**
*		*
*	Module : R-Proc. Struct. :	*
×	Transfer Source/Dest.: Block :	×
*	·	×
¥		*
*		*
*		*
*		ゲ
*	, , , , , , , , , , , , , , , , , , ,	*
×		*
×		*
*		*
*		*
×		*
*		×
×		*
*	From source : File To destination: Module	*
*	File name : B:CONTROST.S5D File name :	*
*	Block : DB Block : DB	*
*	Block no.: 3 Block no.: 3	*
*		×
*		×
*		*
*	F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8	*
*	!! !Change !!!!!!	*
*	! ! ! ! ! ! Correct ! ! ! Transfer ! Break	*
*		×
ملطم	***************************************	الململ

In order to transfer data the source medium should be selected by pressing the corresponding function key. When the program file is selected as source the name of the preset program file is displayed automatically. Afterwards the user specifies the block type (DB or FB) to be transferred by pressing function key <FL> or <F2>. If all blocks of the selected type are to be transferred, function key <Fl> should be pressed in place of the entry of a block number; otherwise the block number must be entered. The destination medium may also be selected by means of the function keys. When the program file was selected as destination, the name of the destination file may be entered according to the conventions described in section "Presetting". The destination file may be identical to the source file. This is only useful when the block number is modified during the transfer procedure. When the user wishes to change the block number, function key <F3> "Change block no." should be pressed and the new number entered. When all entries are correct the function key <F7> "Transfer" may be pressed. The entries may only be corrected after <F5> is pressed. The cursor is moved over each input line which may then be corrected or acknowledged by means of <Carriage Return>. The input may be terminated at any time by pressing function key <78>.

4-34

- Notes: "PG" is the term for the block memory of the programmer. It may contain only one block and is overwritten each time a new block is created.
 - When blocks are transferred from the program file to the module they are initially stored in the plug-in RAM module of the processor. When this storage is occupied other data blocks, except function blocks, may be stored in the data block storage of the processor. Therefore, it is advisable to transfer the function block(s) first to the module.
 - When no more blocks can be transferred to the module because there is not enough free memory the function "Compress PC" may possibly provide the memory required.

4.7 Delete

By means of the function "Delete" single data and function blocks, or the complete program file may be deleted. After the function is called the function key menu offers the following:

xto		***	****			cicicit.	ioloksiolo l	iddd:	XXXXX	isisisi	idddi	XXXX	ыż.			****	*****	**
*																		*
*							Mod	цe	:	R-Pr	œ. \$	truct	- -	:				*
*	Delete						Sout	ce/L	est.:		E	lock		:				*
* .											**							*
*																		*
*																		*
*																		*
*																		*
*																		×
*																		*
*																		*
*																		*
*																		*
*																		*
*																		×
*																		*
*																		*
*																		×
*																		*
*																		*
*																		*
*																		×
*							- (-					_	_		_	_	*
*	F 1	1	F 2		F 3	!	F4	1	F 5	1	F 6	<i>!</i>	F	/	:	F i	5	*
*	<i>Delete</i>	1	Dele	te !		!	Delete	1		I		!			1	-		*
*	гце	!p	rog.f.	ue!		1	maule	1		!		!			Į	Bre	ak	*
*																		*

<FI> Delete single blocks from the program file
<F2> Delete the complete program file
<F4> Delete single blocks from the module
<F8> Break

When single blocks are to be deleted, the block type (DB or FB) and the block number should be selected by pressing function key \langle Fl> or \langle F2>. When a program file is to be deleted, the name of this file should be entered. By means of this function not only the preset program file may be deleted but also each program file in the current user area of the user's disk (hard disk).

The function "Delete" may be terminated at any time by pressing the <Break> key.

4.8 Special Functions

After the "Special functions" key is pressed the following menu is displayed:

xbbt	******	ki .	******	****	k k	isisi	kkk k	kkk	ksisi	itit it	kiski k	ik k	bbbbb	bbb	bbbb	dddd d	kkk	***	*****	***
*																				×
*								1	foð	le	:	R-1	Proc.	Sta	act.	. :				*
*	Special	f	unctions						Sauz	ce/D	est.:			Bla	c k	:				×
*		÷-																		×
×																				×
×																				*
*																				×
*																				¥
*																				*
*																				×
*																				*
*																				*
*																				*
*																				*
×																				*
*																				*
*																				*
×																				¥
*																				*
×																				*
*																				*
*																				*
*																				*
×	F1	!	F 2	!	F	3	!	F	4	1	F 5	!	F	6	!	F 7	!	F	8	*
¥	Cold	1	Warm	1	-		1	-		1	PC	1			!Car	<u>Iord</u>	L.!	5		*
×	restart	1	restart	1			1	S₽	æ	100	nozess	1	Pres	et	Inr	cess.	. 1	Br	eak	*
*		-		-			-		6			-					-			*
siste		b é	dddddd	i de la	żż	tete	tetet	sisisis	laista	****	****	it	bibbi	tototo		the set of the set of	ideie i	***		****

Each function, except "Preset" may be called if an operational processor is connected to the PG and if "Online" was selected when COM REG was preset.

- "Cold restart" has the same function as the manual restart of the R-Processor. "Cold restart" causes a new interpretation of the controller list and the acceptance of the modifications of the controller structure or modifications of the number of controllers. The cold restart deletes all internal controller variables (e. g. a large integral-action componenent which was created on the basis of a long-range controller deviation). The cold restart of the PG can be executed only if the operating mode switch of the processor is set to "RUN".
- The "Warm restart" causes the processor to continue the cycle with all previous values after it was stopped by means of "Stop". A warm restart may be executed only if the operating mode switch of the processor is set to "RUN".
- "STOP" will interrupt the running processor. The processor sets the digital output modules to zero by using the "command output inhibit" ('BASP') signal.

- When blocks are deleted from the processor the storage contains gaps that cannot be used because new blocks transferred are always stored after the already allocated storage. The function "Compress PC" compresses the blocks in the processor so that the gaps disappear and the continuous free storage increases. "Compress PC" may be called during operation.
- <F6> calls the presetting mask described in the chapter "Presetting". By means of this function the program filename may be changed for example.
- The function "Controller processing" enables or disables each controller of the module. <Fl> (Yes) enables, <F2> (No) disables the controller. The cursor may be moved to each controller by means of the cursor keys. The response of each disabled controller regarding the outputs may be determined for each controller when the mask "Controller response" is completed.
 - Note: Only those controllers that were entered in the controller list may be enabled or disabled. The function "Controller processing" may be called only if the processor contains a correct controller list.

The user may exit the menu "Special functions" without an entry being made by pressing the <Break> key.

4.9 Information

When the function "Info" is called, the list of contents referring to data and function blocks of the preset program file or the module is displayed. For purchased function blocks the library number is displayed in addition to the block number.

After "Info" is called the user selects - after pressing $\langle F2 \rangle$ between program file by pressing $\langle F1 \rangle$ and module by pressing $\langle F4 \rangle$. The block type is then to be specified by pressing the function keys $\langle F1 \rangle$ and $\langle F2 \rangle$.

<i>A</i> .	*
*	
* Module : R-Proc. Struct. :	×
* List of contents Source/Dest.: Modul Block :	*
*	*
*	*
* Data block nuber	*
*	*
* 000	×
* 001	*
* 002	*
* 003	*
* 004	*
*	*
*	*
*	×
*	*
*	*
*	*
*	*
*	*
*	*
*	*
*	*
* F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 !	F8 *
* 1 1 1 1 1 1 1	Main *
* ! ! ! ! ! ! !	menu x
*	×

The function "Info" may be exited at any time by pressing the <Break> key.

Note: Not only the blocks created using COM REG are displayed but all blocks contained on the selected medium.

4.10 Test

The controller test enables the user to test operating and monitoring of the controllers in online mode (operating mode of the module: "RUN"). This function enables the user to

- start-up the system

. .

- control the digital inputs
- change and optimize the parameters
- obtain an overview of all important controller statuses.

In addition to the correctable parameters the different masks also display the structure switch position, the input values, the averaging (measuring points), and the output values.

Each value is requested several times per second from the module and updated on the screen.

After the function "Test" is selected and the data block number of the controller to be tested is entered, the branch selection mask is displayed. This mask contains only the active branches as in the parameter input. In addition, a start-up branch and a measuring point table are available.

After the branch number is entered all data of the selected controller branch is displayed and permanently updated on the screen:

Note: The measuring points of the limit monitors can also be changed in test operation. If you want to change measuring points of different dimensions (example: MP4 regulating variable given as %, MP1 actual value dimension dependent), it may be necessary to re-enter the limit values in order to obtain a correct indication of the limit monitor bits.

*

icicicic	likki ki ki likki ki /del>	*
*		*
*	Module : R-Proc. Struct. : Control.	*
*	CONTROLLER TEST Source/Dest.: Modul Block : DB 003	×
* -		*
×		×
*	Branch 1: Controller	*
*		*
*		×
*	MP 03: Controller deviation 0.0 DEGR_C	*
*	_	×
*	Cantinuous/Step 0	*
×	Standard/Upgraded 0	×
×	Manual value PG/ADC 0	*
*	Constant man. value 30.00 %	*
*		×
*	Automatic/Manual 0	*
*	MP 10: Manual value 0.00 %	*
*	Controller disable 0	*
*	Kigh overflow ID 0	*
*	Lover overflow ID 0	*
*		*
*		*
*		×
¥	F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8	*
¥	!!!!Scroll ! Scroll ! ! Next ! Branch	*
*	I Force I I up I down I I Branch I selection	
×	•	*

During the status display the function keys are assigned the following:

<F2> Force <F4> Scroll up <F5> Scroll down <F7> Next branch <F8> Branch selection

When the list requires more space on the screen than is available the display may be scrolled up (<F4>) or scrolled down (<F5>). The next branch is selected by pressing <F7>; when the user presses <F8> he is led back to the menu for branch selection.

After the function key <F2> is pressed the cyclical status display is frozen on the screen and the cursor may be moved by means of the cursor keys to the input field required. As soon as the new parameter value is enterd and the <Carriage Return> is pressed the new value is sent to the module by the PG and shown in the new cyclical status display. Since the value displayed comes from the module, it is confirmed that the module has accepted the value.

The following variables may not be controlled and thus must be changed by means of the function "Output":

4-41

- structure switch
- addresses
- number of limits
- number of vertices of the polygon curve
- number of setpoints for the setpoint sequence

The measuring point table is the most important aid for providing an overview of all important controller data. It supplies the following information:

- Do the input modules supply the correct values?
- Do the output modules output the correct values?
- Does the controller run? (the modified setpoint or actual value should be displayed at latest after the scan time)
- By comparing the fed and processed actual value (setpoint) the function of the processing modules may be tested in the corresponding branches.
- Are the controller parameters correct, does the controller output the expected regulating variable?

× * × Module * : R-Proc. Struct. : Control. ¥ CONTROLLER TEST Source/Dest.: Modul Block : DB 003 * * ------ * × ¥ × * Branch 9: Measuring point table ÷ ÷ ÷ ÷ * MP 01: Setpoint input 0.0 DEGR C × MP 02: Processed setpoint × 0.0 DER C * * MP 03: Controller deviation 0.0 DEGR C ź × MP 04: Controller auturt 0.00 % ź × MP 05: Regulating variable 0.00 \$ * * MP 08: Actual value input 0.0 DEGR C * * MP 09: Processed actual value 0.0 DEGR_C * * MP 10: Manual value 0.00 % × * ź * × * * ÷ * * * * × ÷ * F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * * * 1 1 ! Scroll ! Scroll ! ! Next ! Branch × × ! Force ! lup !down ! ! Branch ! selection * ×

Note: When a data block is transferred from the module to the program file after test, the positions of the digital inputs are also transferred.

5 Projecting Controller Structures for IP252

The previous chapters (COM REG) described how COM-software is loaded and how the user steps from loading to the point where he may decide whether to use the COM REG software to operate either the R64 controller of the PC S5-135U or the controller device IP252. The controller selection menu is now displayed.

kkkick	d kirk k	bbt	loioloioloiol	icicis	kickick	***	kiriti ti	kkici	kickici	iddi	kikiki	kiti t.	ki k	káck k	***	****	****
*																	×
*		_	_														*
*	Cant	ωL	ler sele	ct:													*
*						÷							***			*****	- *
*			• •				_										*
*	Ine i	101	lowing o	pe	rator i	out	ines ar	e at	railabi	e :							*
* *			· · · · · · · · · · · · · · · · · · ·														*
^ *	OTM 3	PFY:	for the	, P	el. Cont	T	Tor Str		78 00		B-C5	0507		ഷം			*
*						101		لعالم	4e	•	0.00	يرانها	. <u>م</u> ک ۲	0.12 	177	277 (MD)	*
*	and 3	RA	: 1191 fr	7 3	the S5-	775	71				8.55	OFCI	77	<u>7</u> 40	<i>a.</i> a		*
×							• • • • • •			•	2.00		 F	:57)FC	S37.00	*
×	COM 2	RDC	for IP	25	2 Close	d i	lcop can		l modul	le	B:S5	OFCT	27.	CD			*
*							<u>-</u>						Ē	3:55)EC.	LIX.CHD	*
*	COM 1	RĐ	GRAPHIC	3	for IP	252	2 Closed	l Io	p atl	Ι.	B:S5	aci	2X.	æ			*
*									-				Z	3:55	ma	BX.AD	*
*																	*
ź																	*
*																	*
*																	*
*																	×
*																	*
*				_								_	_				*
*	FI	!	F 2	!	F 3	!	F 4	!	F 5	1	F 6	1	F	7	!	F 8	. *
*	COLL	!	Contil	!		. !	11252			!		<u> </u>			!	.	*
*	KD4	!	55-1150	!	11252	1	GKAPHIO	!ت		1		!			1	break	*
*																	×

Fig. 5.1 Controller selection

In the controller selection the user specifies the module he wishes to operate using the COM software. The function keys offer the following options:

<Fl> : Controller structure R64
<F2> : Control on CPU S5-115U
<F3> : Closed-loop control module IP252

COM REG

```
<F4> : Closed-loop control module IP252 with graphic parameter-
ization software
<F8> : Break
```

The assignment of the function keys <Fl> to <F7> of the mask shown above depends on the existing packages.

After the controller selection the presetting menu is displayed.

× ÷ × Module : IP 252 Struct. : ÷ * Default Source/Dest.: Block : × * * * * × ÷ * * Op. mode : * OFFLINE * × ONLINE × × ×. * × * IP 252 clsd-lp cntl module Product : × * W/out b/plane bus access on S5 115U, 135U, 150U * × With b/plane access to analog I/Os on S5-115U * * * * * Mem. sobm. AR / SR (6ES5 374-0AA11) * * Men. subm. ARS/ SR (6ES5 374-0AB11) * * * * * × ÷ Program file : B:IP252AST.S5D * ÷ * ÷ × ¥ * <u>IF4 IF5 IF6 IF7 IF8</u> ÷ FI ! F2 ! F3 × * 1 1 1 1 !Program ! 1 ÷ × OFFLINE ! ONLINE ! !Selection! ! file *Finished* ! Break ÷ *

Fig. 5.2 Presetting menu

This menu is structured the same as all other menus of this COM package and is an example of the principle structure of menus. The structure consists of a header area, foot area, and inbetween the particular input and output field.

In the left part of the header area, the function to be executed is displayed (e. g. presetting, input, etc.) The right part of this area contains information about entries already made. This information is: "Module:", "Source/Dest.:", "Struct.", and "Block:". "Module:" gives information about whether the user has selected the controller structure R64 or the IP252. "Source/Dest." shows from where the output data was read or where the input data is stored. The following entries are possible: program file, submodule, module or PG. In the foot area the function keys are assigned the corresponding functions; the particular inputs and outputs are made in the area between header and foot area.

5-2

The presetting has the following defaults:

Operating mode: Offline Module: : IP252 in S5-115U, -135U, -150U without access to backplane bus AR/SR memory submodule

In the presetting the user specifies how to operate the module with this COM software. The function keys offer the following options:

<F1> : OFFLINE
<F2> : ONLINE
<F4> : Selection
<F6> : Program file
<F7> : Finished
<F8> : Break

The operating mode depends on whether the user wishes to work offline first, i. e. programming into the PG, the submodule or the disk, or whether he wishes to program directly to the module (ONLINE).

The functions IP252 with or without bus access refer to the direct bus access. The direct bus access means that the IP252 is not restricted to its eight analog inputs/outputs but that it can additionally use the analog peripherals of the central controller. In this case the IP252 behaves as a co-processor and leaves the bus administration to the CPU. However, the bus can be accessed only in the S5-115U programmable controller.

The user submodule which contains the structures "ARS/SR" supports the connection of control loops 1 to 8 with master and servo controllers. Wherever you find ADC m in the documentation on projecting (chapters 8.2 und 8.3, manual IP252) you can enter the following parameters:

e.g. ADC 6 = 0 7 128 254	internal ADC channels backplane bus addresses of the PC S5 analog peripherals: for PC S5-115U only
С-по./МР-по.	C-no. here means the controll- er numbers 1 to 8 and MP-no. the measuring point number of this controller structure

It is thus possible to assign, for example, the processed actual value from controller no. 2 to controller no. 3 as a setpoint value. The following value is entered via the PG into the entry field of ADC 6 (of branch 8 of controller no.3):

ADC 6 PW 2.12

Use the <F4> function key to carry out these presettings.

For the description of the following masks a standard controller with memory submodule AR/SR is taken as an example.

When the <F7> key is pressed the main menu is displayed.

5-3

5.1 Main Memu

The main menu is the starting mask for all functions; the user can reach it from each position of the program by pressing the Break key once or several times.

ttt	kikikiki	dete	ttett	titit	***	kit k	ixit	idd:	555	kiti k	999	Hobb	100	cicici	bbbb	bbb	kiki	***	1	iddi	kitit	*****	•
*																						*	
×										Modi	ıle		:	₽	25 2	Sta	uct	. :				*	;
*	Functio	n :	sele	ctic	11					Sou	rœ,	/Des	t.:			Blc	xk	:				*	
×				~ ~ ~ -																		*	•
×																						*	ř
×																						*	7
*																						*	
×																						×	÷
*																						ż	÷
*																						· *	ŀ
*																						k	t
*																						k	ŕ
*																						k	÷
*																						ć	ŀ
¥																						5	Ł
*																						7	£
×																						2	k
*																						2	k.
*																						3	t.
*																						3	*
*																						3	*
*																						1	×.
*			_			_			_			_			_		_	_	_				*
*	F 1	1	F	2	I	F	3	1	_ F	4	!	F	5	!	F	6	I	F	/	!	F 8		*
*	÷.	1			!	_	_	!	Tra	D S-	!			ŗ	Spe	cial	. !		~	!		•	*
*	Input	!	Out	put	1	Te	SC	!	fe	r	!	Del	ete	!	tun	ctic	n!	Ιπ	to	!	Brea	ĸ	*
*																							*
- **	*******			, coot			***	20120	000	2000			1000		CODC	7000	a a ceis		***	~~~	*****	****	×

Fig. 5.3 Main menu

Starting from this main menu, the user steps to the sub-menus by pressing the respective function key. The selectable functions are:

ふり	:	Input	(see chapter 5.2)
(F2)	:	Output	(see chapter 5.3	D
Æ3>	:	Test	(see chapter 5.8	5
-F 4>	:	Transfer	(see chapter 5.4	0
<₽5>	;	Delete	(see chapter 5.5	<i>i</i>)
<f6></f6>	:	Special functions	(see chapter 5.6	5)
(F7>	:	Info	(see chapter 5.7	り
<f8></f8>	:	Break		

5.2 Input

The term "Input" describes each step for specifying the control loop. In order no step is omitted during the initial input the PG leads the user in a linear manner, i. e. without branches, through all input functions.

Input sequence: Select the destination medium



After the input function is selected the PG replies by displaying the menu in figure 5.3.

This menu requests the input of the medium where the data to be input should be stored. This information is entered into the field "Source/Dest.:" in the header area. The following entries are permitted:

<Fl> : Program file
<F2> : ---<F3> : Submodule
<F4> : Module
<F5> : Programmer
<F6> : ---<F7> : ---<F8> : Break

*																	*
*	Input						Mod	ule	:	IP	252	Struct	:. :				*
*							Sou	rce/i	Dest.:			Block	:				*
*					**												. *
*																	*
×																	*
*																	*
¥																	*
*																	*
¥																	×
*																	*
*																	*
*																	*
*																	*
×																	*
*																	*
*																	*
×																	*
×																	*
*																	*
*																	*
*																	*
*						_		_			_			_			*
*	_ F 1	1	F 2	1	F 3	1	F 4	1	F 5	1	F	6 !	F	7	!	F 8	*
*	Program	1		!				I		1		!			1		*
*	tile	1		!St	in de	Le!H	oqule	!	PG	!		!			1	Break	*
*			<u>1</u>		<u>,,,,,</u> ,,	t.e.t		1.1.1.1							8.8.7-1		*

Fig. 5.4 Menu for destination input

After the destination is selected the controller structure is selected in the same way. The function keys are assigned the following:

<Fl> Standard controller
<F2> Drive controller
<F8> Break

At this stage the PG requests the control loop number. Since IP252 is able to process up to eight control loops, the entry 1..8 is permitted. Thus the data entered in the following procedure is allocated to a specific control loop.

Each entry made appears in the right part of the header area. When the user has entered the control loop number and transferred it by pressing the Return key, the structuring mask (figure 5.5) is displayed.

5.2.1 Structuring

Structuring means that the software switches that exist between the permanently assigned branches, are set according to the application. That means that the switches of the branches required are closed (=1) and those of the branches not required are open (=0).

The structuring switches may function as on-off switches as well as changeover switches. For on-off switches "O" means No and "1" means Yes. Changeover switches are marked with a slash "/" in the text and are used to select one of two sub-branches. "O" is assigned to the first and "1" to the second alternative.

The structuring switches are subordinated hierarchically and assigned to corresponding levels. These divisions are indicated by the indentations of the particular subordinate structure switch terms in the structuring mask.

***	**************************************	*****	×
*		:	*
*	Input	Module : IP252 Struct. : Standard :	*
*	STRUCTURING	Source/Dest.: FILE Block : Cotl 003 :	*
*			×
*		:	*
*		:	*
*	1: Controller	1 2: Actual value 1	*
*	Continuous/ Step	0 ADC/Pulse 0 :	*
*	Manuel input PG/ADC	0 Validity check 0	¥
×	Standard/Upgraded	0 Averaging 0	*
*	Separate D-Input	0 Polygan curve 0	*
¥	Interference input	0	★
×	Manual imput PG/ADC	0	*
*	Manual input PG/ADC	0	*
*	Cont./mark-space	0	*
*	2-/3 Point controller	0	*
×	Actuator adjustment	0	*
×	5		×
×	3: Setpoint	1 4: Limit monitor 1 0	¥
×	ADC/Entry	0	*
*	Rand-function generator	0	*
×			*
×			×
*	F1 F2 F3	F4 F5 F6 F7 F8	*
×			÷
×	1 1 1	up ! down ! Help ! Ready ! Break	*
÷	- · ·		*

Fig. 5.4 Structuring mask

Since not all the structure switches of a controller structure can be displayed at a time, the contents of the screen may be scrolled up or down. These functions can be executed by pressing the function keys $\langle F4 \rangle$ or $\langle F5 \rangle$. The function key $\langle F5 \rangle$ is assigned the function Help; by pressing <F7> the entries made are transferred, by means of <F8> the processing of the mask is terminated and the main menu is displayed.

<F4> : Scroll up
<F5> : Scroll down
<F6> : Help
<F7> : Ready
<F8> : Break

The cursor is moved on the screen by means of the cursor keys. The user structures the branches and subbranches by entering a "1". The branches not selected are suppressed.

As soon as the branches are set the user has defined the final control loop structure. When he is satisfied with it he may terminate the projection by pressing the function key $\langle F7 \rangle$ (Ready).

5.2.2 Entering the Scan Time

After the controller structure is defined in the last step, the scan time is entered. The user should note that the scan time may only be a two's square value between 4 ms and 32 sec.

In the mask shown in figure 5.5, a rough formula is offered for selecting the scan time; the possible range is indicated. Below, the set or the default scan time is displayed (default is always TA = 4ms). In the bottom line the PG provides information on the processor loading according to the selected scan time, for the structure selected for the control loop. The unit is percent (%), 100 % indicates complete loading of the processor.

kikiki	*******	ititititi	bbbbb b		detetete	bbiobiol d	kickicki	ek k	kiskiski	kkk	******	H
Input				Modul	e	: IP25	2 St	718	z. : St	an	lard	
SCA	N-TIM	E		Saure	e/Dest	.: FILE	BI	loci	c : Ca	τl	003	

	Connent :	For	the qu	usi-cont	inas	contra	ller o	ies:	ign the			
		rec	amende	d scami	ng tim	e value	is 10	Æ (af the			
		daa	inating	; time co	ostant	of the	canta	ωL	leci			
		sys	cen.									
		The	folla	ring scar	times	are pe	mitte	eđ :	for IP2	52:		
			4, 8,	, 16, 32,	64, 1	28, Ž56	i, 512	m	illisea	nd	Ş	
			1, 2,	, 4, 8,	16,	32 sec	xands					
	Scan tim	2:	Į	8 ms								
	IP252 lo	ding:	2	7 €								
		-										
F 1	! F2	! F	3!	F4.	. F.5	51	F 6	!	F 7	!	F 8	
	!	1	1		!	!		!		!		
	! Ingant	1	!		!	!		1	Ready	!	Break	
	-								-			

Fig. 5.6 Scan time menu

The menu offers the following function keys:

<F2> : Input <F7> : Ready <F8> : Break

By pressing function key $\langle F2 \rangle$ the default scan time can be modified. The keys $\langle F7 \rangle$ and $\langle F8 \rangle$ are assigned the same functions as in the previous menus.

To which extent the controller works stably with the scan time selected is the responsibility of the user. He is also responsible for the adaptation of controller parameters to the modified scan time. When function key $\langle F7 \rangle$ is pressed the mask for setting the controller behaviour (see figure 5.7) is displayed.

5.2.3 Controller Behaviour

In this menu the user specifies the controller behaviour in the case of a controller stop (e.g. when power failure occurs). For such a case three entries are necessary respectively three questions have to be answered. The default is "Yes" in all cases.

- a) Should the controller outputs be set to "0" when the control loop is not executed?
- b) Should the system restart, automatically, with resumption of power supply?
- c) Is a restart condition to be observed when the system is started automatically (for a detailed description of this condition see sections 3.1 and 4.7)?

icicicic	stickidziek	iddd	ddiddo	bbbi :	ki ki ki ki	kick :	isticiti	kisti	dddda	bisisisis i	likidd	ki.	iiii	666	ckik	kadahada	***
¥																	×
*	Input						Mo	dule	;	: IP25	2 St	nc	t.:	Sta	nđ	ard	*
*	-						So	urce/	Dest.	: FILE	B	lock	: :	Cat	1	003	*
* -																	. *
*																	*
*																	*
*	Cntl	Be	haviou	r:													*
*	****																*
*		If	the an	tl.	is not	: ope	ratio	nal									*
*		the	e autpu	ts a	re <i>set</i>	an	zero:	•			Yes						*
*																	*
×		Aut	americ	res	tart a	fter	powe	r-ai	:		Yes						*
*		The	e resta	rt d	andit	ian i	s va	lid:			Yes						*
×																	*
*																	*
×																	×
*																	*
*													•				*
*				•													*
×																	*
×																	*
*																	×
*																	×
*	F 1	!	F 2	!	F 3	1	F 4	1	F 5	1	F 6	1	F	7	!	F 8	*
×		!		!		1		<u>!</u>		!		1			!		×
¥	Yes	- !		!	NO	1		!		!		1	Rea	dу	!	<u>Break</u>	×
*																	2

Fig. 5.7 Setting the controller behaviour

The displayed responses may be changed by pressing function key $\langle F1 \rangle$ or $\langle F3 \rangle$. The function keys are assigned the following:

<F1> : Yes
<F3> : No
<F7> : Ready
<F8> : Break

5.2.4 Specifying the Controller Hame and Area Hame

After specifying the controller behaviour and pressing the "Ready" key <F7> each controller (No. 1 to 8) of the IP252 can be assigned a controller name and area name comprising each not more than 8 ASCII characters. Input in this mask, however, is useful only if controllers of the IP252 are to be operated and monitored via a CP526 or a similar device.

t.t.			******
	_		
	Imput		Module : IP252 Struct. : Standard
			Source/Dest.: FILE Block : Ontl 003
	_		
	Counent:		
•			
	If the control	ler is to be op	erated and observed using the CP526,
	the symbolic g	roup and contro.	ller name for the display of the CP526
F	should be give	Q.	
		Controller na	me: TEMP_001
•		_	·
		Group name:	TEST_AOL
F L			
۲ •			
τ •			·
r			
	FI ! FZ	I F3 !	F4 I F5 I F6 I F7 I F8
۲	!	1 1	I I I I
	!	! !	I I I Ready I Break
¥.	•		

Fig. 5.8 Adaptation to CP526

At this stage, note that there is a difference between standard controllers and drive controllers. With the drive controller, activating the \langle F7> key will lead directly to the parameter assignment, whereas the standard controller still requests an intermediate step.

In this intermediate step, the dimension and characteristic is specified.

5.2.5 Specifying the Dimension

When the standard structure contains values with physical dimensions the user may specify an ASCII string and a characteristic of the dimension before parameterization. The default ASCII string with 6 characters contains "%"; the 0% value contains "0", and the 100% value contains "100". The specification of the dimension consists of entering - the ASCII string, - the characteristic. The menu for these entries is shown in figure 5.9.

× × × × Input Module : IP252 Struct. : Standard Source/Dest.: FILE Block : Catl 003 * × PARAMETER × * ÷ ÷ ÷ ÷ × Input of desired physical dimension: * × × * * × × × × Dimension Dl: GRAD C × × 15.0 GRAD C 0 Percent corresp. × × 50.0 GRAD C 100 Percent corresp. * × × × * × × × * × * × * ± * ÷ × * × * × × F1 · ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F 8 ÷ × ! ! 1 1 ! 1 1 * 1 1 1 ! Ready ! Break ÷ ţ ! ÷

Fig. 5.9 Input of the physical dimension

In the first line of the menu "Dimension D1" the user may enter the dimension necessary for the control loop, with an ASCII string up to 6 characters long if the default "%" does not match. Afterwards the cursor jumps to the next line and the % sign in the characteristic lines is replaced by the dimension entered. Then the "0 %" value and the "100 %" value are assigned a numerical value.

When these values are entered the PG checks whether the decimal places are identical and whether the characteristic entered is positive, i. e. whether the 0% value is less than the 100% value (see section 4.4.3).

5.2.6 Parameter Input

The last step of the input is to enter the parameters of the last structured controller. Here the PG offers only those subfunctions (branches) activated in the previous structuring mode, for parameterizing.

The parameterizing starts with the PG displaying a list of the connected branches where each branch is assigned a selection number, which is identical to the branch number (see figure 5.10). By means of the selection number the user may call the parameter list of the subfunctions to be parameterized. After the selection number is entered the branch selection is terminated by pressing the <Enter> key.

i ki ti	**************************************	***
÷		*
*	Input Module : IP252 Struct. : Standard	*
*	PARAMETER Source/Dest.: FILE Block : Ontl 003	*
* ·		. 🛨
*		*
*		*
¥	1: Controller 2: Actual value	*
×		*
×	3: Setpoint 4: Limit monitor 1	*
*		*
×	6: Test socket 1	*
*		*
×		*
*		*
*		*
*		*
×		*
*		*
×		*
*.		×
*		*
*	Please enter the branch futiber:	بر بر
*		- -
*		
*		
×	i i i i i i keady kreak	×
x		~

Fig. 5.10 Parameter input/Branch overview

After a branch is selected the corresponding parameter list is displayed. Only the parameters of the selected subbranches are displayed.

After the branches are parameterized each entry should be terminated by pressing <Carriage Return>, whereas the complete parameter list of each branch is terminated by pressing the <Enter> key. Then the parameter list of the next branch is displayed until all branches are parameterized. Figure 5.11 shows the parameters of branch 3 of the standard controller when the memory submodule ARS/SR is used.

* ÷ × Module : IP252 Struct. : Standard ÷ Inout * Saurce/Dest.: FILE Block : Catl 003 ÷ PARAMETER * × * Branch 3: Setpoint * * * * * * * ADC/Entry 0 × × Address ADC 01 **F**√ * × × Setpoint high limit 0.0 GRAD C * ÷ × Setpoint lower limit 0.0 GRAD C ź * * * ź × * * × * * ź * * * * × * × * * ! F2 | F3 | F4 | F5 ! F6 ! F7 | F8 * F 1 ! ! Scroll ! Scroll ! Next ! Branch × 1 * ! * ! * 1 1 ! down ! up ! Branch !selection * ÷

Fig. 5.11 Parameter input

Following this procedure the PG redisplays the list of all activated branches. This enables the user to correct the entries later. When all the values are modified the <F7> key is pressed and the data, entered so far, is transferred. When the destination device already contains a data set with the same controller number the programmer displays a menu which prompts the user whether the data set stored in the PG may be deleted.

The user must answer the prompt "Controller x overwrite (Y/N)". He does this by pressing the function key "Yes" or "No". When "Yes" is pressed the data set just entered is stored and the data set in the destination medium is overwritten; when "No" is pressed the new data set is lost.

5.3 Output

When the user selects the function "Output" in the main menu by pressing function key $\langle F2 \rangle$ the output menu as shown in figure 5.12 is displayed after entry of the destination medium and the control loop number. By means of this function an already existing control block may be checked, amended or corrected.

Contrary to the linear prompting during input, the desired masks may directly be selected in the output function. The screen masks "STRUCTURING", "SCAN TIME", "CONTROLLER BEHAVIOUR", "PHYSICAL DIMENSION", and "PARAMETERIZING" are handled in the output function as described in the previous section. After each step the program returns to the output menu. If the <Break> key or the <Enter> key is pressed this menu is left and the saving dialog started.

kaka t		*****			cielectelecie		****
*							*
*	Oztput			Module :	IP252	Struct. : Sta	ndard *
×	-			Source/Dest.:	FILE	Block : Con	±1 003 *
*	********	*********	**************		******		*
*							*
*							*
*							*
×							*
*							*
*							*
*							*
*							*
*							*
×							*
*							*
*							*
*							*
¥							*
*							*
*							*
×							*
*							*
*							*
*	F 1	! F2	1 F3 1 1	F4 ! F5	! F (5 ! F7	! F8 *
*	Struc-	!Samling	! BESY !Phys	sical Initial	- !	! Store	·
*	turine	!time	IParameter !Dim	nsion!ization	1	! antl.	! Break *
*							x
kk	idddddddd e		hiddig geleichidd		kiddddd	*****	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

Fig. 5.12 Output menu

In the submenu to

<F3> BESY parameter

the softkeys

<F3> Behaviour <F4> Adaptation to CP526

are displayed (see also figures 5.7 and 5.8).

*		*	,
*	Output	Module : IP252 Struct. : Standard *	
*		Source/Dest.: FILE Block : Contl 003 *	•
×			•
*		*	
*		*	•
*		*	
*		*	÷
*		*	÷
*		*	•
*		*	÷
*		*	7
×		×	۲
*		*	÷
×		×	ŀ
*		*	ŀ
×		ż	÷
*		k	÷
*		k	ŀ
*		لا	¢-
*		k ·	Ł
*		ć	ŕ
×		د	×-
*	F1 ! F2 ! F3 !	!F4	*
×	I I I	! I CP526 ! ! Output ! >	*
*	! lAction !	! !Interface! ! menu ! Break >	*
*		,	*
+		<u>╡╸╡╴╶╴╶╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴</u>	d.

Fig. 5.13 Submenu to function "BESY parameter"

CAUTION:

When the controller is parameterized the set dimension is, if necessary, displayed initially and may be modified in the output function. The user should note that the modification of the characteristic does not cause another check of the values previously entered. After the characterstic is modified the new values may exceed the input range and lead to undefined states.

The user is completely responsible for the modification of the dimension characteristic in the output!

When the user presses function key <F2> in the main menu the output mode is called. When at this stage the "Print" function key is pressed, the "Print" menu shown in figure 5.14 is displayed.

In this menu the user may select the following printouts:

<F2> : Print block
<F5> : Print all
<F6> : Cross reference list
<F8> : Break

The cross reference list contains a list of all inputs and outputs used for each control loop. This documents the interconnection and multiple allocations may be avoided.

With the function "Print block" the controller structures, scan time and all parameters are printed for one selected control loop.

With the function "Print all" the cross reference list, controller structure, scan time and all parameters of all control loops are printed.

After the program is selected the input of the source medium is requested; when the function "Print block" is selected, the control loop number should also be entered.

When the <Break> key is pressed the user returns to the main menu.

		(ODC	******	****	*****	33000	*****	12(2)2	*****	*****	****	0000		****	******	***
×																*
¥							Mod	ule	:	IP 25	2 SE	ruct.	. :			*
×	Print						Sou	rce/	Dest.:		BL	œk	:			*
*																. ×
*																*
*																*
×																*
*																*
*																*
*																*
*																×
*																*
*																*
*																*
*																*
×																*
*																¥
*																*
*																×
*																*
*																*
*																×
*																*
*	Fl	!	F 2	!	F 3	!	F 4	!	F 5	1	F 6	1	F 7	!	F 8	*
*		1	Print	!		!		1	Print	1		!		!		*
*		!	block	!		!		1	all	1	QL.	1		!	Break	*
*											-					*
÷	elebeleielebelei	k ki	*****	istsi	decisies	uuu	*****	kiki	kiddik	kikicici c	****	ki.ix		***		boos



.

5.4 Transfer

With the function "Transfer" the blocks are transferred to the individual media; however, only one block can be transferred at a time.

When the function key $\langle F4 \rangle$ is pressed in the main menu, the user is prompted to enter the source and the destination medium. The function keys are assigned the following:

<Fl> : Program file
<F3> : Submodule
<F4> : Module
<F5> : PG
<F8> : Break

The user should additionally enter the block (parameter set) that is to be transferred. When an asterisk (*) is entered all blocks are transferred. Afterwards the PG displays the menu shown in figure 5.15 where the function keys are assigned the following:

<F3> : Change block number <F5> : Correct <F7> : Transfer <F8> : Break

	Monthale • TP 252	Start .
Transfer	Same Nect .	Block ·
		· · · · · · · · · · · · · · · · · · ·
From source dev: SUBM	To destinat.de	v: HOD
File name :	File name	:
Block : Catl	Block	: Cntl
Block no. : 3	Block no.	: 3
F1 ! F2 ! F3 !	F4 ! F5 ! F	6 <u>1</u> F7 <u>1</u> F8
! I Change !		! Trans- !
! !DLOCK no.!	! Correct !	! fer ! Break

Fig. 5.15 Menu for block transfer

<f3> Change block number</f3>	This function enables the user to change the block numbers. The input of the new numbers is to be terminated by pressing «Carriage Return».
<f5> Correct</f5>	This function enables the user to correct incorrect entries. When for example the data set is to be trans- ferred not to the selected device (medium) but to another one the user may change this entry by means of this function.
₹7> Transfer	This function enables the transfer in the selected manner. If a block with the same number is already stored in the destination device (medium) the user is prompted "Overwrite module? (Y/N)".
<f8> Break</f8>	This function terminates the function without transferring the data.

5.5 Delete

The user may call the Delete function by pressing function key <F5> in the main menu. Then the PG displays the Delete menu shown in figure 5.16.

The following delete functions can also be called up by function keys:

- <FI> Delete block from file An individual block of the activated program file may be deleted.
- <F3> Delete block from submodule Individual controller data sets may be deleted from the memory module. When an asterisk (*) is entered instead of a controller number all controllers of this memory module are deleted.
- <F4> Delete block from module Individual controller data sets may be deleted from the module. When an asterisk (*) is entered instead of a controller number, all controllers are deleted from the module.
- <F8> Delete complete prog. file A program file is deleted completely from the disk or the Winchester. Thus all blocks are deleted from this file.

B8576388-02

*													*
×				Modu	le	: 12 2	252 Sta	uct.	:				×
*	Delete			Sour	ce/Dest	.:	Bla	xk	:				×
*													×
×													*
*													×
*													*
¥													*
*													×
×													×
*													×
×													×
*													*
*													×
*													*
×													×
*													*
*													×
*													×
*													*
*													*
*													*
*						_				_			*
¥	F 1	! F2	! F3	! F4	1 F:	5 !	F 6	!	F	7.	!	F 8	*
*	BLK in	! Total	! BLK in	! BLK in	1	1		. !			!		×
*	file	Prog.fil	e!Submodul	e!Module	!	1		!			! 1	Break	*
*													*

Fig. 5.16 Delete menu

5.6 Special Functions

The special functions which the user selects from the main menu by pressing <F6> offer the following:

<Fl> Start

This function that only runs online, sets the operating mode "Rum" for the module.

<F4> Stop

This function that only runs online, sets the operating mode "Stop" for the module.

<F6> Preset

From this menu that is shown in figure 5.2, the operating mode and the program file may be selected. When the operating mode is prompted the user should enter, offline, if programmer and programmable controller are not connected. The user is offered two alternatives when operating the IP252:

- "IP252 without bus access" (<F3>)

- "IP252 with bus access" (<F4>).

5-21

The term "with bus access" respectively "without bus access" means that the IP252 may behave like a co-processor; if "with bus access" is selected the IP252 may access the peripheral, plugged into the same central processor, without increasing the CPU loading. This direct bus access is described in detail in section 4 and is restricted to the IP252 in the S5-115U. The controller blocks may be stored together in a program file on an external storage medium. The file name is optional; the user should enter it into this presetting mask, to inform the program. The filename consists of 6 characters maximum; when it is smaller, the remaining places are filled with "@" signs. When no drive is selected the default drive is assumed.

<F7> Controller processing

Using this function which runs only online, the user is able to individually enable or disable the control loops of the module. This is shown in the menu in figure 5.17.
*																		*
¥							Modi	ıle	:	IP 2	252 Sta	uct.	:					★
¥	Control	ler	proc	essin	g		Sou	rce/D	est.:		Bla	xci k	:					*
×																		*
×																		*
×																		*
×	No free																	×
*																		×
×																		×
¥	001 YES																	×
×	002 NO																	*
¥	003 YES																	×
×																		*
*																		*
*																		×
*																		*
*																		*
*																		*
*																		×
*																		*
Ť																		*
×																		*
*			-			•	- /				- /	_	-	_			•	*
*	F 1	!	r 2	1	F 3	1	F 4	!	F 5	1	F 6	!	F	/	!	FZ	\$	*
*		!		1	1300	!		1		1		!			!	Mair	2	*
*	YES	!		!	NO	!		!		!		2			!	men	1	*
*																		*

Fig. 5.17 Controller processing menu

The cursor may be moved to the individual control loops in this menu. The function keys are assigned the following:

<Fl> Yes

The control loop on which the cursor is positioned is enabled.

<F3> No

The control loop on which the cursor is positioned is disabled.

<F8> Main menu
When this function key is pressed the main menu
is displayed.

5.7 Information Functions on the IP252

When the user presses the function key <F7> in the main menu the menu "Information" is displayed. The function keys are assigned the following:

<F2> Directory:

After the source device is selected, the programmer supplies a list of contents of all control loops of this medium. In addition to the control loop number the structure, the version number, and the processor loading are displayed.

<F4> SYSID Module:

<F5> SYSID Submodule:

These functions that lead to the menu shown in figure 5.18 inform the user about the plant to be controlled, the module, the submodule, the version number of the firmware, and the bus addresses.

Input is possible in the fields "Plant from : date" and

"Frame no.: x^{n} (x = 0 to 254). These functions were introduced in order to enable the CPU of a programmable controller to operate its IPs and CPs and in order to read the

data described above for diagnostic purposes.

B8576388-02

× * * Module : IP 252 Struct. : * * SYSID Source/Dest.: MDD Block : * * ------ * × ÷ HOULE-MIFB No. : Module : IP-252 × * Finnware version : V-1.1 B Plant : Plant from : Symbol addr.: * ÷ × * ÷ Industry bus addr: Sinec Ll : * . Password × : * × * Frame No. : 4 Module vers.: V-1.2 M × × × * × * × * × * * × * × × * * × × × × * × * * F1 ! F2 ! F3 ! F4 ! F5 ! F6 ! F7 ! F8 * × 1 * 1 1 1 ! ! ! * ! ź 1 1 ! 1 IFinished ! Break ÷ ÷

.

IP252 - Error diagnosis

<F6> IP252 fault

When a fault occurs in the IP252 this function displays an error message containing error number and description. Only one error message is displayed at a time, even if several errors should have occured. See figure 5.19 for the error messages.

5-25

Fig. 5.18 SYSID menu

When the "Info" function in the submenu "Error" is activated IP252 outputs the following messages for error diagnosis. The preceding fault numbers are stored as error code in the dual-port RAM (see also chapter 5, manual IP252).

Error code (decimal)	Text displayed at the PG	Error description	Reaction of IP
00. 11. 12. 13. 14. 15 <i>.</i>	No error Hardware Hardware Kardware Hardware Hardware	Normal state: "No error in IP252" Timeout (except analog module) Ckecksum of EPRCMs is not valid Offset check: deviation of a DAC >7LSB Error in hardware test program: RAM Error in hardware test program: NLART	- "STOP" "STOP" "STOP" "STOP"
20. 21. 22. 23. 30. 31.	Watchdog Dir. bus access Wire break at digital input Error in analog sec. PC STOP Subm. error	Monitoring time elapsed S5 bus is not enabled by S5 CPU Open circuit at digital input (digital tacho) Voltage supply of analog sec. has failed Inhibit command output (BASP) is active Wrong/no submodule in 1P252	"STOP" "STOP" "STOP" "STOP" "STOP" "STOP" "STOP"
50. 51.	Error in analog module Overload	Timeout or open circuit in analog module IP 252 overloaded (time conflict)	"STOP" LED "F" flashing
70. 71.	STOP switch Software STOP	STOP switch of IP 252 in STOP position Stop of IP 252 (caused by PG or CPU)	*STOP* *STOP*

The following messages only apply for the ARS structure

	ł		
75.	Prepare self-setting		none
76.	Self-setting active		none
π.	Self-setting success-		none
	fully terminated		
78.	Structuring/		none
	initializing error		
79.	invalid cntl number	Invalid controller no. (no. 1 or 2 only)	none
80.	Samp. time too long	Sampling time too long (TA=4 or 8 ms only)	none
. 81.	Load torque too high		none
83.	Unsuitable	Illegal procedure	none
84.	Optimization failed	Parameters could not been calculated	none
85.	Break by PG/PC	Break caused by programmer	none
86.	S5 comunication error	S5 communication error with IP 240	none
87.	S5 wire break	Open cîrcuit în IP 240 module	none
			1

Fig. 5.19 Error messages of IP252 for error diagnosis

All messages listed above are recognized by the operating system of the IP252 and can also be fetched by the CPU from a specific RAM area of the IP252 (dual-port RAM) by means of RECEIVE 200. A fault entry will automatically be deleted when the module passes from "STOP" to "RUN".

Normally only the message which has been signalled first is entered. Message numbers 51 and 75 to 85 are an exception to this rule: These messages are overwritten by each following one! <F>> Processor loading: After the source device is entered this function supplies a list of all control loops together with the version number, a controller structure, the description list, and the processor loading of each control loop (IP252 loading). The total load of the individual modules must not exceed the 100% limit. See figure 5.20 for processor loading.

xicici ;	**********	kikikiki k	telektelektelektelekte			+ ************************************	***
*							*
*				Module :	IP 252 Struct.	:	*
*	Processor	loading		Source/Dest.:	MOD Block	:	*
*			**********				*
*							*
¥							*
*							×
*							*
*		Cntl	1 71.0	Drive V1.0	15 %		*
×		Cotl	2 VI.O	Drive V1.0	15 %		*
×		Cot 1	3 VI.O	Drive V1.0	62 %		*
*							*
*				Total load	<i>≈ 092 %</i>		*
×							*
×							*
*							*
*							*
*							*
*							*
×							*
¥							*
*							*
*							*
×	Fl !	F2 !	F3 !	F4 ! F5	! F6 !	F7 ! F8	*
*	!	!	1	1	1 1	! Main	*
×	1	!	! !	1	1 1	! menu	*
*				-	- •		*
XXX	this this is a second second	hishishi	deletate i deletate	utitititititi ti		ieeeeeeeeeeeeeeeeeee	-

Fig. 5.20 Processor loading

5.8 Controller Test

The controller test function which the user calls by pressing function key $\langle F3 \rangle$ in the main menu, enables the user to operate and monitor the controller in online mode; in addition to the input and the display of parameters (in control mode) the controller test shows actual bit values (e. g. enabling branches or limit value identification), input values (e. g. PC setpoints) or intermediate results of the algorithm (so-called measuring points). All values are requested and updated by the IP252 several times per second.

This function is suitable, in particular, for the starting-up procedure, error diagnosis and optimization of control loops.

After the user has selected the function "Test" (<F3>) and entered the control loop number, the branch selection menu is displayed which is identical to the branch overview shown in figure 5.10. In addition to the branches offered for parameterization, there are the two functions "Measuring point table" and "Starting-up" in the control test. Within the individual branches, bit values and switch positions are displayed in addition to the data displayed for parameterization. After the user has selected a branch, a mask is displayed as shown in figure 5.21, for example.

Note: The measuring points of the limit monitors can also be changed in test operation. If you wish to change measuring points of different dimensions (example: MP4 regulating variable given as %, MP1 actual value is dimension-dependent), it is necessary to re-enter the limit values in order to obtain a correct indication of the limit monitor bits.

ż		÷	ŀ
*		Module : IP252 Struct. : Standard *	ŀ
*	CONTROLLER TEST	Source/Dest.: MDD Block : Cntl 003 *	ł
*		***************************************	ŀ
×		ic in the second second second second second second second second second second second second second second se	ł
*	Branch 1: Controller	k	ķ
*		k	÷
*		ic contract of the second second second second second second second second second second second second second s	÷
*	MP 03: Controller deviation	- 15.0 GRAD_C *	*
*		د د	*
*	Cantinuous/ Step	ن ه 0	÷
×	Standard/Upgraded	ن 0	×
×	Manuel imput PG/ADC	د 0	ż
×	Constant men. value	0.00 %	×.
*		د	*
*	Automatic/Manual	0	×
*	MP 10: Manual value	0.00 %	×
*	Controller enable	1 < :	×
*	Righ overflow ID	0 :	*
×	Lover overflov ID	0	×
*		•	*
*		:	×
*		:	×
*	F1 ! F2 ! F3 ! .	F4 ! F5 ! F6 ! F7 ! F8	*
*	!!!So	rroll ! Scroll ! ! Next ! Branch	*
¥	! Force ! !	up ! down ! ! Branch !selection :	×
*			*

Fig. 5.21 Controller test menu

During this controller test the user may change each value except the structure switches. These changes should be made by means of the "Force" mode.

Controlling in the controller test

During the normal controller test the cursor is not visible. If the user wishes to modify a parameter during RUN he may initiate it by pressing the "Force" key. The result is that the cyclical status request is terminated and the last display is frozen. Then the cursor appears on the first field that can be accessed with the "Force" key respectively on the field that was accessed last in this section. In the "Force" mode, the cursor control is the same as in parameterization mode, except that the cursor can only be moved to "accessible" fields.

When a parameter, on which the cursor is to be moved, should be changed the existing value is overwritten by the new one and the entry is terminated by pressing the Return key. The PG transfers this new value immediately to the IP252, cancels the control mode and returns to the cyclical status output. Non-controllable values: addresses

measuring points number of limit values number of vertices/setpoints

The following parameters may cause conflicts in the overlayed control of the IP252 since these parameters also may access the same lines via dual-port-RAM operation:

PC setpoints PC enabling

--



Configuration sheet: Drive controller

Controller No: Module No: Plant:

Date: Handled by:

.

BRANCH 1: CONTROLLER OUTPUT CURRENT SETPOINT



Description

Value

Phys. unit

S 1.1 Structure Selector CONVERSION

- CON 1.1 SCALing DeCeLeration Value %
- DAC 2 ADdRess

REL 1.1 BREAK ENABLE

- MP 6 I BR Deceleration current
- MP 9 I SOL Current setpoint
- MP 12 N-ACT Actual speed

Controller No: Module No: Plant:

BRANCH 2: FRICTION



to Branch 1



Controller No: Module No: Plant:

BRANCH 3: PERIPHERAL VELOCITY AND ACCELERATION



Peripheral velocity



Controller No: Module No: Plant:

BRANCH 4: LOOP GAIN





Controller No: Module No: Plant:





Module No: Plant:

BRANCH 6: SET-UP SPEED







Controller No: Module No: Plant:

BRANCH 7: CREEP SPEED







Controller No: Module No: Plant:

BRANCH 8: (ROTATIONAL) SPEED SETPOINT, VELOCITY SETPOINT



	Description	Value	Phys. unit
S 8.1 S 8.2	Struct. sel. RAMP GENERATOR Struct. sel. SMOOTHING		·
\$ 8.3	Struct. sel. SETPoint SEQUENCE		
CON8.1	CONSTant SETPoint		%
CON8.2	SETPoint SCALER		%
CON8.TR	Ramp-down time		
CON8.TH	Ramp-up time		-
CON8.INC	INCREASE		
CON8.TZV	Smoothing time constant		70
ADC 6	ADdRess		1
DAC 5	ADdRess		1
BIT 8.hi	HIGHER		
BIT 8.LO	LOWER		
BIT 8.ERA	ERASE		
REL 8.1	PG/PC-SETPoint		
REL 8.2	SETpoint ENABLE		
REL 8.3	ADC/INPUT		
VAR 8.1	VARiable SETPoint		%
MP 12 N-ACT	Actual speed		%
MP14 N-SET	Setpoint after ramp generator		%
MP 17 N-SET	Setpoint before ramp generator		%
ontroller No:		Date:	

Controller No: Module No: Plant:



Controller No: Module No: Plant:



Module No: Plant:

Handled by:





Description

Value Phys. unit

- S 10.1 Struct. sel. actual value ANALOG/PULSE sensor
- S 10.2 SMOOTHING
- S 10.3 EXPAND (flicker eliminator)
- CON10.1 ACTual SCALing speed
- CON10.2 STart-UP ACTual value
- CON10.3 CALibration DISPlay
- CON 10.4 Rated speed REV/SEC
- CON 10.5 Line numbers/100 (NC/100)
- CON10.TVZ Smoothing time constant
- ADC 3 ADdRess DAC 1 ADdRess





Controller No: Module No: Plant:



%

BRANCH 11: ACTUAL ARMATURE CURRENT



MP 5	I*R	Correction value at actual current	%
MP13	I-ACT	Actual armature current	%

Controller No: Module No: Plant:

BRANCH 12: LIMIT MONITOR 1



Description

Value

Phys. unit

MP N	R	MEASuring POInt NumbeR	
CON	12.1	LIMIT 1	
CON	12.2	LIMIT 2	
CON	12.3	LIMIT 3	
CON	12:4	LIMIT 4	
CON	12.5	LIMIT 5	
CON	12.6	LIMIT 6	
CON	12.7	Number OF LIMITS	
BIT	12.1	LIMIT IDENTifier 1	
BIT	12.2	LIMIT IDENTifier 2	
BIT	12.3	LIMIT IDENTifier 3	
BIT	12.4	LIMIT IDENTifier 4	
BIT	12.5	LIMIT IDENTifier 5	
BIT	12.6	LIMIT IDENTifier 6	

Controller No: Module No: Plant:

BRANCH 13: LIMIT MONITOR 2



Description

Value Ph

Phys. unit

MP NR	MEASuring POInt NumbeR	
CON 13.1 CON 13.2 CON 13.3 CON 13.4 CON 13.5 CON 13.6 CON 13.7	LIMIT 1 LIMIT 2 LIMIT 3 LIMIT 4 LIMIT 5 LIMIT 6 Number OF LIMITS	% % % % % % % % % % % % % % % % % % %
BIT 13.1 BIT 13.2 BIT 13.3 BIT 13.4 BIT 13.5 BIT 13.6	LIMIT IDENTifier 1 LIMIT IDENTifier 2 LIMIT IDENTifier 3 LIMIT IDENTifier 4 LIMIT IDENTifier 5 LIMIT IDENTifier 6	

Controller No: Module No: Plant:

BRANCH 14: MEASURING SOCKET 1





Controller No: Module No: Plant.

BRANCH 15: MEASURING SOCKET 2





Controller No: Module No: Plant:



Configuration sheet: Standard controller

Date: Handled by:

Plant:

BRANCHE 1.1 : CONTINUOUS-ACTION CONTROLLER (STANDARD-VERSION)



Description

Value

PG/ADC



CONSTant MANual value Proportional value Integral-action time Derivative-action time Controller High LIMIT

Struct. sel. Manual input

- CON 1.1.B Controller Low LIMIT
- ADC 5 ADdRess
- REL1.1.1 AUTOmatic/MANUAL (mode)
- BIT 1.1.CECONTRoller ENABleBIT 1.1.OV +High OVERFLOW (identifier)BIT 1.1.OV -Low OVERFLOW (identifier)
- MP 3DeviationMP 4Controller outputMP 10Manual value





Date: Handled by:

Controller No: Module No: Plant:

÷

\$1.1.1

CON 1.1.MA

CON 1.1.KP

CON 1.1.TN CON 1.1.TV

CON 1.1.B +

BRANCH 1.2: CONTINUOUS-ACTION CONTROLLER (UPGRADED VERSION)



Description

S1.2.1	Manual input	
S1.2.2	Struct. sel. DISTURBANCe INPut	
S1.2.3	SEPARate D-INPUT	
CON 1.2.MA	CONSTant MANual value	
CON 1.2.KP	Proportional value	
CON 1.2.R	Additional gain	
CON 1.2.N	Integral-action time	
CON 1.2.TV	Derivative-action time	
CON 1.2.A +	Positive increment limit	
CON 1.2.A -	Negative increment limit	
CON 1.2.8 +	Controller High LIMIT	
CON 1.2.B-	Controller Low LIMIT	
ADC 3	ADdRess	
ADC 4	ADdRess	
ADC 5	ADdRess	
BIT 1.2.CE	CONTRoller ENABle	
BIT 1.2.MV	CONstant MANIPulated VARiable	
BIT 1.2.IR	Real/ideal PID controlier	
BIT 1.2.OV +	High OVERFLOW (identifier)	
BIT 1.2.OV -	Low OVERFLOW (identifier)	
REL 1.2.1	DISTURBance ENABle	
REL 1.2.2	AUTOmatic/MANUAL (mode)	
MP 3	Deviation	
MP 4	Controller output	
MP 11	Separate D-input	
MP 12	Disturbance input	

Value

Phys. unit

PG/ADC





%

%

Controller No: Module No: Plant:

BRANCH 1.3: ACTUATOR ADJUSTMENT



Description





%

S 1.3.1 Struct. sel ACTUATOR ADJustment

CON1.3.GAI GAIN

CON1.3.OFF OFFSET

DAC 1 ADdRess

MP5 Manipulated variable

Controller No: Module No: Plant:



BRANCH1.4: MARK-SPACE OUTPUT

Description

Value Phys. unit

S1.4.1	Struct. sel. 2/3-POInt CONTRoller
51.4.2	ANAlog/DIGItalloutput only for R-Processor
CON 1.4.TMIN CON 1.4.RTH CON 1.4.ADF	Minimal Pulse duration TMINResponse THresholdADaptation Factor
DAC1 DAC 2	ADdRess ADdRess
DO 1 DO 2	ADdRessonly for ADdRessonly for R-Processor
BIT 1.4.PP BIT 1.4.NP	POSitive PULSE NEGative PULSE
MP 6 MP 7	Positive mv output Negative mv output

Controller No: Module No: Plant:

BRANCH 1.5: STEP-ACTION CONTROLLER WITH PULSE OUTPUT



Controller No⁺ Module No: Plant:



Description

\$ 2.1	Struct. sel ADC/PULSE
\$ 2.2	Struct. sel. VALIDITY CHECK
S 2.3	Struct, sel. AVERAGING
S 2.4	Struct. sel. POLYGON (generator)
CON2.PRM	MAX. Permiss. DIFFerence
CON2.N	NUMB. of VERTICES
CON2.INV	START VALue
CON2.VSP	VERTex SPAcing
CON2.01	ORDINATE 1
CON2.02	ORDINATE 2
CON2.03	ORDINATE 3
CON2.04	ORDINATE 4
CON2.05	ORDINATE 5
CON2.06	ORDINATE 6
CON2.07	ORDINATE 7
CON2.08	ORDINATE 8
CON2.09	ORDINATE 9
CON2.10	ORDINATE 10
CON2.STU	ACTual Start-up value
ADC 2	ADDRESS
REL2.3	Start-UP ENABle
MADQ	Actual fed value

MP8 Actual fed value MP9 Processed actual value

Controller No: Module No: Plant: Date: Handled by: Phys. unit





Value



BRANCH 2: ACTUAL VALUE MONITORING Page 2

Description

Value

Phys. unit

CON 2.HWL	High WARNING limit
CONTATINA	

CON Z.LWL	Low	WA	RNIN	G	limit

- CON 2.HDL High DANGer LIMit
- CON 2.LDL Low DANGer LIMit
- BIT 2.HWL HWL VIOLated
- BIT 2.LWL LWL VIOLated
- BIT 2.HDL HDL VIOLated
- BIT 2.LDL LDL VIOLated
- MP 9 Processed actual value

Controller No: Module No: Plant:


VAR3.1 SETPoint FRom PC

BIT 3.HI	HIGHER
BIT 3.LQ	LOWER
BIT 3.ERA	ERASE
BIT 3.1	LINEAR (rectangular/interpol)

SETPoint ENABle

MP1	Fed SetPoint
MP2	Processed SetPoint
MP3	Deviation

Controller No: Module No: Plant:

REL3.2

BRANCH 3: SETPOINT MONITORING Page 2



Description

Value

Phys. unit

<u>_</u>

CON 3.SLL Setpoint low limit

Setpoint high limit

- BIT 3.SHL SHL VIOLated
- BIT 3.SLL SLL VIOLated
- MP 2 Processed Setpoint

Controller No: Module No: Plant:

CON 3.SHL

BRANCH 4: LIMIT MONITOR 1



Description

Value

Phys. unit

MP NR	MEASuring POInt NumbeR	
CON 4.1 CON 4.2 CON 4.3 CON 4.4 CON 4.5 CON 4.6 CON 4.7	LIMIT 1 LIMIT 2 LIMIT 3 LIMIT 4 LIMIT 5 LIMIT 6 Number OF LIMITS	
BIT 4.1	LIMIT IDENTifier 1	
BIT 4.2 BIT 4.3 BIT 4.4	LIMIT IDENTifier 2 LIMIT IDENTifier 3 LIMIT IDENTifier 4	

B B B B BIT 4.5 LIMIT IDENTifier 5 BIT 4.6 LIMIT IDENTifier 6

.

Controller No: Module No: Plant:

BRANCH 5: LIMIT MONITOR 2



Description

Value

Phys. unit

MP NR	MEASuring POInt NumbeR	
CON 5.1 CON 5.2 CON 5.3 CON 5.4 CON 5.5 CON 5.6 CON 5.7	LIMIT 1 LIMIT 2 LIMIT 3 LIMIT 4 LIMIT 5 LIMIT 6 Number OF LIMITS	
BIT 5.1 BIT 5.2 BIT 5.3 BIT 5.4 BIT 5.5 BIT 5.6	LIMIT IDENTifier 1 LIMIT IDENTifier 2 LIMIT IDENTifier 3 LIMIT IDENTifier 4 LIMIT IDENTifier 5 LIMIT IDENTifier 6	

Controller No: Module No: Plant:

BRANCH 6: MEASURING SOCKET 1





Controller No: Module No: Plant:

BRANCH 7: MEASURING SOCKET 2





Controller No: Module No: Plant:



Configuration sheet: Drive controller with self-optimization

Controller No: Module No: Plant:

BRANCH 1: CONTROLLER OUTPUT

CURRENT SETPOINT



Description

Value

Phys. unit

S 1.	.1	Conversion	structure	switch
-------------	----	------------	-----------	--------

CON 1.1	Standardization deceleration value	%
DAU 2	Address	
REL 1.1	Break enable	%
MP 6	Deceleration current	%
MP 9	Current setpoint	%
MP 12	Actual speed	

BRANCH 2: FRICTION



	Description	Value	Phys. unit
CON 2.1	Friction		%
REL 2.1	Friction enable		
MP 20	Summated setpoint		%

BRANCH 3: PERIPHERAL VELOCITY



Peripheral velocity

Controller No: Module No: Plant:

BRANCH 4: LOOP GAIN INCREASE



Description

Value F

Phys. unit

Structure selector inject diameter signal S 4.1 Field current monitor S 4.2 Interface S 4.3 Standardization field current **CON 4.1** Start-up loop gain % **CON 4.2** CON 4.VER Gain CON 4.OFF Offset % ADC 5 Address **REL 4.1** Start-up relay % MP 8 Gain % Diameter **MP 15** % **MP 18** Field current

Controller No: Module No: Plant:



Description

Value

Phys. unit

%

% %

% % % %

CON5.1 CON5.KP CON5.TN CON5.TV CON5.B + CON5.B-	Start-up setpoint Proportional value Integral-action time Derivative-action time Controller high limit Controller low limit	
BIT5.1.RF BIT5.UE + BIT5.UE-	Controller enable High overflow Low overflow	
REL 5.2	Start-up setpoint enable	
MP10 MP11 MP12/16 MP20	Controller output Controller deviation Actual speed / velocity Summated setpoint	

Controller No: Module No: Plant:

BRANCH 5: (ROTATIONAL) SPEED CONTROLLER Page 2



- CON 5.IUGD Actual value low danger limit, speed controller
- BIT 5.SOGD SHLS violated **SLLS violated** BIT 5.SUGD BIT 5.IOWD **AHWS violated** BIT 5.IUWD ALWS violated BIT 5.IOGD AHDS violated ALDS violated BIT 5.IUGD

Controller No: Module No: Plant:

Date: Handled by: Phys. unit

 % % %
 %
%
%

BRANCH 6: SET-UP SPEED







Controller No: Module No: Plant:

BRANCH 7: CREEP SPEED







Controller No: Module No: Plant:

BRANCH 8: (ROTATIONAL) SPEED SETPOINT, VELOCITY SETPOINT



Controller No: Module No: Plant:

BRANCH 9: PRIMARY CONTROLLER



Controller No: Module No: Plant:

BRANCH 9: SETPOINT/ACTUAL VALUE MONITORING Page 2



Description

Actual value high warning limit,

Actual value low warning limit,

Actual value high danger limit,

Actual value low danger limit,

position controller

position controller

position controller

position controller

Setpoint high limit, position controller Setpoint low limit, position controller

Unit Phys. unit

•••••	
] %
] %
	%







BIT 9.SOGL SHILP violated

KON 9.SOGL

KON 9.SUGL

KON 9.10WE

KON 9.IUWL

KON 9.10GL

KON 9.IUGL

- BIT 9.SUGL ALIP violated
- BIT 9.IOWL AHWP violated
- BIT 9.IUWL ALWP violated
- **BIT 9.IOGL** HDP violated **BIT 9.IUGL** ALDP violated
- MP1Actual value at controller%MP2Setpoint at controller%

Controller No: Module No: Plant:



BRANCH 10: ACTUAL ARMATURE CURRENT

Description

Value Phys. unit

- S 10.1 Struct. sel. actual value ANALOG/PULSE sensor
- S 10.2 Smoothing
- S 10.3 EXPAND (flicker eliminator)
- S 10.4 Structure selector internal pulse capture/
- external IP 240 counter module
- CON10.1 Scaling speed actual value
- CON10.2 Actual start-up value
- **CON10.3** Calibration display
- CON 10.4 Rated speed rev/sec
- CON 10.5 Line numbers/100 (NC/100)
- CON10.TVZ Smoothing time constant
- ADCC 3 Address
- DAU 1 Address
- ADR.K I/O address Channel No. of the IP 240
- **REL 10.1** Actual start-up value enable



MP 21 Actual speed display



Date: Handled by:

% ______%

%

% %



BRANCH 11: ACTUAL ARMATURE CURRENT

Description

Value Phys. unit

%

%

- **S 11.1** Struct. sel. thermal monitoring **S 11.2** Struct. sel. armature current injection
- KON 11.1 Thermal limit
- KON 11.2 Thermal constant

KON 11.3 Standardization armature current

- ADU 4 Address
- BIT 11.1 Thermal interrupt
- MP 5Correction value at actual current%MP13Actual armature current%MP19Temperature%

Controller No: Module No: Plant:

BRANCH 12: ACCELERATION COMPENSATION





Controller No: Module No: Plant:

BRANCH 13: LIMIT MONITOR 1



BIT 13.6 Limit identifier 6

Controller No: Module No: Plant:

BRANCH 14: LIMIT MONITOR 2



Description

Value

Phys. value

MP N	IR	Measuring point number
CON	14.1	Limit 1 %
CON	14.2	Limit 2 %
CON	14.3	Limit 3 %
CON	14.4	Limit 4 %
CON	14.5	Limit 5 %
CON	14.6	Limit 6
CON	14.7	Number of limits
BIT	14.1	Limit identifier 1
BIT	14.2	Limit identifier 2
BIT	14.3	Limit identifier 3
BIT	14.4	Limit identifier 4
BIT	14.5	Limit identifier 5
BIT	14.6	Limit identifier 6

Controller No: Module No: Plant:

BRANCH 15: MEASURING POINT OUTPUT





Controller No: Module No: Plant:

BRANCH 16: ARITHMETIC



Controller No: Module No: Plant:

BRANCH 16: ARITHMETIC (Parameter)

	Description	Value	Phys. unit
S 16.1 S 16.2 S 16.3 S 16.4 S 16.5 S 16.6 S 16.7 S 16.8 S 16.9	Forming the sum Summated setpoint Forming the product Forming the quotient Forming the unsigned value Forming the reciprocal value Conversion Comparator Conversion		
CON 16.AN CON 16.AB	Upper response threshold Lower response threshold		% %
ADC 8 ADC 9 ADC 10 ADC 11 ADC 12 ADC 13 ADC 14 ADC 15 ADC 16 ADC 17 ADC 18 ADC 19	Address Address Address Address Address Address Address Address Address Address Address Address Address Address		
REL 16.1 BIT 16.1 Z.B	Switch enable Switch result Branch/bit-number		
MP 23 MP 24 MP 25 MP 26 MP 27 MP 28 MP 29	Summated value Difference value Product value Quotient value Unsigned value Reciprocal value Converted value		% % % % %

Controller No: Module No: Plant:



BRANCH 17: SELF SETTING

Discription

Value



CON17.DV CON17.2 CON17.3 CON17.4 CON17.5 CON17.6 CON17.7	Double ratio factor Maximum permissible armature current I max. 1 at speed N1 Maximum permissible armature current I max. 2 at speed N2 Maximum permissible armature current I max. 3 at speed N3	%%%%%%%%%%%%
BIT17.1.POS BIT17.2.NEG BIT17.3.LAG BIT17.4.OPT REL17.5.UEB CON17.KP CON17.TN CON17.TVZ	Setpoint step changes in positive direction? Setpoint step changes in negative direction? Position limit monitoring enable? Self-optimization Accept calculated value? Controller gain KP Integral action time TN Filter time constant TVZ	

Controller No: Module No: Plant:





9-2



9.4 Firmware-Overview EPROMs for IP 252

	Location	Label	Module
Operating system on IP 252	D 4 D 3	IP 1 252 V x.z IP 2 252 V x.z	IP 252 processor card Image: selection of the procesor card
Operating system on mixed-memory submodule	D 2	MM 1 252 AS V y.z	MM 1 MM 2
	D 3	MM 2 252 AS V y.z	EEPROM
COM 252 / 615	D 1	COM 1 252 AS V x.y	D2 COM 2 D1 COM 1
	D 2	COM 2 252 AS V x.y	A: Drive controller structure S : Standard controller structure

9.5 Abbreviations

ADU	Analog/digital converter
BASP	Command output disable
СР	Communications processor
CPU	Central processing unit
DAC	Digital/analog converter
DIMOS	Diagnostic and Monitoring System
DR	Drive controller
DRS	Drive controller with self-optimization
FB	Function block
IF	Interface
IP	Intelligent I/O module
KON	Delay time constant (= TVZ)
КР	Proportional gain
LM	Limit monitor
μs	Microseconds
PB	Program block
PC	Programmable controller
PG	Programmer
S5-DOS	S5 Disk Operating System
SR	Standard controller
TN	Integral-action time
TS	Sampling time
TV	Derivative-action time
TVZ	Smoothing time constant (= KON)

9.6 Controller loading of the IP 252

The following list states the approximate percentage loading imposed on the processor by each branch at a given sampling time of 4 ms. The percentage values given are halved when the sampling time is doubled (8ms). It is intended as a guideline for the user in ascertaining the maximum number of control loops he can implement on the IP 252 for his particular purpose.

COM 252/COM REG initialization software gives the current total percentage loading of the processor in the "Processor loading" submenu of the "Info" function. If this value is less than 100%, the sampling time T_A of the control loops is automatically extended by 4ms. This extension applies until the time discrepancy has been eliminated. In this way, the operating system of the IP 252 can control all overloads and, in this case, can still be operated via the programmer or the S5-CPU.

Drive controller

Branch a)	1: Controller output Without conversion	*
b)	With conversion	
Branch	2: Friction	*
Branch	3: Circumferential velocity and acceleration	5%
Branch	4: Loop gain	
a)	With field current measurement	5%
b)	With injection of diameter signa	1 1%
Branch	5: Speed controller	*
Branc h	6: Setting-up speed	cannot be
		measured
Branch	7: Inching speed	cannot be
		measured
Branch	8: Speed setpoint	
a)	Branch without ramp-function	7,5%
	generator and smoothing stage	-
b) Ramp-function generator	1%
	Smoothing stage	1%
C)	Shoothing suge	170
Branch	9: Outer loop controller	
a) Position setpoint from PC	8%
b) Position setpoint from ADC	10%
Branch	10: Actual speed value	
а) Branch without smoothing stage	e
	and expanded scale	*
b) Smoothing stage	1%
c) Expanded scale	**
Branch	11: Actual armature current val	ue 4%
Branch	12: Limit monitor 1	1%
Branch	13: Limit monitor 2	1%
Branch	14: Measuring socket 1	3%
Branch	15: Measuring socket 2	3%

Standard controller

Branch	า	1: Controller	
	a)	Step controller with analog output	54%
	b)	Continous-action controller without	48%
		controller output	
	c)	Additional features of extended	5%
		version of the continous-action con-	
		troller, without separate D input	
		and without disturbance input	
	d)	Separate D input	5%
	e)	Disturbance input	5%
	f)	"On"-"Off" output with digital	7,5%
		output	
	g)	"On"-"Off" output (two-step	5%
		output)	
Branc	h	2: Actual value	
	a)	Branch without function generator,	***
		averaging and plausibility checking	
	b)	Function generator	1,5%
	c)	Averaging	**
	d)	Plausibility checking	0,5%
Branc	ħ	3: Setpoint	
	a)	Branch without ramp-function gene-	1,5%
		rator and without smoothing stage	
	b)	Ramp-function generator	1%
	c)	Smoothing stage	0,5%
	d)	Setpoint sequence	0,5%
Branc	h	4: Limit monitor 1	1%
Brand	:h	5: Limit monitor 2	1%
Brand	:h	6: Measuring socket 1	3%
Brand	ch	7: Measuring socket 2	3%

* This load is part of the base load of the drive controller; with a sampling time of 4 ms 55%.

** These loads are negligible.

*** The loads of these branches are accounted for in the base load specified for branch 1a) and branch 1b).

9.7 Controller loading of the IP 252 Drive controller with self-optimization (DRS)

((Text folgt))