

CS152
Computer Architecture and Engineering
Lecture 8

Single Cycle Datapath continued:
Single Cycle Control

February 24, 2003

John Kubiatowicz (www.cs.berkeley.edu/~kubitron)


lecture slides: <http://inst.eecs.berkeley.edu/~cs152/>

Recap: Summary from last time

- 5 steps to design a processor
 - 1. Analyze instruction set => datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic
- MIPS makes it easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates
- Single cycle datapath ⇒ CPI=1, Cycle Time = long!


Recap: The MIPS Instruction Formats

◦ All MIPS instructions are 32 bits long. The three instruction formats:




- The different fields are:
 - op: operation of the instruction
 - rs, rt, rd: the source and destination registers specifier
 - shamt: shift amount
 - funct: selects the variant of the operation in the “op” field
 - address / immediate: address offset or immediate value
 - target address: target address of the jump instruction

Recap: The MIPS-lite Subset (less filling?)



Recap: Overview of the Instruction Fetch Unit

- The common RTL operations
 - Fetch the Instruction: $\text{mem}[\text{PC}]$
 - Update the program counter:
 - Sequential Code: $\text{PC} \leftarrow \text{PC} + 4$
 - Branch and Jump: $\text{PC} \leftarrow \text{"something else"}$




2/24/03

©UCB Spring 2003

CS152 / Kubiátowicz
Lec8.5

Recap: (3a) Add & Subtract

- $R[\text{rd}] \leftarrow R[\text{rs}] \text{ op } R[\text{rt}]$ Example: `addU rd, rs, rt`
 - Ra, Rb, and Rw come from instruction's rs, rt, and rd fields
 - ALUctr and RegWr: control logic after decoding the instruction





2/24/03

©UCB Spring 2003

CS152 / Kubiátowicz
Lec8.6

Recap: Register-Register Timing: One complete cycle





2/24/03

©UCB Spring 2003

CS152 / Kubiátowicz
Lec8.7

Recap: (3b) Logical Operations with Immediate

- $R[\text{rd}] \leftarrow R[\text{rs}] \text{ op } \text{ZeroExt}[\text{imm16}]$





2/24/03

©UCB Spring 2003

CS152 / Kubiátowicz
Lec8.8


Recap: (3c) Load Operations

° $R[rt] \leftarrow Mem[R[rs] + SignExt[imm16]]$ Example: lw rt, rs, imm16




(3d) Recap: Store Operations

° $Mem[R[rs] + SignExt[imm16]] \leftarrow R[rt]$ Example: sw rt, rs, imm16



(3e) Recap: The Branch Instruction




° beq rs, rt, imm16

- mem[PC] Fetch the instruction from memory
- Equal $\leftarrow R[rs] == R[rt]$ Calculate the branch condition
- if (Equal) Calculate the next instruction's address
 - $PC \leftarrow PC + 4 + (SignExt(imm16) \times 4)$
- else
 - $PC \leftarrow PC + 4$


Recap: Datapath for Branch Operations

° beq rs, rt, imm16

Datapath generates condition (equal)




Putting it All Together: A Single Cycle Datapath



An Abstract View of the Critical Path

Register file and ideal memory:

- The CLK input is a factor ONLY during write operation
- During read operation, behave as combinational logic:
 - Address valid => Output valid after "access time."



Critical Path (Load Operation) =
 PC's Clk-to-Q +
 Instruction Memory's Access Time +
 Register File's Access Time +
 ALU to Perform a 32-bit Add +
 Data Memory Access Time +
 Setup Time for Register File Write +
 Clock Skew

Questions and Administrative Matters


- Homework 3/Lab 3:
 - Get working on it!
 - Probably need to do post place and route simulation
 - Post-map simulation doesn't seem to have timing...?
- Midterm two weeks from Wednesday (3/12):
 - 5:30pm to 8:30pm, TBA (Probably 277 Cory)
 - Make-up quiz?
 - No class on that day (Office hours in my office)
 - Review section previous Sunday?
- Midterm reminders:
 - Pencil, calculator, one double-sided 8.5" x 11" page of *handwritten* notes
 - Sit in every other chair, every other row (odd row & odd seat)
- Meet at LaVal's pizza after the midterm
 - I'll Buy!

2/24/03

©UCB Spring 2003


CS152 / Kubiawicz
Lec8.15

An Abstract View of the Implementation




Recap: A Single Cycle Datapath

- Rs, Rt, Rd and lmed16 hardwired into datapath from Fetch Unit
- We have everything except control signals (underline)
 - Today's lecture will show you how to generate the control signals




Recap: Meaning of the Control Signals

- nPC_MUX_sel:
 - 0 \Rightarrow $PC \leftarrow PC + 4$
 - 1 \Rightarrow $PC \leftarrow PC + 4 + \text{SignExt}(Imm16) \parallel 00$
- Later in lecture: higher-level connection between mux and branch cond




Recap: Meaning of the Control Signals

- ExtOp: "zero", "sign"
- ALUSrc: 0 \Rightarrow regB; 1 \Rightarrow immed
- ALUctr: "add", "sub", "or"
- MemWr: 1 \Rightarrow write memory
- MemtoReg: 0 \Rightarrow ALU; 1 \Rightarrow Mem
- RegDst: 0 \Rightarrow "rt"; 1 \Rightarrow "rd"
- RegWr: 1 \Rightarrow write register



RTL: The Add Instruction




- add rd, rs, rt

- mem[PC] Fetch the instruction from memory
- $R[rd] \leftarrow R[rs] + R[rt]$ The actual operation
- $PC \leftarrow PC + 4$ Calculate the next instruction's address

Instruction Fetch Unit at the Beginning of Add

- Fetch the instruction from Instruction memory: $\text{Instruction} \leftarrow \text{mem}[\text{PC}]$
 - This is the same for all instructions




2/24/03


©UCB Spring 2003

CS152 / Kubiawicz
Lec8.21

The Single Cycle Datapath during Add



- $R[\text{rd}] \leftarrow R[\text{rs}] + R[\text{rt}]$




2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.22

Instruction Fetch Unit at the End of Add

- $\text{PC} \leftarrow \text{PC} + 4$
 - This is the same for all instructions except: Branch and Jump




2/24/03


©UCB Spring 2003

CS152 / Kubiawicz
Lec8.23

The Single Cycle Datapath during Or Immediate




- $R[\text{rt}] \leftarrow R[\text{rs}] \text{ or } \text{ZeroExt}[\text{Imm16}]$




2/24/03

CS152 / Kubiawicz
Lec8.24


The Single Cycle Datapath during Or Immediate




◦ $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[\text{Imm16}]$




The Single Cycle Datapath during Load




◦ $R[rt] \leftarrow \text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm16}]\}$




The Single Cycle Datapath during Store




◦ $\text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm16}]\} \leftarrow R[rt]$




The Single Cycle Datapath during Store




◦ $\text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm16}]\} \leftarrow R[rt]$



The Single Cycle Datapath during Branch



◦ if $(R[rs] - R[rt] == 0)$ then Zero $\leftarrow 1$; else Zero $\leftarrow 0$




2/24/03


©UCB Spring 2003

CS152 / Kubiatiowicz
Lec8.29

Instruction Fetch Unit at the End of Branch



◦ if $(Zero == 1)$ then $PC = PC + 4 + SignExt[imm16]*4$; else $PC = PC + 4$



2/24/03

©UCB Spring 2003

CS152 / Kubiatiowicz
Lec8.30


◦ What is encoding of nPC_sel?

- Direct MUX select?
- Branch / not branch

◦ Let's choose second option

nPC_sel	zero?	MUX
0	x	0
1	0	0
1	1	1

Step 4: Given Datapath: RTL -> Control



2/24/03

©UCB Spring 2003

CS152 / Kubiatiowicz
Lec8.31

A Summary of Control Signals

inst Register Transfer

- ADD** $R[rd] \leftarrow R[rs] + R[rt]$; $PC \leftarrow PC + 4$
 ALUSrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"
- SUB** $R[rd] \leftarrow R[rs] - R[rt]$; $PC \leftarrow PC + 4$
 ALUSrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4"
- ORI** $R[rt] \leftarrow R[rs] + zero_ext(Imm16)$; $PC \leftarrow PC + 4$
 ALUSrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"
- LOAD** $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]$; $PC \leftarrow PC + 4$
 ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"
- STORE** $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs]$; $PC \leftarrow PC + 4$
 ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC_sel = "+4"
- BEQ** if $(R[rs] == R[rt])$ then $PC \leftarrow PC + sign_ext(Imm16) \parallel 00$ else $PC \leftarrow PC + 4$
 nPC_sel = "Br", ALUctr = "sub"

2/24/03


©UCB Spring 2003

CS152 / Kubiatiowicz
Lec8.32

A Summary of the Control Signals

See Appendix A

func	10 0000	10 0010	We Don't Care :-)				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx




2/24/03

©UCB Spring 2003

CS152 / Kubiatiowicz
Lec8.33

The Concept of Local Decoding

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx




2/24/03

©UCB Spring 2003

CS152 / Kubiatiowicz
Lec8.34

The Encoding of ALUop



- In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)


	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

2/24/03


©UCB Spring 2003

CS152 / Kubiatiowicz
Lec8.35

The Decoding of the "func" Field



	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx



P. 286 text:

func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	And
001	Or
010	Add
110	Subtract
111	Set-on-less-than

2/24/03

©UCB Spring 2003

CS152 / Kubiatiowicz
Lec8.36

The Truth Table for ALUctr

ALUop (Symbolic)	R-type	ori	lw	sw	beq	func<3:0>	Instruction Op.
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	0000	add
						0010	subtract
						0100	and
						0101	or
						1010	set-on-less-than

ALUop			func				ALU Operation	ALUctr		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	1	0
0	x	1	x	x	x	x	Subtract	1	1	0
0	1	x	x	x	x	x	Or	0	0	1
1	x	x	0	0	0	0	Add	0	1	0
1	x	x	0	0	1	0	Subtract	1	1	0
1	x	x	0	1	0	0	And	0	0	0
1	x	x	0	1	0	1	Or	0	0	1
1	x	x	1	0	1	0	Set on <	1	1	1

2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.37

The Logic Equation for ALUctr<2>

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

This makes func<3> a don't care

$$\text{ALUctr<2>} = \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.38

The Logic Equation for ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

$$\text{ALUctr<1>} = \text{!ALUop<2>} \& \text{!ALUop<1>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>}$$

2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.39

The Logic Equation for ALUctr<0>

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1


$$\text{ALUctr<0>} = \text{!ALUop<2>} \& \text{ALUop<1>} + \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} + \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.40

The ALU Control Block



- $ALUctr<2> = !ALUop<2> \& ALUop<0> + ALUop<2> \& !func<2> \& func<1> \& !func<0>$
- $ALUctr<1> = !ALUop<2> \& !ALUop<1> + ALUop<2> \& !func<2> \& !func<0>$
- $ALUctr<0> = !ALUop<2> \& ALUop<1> + ALUop<2> \& !func<3> \& func<2> \& !func<1> \& func<0> + ALUop<2> \& func<3> \& !func<2> \& func<1> \& !func<0>$

2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.41

Step 5: Logic for each control signal

- $nPC_sel \leq (OP == 'BEQ') ? 'Br' : 'plus4;$
- $ALUsrc \leq (OP == 'Rtype') ? 'regB' : 'immed;$
- $ALUctr \leq (OP == 'Rtype') ? funct : (OP == 'ORI') ? 'ORfunction' : (OP == 'BEQ') ? 'SUBfunction' : 'ADDfunction;$
- $ExtOp \leq \underline{\hspace{2cm}}$
- $MemWr \leq \underline{\hspace{2cm}}$
- $MemtoReg \leq \underline{\hspace{2cm}}$
- $RegWr: \leq \underline{\hspace{2cm}}$
- $RegDst: \leq \underline{\hspace{2cm}}$

2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.42

Step 5: Logic for each control signal


- $nPC_sel \leq (OP == 'BEQ') ? 'Br' : 'plus4;$
- $ALUsrc \leq (OP == 'Rtype') ? 'regB' : 'immed;$
- $ALUctr \leq (OP == 'Rtype') ? funct : (OP == 'ORI') ? 'ORfunction' : (OP == 'BEQ') ? 'SUBfunction' : 'ADDfunction;$
- $ExtOp \leq (OP == 'ORI') : 'ZEROextend' : 'SIGNextend;$
- $MemWr \leq (OP == 'Store') ? 1 : 0;$
- $MemtoReg \leq (OP == 'Load') ? 1 : 0;$
- $RegWr: \leq ((OP == 'Store') || (OP == 'BEQ')) ? 0 : 1;$
- $RegDst: \leq ((OP == 'Load') || (OP == 'ORI')) ? 0 : 1;$

2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.43

The "Truth Table" for the Main Control



op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
nPC_sel	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop <2>	1	0	0	0	0	x
ALUop <1>	0	1	0	0	0	x
ALUop <0>	0	0	0	0	1	x

2/24/03


©UCB Spring 2003

CS152 / Kubiawicz
Lec8.44

The "Truth Table" for RegWrite

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

° RegWrite = R-type + ori + lw
 = !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type)
 + !op<5> & !op<4> & op<3> & op<2> & op<1> & op<0> (ori)
 + op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)




2/24/03

©UCB Spring 2003


CS152 / Kubiawicz
Lec8.45

PLA Implementation of the Main Control



2/24/03


A Real MIPS Datapath (CNS T0)



2/24/03

Kubiawicz
Lec8.47

Putting it All Together: A Single Cycle Processor




2/24/03


©UCB Spring 2003
CS152 / Kubiawicz
Lec8.48

Recap: An Abstract View of the Critical Path (Load)

- Register file and ideal memory:
 - The CLK input is a factor **ONLY** during write operation
 - During read operation, behave as combinational logic:
 - Address valid => Output valid after "access time."



Worst Case Timing (Load)



Drawback of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
 - PC's Clock -to-Q +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
 - Cycle time for load is much longer than needed for all other instructions


Preview

Next Time:

- How to design with High-Level Design Languages (HDL)
 - Multi-level design: successive refinement
 - Datapath in Schematics
 - Control in HDL with eventual synthesis
- MultiCycle Data Path
 - CPI ≥ 1 , CycleTime much shorter (~1/5 of time)

Summary

- Single cycle datapath => CPI=1, CCT => long
- 5 steps to design a processor
 - 1. Analyze instruction set => datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic



Control is the hard part

MIPS makes control easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location
- Operations always on registers/immediates

2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.53

Where to get more information?

- Chapter 5.1 to 5.3 of your text book:
 - David Patterson and John Hennessy, "Computer Organization & Design: The Hardware / Software Interface," Second Edition, Morgan Kaufman Publishers, San Mateo, California, 1998.
- One of the best PhD thesis on processor design:
 - Manolis Katevenis, "Reduced Instruction Set Computer Architecture for VLSI," PhD Dissertation, EECS, U C Berkeley, 1982.
- For a reference on the MIPS architecture:
 - Gerry Kane, "MIPS RISC Architecture," Prentice Hall.

2/24/03

©UCB Spring 2003

CS152 / Kubiawicz
Lec8.54