# 20 GHz SOLID STATE TRANSMITTER DESIGN, IMPATT DIODE DEVELOPMENT AND RELIABILITY ASSESSMENT 

S. PICONE, Y. CHO AND J.R. ASMUS

JUNE, 1984
FINAL REPORT

PREPARED FOR:
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION LEWIS RESEARCH CENTER

CLEVELAND, OHIO

CONTRACT NASA-NAS3-22491


| 17. Key Woras (Suggented oy Aut Arrhenius Dependen Operating Lifetime Stable IMPATT Powe 20GHz Pransmitter GaAs IMPATT Diode | $\square$ |  |  |
| :---: | :---: | :---: | :---: |
| 19. Security Cassif. iof inia redort Unclassified | 20. Security Ciassit. oot this page) Unclassified | $\begin{aligned} & \text { 21. No. of Pages } \\ & 492 \end{aligned}$ | 22. Price ${ }^{\text {P }}$ |

[^0]
## FOREWORD

This final report covers work done under NASA/Lewis Research Center (LeRC) contract NAS3-22491, describing the tasks and efforts performed from June 1981 to September 1983. The program was managed for NASA by Mr. G.J. Chomos, Space Communications Division, LeRC.

Under the direction of Dr. H.C. Okean the LNR team consisted of J. deGruyl, E. Ng, Y. Cho, S. Picone, E. Bulan, G.Brecht and J.R. Asmus, all of LNR/Government Systems Division. The program was managed during the latter phases for LNR by J.R. Asmus.

Professor C. Clayton of the State University of New York at Stony. Brook provided consultation during the initial material development phase. The authors thank R. Ford of the Air Force Avionics Laboratory, Wright Patterson Air Force Base, for the assistance given during the doping profile reconstruction.

The authors greatfully acknowledge the insight and understanding provided by M.F. Millea, The Aerospace Corporation, towards the successful completion of the failure data assessment and statistical analysis. The interest and support of E.J. Calucci and E. Doyle, Jr. of the Rome Air Development Center is greatly appreciated. Pulsed RF measurements and data provided by $V$. Higgins and A. Paolella of ERADCOM, Fort Monmouth, are greatfully acknowledged. The assistance received from P. Lyons and D. Sterner, Standard Microsystems, Inc., during SEM analysis is very much appreciated.

Extended failure and statistical analysis described in this report was performed by LNR during a four months period following program conclusion.

## ABSTRACT

This final report highlights the results of a program encompassing the study, and design of the solid state satellite transmitter operating in the 19.7 to 20.2 frequency band, and the development of key devices and components used therein. The work was performed under contract NAS3-22491 for the NASA Lewis Research Center (LeRC) as part of the $30 / 20 \mathrm{GHz}$ communications satellite system scheduled for demonstration in the late $1980^{\prime}$ s.

This contract included the development of single drift gallium arsenide (GaAs) Schottky barrier IMPATT diodes and related components, the Assessment of IMPATT Diode Reliability, a proof of concept solid state transmitter design, and a technology assessment study.

The objectives of the 20 GHz solid state transmitter program were to foster the development of 20 GHz solid state power amplifier (SSPA) technology by:

- development and demonstration of key 20 GHz SSPA breadboard circuits;
- design of a proof of concept SSPA model;
- development of 20 GHz GaAs IMPATT material and devices;
- evaluation of the reliability of single drift GaAs IMPATT diodes;
- provision of data consistent with the definition and design of 20 GHz spaceborne communications transmitter requirements.

The transmitter design utilizes technology which, upon implementation, will demonstrate readiness for development of a POC model and will provide an information base for flight hardware capable of deployment in a 1985-90 demonstrational $30 / 20 \mathrm{GHz}$ satellite communication system.

In order to satisfy the performance objectives on the overall 20 GHz IMPATT transmitter, the achieved design goals on the 20 GHz IMPATT diodes to be deployed therein are as follows:

- RF power output: 1.5 to 2.0W CW
- Frequency: 19.5 to 20.5 GHz
- DC-RF conversion efficiency: 16 -22 percent

The results of the initial reliability assessment defined major failure mechanisms, diode modifications, future reliability efforts, screening procedures and operating lifetimes of unscreened 20 GHz GaAs IMPATT exceeding those previously projected.

Lifetime extrapolated from the herein described life test data are:

Schottky Barrier GaAs Diodes $(\sim M) \quad>3 \times 10^{4}$ Hours
Grown Junction GaAs Diodes $\left(\tau_{M}\right) \quad>2 \times 10^{6}$ Hours
Furthermore, the results demonstrate the viability of GaAs IMPATTs as high performance, reliabile RF power sources which, based on the recommendation made herein, will surpass device reliability requirements consistent with a ten year spaceborne solid state power amplifier mission.

## TABLE OF CONTENTS

A.
B.
c.
D.
E.
F.

EXECUTIVE SUMMARY
20 GHz IMPATT TRANSMITTER FOR COMMUNICATIONS SATELLITE

DEVELOPMENT OF DEVICE/ASSEMBLY TECHNOLOGY

20 GHz SINGLE DRIFT GaAs IMPATT DIODE RELIABILITY ASSESSMENT

POC MODEL DESIGN, TEST PLAN, AND PROCEDURES

TECHNOLOGY ASSESSMENT

A 1-15
B 1-97

C 1-65

D 1-166

E 1-61

F 1-32

## A. EXECUTIVE SUMMARY

## FINAL REPORT

NASA CR 174716

JUNE, 1984

Prepared For:

NASA Lewis Research Center Cleveland, Ohio

Section
1.0 Introduction 1
2.0
2.1
2.2
2.3
2.4
2.5
2.6

Program Objectives 1
20 GHz IMPATT Transmitter for ..... 3 Communications Satellite
Development of Device/Assembly ..... 8 Technology
20 GHz Single Drift GaAs IMPATT ..... 9
Diode Reliability Assessment
POC Model Design ..... 10
Technology Assessment ..... 12
Summary ..... 15

## LIST OF ILLUSTRATIONS

Figure No.
Page No.

1
20 GHz Single Drift GaAs IMPATT 2 Technology

Functional RF Topology of 20 GHz
7 IMPATT Transmitter

3
IMPATT Amplifier Combinatorial 13 Configurations

4
Breadboard 20 GHz Circuits Developed 16 for IMPATT Transmitter Design Validation

## LIST OF TABLES

Table
Page No.

I
Projected Characteristics of
4
20 GHz IMPATT Transmitter Design
II
Advanced 20 GHz IMPATT Transmitter
14 Design using 1987 Technology

## A. EXECUTIVE SUMMARY

### 1.0 Introduction

This executive summary highlights the results of a program encompassing the study and design of a solid state satellite transmitter operating in the 19.7 to 20.2 GHz frequency band, and the development of key devices and components used therein. The work was performed under contract NAS3-22491 for the NASA Lewis Research Center (NLeRC) as part of the $30 / 20 \mathrm{GHz}$ communications satellite system scheduled for launch in the late 1980's. Period of performance was from June 1981 to Sept. 1983.

The program … included the development of single drift gallium arsenide (GaAs) Schottky Barrier IMPATT diodes and related components, the assessment of IMPATT diode reliability, a Proof of concept (POC) solid state transmitter design, and a technology assessment study.

The program obiectives are embodied in the following major tasks:

- 20 GHz solid state (IMPATT) transmitter preliminary design
- device/assembly devélopment
- reliability assessment
- POC model design, test plan, and procedures
- tecinnology a.ssessment

Figure 1 summarizes the 20 GHz single drift GaAs IMPATT tēchnology, including a 20 GHz solid state power amplifier (developed under a related AFSD/AFWAL Contract F33315-BOC-1182) and the level of performanced achieved therein.
20 GHZ SINGLE DRIFT GAAS IMPATT TECHNOLOGY


### 2.0 Program Objectives

The objectives of the 20 GHz solid state transmitter program were to foster the development of 20 GHz solid state power amplifier (SSPA) technology by:

- development and demonstration of key 20 GHz SSPA breadboard circuits
- design of a proof of concept SSPA model;
- development of 20 GHz IMPATT material and devices;
- evaluation of the reliability of single drift GaAs IMPATT diodes
- provision of data consistent with the definition and design of 20 GHz spaceborne communications transmitter requirements.

These objectives were encompassed by the program tasks, as summarized in the following paragraphs.

### 2.1 20 GHz IMPATT Transmitter for Communications Satellite

The preliminary 20 GHz IMPATT transmitter design presented in this report and characterized by the functional block diagram of Figure 2, addresses each of the general requirements enumerated in Table 1 . The transmitter design utilizes technology which, upon implementation, will demonstrate readiness for development of a POC model and will provede an information base for flight hardware capable of deployment in a 1985-90 demonstrational $30 / 20 \mathrm{GHz}$ satellite communication system.

The transmitter design utilizes those devices necessary to amplify an angle modulated, single carrier downlink signal in the band 19.7 to 20.2 GHz , to an RF output power level of 20 watts and meet all RF performance requirements specified. In so doing, size, weight and power drain requirements have been reduced to a minimum consistant with spacecraft demands.

Overall design complexity and number of parts have also been minimized, as have device junction temperature, to insure maximum transmitter reliability consistent with a 10 year oper-

## PROJECTED CHARACTERISTICS OF <br> 20 GHz IMPATT TRANSMITTER DESIGN

CENTER FREQUENCY
-1 dB BANDWIDTH (MIN.)
RF POWER OUTPUT (MIN.)
OPERATING GAIN (NOM.)
RF/DC POWER-ADDED EFFICIENCY (MIN.)

AM/PM CONVERSION (MAX.)
INPUT/OUTPUT VSWR (MAX.)
GAIN VARIATION VS. FREQUENCY @
FIXED DRIVE
PHASE LINEARITY (MAX.)
GAIN SLOPE (MAX.)
PASSBAND GROUP DELAY VARIATION (MAX.)
SPURIOUS OUTPUTS (MAX.)

- HARMONIC COMPONENTS
- NON HARMONIC COMPONENTS

NOISE FIGURE (MAX.)
DC PRIME INPUT POWER (MAX.)

WEIGHT
DIMENSIONS
BASEPLATE TEMPERATURE RANGE
MAXIMUM DEVICE JUNCTION TEMPERATURE:

RF INPUT/OUTPUT INTERFACES (J1/J2)

DC INPUT POWER INTERFACE

TELEMETRY MONITOR OUTPUT INTERFACE
19.95 GHz

500 MHz (19.7-20.2 GHz)
22W
34.5 dB
20.9 PERCENT (EXCLUDING DC POWER/MONITOR CONDITIONER)

3 deg/dB
1.25:1
$1.0 \mathrm{~dB} \mathrm{p}-\mathrm{p}$
10 deg p-p
$0.1 \mathrm{~dB} / \mathrm{MHz}$
$0.5 \mathrm{nS} / 50 \mathrm{MHz}$
$-50 \mathrm{dBc}$
$-60 \mathrm{dBc}$
24 dB
105.3W EXCLUDING DC POWER/MONITOR/COMAND CONDITIONER 115W OVERALL
4.8 lbs.
6.75"x5.75"x2.5"
$0-75^{\circ} \mathrm{C}$
$235^{\circ} \mathrm{C}$ (IMPATT)
$112^{\circ} \mathrm{C}$ (FET)
WR-42 W/G-UG595/UG 595/U COVER FLANGE +28 VDC, +15 VDC, -5 VDC, +15 VDC
-ITT CANNON DEMA TYPE CONNECTOR

ITT CANNON DEMA TYPE CONNECTOR
ational life. Graceful degradation in performance under random device failure rather than complete loss of output power is an integral part of the design to further enhance transmitter reliability.

The critical areas of technology applicable to the subject 20 GHz transmitter fall into two general categories, functional circuits, and constituent devices and materials. In terms of the previously depicted (Figure 2) functional RF block diagram of a composite 20 GHz FET/IMPATT transmitter, the key circuit technologies which must be developed at 20 GHz , include IMPATT power amplifiers, FET driver amplifiers, RF power dividers/combiners and ferrite circulators. The foregoing technology development in turn depends upon the concurrent evalution of such critical 20 GHz device and material technologies as Read-profile GaAs epitaxial wafer material, GaAs Read-IMPATT diodes and GaAs FET devices.

None of the above requires any new fundamental breakthroughs but rather represents extension of the existing state of the art in these technologies at lower frequencies to the more severe constraints associated with operation at 20 GHz .

The basic, design requirement on the subject 20 GHz transmitter is that it provides 20 W (minimum) K-band RF power output over a 500 MHz bandwidth centered near 20 GHz with 20 percent DC bias/RF power added efficiency. (the latter excluding the efficiency degradation due to DC power conditioning components). Moreover, this transmitter must provide 30 dB power gain to a single, angle modulated (PM) carrier, concurrent with 25 dB maximum noise figure, and a high degree of amplitude and delay flatness ( $\pm 1 \mathrm{~dB}$ and $\pm 5 \mathrm{deg}$. overall passband deviation from gain flatness and phase linearity and $0.15 \mathrm{~dB} / \mathrm{MHz}$ and $0.5 \mathrm{nS} / 50$ MHz maximum gain and delay slope). For the specified single PM carrier, the transmitter output amplitude can be into saturation
provided that the requirements on such linearity-related performance parameters as $A M / P M$ conversion ( $5 \pm 1$ deg/dB max) and harmonic/nonharmonically related spurious content (~50/60 dBc max) are satisfied. Finally, to accommodate representative spacecraft thermal profiles, specified performance must be achieved over a $0-75^{\circ} \mathrm{C}$ baseplate temperature range.

The 20 GHz IMPATT transmitter RF assembly, in its most general form, (Figure 2) consists of the cascaded combination of a FET driver section and an IMPATT power section. The FET driver section, in turn, comprises a cascade of low to medium power FET amplifier stages whereas the IMPATT power section consists of a multistage IMPATT preamplifier driving a combinatorial IMPATT postamplifier. The latter is configured as an array of identical multistage IMPATT "building blocks", paralleled between identical $N$-way power divider and combiner. In the most general case, the number of IMPATT amplifier stages comprising the preamplifier $\left(N_{i}\right)$ and postamplifier "building block" ( $N_{O}$ ) are different. The order (N) of power combination required is determined by the RF power capability of each "building block" which in turn determines how many paralleled "building blocks" are required to provide the required RF power output (20W).

In order to satisfy the performance objectives on the overall 20 GHz IMPATT transmitter, the corresponding design goals on the 20 GHz IMPATT diodes to be deployable therein are as follows:

- RF power output: 1.5 to $2.0 W \mathrm{CW}$ (min)
- Frequency: 20 GHz (nom.)
- DC-RF conversion efficiency: 20-25 precent (min)

Based upon the above, a dual-diode building block, 4 way combinatorial IMPATT postamplifier topology is chosen, as described in Section $B$.


FIGURE 2.

### 2.2 Development of Device/Assembly Technology

The foregoing design objectives, referenced to measured IMPATT diode performance in a 20 GHz waveguide test oscillator, are consistent with the requirements dictated by the previously depicted preferred 20 GHz transmitter configuration. The high DC-RF conversion efficiency requirement necessitates the use of GaAs as the diode semiconductor material, as opposed to the less efficient albeit more mature Si technology.

A vital part of the overall GaAs IMPATT diode development effort was the selection, evaluation and collaboration with one or more outside suppliers of state-of-the-art epitaxial GaAs material, grown to LNR specification.

The achieved level of 20 GHz IMPATT diode performance, as measured in a K-band waveguide test oscillator, described in Section C is, :

- Frequency range $18-21 \mathrm{GHz}$
- RF power output: 1.3 to 2.7 W
- DC-RF Conversion efficienty: 12 to 22 percent

In addition, a direct correlation was established between amplifier and oscillator performance measurements, wherein IMPATT diodes which exhibited $\sim 2 W$ RF power output and 18 percent conversion efficienty at 20 GHz in the test oscillator, demonstrated $\sim 2.5 \mathrm{~W}$ RF power output, 4 dB gain and 14 percent DC-RF power added efficienty over a 1 GHz bandwidth in a single stage 20 GHz test amplifier.

Other breadboard assemblies developed under this program task include 20 GHz circulators, FET driver amplifier stages and four way power divider/combiner, also described in Section C.

A major limitation to the general acceptance of 20 GHz GaAs IMPATTs for system and spaceborne use is the question of reliability. The demonstrated performance of these devices was not in question.

Therefore, a major goal of the program was to establish the reliability of GaAs IMPATT diodes and dispel misconceptions of poor reliability identified with GaAs microwave devices operating at elevated temperatures.

The reliability assessment of Schottky barrier and grown junction IMPATT diodes consisted of several different engineering subtasks, including the fabrication and procurement of 20 GHz GaAs IMPATT diodes, design and implementation of accelerated stress test equipment, conducting actual accelerated stress testing, and performance of failure and statistical analysis.

The results of this initial reliability assessment summarized in the attached Task IIB report defined major failure mechanisms, diode modifications, future reliability efforts, screening procedures and operating lifetimes of unscreened 20 GHz GaAs IMPATT exceeding those previously projected.

Preliminary diode lifetimes, extrapolated from the measured life test data, are:

Schottky Barrier GaAs Diodes $\left(\tau_{M}\right) \sim 3 \times 10^{4}$ Hours Grown Junction GaAs Diodes $\left(\tau_{M}^{M}\right)>2 \times 10^{6}$ Hours

Furthermore, the results (Section D) demonstrate the viability of GaAs IMPATTs as high performance, reliable RF power sources, which, based on the recommendation made herein, will surpass device reliability requirements consistent with a ten year spaceborne solid state power amplifier mission.

### 2.4 POC Model Design

The paper design of a 20 GHz IMPATT Transmitter proof of concept described in Section $E$ addresses major design considerations such as:

- Functional Design and Projected Performance, of minimum RF power output of 22 W and a nominal operating gain of 34.5 dB at a RF/DC power added efficiency of 20.9 percent consistent with a center frequency of 19.95 GHz .
- Thermal and Mechanical Design
- Electrical Design
- Specification of key devices components and subassemblies.
- Detailed POC Test Plan/Procedures.

The design approach was selected to provide the best potential to achieve performance goals, minimize components, circuit and packaging complexity. Furthermore, the successful implementation of the preferred POC design is based on the following key features:

- use of LNR $2 W, 20 \mathrm{GHz}$ GaAs SDR Read-IMPATT diodes, which have demonstrated required capability for RF amplifier deployment;
- use of readily available modest power level GaAs MESFET chips in two-stage FET driver wherein FET's are mounted on customized pretuned LNR carriers which are in turn embedded in the microstrip circuit comprising the two stage single-ended amplifier;
- passive combination of mutually isolated, modular two stage IMPATT amplifier "building blocks" for simple manufacturability, and enhanced reliability;
- graceful degradation in RF output power under random device failure and "power down" capability, both by "turning off" individual "building blocks";
- IMPATT amplifiers, used in high gain-bandwidth product stable amplification configuration, provide wide dynamic range and small signal to full drive capability without stability problems or undesired output spurii in absence of input signal;
- compact low loss miniature multi-port high isolation stripline wye junction circulators with individual junctions serving as amplifier coupling circulators, and with appropriate resistive internal terminations, as input and interstage isolators;
- simple miniature non-critical easily aligned highly reliable and mechanically rugged TEM-line IMPATT amplifier mount design directly integrated with coupling port of circulator and incorporating optimum tradeoff between RF power output, DC/RF power added efficiently, gain-bandwidth and output flatness.

The performance specifications and budgets and physical parameters characterizing the POC model SSPA are presented in detail in Section E.

### 2.5 Technology Assessment

The purpose of this study was to define and evaluate the technology required for space qualifiable 20 GHz IMPATT transmitters. Based on the assessment of the currently available technology, projections of the technology becoming available by 1985 through 1987 were included in the study.

For the realization of the projected 1985 - 1987 performance objectives two key methodologies have been identified with the performance growth projections:

- IMPATT device technology
- power combiner technology.

The available alternative device considerations are either single drift or double drift GaAs IMPATT diodes whereas the general forms of combinatorial configurations under consideration were active and passive intrastate divider/combiner power sections (Figure 3).

The selected approach characterized in Table 2, was based upon use of:

- double drift 6W IMPATT diodes
- waveguide reactive junction in the passive combinatorial configuration.

A development plan was prepared and submitted for the 1987 advanced technology IMPATT transmitter design implementation.


A - active (intra stage) Combining

B - PASSIVE (INTERSTAGE) COMBINING
$17.7-20.2 \mathrm{GHz}$ (TYP)
2.5 GHz
40 N
40 dB
21 PERCENT (EXCLUDING DC PONER
MONITOR CONDITIONER)
$6.0 \mathrm{deg} / \mathrm{dB}$
$1.25: 1$
1.0 dB p-p
17 dB
190 W - EXCLUDING DC POWER/MONITOR
200 C CONDITIONER OVERALL

| PARAMETER | DEGREE OF IMPROVEMENT |  | REASON FOR IMPROVEMENT |
| :--- | :---: | :---: | :--- |
|  | RF Output Power | Advanced Design | Current Baseline |

## table il.

prequetcy ranga
-1 dB BANDWIDTH (MIN) RF POWER OUTPUT (MIN) operating gain (nom) RF/DC POWER-ADDED EFFICIENCY (MIN)
22 PERCENT (EXCLUDING DC PONER
MONTIOR CONDITIONER)
NOISE FIGURE (MAX)
PREQUENCY RANGE
-1 dB BANOWIDTH (MIN)

## AM/PM CONVERSION (MAX)

 INPUT/OUTPUT VSWR (MAX)GAIN VARIATION vS. FREQUENCY @
FIXED DRIVE NOISE FIGURE (MAX)
DC PRIME INPUT POWER-(MAX)
operating gain (nom)
RF/DC POWER-ADDED EFFICIENCY (MIN) (MAX) FIXED DRIVE AREAS OF IMPROVEMENT IN ADVANCED 20 GHz IMPATT TRANSMITTER DESIGNS

$$
5.0 \mathrm{deg} / \mathrm{dB}
$$

90W - EXCLUDING DC POWER/MONITOR 100W OVERALI

17.7-20.2 Gxz (Typ)

2.5 GHz
40 dB

$$
1.25: 1
$$

$$
1.0 \mathrm{~dB} \mathrm{p-p}
$$

$$
15 \mathrm{~dB}
$$

RF POWER OUTPUT (MDN)
2. 6 Summary

The 20 GHz IMPATT transmitter feasibility and design study has resulted in the development of single drift GaAs Schottky barrier IMPATT diodes and a first order reliability assessment and device modifications consistent with the paper design of a 20 GHz IMPATT Transmitter proof of concept, based on currently available (1982 -• Figure 4.) and advanced (1987.) technology.

The study further demonstrated, that no technological breakthroughs are required for the realization of an advanced 20 GHz IMPATT transmitter technology. Moreover, advanced performance has been defined mainly as a function of the IMPATT device and power combining topologies, rather than new and inovative technologies.


## TABLE OF CONTENTS

## Section

Page
I. INTRODUCTION I
II.
1.0 Summary 1
2.0 Reliability Physics - General 5
3.0 Failure Mechanism 7
4.0 Failure Criteria 9

TECHNICAL DISCUSSION - IMPATT DIODE 10
1.0 Introduction 10
2.0 L-H-L Schottky Barrier IMPATT 12 Diodes
2.1 Objectives 12
2.2 IMPATT Chip Processing 14
2.3 IMPATT Chip Packaging 16
3.0 H-L Grown Junction IMPATT Diodes 18
3.1 Objectives 18
3.2 Procurement 18
3.3 Device Assembly Summary 18
4.0 Thermal Considerations 20
5.0 IMPATT Diode Characterization 22
III. TECHNICAL DISCUSSION - ACCELERATED 30 CONSTANT DC STRESS TEST FOR 20 GHz IMPATTS
1.0 Introduction 30
2.0 Design and Implementation of Thermally 33
Accelerated Device Aging
3.0 Preferred Stress Test Approach 36
4.0 Stress Test Rack 38
5.0 Stress Test Procedures 41
6.0 Start-up Description 43

TABLE OF CONTENTS (Continued)
Section Page
IV. THERMALLY ACCELERATED CONSTANT DC- ..... 47 STRESS TESTING
1.0 Introduction ..... 47
2.0 Failure Criteria ..... 49
3.0 High Temperature Accelerated Constant ..... 51 DC Stress Test
3.1 Test Conditions ..... 51
3.2 Test DATA Summary ..... 51
3.3 Logarithmic - Normality Validation ..... 53
3.4 Initial and Final DC and RF Data ..... 54
3.5 High Temperature Stress Test Results ..... 57
4.0 Medium Temperature Accelerated Constant ..... 70 DC Stress Test
4.1 Test Conditions ..... 70
4.2 Test Data Summary ..... 70
4.3 Logarithmic Normal Validation ..... 70
4.4 Initial and Final DC and RF Data ..... 70
4.5 Medium Temperature Test Results ..... 71
5.0 Low Temperature Accelerated Constant ..... 86 DC Stress Test
5.1 Test Condition ..... 86
5.2 Test Data Summary ..... 86
5.3 Logarithmic Normal Validation ..... 86
5.4 Initial and Final DC and RF Data ..... 86
5.5 Low Temperature Test Results ..... 89
V.DATA AND FAILURE ANALYSIS102
1.0 Arrhenius Dependence ..... 102

## TABLE OF CONTENTS (Continued)

Section Page
2.0 Summary of Failures ..... 115
3.0 Initial and Final Thermal Data ..... 119
4.0 Failure Mechanism and Analysis ..... 124
4.1 Thermal/Electrical Stress ..... 124Effects on GaAs Doping Profile
4.2 Open Circuit Failures ..... 127
4.3 Short Circuit Failures ..... 131
A. SEM Analysis of Schottky ..... 131 Barrier Diodes
B. SEM Analysis of Grown Junction ..... 137Failures
4.4 Failure due to Degradation ..... 143
A. Experimental Results ..... 144
B. SEM Analysis of Degradation ..... 148 Failures
VI. CONCLUSIONS AND RECOMMENDATIONS ..... 156
1.0 Conclusions ..... 156
2.0 Recommendations ..... 159
2.1 Preferred IMPATT Diode Design ..... 159
2.2 Processing and Fabrication ..... 159 Modification
2.3 Screening Procedure for IMPATT ..... 161 Diodes
2.4 Extended Reliability Assessment ..... 163
VII. REFERENCES ..... 166
Appendix 'A'Appendix 'B'Appendix 'C'

## LIST OF ILLUSTRATIONS

| Figure |  | Page No. |
| :---: | :---: | :---: |
| 1 | Generalized Failure Rate vs. Time Characteristics | 6 |
| 2 | Single Drift GaAs Doping Profiles with Electric Field | 11 |
| 3 | Epitaxial GaAs Profile Designs (Low-High-Low and High-Low) | 13 |
| 4 | IMPATT Chip Processing | 14 |
| 5 | IMPATT Chip Flow Chart and Structure | 15 |
| 6 | IMPATT Chip Packaging | 17 |
| 7 | Single Drift GaAs IMPATT Diode Assembly | 19 |
| 8 | Temperature Profile Across 20 GHz IMPATT Device | 21 |
| 9 | Thermal and RF Measurement Systems | 23 |
| 10 | Thermal Resistance | 24 |
| 11 | Current Voltage Characteristics (I-V) (Typical) | 25 |
| 12 | X-Ray Photograph Evaluation | 27 |
| 13 | $D C$ and RF Data | 29 |
| 14 | Arrhenius Reaction Rate Chart | 31 |
| 15 | Projected High Test Temperature ( $\mathrm{T}=345^{\circ} \mathrm{C}$ ) Lognormal Cumulative Failure Distribution | 35 |
| 16 | Cross Section of Diode Stress Test Fixture | 39 |
| 17 | DC Stress Test Rack | 40 |
| 18 | Test Procedure | 42 |
| 19 | Monitored Stress Test Data | 46 |
| 20 | Summary of 20 GHz Single Drift GaAs IMPATT Diodes and Accelerated DC Stress Tests | 48 |
| 21 | Failure Criteria | 50 |
| 22 | Initial and Final DC and RF Data (Grown Junction) | 55 |
| 23 | Initial and Final DC and RF Data (Schottky Barrier) | 56 |
| 24 | Accelerated DC Stress Test Data | 58 |
| 25 | DC Accelerated Stress Test Data for High Temperature $\left(\mathrm{T}_{\mathrm{H}}=345^{\circ} \mathrm{C}\right)$ | e 59 |
| 26 | Lognormal Model for DC Accelerated Stress Test Data | 60 |
| 27 | Accelerated DC Stress Test Data | 61 |
| 28 | DC Accelerated Test Data for High Temperature $\left(\mathrm{T}_{\mathrm{H}}=345^{\circ} \mathrm{C}\right)$. | 62 |

## LIST OF ILLUSTRATIONS (Continued)

Figure
Page No.
29 Lognormal Model for DC Accelerated Stress TestTest Data - High Temperature $\left(T_{H}=345^{\circ} \mathrm{C}\right.$ _

Accelerated DC Stress Test Data 64
DC Accelerated Stress Test Data for High Temperature 65 $\left(T_{H}=340^{\circ} \mathrm{C}\right.$ )
Lognormal Model for DC Accelerated Stress Test Data 66 High Temperature $\left(T_{H}=340^{\circ} \mathrm{C}\right)$
Accelerated DC Stress Test Data 67
DC Accelerated Stress Test Data for High Temperature 68 High Temperature $\left(T_{H}=340^{\circ} \mathrm{C}\right)$
Lognormal Model for DC Accelerated Stress Test Data 69 High Temperature $\left(\mathrm{T}_{\mathrm{H}}=340^{\circ} \mathrm{C}\right)$
Initial and Final DC and RF Data (Grown Junction) 72
Initial and Final $D C$ and $R F$ Data (Schottky Barrier) 73
Accelerated DC Stress Test Data 74
DC Accelerated Stress Test Data for Mid. Temperature 75 $\left(T_{M}=321^{\circ} \mathrm{C}\right)$
Lognormal Model for DC Accelerated Stress Test Data 76 Mid. Temperature $\left(T_{M}=321^{\circ} \mathrm{C}\right)$
Accelerated DC Stress Test Data 77゙
DC Accelerated Stress Test Data for Mid. Temperature 78 $\left(T_{M}=321^{\circ} \mathrm{C}\right)$
Lognormal Model for DC Accelerated Stress Test Data 79 Mid. Temperature $\left(T_{M}=321^{\circ} \mathrm{C}\right)$
Accelerated DC Stress Test Data 80

DC Accelerated Stress Test Data for Mid. Temperature 81 $\left(T_{M}=321^{\circ} \mathrm{C}\right)$
Lognormal Model for DC Accelerated Stress Test Data 82 Mid. Temperature $\left(T_{M}=321^{\circ} \mathrm{C}\right)$
Accelerated DC Stress Test Data 83
DC Accelerated Stress Test Data for Mid. Temperature 84 $\left(\mathrm{T}_{\mathrm{M}}=321^{\circ} \mathrm{C}\right)$
Lognormal Model for DC Accelerated Stress Test Data 85 Mid. Temperature $\left(T_{M}=321^{\circ} \mathrm{C}\right)$
Initial and Final DC and RF Data (Schottky Barrier) 87

## IIST OF ILLUSTRATIONS (Continued)

## Figure

Page No.

51
52

Initial and Final $D C$ and RF Data (Grown Junction)88

Accelerated DC Stress Test Data 90
DC Accelerated Stress Test Data for Low Temperature 91 $\left(\mathrm{T}_{\mathrm{L}}=299^{\circ} \mathrm{C}\right)$
Lognormal Model for DC Accelerated Stress Test Data 92 Low Temperature ( $T_{L}=299^{\circ} \mathrm{C}$ )
Accelerated DC Stress Test Data 93
DC Accelerated Stress Test Data for Low Temperature 94 $\left(T_{L}=299^{\circ} \mathrm{C}\right)$
Lognormal Model for DC Accelerated Stress Test Data 95 Low Temperature $\left(T_{L}=299^{\circ} \mathrm{C}\right)$
Accelerated DC Stress Test Data 96
DC Accelerated Stress Test Data for Low Temperature 97 $\left(T_{I_{4}}=304^{\circ} \mathrm{C}\right.$ )
Lognormal Model for DC Accelerated Stress Test Data 98 Low Temperature $\left(T_{L}=304^{\circ} \mathrm{C}\right.$ )
Accelerated DC Stress Test Data99

DC Accelerated Stress Test Data for Low Temperature 100 $\left(\mathrm{T}_{\mathrm{L}}=304^{\circ} \mathrm{C}\right)$
Lognormal Model for DC Accelerated Stress Test Data 101 Low Temperature $\left(\mathrm{T}_{\mathrm{L}}=304^{\circ} \mathrm{C}\right.$ )
Summary of Statistical Analysis of Life Test Data 104
DC Accelerated Stress Test Data for 20 GHz Schottky 105 Barrier GaAs IMPATT Diodes
Illustration of Individual Device Lifetime vs. 106
Accelerated Test Temperature Before Determination of Early Failures

DC Accelerates Stress Test Data for 20 GHz Schottky 107 Barrier GaAs IMPATT Diodes

Scottky Barrier Diodes Combined Lognormal Plot 108
Arrhenius (Regression) Line Plot 109
DC Accelerated Stress Test Data for 20 GHz Grown 110 Junction GaAs IMPATT Diodes

Illustration of Individual Device Lifetime vs. 111
Accelerated Test Temperature Before Determination of Early Failures

Page No.

72
DC Accelerated Stress Test Data for 20 GHz Grown Junction GaAs IMPATT Diodes

Grown Junction Diodes Combined Lognormal plot 113
Arrhenius (Regression) Line Plot ..... 114
Low Temperature Stress Test Data Summary ..... 116
Medium Temperature Stress Test Data Summary ..... 117
High Temperature Stress Test Data Summary ..... 118
Current Voltage Characteristics (I-V) (Typical) ..... 120
Increase in Junction Test Temperature as a Function ..... 121of Thermal Resistance Increase with Time (GrownJunction)Pre and Post Test Relations of $\theta_{t h}$ and $P_{i n}(D C)$122
Initial and Final Thermal Data ..... 123
Schottky Barrier and Grown Junction Doping Profile ..... 125Summary (Typical)Doping Profile Reconstruction (Using C-V Data)126
External Visual Inspection of Failed IMPATT Diode ..... 128
Internal Visual Inspection of Failed IMPATT Diode ..... 129
Internal Visual Inspection of Failed IMPATT Diode ..... 130
SEM Analysis of IMPATT Diode ..... 134,135
87,8889X-Ray Spectrum Analysis136
90-93SEM Analysis of IMPATT Diode138-142
94
Average RF Stress Test Data Summary ..... 147
95-98SEM Analysis of Thermal Effects149-155
99 ..... 100
Recommended IMPATT Diode Processing and Fabrication ..... 160 Improvements
20 GHz IMPATT Diode Screening ..... 162
Recommendations for a Second Phase Reliability ..... 165Assessment Program

## FOREWORD

This final report covers work done under NASA/Lewis Research Center (LeRC) contract NAS3-22491, describing the tasks and efforts performed from June 1981 to September 1983. The program was managed for NASA by Mr. G.J. Chomos, Space Communications Division, LeRC, and for LNR by Mr. J.R. Asmus.

The authors greatfully acknowledge the insight and understanding provided by M.F. Millea, The Aerospace Corporation, towards the successful completion of the failure data assessment and statistical analysis. The interest and support of E.J. Calucci and E. Doyle, Jr. of the Rome Air Development Center is greatly appreciated. Pulsed RF measurements and data provided by V. Higgins and A. Paolella of ERADCOM, Fort Monmouth, are greatfully acknowledged.; The assistance received from P. Lyons and D. Sterner, Standard Microsystems, Inc., during SEM analysis is very much appreciated.

Extended failure and statistical analysis described in this report was performed by LNR during a four months period following program conclusion.

## ABSTRACT

This final report describes the work done under NASA/LeRC contract NAS3-22491, " 20 GHz Single Drift GaAs IMPATT Diode Reliability Assessment". Covering a period of performance from June 1981 to September 1983.

The reliability assessment of Schottky barrier and Grown junction IMPATT diodes consisted of several different eng ineering tasks, including the fabrication and procurement of 20 GHz GaAs IMPATT diodes, design and implementation of accelerated stress test equipment, conducting actual accelerated stress testing, perform failure and statistical analysis.

The results of this initial reliability assessment defined major failure mechanisms, diode modifications, future reliability efforts, screening procedures and operating lifetimes of unscreened 20 GHz GaAs IMPATT exceeding those previously projected.

Lifetimes extrapolated from the herein described life test data are:

Schottky Barrier GaAs Diodes $\left(\tau_{M}\right)>3 \times 10^{4}$ Hours Grown Junction GaAs Diodes $\left(\tau_{M}\right)>2 \times 10^{6}$ Hours

Furthermore, the results demonstrate the viability of GaAs IMPATTs as high performance, reliable RF power sources, which, based on the recommendation made herein, will surpass device reliability requirements consistent with a ten year spaceborne solid state power amplifier mission.

## I. INTRODUCTION

### 1.0 Summary

Solid state power amplifiers (SSPA) represent an attractive cost effective and reliable replacement for traveling-wave tubes for applications in the $30 / 20 \mathrm{GHz}$ communications satellite technology. The 20 GHz down link SSPA may be used in applications that require up to 20 Watts of RF Power. Two solid state designs are currently under development, the field effect transistor (FET) and the impact avalanche transit time diode (IMPATT).

GaAs IMPATT diodes are well known for achieving high output powers and efficiencies. FET devices need more development to achieve the equivalent power and efficiency. Thus, the IMPATT diode appears to be the more qualified RF power generator for the next generation of EHF satellites.

A major limitation to the general acceptance of 20 GHz GaAs IMPATTs for system and spaceborne use is the question of reliability. The demonstrated performance of these devices is indeed most impressive. It also appears that extensive reliability data on power FETs operating at lower frequencies ( 8 GHz ) is used to predict a short operating lifetime for IMPATT diodes that operate" at a junction temperature between $200^{\circ} \mathrm{C}$ and $250^{\circ} \mathrm{C}$. This is a misconception since a $200^{\circ} \mathrm{C}$ temperature range is acceptable for IMPATT operation and not for FET due to the drastic differences in device construction. There are two major reasons for IMPATT diode reliability predictions of median failure times of $10^{7}$ hours at an operating junction temperature of $240^{\circ} \mathrm{C}$ :

- simple device geometry and structure;
- simple device processing technology allowing greater flexibility in selecting contaçf metal structures including a non-ohmic substrate contact ${ }^{(2)}$.

The accelerated life testing, conducted over a period covering December 1981 through September 1983,had the following basic objectives:

- establish early and wear out failure regions;
- project preliminary operating lifetime of single drift GaAs IMPATT diodes;
- define process and assembly modifications and optimizations;
- establish screening tests to enhance the reliability of devices to be tested;
- ultimate device reliability to be consistent with a ten year spaceborne Solid State Power Amplifier (SSPA) mission.

The Phase I reliability assessment program described in this final report was directed towards the development of first order reliability information and definition of recommendations for Phase II reliability study ultimately leading to the fabrication of high-reliability IMPATT diodes. IMPATT diodes are subjected during operation to higher stresses by electric field, current density and junction temperature then other microwave and millimeter wave solid state devices with proven high reliability. The purpose of this reliability study is to define operating reliability characteristics of high frequency CW IMPATT diodes consistent with an ultimate reliability requirement of a ten year spaceborne mission. Diodes studied under the program included single drift low-high-low (L-H-L) profiled gallium arsenide (GaAs) Schottky barrier junction diodes fabricated at LNR and commercially purchased (VARIAN) devices fabricated from single drift high-low (H-L) profiled GaAs with an epitaxially grown p-layer. The low-high-low structured epitaxial GaAs was grown in a vapor phase (VPE) system, whereby molecular beam epitaxy (MBE) was used to grow the p-high-low profiled structure, thus affording a comparison of epitaxial growth systems. During the development phase, LNR fabricated Schottky barrier IMPATT diodes from both the VPE and MBE grown GaAs. The selection of the VPE grown material for this program was based on the preferred profile and not the specific technology. The devices were not subjected to a pre stress test screening in order to establish an early failure region to help design a cost-effective screening method and operational burn-in.

Considerations for cost and time schedules regarding accelerated high temperature stressing were deciding factors in selecting the constant DC stress test configuration at three predetermined high stress temperatures (three data points is the minimum data required for the construction of an Arrhenius reaction rate plot). The required correlation between $R F$ and $D C$ stressing as well as the $R F$ performance degradation due to stressing was investigated and defined during the
course of the program. All devices were checked for hermeticity, and $X$-Rayed to determine the condition of the sealed device cavity, e.g. shape and position of ribbon and chip contact. Furthermore, the devices underwent complete $D C$ and $R F$ characterization, including thermal resistance measurements prior to thermal stressing.

In all, the following diodes were fabricated and in the case of the Varian diodes, procured, characterized and. stress tested during the reliability assessment:
A. Schottky Barrier (M/S) Diodes fabricated from single drift L-H-L epitaxial GaAs grown by VPE. Diode Type: Standard Experimental Stress tested: 10520
B. Grown Junction ( $\mathrm{P} / \mathrm{N}$ ) diodes fabricated from single drift H-L epitaxial GaAs grown by MBE.
Diode Type: Standard Experimental Stress tested: N/A 19
C. Grown Junction diodes procured from Varian Associates. Diode Type: Standard Experimental Stress tested: 60 N/A

The reliability assessment of presently available single drift IMPATT diodes has revealed a significant failure mechanism which poses a substantial reliability problem, indicating necessary modifications to current fabrication methods. The information uncovered during the reliability study and reported herein will be of great value to the device manufacturer and end-user, ultimately leading to a high confidence level in IMPATT solid state power amplifier technology.

The statistical analysis of the accelerated stress test data, extrapolated to an operating junction temperature of two-hundred degrees centigrade, projected operating lifetimes of $3 \times 10^{4}$ hours and $2.1 \times 10^{6}$ hours for the 20 GHz Schottky barrier and grown junction single drift gallium arsenide IMPATT diodes respectively.

Furthermore, with the implementation of process and assembly modifications, in conjunction with newly defined screening procedures and device type recommended herein, the 20 GHz single drift GaAs IMPATT diode will be established as a highly reliable millimeter wave RF power source, more than capable of meeting a ten year space mission requirement.

### 2.0 Reliability Physics - General

The well known "bath tub" concept of three
fundamental failure rates corresponds to early failures (high failure rate), the useful life region (low failure rate) and ultimate wear-out failures, is typical for all long-life semiconductor devices. For a given device lot to fall within the low failure rate region early failures need to be eliminated through effective screening and realistic burn-in, without consuming excessive operational lifetime. Therefore, one of the projected outputs of this study is the definition of a device burn-in schedule.

In general the early failure rate is identified on the typical failure rate vs. time distribution for semiconductor devices as decreasing with time and relates to faulty devices having an infant mortality rate. Screening/burn-in procedures which are utilized must raise the infant mortality rate so as to minimize the operating life failure rate by eliminating all defective devices during this early failure period.

A statistical analysis addressing the wearout failure region, where the failure rate begins to increase again is provided in Appendix ' $B$ ' , The wearout region is nomally investigated by accelerated aging via constant stress testing in order to shoften the useful lifetime and make this study possible within a reasonable program schedule. The average time to wearout failure is best described by the Arrhenius reaction rate law:

$$
\tau_{M}=\tau_{0} \exp \cdot\left(\frac{E_{a}}{k T}\right)
$$

Where,

$$
\begin{aligned}
\tau_{M} & =\text { median lifetime hours } \\
\tau_{O} & =\text { preexponential constant, hours } \\
E_{a} & =\text { activation energy, eV } \\
\mathrm{K} & =\text { Boltzman's constant, and } \\
T & =\text { absolute temperature, } O_{\mathrm{K}}
\end{aligned}
$$



FIGURE 1.

To arrive at an Arrhenius dependence, devices are accel-erated-aged at a minimum of three elevated temperatures. At each of these temperatures a normal probability graph, where the abscissa is calibrated in terms of the normal cumulative distribution function, is generated and plotted on a normal probability graph vs. the log of the time-to-failure. Any normally distributed random function will plot as a straight line versus the normal cumulative distribution function with the mean at $50 \%$ and the standard deviation, $\sigma$, typically between 0.5 to 2.0 for mature fabrication processes represents the slope of the line. One standard deviation will be the variation between the $50 \%$ function value and the $16 \%$ or $84 \%$ values. A normally distributed log function is indicative of a straight line, whereby an S-shaped curve would indicate an infant mortality problem.

Finally, a plot of $\log$ time-to-failure versus the reciprocal of temperature should be a straight line establishing the proportionality of $\log$ time to inverse temperature required by the Arrhenius equation.

In order to justify the assumption that the failure mechanism follows the Arrhenius reaction rate, the condition of a normally distributed $\log$ function with equal standard. deviations at each temperature and a linear relationship to the reciprocal temperature must be met by the time-to-failure. ${ }^{(7)}$ The resulting straight line will enable the extrapolation of a median operating life time at the projected operating junction temperature.

## 3.:0 Failure Mechanism

In the past, various technical reports on IMPATT diode and/or power FET reliability have investigated and identified failure mechanisms in Schottky-barrier junction devices. The reaction of the preferred barrier metal platinum with gallium arsenide is well know by now and so are the effects of acceptor
formation and net donor density reduction in the heavily doped spike region of L-H-L IMPATTS, with optimized layer thicknesses. Keeping the platinum thickness below $200 \AA$ the reaction with the GaAs will stop due to the exhaustion of unreacted platinum before device performance degradation becomes excessive. A layer of titanium ( 1500 A to 2000 A) is added to prevent further GaAs reaction by acting as a gold diffusion barrier, gold being the final metal used for the three metal structure selected for the IMPATT diodes studied in this program. Indeed, the post test profile reconstructions carried out on both the Schottky barrier and grown junction diodes showed practically have no change from the original pre-test profile.

Other potential failure mechanisms are identified with surface breakdown and surface states resulting in conduction and degraded current-voltage characteristics. In addition to crystalline defects and electro-migration of the ohmic or barrier contact will further effect the slow degradation of the device.

Clearly, failure mechanisms contributing to infant mortalities within the early failure region include defects due to material processing and device assembly, e.g. incomplete bonds and excessive bonding pressures.

Grown p-layer devices are much less contact metal dependent as the active n-region is isolated from the anodic metallization by the p-layer. Gradual degradation of these and Schottky barrier devices must therefore be the result of yet another failure mechanism.

In this respect, a major degradation during accelerated DC stress testing was an observed random change of the input current and voltage, resulting in a general trend of a decrease in the DC power dissipation during testing. Subsequent $D C$ measurements of diodes with a change in dissipated DC power of more than one Watt showed however a major increase in the thermal resistance, (which after the appropriate calculations)established a much higher junction stress temperature than scheduled. A corresponding decrease in the oscillator output power was also measured. Relatively uneffected were the current-voltage and ca-
pacitance-voltage characteristics as well as the operating frequency. The above observations together with other temperature related observations made earlier in the program clearly identified a failure mechanism associated with the gold-tin bonding material used for mounting the chips to the diode packages. Various experiments substantiated this very important and unexpected observation. The results achieved with a limited number of experimental diodes with modified metal structures and bonding procedures were exceptionally good. rinereiore, together with closely monitored and controlled fabrication procedures a highly reliable and stable IMPATT diode is achievable, suitable for the ultimate usage of the IMPATT SSPA technology for ground and spaceborne missions.

### 4.0 Failure Criteria

For the purpose of obtaining a maximumpost test data base, an IMPATT diode was considered to have failed, if one of the following conditions occurred:

- Catastrophic Failure with the diode either electrically open or short;
- stress Test circuit trip points were set 5 volts and 200 ma above the voltage and current inputs respectively;
- the actual onset of degradation in any of the monitored DC characteristics resulting in any of the above failure modes within five hours;
- termination of stress testing when none of the above criteria occurred but significant changes in leakage current and input power (DC power dissipated) were observed.


### 1.0 Introduction

The basic properties of the IMPATT diodes used for the reliability are described in this section, including specific GaAs material parameter and doping profiles. Furthermore, device design and structural configuration as well as thermal consideration are discussed.

IMPATT diodes can be realized from various doping profile designs. The preferred profile structures utilized for the fabrication of devices used in this study were the single drift low-high-low (L-H-L) and high-low (H-L) profiles. Theory of operation predicted better performance specifically, higher RF output power ( $P_{0}$ ) and DC to RF conversion efficiency ( $\eta$ ), for the L-H-L Schottky-barrier GaAs devices as compared with the H-L grown junction GaAs devices. However, the average performance achieved did not favor one structure over the other.

Reliability data on both diode designs will assist in makinc recommendations for selecting the optimum design for the ultimate SSPA application.


FIGURE 2.

### 2.0 L-H-L Schottky-Barrier IMPATT Diodes

### 2.1 Objectives

For the purpose of obtaining first order reliability information, a relative broad data base must be established. Specifically, the question most often raised with respect to repeatability of state-of-the-art epitaxial GaAs growth needs to be satisfied first. To achieve this, LNR fabricated the diodes to be tested from various previously, performance qualified, wafers. Failure mechanisms identified during the initial reliability study, which appear to be common to the various wafer/ material lots will lead to defining process and assembly optimizations. After the device improvements have been implemented subsequent reliability studies need to address statistical requirements by stress testing devices fabricated from one epitaxial GaAs wafer (depending on the available wafer area, one wafer may yield up to several thousand chips).

The optimum design of a $L-H-L$ GaAs IMPATT diode for sufficient $R E$ power output and $D C-R F$ conversion efficiency consistant with good current-voltage (I-V) characteristics having stable and sharp reverse voltage breakdowns ( $V_{B}$ ) and tolerable thermal resistance $\left(\theta_{\mathrm{TH}}\right)$ represents the tradeoff between many competing factors. The key dimensional parameter is the distance ( Xp ) of the Schottky-barrier surface to the center of the high doping spike. Diodes having a relative poor breakdown characteristics still perform satisfactorily during oscillator measurements, but generally demonstrate a short operating lifetime. Therefore, good I-V characteristics were emphasized rather than optimum RF performance, which also helped in keeping the device cost reasonable.

EPITAXIAL Gads PRDFILE DESIGNS (LOW HIGHLOW AND HIGH. LOW)


PROUECED PFRFORMUUCE OF 2OGHZ PROFILE DESIGN

| PROFILE \# | 1 | 9 | 5 |
| :---: | :---: | :---: | :---: |
| $2(\%)$ | 26 | 22 | 20 |
| $P_{0}(W)$ | 3.5 | 2.8 | 2.5 |

$\eta=\frac{1}{R} \frac{V_{D}}{V_{A}+V_{D}}$ WHERE $V_{A}=\int E(x) d x$ (AVALANCHE
$\int \alpha\left(x d x=1\right.$, WHERE $\int$ COVERS THE ENTIRE DEPLETION
$P_{0}=\frac{\eta}{1-\eta}\left(\frac{\Delta T_{\text {max }}}{\theta_{\text {TH }}}\right)$ WHERE $\frac{\Delta T_{\text {max }}}{\theta_{\text {TH }}}$ is
(13ASSLIMED TD BE ID W

### 2.2. IMPATT Chip Processing

Accordingly, the GaAs material was processed, taking the aforementioned criteria into consideration. The developed process flow shown enabled LNR to realize IMPATT chips with an average thickness of 10 to 12 microns and achieve stress-free chip separation.


FIGURE 4.

A) SEM Photograph dF Impatt diode mesa

WAFERS FROM EPITAXIAL MATERAL


FIGURE 5.
B) - PROCESS FLOW CHART FDR IMPATT CHIPS

### 2.3 IMPATT Chip Packaging

Prior to mounting the chips are examined at a magnification of 150 X to 600 X for potential mechanical or physical defects. This is followed by checking the forward voltage drop $\left(V_{f}\right)$, the breakdown voltage $\left(V_{B}\right)$ and the junction capacitance. At the same time a short ( 20 to 30 sec.) current stress (l00ma) is applied to eliminate unstable or weak chips.

The chips are mounted into preselected and cleaned packages using a gold-tin (80/20) eutectic solder. The amount of solder is kept to an absolute minimum to assure flatness and maximum heat flow.

In general the contacting ribbon is first attached to the dielectric support or enclosure by means of TC-bonding or parallel gap welding. Initial contacting to the chip is again achieved by means of soldering with a minute quantity of $\mathrm{Au} / \mathrm{Sn}$ solder (grow junction diodes were TC -bonded).

The junction capacitance is then reduced in discrete steps and RF tested until optimum performance is achieved.

The diodes are dried in a dry nitrogen atmosphere at $150^{\circ} \mathrm{C}$ for 4 to 8 hours. Without removal from the nitrogen atmosphere the diodes are then sealed in a dual step process previously developed at LNR for space borne applications.



### 3.0 H-L GROWN JUNCTION IMPATT DIODES

### 3.1 Objective

Although, $H-L$ grown junction IMPATT diodes were available at LNR, it was decided to utilize commercially available devices from a second source in the reliability study. Moreover, identical devices from the same source were evaluate at LNR during the development of a 20 GHz communications solid state power amplifier (AFWAL-TR-83-1142).

### 3.2 Procurement

In all seventy five (75) IMPATT diodes were purchased from Varian Associates according to the following specifications:

| Frequency Output: | $20.0 \mathrm{GHz} \pm 1.0 \mathrm{GHz}$ @ $P_{0}$ max. |
| :--- | :--- |
| Power Output: | 1.5 Watts minimum |
| Thermal Resistance: | $30^{\circ} \mathrm{C} /$ Watt maximum |
| Efficiency: | $16 \%$ minimum |

Material processing and assembly data will be retained by Varian Associates, to be available for failure analysis if required.

### 3.3 Device Assembly Summary

The assembly concepts employed by Varian and LNR as shown, were quite similar with the exception of minor proprietary procedures, which were determined to have no impact on the accelerated stress test data.

|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  | Bonding Type |  |
| Device Type | Process | SCHOTMKY: ${ }^{\text {SARRIER }}$ | GROWN JUNCTION |
| Standard. <br> LNR/VARIAN | IMPATT Chip/Heatsink to package stud | $\mathrm{Au} / \mathrm{Sn}$ | $\mathrm{Au} / \mathrm{Sn}$ |
|  | Ribbon to Chip | $\mathrm{Au} / \mathrm{Sn}$ | T.C. |
|  | SEALING | $\mathrm{Au} / \mathrm{Sn}$ | $\mathrm{Au} / \mathrm{Sn}$ |
| LNR <br> Experimental |  |  |  |
|  | Chip/Heatsink to Package stud | - | т.C. |
|  | Ribbon to Chip | - | $\begin{aligned} & \mathrm{Au} / \mathrm{Sn} \text { and } \\ & \text { T.C. } \end{aligned}$ |
|  | Sealing | - | $\mathrm{Au} / \mathrm{Sn}$ |

Note: Experimental Devices were developed and funded by LNR in response to observations made during device fabrication and accelerated stress testing.

FIGURE 7.

### 4.0 THERMAL CONSIDERATIONS

The preferred bonding material used for the device assembly is the eutectic gold-tin ( $\mathrm{Au} / \mathrm{Sn}$ ) solder. The selection was based on the results of evaluating various eutectic high temperature solders, including gold-germanium and gold silicon. The $A u / S n$ - compound has a strong affinity to combine with available gold, namely the package and heatsink gold plating and/or chip contact and ribbon. According to the Au/Sn phase diagram, which is extremely sharp, small compositional changes result in substantial increases in the melting or plastic temperature of the compound. This fact enabled the use of the $\mathrm{Au} / \mathrm{Sn}$ solder for three different operations (chip mount, ribbon bond, sealing) during device packaging without incurring unwanted chip movement.

However, the affinity toward compositional change developed into a major failure mechanisms during accelerated DC stress testing. In a subsequent section this failure mechanism will be described in more detail.

Secondly, with one of the junction temperatures scheduled to be $345^{\circ} \mathrm{C}$, a temperature profile was developed based on the highest junction stress test temperature and the calculated thermal impedances at the appropriate temperatures. The highest temperature, as shown on the profile, the $\mathrm{Au} / \mathrm{Sn}$ would be subjected to at the chip to package interface is between $240^{\circ} \mathrm{C}$ and $250^{\circ} \mathrm{C}$, well below the $280^{\circ} \mathrm{C}$ eutectic temperature.

. IMPATT CHIP CROSS SECTION


## FIGURE 8.

(21)

### 5.0 IMPATT DIODE CHARACTERIZATION

The evaluation of each of the IMPATT diodes fabricated as described previously included the measurement of:

- DC current-voltage (I-V) behavior, including the diode forward $\left(V_{F}\right)$ and reverse $\left(V_{B}\right)$ breakdown voltages, and the leakage current ( $I_{L}$ measured at $50 \%$ of the loua reverse breakdown voltage);
- Capacitance-voltage (C-V) measurements taken at zero bias, minus 3 volts and near the reverse breakdown. In addition, two diodes of each metalization lot are used for profile reconstruction (as described previously) to identify potential processing related changes and barrier interface instabilities;
- thermal resistance ( $\theta_{\text {th }}$ ) to determine diode junction temperature and to identify problems associated with the chip and/or contacting ribbon bonds;
- RF parameters, such as power output ( $\mathrm{P}_{\mathrm{O}}$ ), operating frequency, DC-RF conversion efficiency ( $\eta$ ) operating voltage and current.

The thermal resistance measurement configuration developed at LNR, utilizing a unique refinement of the Haitz* method eliminates all frequency-dependent components, except for one blocking capacitator, permitting small signal CW measurements as opposed to the usual pulse method. The measurements are made through a high series resistance, thus protecting the device under test. A major advantage of this measuring method is a highly flat frequency response up to 20 MHz as compared to an upper limit of only $\sim 3 \mathrm{MHz}$ on the part of other related methods. Therefore, it is possible to measure thermal response times of $\leqslant 50 \mathrm{~ns}$. The overall accuracy of the thermal resistance measurements is typically within four percent. The one limitation of measuring thermal resistnace as described is that it is breakdown voltage dependent, e.g. devices with degraded I-V characteristics can not be measured accurately.

* R.H. Haitz, H.L. Stover and N.J. Tolar, IEEE Trans. Electron Devices ED-16, pg. 438 (1969)

$\therefore$ A. THERMAL RESISTANCE MEASUREMENT CIRCUIT

B. block olagram of oscrlator measurement setup

FOR 20 GH IMPATTS
FIGURE 9.

LOT NO. $\qquad$

DIODE NO. $\qquad$

DATE:

NAME:
$\qquad$
$\qquad$

- MEASURED DATA:

| $\mathrm{T}=40^{\circ} \mathrm{C}$ | $\mathrm{T}=50^{\circ} \mathrm{C}$ | $\Delta V_{B}$ |
| :---: | :---: | :---: |
| $I_{R}=10 \mathrm{~mA}$ | $I_{R}=10 \mathrm{~mA}$ | $\Delta_{T}$ |
| $\mathrm{V}_{\mathrm{B}}=\longrightarrow \mathrm{V}$ | $\mathrm{V}_{\mathrm{B}}=\longrightarrow \mathrm{V}$ | $\Delta v_{B} / \Delta_{T}$ |
| $\mathrm{f}=10 \mathrm{MHz}$ | $\mathrm{f}=30 \mathrm{~Hz}$ | $\mathrm{T}=40^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{V}_{0}$ | $I_{R}=10 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{D}} \longrightarrow$ | $\mathrm{V}_{\mathrm{D}} \longrightarrow$ | $\mathrm{V}_{\mathrm{B}} \longrightarrow \mathrm{V}$ |
| $\mathrm{V}_{\mathrm{R}} \longrightarrow$ | $\mathrm{V}_{\mathrm{R}}$ |  |

- CALCULATED DATA :

1. SPACE CHARGE RESISTANCE ( $R_{S C}$ measuring frequency $=10 \mathrm{MHz}$ )

$$
R_{S C}=\left(\frac{V_{0}-V_{R}}{V_{0}-V_{D}}\right) \quad x\left(\frac{V_{D}}{V_{R}}\right) \times \quad 95=\square \text { ohms }
$$

2. TOTAL RESISTANCE ( $\mathrm{R}_{\mathrm{T}}$ measuring frequency $=30 \mathrm{~Hz}$ )

$$
R_{T}^{-}=\left(\frac{V_{O}-V_{R}}{V_{O}-V_{D}}\right) \times\left(\frac{V_{D}}{V_{R}}\right) \times \quad 95=\text { ohms }
$$

3. THERMAL RESISTNACE $\left(\theta_{t h}\right)$

$$
\theta_{\mathrm{TH}}=\ldots \quad \mathrm{OC} / \mathrm{w}
$$

## CURRENT VOLTAGE CHARACTERISTICS (I-V)



## UND




D.

[^1]

- GOOD SHAPE OF RIBBON
- NO EXCESS METALIZATION ALONG THE SIDES

X-RAY PHOTOGRAPH OF A MARGINALLY ACCEPTABLE IMPATT DIODE


- GOOD SHAPE OF RIBBON
- NO EXCESS METALIZATION ALONG THE SIDES
- ONLY THREE FOURTHS OF THE CONTACT IS BONDED TO THE RIBBON

X-RAY PHOTOGRAPHS OF REJECTED IMPATT DIODES


- GOOD SHAPE OF RIBBON
- NO EXCESS METALIZATION ALONG SIDES
- partial bond of contact RIBBON- CAUSE OF REJECTION

A complete history of the $D C$ and $R F$ characterization data of device lots ultimately used for accelerated DC stress testing is shown.

## LNR Lot definition

Lot No.: (83-8) 83-16B G380-4
where:

$$
\begin{aligned}
& (83-8)=\text { Fabrication Request } \\
& (83-16 B)=\text { YEAR - WEEK, Assembler Identification } \\
& \text { G380-4 = Wafer \# - Metallization Processing Lot }
\end{aligned}
$$

In addition each device started during fabrication is serialized, the serial number cannot be reassigned.

## IMPATT DIOOE ACCEPTANCE TEST - $D$ C DATA



IMPATT DTOOE RP - TEST DATA

LOT (83-8)83-16B 6380-4

|  | STEP F-2 PROCESS FLOW DATE SLL0/83 |  |  |  |  |  | FIMAL PRE STRESS TBST RF DATA * DATE 6/6/83 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UNIT | Io | $V_{0}$ | $E_{0}$ | $\mathrm{P}_{0}$ | $n(\mathrm{t})$ | SP/PN | $I_{0}$ | $\mathrm{v}_{0}$. | ${ }^{\text {P }}$ IN | ${ }^{1}$ | $\mathrm{P}_{\mathrm{n}}$ | $\varepsilon_{0}$ | n18 | SP/PN |
| . 1555B | . 313 | 26.2 | 19.20 | 1.35 | 16.5 | $\begin{array}{\|l\|} \hline 50 \\ \hline 35955 \\ \hline \end{array}$ | . 339 | 27.2 | 9.22 | 1.47 | 7.75. | 19.11 | 15.9 | $\begin{array}{\|c\|} \hline 50 \\ 325 / 56 \\ \hline \end{array}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1559B | . 292 | 26.8 | 19.85 | 1.19 | 15.2 | $\begin{array}{\|c\|} \hline 50 \\ \hline 3507 \\ \hline \end{array}$ | . 307 | 27.9 | 8.57 | 1.44 | 7.13 | 19.18 | 16.8 | $\begin{gathered} 60 \\ \hline 325 / 56 \\ \hline \end{gathered}$ |
| . |  |  |  |  |  |  |  | . |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note: SP/PN - denotes oscillator tuning information

FIGURE 13.
III. TECHNICAL DISCUSSION - ACCELERATED CONSTANT DC STRESS TEST FOR 20 GHZ IMPATTS

### 1.0 Introduction

Stress tests should be designed to accelerate failure mechanisms so that a device which would fail under normal operating conditions in millions of hours will fail orders of magnitude sooner. Certain reactions are known to be temperature dependent without incurring secondary electromicration effects. In such cases it must be determined if the reaction follows the Arrhenius equation,

$$
\gamma_{M}=\gamma_{O} \exp \cdot\left(\frac{E a}{k T}\right)
$$

The determination of whether or not the progress follows the Arrhenius dependence is a multi-step operation and that for a single failure mechanism which has been experimentally observed $(4,5)$ the following criteria apply:

- the probability density function (pdf) at a constant temperature and applied electrical stress is log normal;
- the logarithmic variance is independent of temperature;
- the median lifetime follows the Arrhenius dependence. (shown schematically)

Thermal stressing as a means of accelerated aging of semiconductor devices is an accepted and widely utilized form of assessing the reliability of such devices. (4,5)

The diodes tested are conventional 20 GHz single drift GaAs IMPATTs and were not subjected to any thermal or electrical stressing to remove early failures.


In configuring a design for accelerated device aging, a concise work plan was developed comprised of the six major tasks.

1. Design and implement thermally accelerated stress test.
2. Design and fabricate stress test rack.
3. Conduct the required number of stress tests for each diode type.
4. Experimentally verify observations made during the diode fabrication and stress testing.
5. From the stress test data construct cumulative failure vs. time to failure and Arrhenius reaction rate plots.
6. Perform failure analysis as required.

### 2.0 Design and Implementation of Thermally Accelerated Device Aging

Taking into consideration the guidelines set forth in an "Accelerated Testing Model" ${ }^{6}$ the selection of the number and choice of temperatures used to thermally accelerate device aging are a function of the following considerations. The lowest stress test temperature must be consistent with the program schedule of eighteen months. Selection of the highest test temperature is clearly a function of the diode bonding materials used and the start up system stabilization, e.g., the projected median lifetime must be sufficiently long to enable accurate monitoring and measurements following completion of start-up. placing a number of diodes at a third temperature, midway between the two extremes will enable the construction of the required Arrhenius reaction rate plot with acceptable accuracy and indicate an earlier trend of the stress data, signified in the activation energy (Ea).

The following equations were used in determining the stress test temperatures. It must be noted, that certain assumptions and/or projections were required since actual data was not available to complete the calculations.

Standard deviation $(\delta)$ equation

$$
\delta=\ln \left(\frac{t_{50}}{t_{16}}\right) \text { OR } \ln \left(\frac{t_{84}}{t_{16}}\right)
$$

Where:

$$
\begin{aligned}
& t_{16}=\text { Time to failure of } 16 \text { percent of sample. } \\
& t_{50}=\text { Median time to failure of } 50 \text { percent of sample. } \\
& t_{84}=\text { Time to failure of } 84 \text { percent of sample }
\end{aligned}
$$

The standard deviation is assumed to be equal to 1.0 , which is characteristic of a reasonable mature and well-controlled process (acceptable variance range is 0.5 to 2.0 ). (4)

## Activation Energy (Ea) Equation

$$
\mathrm{Ea}=\frac{\mathrm{k} \ln \left(\frac{\mathrm{t}_{1}}{\mathrm{t}_{2}}\right)}{\frac{1}{\mathrm{~T}_{1}}-\frac{1}{\mathrm{~T}_{2}}} \mathrm{eV}
$$

Where:

$$
\begin{aligned}
\mathrm{K} & =\text { Boltzmann's constant }\left(8.625 \times 10^{-5} \mathrm{ev} /{ }^{\circ} \mathrm{K}\right) \\
\mathrm{T}_{1} \text { and } \mathrm{T}_{2} & =\text { Low and High Temperatures ( } \mathrm{O} \mathrm{~K}) \text { respectively } \\
\mathrm{t}_{1} \text { and } t_{2} & =\text { Median life. (Hrs.) at } \mathrm{T}_{1} \text { and } \mathrm{T}_{2} \text { respectively }
\end{aligned}
$$

The activation energy is assumed to be 1.75 eV , furthermore projecting a median life at a given temperature will permit the calculation of a second temperature consistent with a desired median life.

Estimating a median life of 90 hours $\left(t_{16}=33\right.$ hours) and using a miximum safe test temperature of $345^{\circ} \mathrm{C}$ based on the aforementioned thermal profile, the remaining test temperature wer derived:

$$
\begin{aligned}
& \mathrm{T}_{\text {HIGH }}=345^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {MEDIUM }}=321^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {LOW }}=299^{\circ} \mathrm{C}
\end{aligned}
$$



FIGURE 15.

### 3.0 Preferred Stress Test Approach

Ideally, the IMPATT diodes should be thermally aged at an accelerated rate under actual operating conditions for maximum confidence in the reliability data. However, high cost of accelerated aging under RF stress and temperature related circuit/ device matching and monitoring of large number of devices make the accelerated operational aging impossible. Consequently, it was decided to employ a constant DC stress test at three predetermined elevated junction temperatures. For completeness of the reliability data and to establish correlation between $R F$ and DC stressing, it was initially proposed to include accelerated RF stressing on a small sample of IMPATT diodes. :

Subsequent experiments addressing the RF Stress testing configuration however revealed a sharp degradation of the $R F$ performance at elevated baseplate temperatures. Unable to achieve the required stress test temperature without the collapse of the oscillation mode in spite of making the appropriate circuit adjustments, efforts to implement accelerated RF stressing were discontinued. Experimental observations are described in more detail in Appendix ${ }^{\prime}$ ' $C$ ':

İn achieving the desired $D C$ junction stress temperature it was decided not to overstress the diodes electrically andor thermally, since in either case unrelated failure mechanisms may be activiated, which have no bearing on the actual reliability of the device under test. Thus, the accelerated constant temperature DC stress testing was carried out by first measuring the thermal resistance, the DC power input and the RF power output of each diode measured in a 20 GHz oscillator test mount. Secondly, the baseplate temperature ( $\mathrm{T}_{\mathrm{BP}}$ ) of the test fixture was brought. to a predetermined level, which was based on the average thermal resistance of the device test lot and the stress temperature. The
baseplate temperature was held to a maximum of $150^{\circ} \mathrm{C}$ to minimize any potential thermal effects on fixture components and be consistent with device related constraints described in a later section. Finally, adding to the thermal resistance of the diode a correction factor resulting from a change in thermal resistance due to an increase in temperature and thermal impedance of device mounting interfaces, back biasing the diode into avalanche until the dissipated DC power raises the junction stress temperature to its required level.

The DC power dissipation was limited to 90 percent of the power dissipated during oscillator measurement and is given by:

$$
\begin{aligned}
& T_{J}=\theta_{T H(T O T A L)} \cdot 9\left(P_{D C}-P_{R T}\right)+T_{B P} \\
& T_{J}=\theta_{T H(T O T A L)}\left(P_{D}\right)+T_{B P}
\end{aligned}
$$

where:

$$
\begin{aligned}
\mathrm{T}_{J} & =\text { Diode Junction Stress Temperature }\left({ }^{\circ} \mathrm{C}\right) \\
\mathrm{T}_{\mathrm{BP}} & =\text { Baseplate Temperature }\left({ }^{\circ} \mathrm{C}\right) \\
\theta_{\mathrm{TH}(\mathrm{TOTAL})} & =\text { Thermal Resistance of diode and correction } \\
& \text { factor }\left({ }^{\circ} \mathrm{C}\right) \\
\mathrm{P}_{\mathrm{D}} & =\text { Power dissipated during oscillator measurement } \\
\mathrm{P}_{\mathrm{D}} & =\left(\mathrm{P}_{\mathrm{DC}}-\mathrm{P}_{R F}\right)=I_{I N} V_{I N}(\mathrm{~W})
\end{aligned}
$$

### 4.0 Stress Test Rack

The following design and functional concepts served as guidelines for the fabrication of the required stress test rack.

## Design Concept

- Temperature controlled diode stress test fixture
- Series resistance controlled diode bias with constant voltage source
- Fast speed protection circuit to prevent excessive current at the time of failure (in addition to power shut down)
- Elapsed time meter (non-resetable)
- Individual diode adjustable voltage and adjustable current
- Diode "Turn-On" transient protection
- Room Temperature to $170^{\circ} \mathrm{C}$ operating baseplate
- 5 to 50 volt and 0 to 1 ampere operation
- Nanoampere leakage measurement capabilities


## Functional Concept

- Capacity - 24 individually controlled diode test positions (20 required number of diodes to be tested plus 4 experimental diodes)


## Monitoring

- Individual power input
- Individual operating time
- Individual diode over-voltage and over-current shut down
- Monitoring diode parameters during testing without disturbing the other diodes


FIGURE 16.


### 5.0 Stress Test Procedures

For the implementation of the thermally accelerated constant DC stressing of 20 GHz IMPATT diodes an operational test procedure (LNR No.: l19012992) was developed consisting of the following major operations.

- preparations of the stress test rack prior to start-up include safety and operational functions;
- diode loading and in system measurements;
- temperature controller turn on and adjustment;
- DC-bias current adjustment for the required power dissipation;
- in-situ tests and diode measurements (as shown);
- monitoring schedule (as shown).

Monitoring of the device parameters is less than one minute per device. Measurements are made while input power is appropriately reduced on each diode individually, e.g. stressing is interrupted for less than one minute.
TEST TEMPERATURE
HIGH
MEDIUM

LOW

## MONITOR SCHEDULE

- EVERY HOUR FOR 24 HOURS UNTIL 84\% CUMULATIVE FAILURE.
- EVERY HOUR FOR THE FIRST 24 HOURS
- EVERY HOUR FOR 16 HOURS PER DAY UNTIL 168 TEST HOURS ARE ACCUMULATED
- EVERY 2 HOURS PER WORKDAY UNTIL 84\% CUMULATIVE FAILURE
- EVERY 2 HOURS PER WORKDAY UNTIL 168 TEST HOURS ARE ACCUMULATED.
- EVERY 2.5 HOURS PER WORKDAY UNTIL 84\% CUMULATIVE FAILURE.

MONITORED PARAMETERS

FORWARD VOLTAGE

BREAKDOWN VOLTAGE

LEAKAGE CURRENT
BASEPLATE TEMPERATURE
INPUT CURRENT
INPUT VOLTAGE
D.C. POWER INPUT

TIME OF MEASUREMENT
$\left(V_{F}\right)$ AT lMa
$\left(V_{F}\right)$ AT loma
$\left(V_{B}\right)$ AT lMa
$\left(V_{B}\right)$ AT l0Ma
$\left(V_{B}\right)$ AT 50 Ma
$\left(V_{B}\right)$ AT 100 Ma
$\left(I_{L}\right)$ MEASURED AT $.5 V_{B}(10 \mu A)$
( $\mathrm{T}_{\mathrm{BP}}$ )
$\left(I_{\text {IN }}\right)$
$\left(V_{I N}\right)$
$\left(\mathrm{P}_{\mathrm{IN}}\right)$
(HRS)

### 6.0 Start-up Description

Device scheduled for stress testing are grouped according to the measured thermal resistance in order to accommodate previously noted thermal and electrical stress criteria.

- The diodes are placed into individual diode holders and installed into the test fixture. Initial in-system measurements are taken at room temperature ( $\sim 25^{\circ} \mathrm{C}$ ) and include the forward and reverse voltage at the noted current levels and the leakage current ( $I_{L}$ ). The leakage current is measured at fifty percent of the reverse breakdown voltage as measured at a loua current level. At this time the baseplate temperature is brought to the predetermined level and allowed to stabilize. With a maximum base plate temperature of $150^{\circ} \mathrm{C}$, no operating lifetime is used up during the time period needed to finalize the start up sequence.

The above voltage and leakage current measurements are repeated once the baseplate temperature has stabilized. As anticipated, the high temperature measurements differ in that they are generally higher than the room temperature values.

Individually, the diodes are then biased in the reverse direction until the required level of DC power dissipation is reached via coarse and fine current adjustments.

Once the proper power level is set the power is turned off until all diodes have been adjusted in a like manner. Following completion of the iniatial bias adjustments the power to all diodes is turned on. The diodes are rechecked for the correct power level and readjusted as required.

Prior to powering up the diodes the input current and voltage trip points are set for each diode and the time on the hour meter is recorded for each diode test circuit.

The above procedure will greatly minimize temperature related increases in the thermal resistance. Data analysis at the conclusion of the accelerated stressing indicated a strong correlation between temperature, time and thermal resistance. A major deficiency of the current stress test configuration is the inability to measure the thermal resistance, which during the concluded tests seemed to change substantially. A recent paper on silicon IMPATT diode life tests ${ }^{(8)}$ defined changes in the reverse bias voltage at 200 mA indicative of an increase in thermal resistance. If the change exceeded $0.5^{\circ} \mathrm{C} / \mathrm{W}$ over the previous value, new bias conditions were calculated from the new value of thermal resistance. Verification of these observations with GaAs IMPATT diodes needs to be established in subsequent reliability studies.

The following example will serve as an illustration of how the correct stress test conditions were derived.

## EXAMPLE:

DIODE TYPE: Varian, H-L Grown Junction
Serial No.: 25 Lot No.: 3717
RF Measurements:

$$
\begin{array}{ll}
\mathrm{P}_{\mathrm{IN}}=10.93 \mathrm{~W} & \mathrm{I}_{\mathrm{O}}=389 \mathrm{~mA} \\
\mathrm{P}_{\mathrm{D}}=8.74 \mathrm{~W} & \mathrm{~V}_{\mathrm{O}}=28.1 \mathrm{~V} \\
\mathrm{P}_{\mathrm{O}}=2.19 \mathrm{~W} & \eta=20 \%
\end{array}
$$

Thermal Resistance: $21.6 \mathrm{C} / \mathrm{W}$
Correction Factor : $4.0^{\circ} \mathrm{C} / \mathrm{W}$
Total $\theta_{\mathrm{TH}}($ total $)=25.6^{\circ} \mathrm{C} / \mathrm{W}$

Maximum DC power to be converted to heat during testing is $90 \%$ of $P_{D}$, or 7.87 W , this value will serve as an upper limit for the electrical stress point.

Diode Junction Test Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) : $321^{\circ} \mathrm{C}$
Base Plate Temperature
$\left(T_{B P}\right): \quad 125^{\circ} \mathrm{C}$

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{BP}}+\mathrm{T}_{\mathrm{PIN}} \\
& \mathrm{~T}_{\mathrm{PIN}}= 321^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}=196^{\circ} \mathrm{C} \\
& \mathrm{P}_{\mathrm{IN}}=\frac{\mathrm{T}_{\mathrm{PIN}}}{\Theta_{\mathrm{TH}}(\text { total }) \quad}=\frac{196^{\circ} \mathrm{C}}{25.6^{\circ} \mathrm{C} / \mathrm{W}} \\
& \mathrm{P}_{\mathrm{IN}}= 7.66 \mathrm{~W} \begin{array}{c}
\text { (this value is below the upper limit } \\
\text { of } \left..9 \mathrm{P}_{\mathrm{D}}=7.87 \mathrm{~W}\right)
\end{array} \\
& \text { or } \\
& \mathrm{T}_{\mathrm{PIN}}=\left(I_{I N} \times \mathrm{V}_{\mathrm{IN}}\right) \theta_{\mathrm{TH}} \text { (TOTAL) }
\end{aligned}
$$

Thus, the input current is adjusted until the $P_{\text {IN }}$ value is reached at the given baseplate temperature.
accelerated d.c. stress test data
TEST FIXTURE parasictic $\theta^{\theta_{T H}}\left({ }^{\circ} \mathrm{C} / \mathrm{N}\right)$
PAGE 1
Lor \# 3717 VSK9250AD
DEVICE $0 \mathrm{~m}\left({ }^{\circ} \mathrm{C} / \mathrm{m}\right) \quad 21.6$
224
POSITION _- 8 .___ DTODE $5 / \mathrm{M} \quad 25$
 $I_{\text {BIAS }} \xrightarrow{224}$


|  | $\begin{array}{\|c\|} \hline \text { HOUR METERT } \\ \text { TIME } \\ \hline \end{array}$ | DATE | $\begin{aligned} & \text { DAFA } \\ & \text { TIME } \end{aligned}$ | $\mathrm{V}_{\mathrm{F}} 1 \mathrm{~ms}$ | $\mathrm{V}_{\mathrm{F}} 10 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{B}} 1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{B}} 10 \mathrm{~mA}$ | VB 50 ma | VB 100 ma | $\left\lvert\, \begin{array}{ccc} 16 & a & N \\ 50 y y & 10 u \end{array}\right.$ | INITIAL |  | ${ }^{\text {I }}$ I | $V_{\text {IN }}$ | ${ }^{P}$ IN |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEI UP | 381.75 | 5/6/83 |  | 1.15 | 1.30 | 15,94 | 16.38 | 17.48 | 1915 | 4 NA | Crapo | $\therefore 25$. | 2 | 0 | 0 |  |
| START UP | 393.6 | 5/9/83 | IO A. | . 90 | 100 | 20.4 | 20.3 | 22.3 | 24.6 | 203A | cinda | 130 | 223 | 34.2 | 1.54 |  |
|  | 384.45 | 5/9/83 | 11. AM | - 89 | 1.00 | 20.5 | 20, 8 | 22.3 | 24.6 | 17 NA | Chro | 130 | 223 | 34.1 | $\underline{761}$ |  |
|  | 385.5 |  | H0001 | 39 | 1.01 | 20.4 | 20.8 | 22.3 | 24.7 | 208A | PL | 129 | 225. | 34.1 | 76.8 |  |
|  | 386.5 |  | 1 PM | 92 | 1.01 | 20.3 | 20.7 | 22.2 | 24.6 | 20 NA | cryo | 126 | 222. | 34.1 | 2.6.8 |  |
|  | 387.4 |  | 2 PM | . 90 | 1.01 | 20, 9 | 20,3 | 22.3 | 24.8 | $24 \times 4$ | $\mathrm{O}_{5}$ | 130 | 224 | 34.2 | 7.67 |  |
|  | 388.4 |  | 3 PM | . 90 | 1.01 | 20.3 | 20.7 | 22.2 | 24.6 | 23 MA | Cryo | 125 | 225 | 34.1 | 7.5 .8 |  |
|  | 389.4 |  | 4 CPM | 89 | 1.02 | 20.3 | 20.7 | 22.2 | $24.6{ }^{\circ}$ | 24 MA | pL | 129 | . 225 | 39.2 | 7.70 |  |
|  | 390.4 |  | 5 PM | . 20 | 2.02 | 20.3 | 30.7 | 22.2 | 24.6 | 2 ¢NA | nw | 128 | +224 | 34,4 | 7.69 |  |
|  | 391.3 |  | 6 PM | . 91 | 1.03 | 20.2 | 20.5 | 22.1 | 24.4 | 22 NA | mal | 124 | . 225 | 34.4 | 7.73 |  |
|  | 392.3 |  | 7 PM | . 90 | 1.02 | 20.4 | 20.8 | 22.3 | 24.6 | 24 MA . | mus | 129 | - 2224 | 34.2 | 7.67 |  |
|  | 3953 |  | 8 PM | 91 | 1.02 | 20.2 | 20.5 | 22.1 | 24.5 | 22 2 A | mow | 125 | . 225 | 34,2 | 7,70 |  |
|  | 394.35 |  | 9 PM | , 91 | 1.02 | 20.2 | 20.6 | 22.2 | 24.5 | 31 nA | mow | 126 | . 223 | 34.4 | 7,65 |  |
|  | 395.35 |  | 10 PM | . 92 | 1.03 | 20.1 | 20.5 | 22.1 | 24.5 | 39MA | Cow | 125 | . 225 | 34.2 | 7.70 |  |
|  | 396.35 |  | 11 P4 | . 91 | 1.02 | 20.2 | 20.6 | 22.2 | 24.5 | 298A | mw | 126 | . 224 | 34.2 | 7.67 |  |
|  | 397.25 |  | 12 AM | . 92 | 1.03 | 20.2 | 20.6 | 22.2 | 24.6 | 36nA | - | 127 | . 224 | 34.2 | 7.67 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | - |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  | , |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Failure Mode:

Test Circuit was tripped at indicated time.
Failure was defined as a short, as power was removed just
prior to shorting.
IV. THERMALLY ACCELERATED CONSTANT DC STRESS TESTS

### 1.0 Introduction

In order to achieve the projected outputs of the combined accelerated stress tests, a minimum of three thermal stress levels are required for each device type. The obtained data is used to generate an Arrhenius reaction rate plot for both the Schottky barrier and grown junction diodes from which the activation energies can be calculated and lifetimes extrapolated to the actual operating junction temperature can be projected with reasonable accuracy.

A summary of the number of tests carried out and diodes stressed is shown. Also shown is a device fabrication and procurement history.

## Projected Outputs

- Failure rate - early failure data
- Log-normal data and standard deviation (cumulative failure vs. time to failure)
- Validation of log-normal data
- Median time to failure for each accelerated stress test
- Definition of failure mechanism
- Activation energy and operating lifetime projection from Arrhenius reaction rate plots.
- Optimized stress test temperature recommendation
- Identification of process and packaging modifications
- Burn-in temperature and time for early failure screening


## DIODE TYPES

- MODIFIED READ PROFILE (LHL) SCHOTTKY BARRIER (M/S) FABRICATED AT LNR
- HIGH LOW (HL) WITH GROWN P-LAYER (G/J) PROCURED FROM VARIAN
A. SCHOTTKY-BARRIER (M/S) DIODES FABRICATED AT LNR FROM SINGLE DRIFT L-H-L EPITAXIAL GAAs GROWN BY VPE.

STANDARD EXPERIMENTAL

| FABRICATED | 275 | 168 |
| :--- | ---: | ---: |
| CHARACTERIZED | 226 | 126 |
| STRESS TESTED | 105 | 20 |

B. GROW'N JUNCTION (P/N) DIODES PROCURED FROM VARIAN WERE FABRICATED FROM $P_{+}-H-L$ PROFILED WAFERS GROWN BY MBE.

PROCURED 80
CHARACTERIZED 80
STRESS TESTED
79
C. SPECIFICATIONS:

FREQUENCY (GHz):
19 TO 21
POWER OUTPUT(W):
EFFICIENCY (\%) :
THERMAL RESISTANCE $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right): \leq 30$
NUMBER OF STRESS TESTS

- FOUR at a high temperature $2340^{\circ} \mathrm{C}$ (Including 2 CALIBRATION TESTS)
- TWO AT A MEDiAN TEMPERATURE of $321^{\circ} \mathrm{C}$
- TWO AT A LOW TEMPERATURE $\geq 299^{\circ} \mathrm{C}$


### 2.0 Failure Criteria

In order to obtain a comprehensive data base, a certain flexibility in the failure criteria was maintained during stress testing. Thus, certain observations could be made of diode behaviors while under test, e.g. the leakage current for example, would increase substantially and then stabilize, in some case would decrease again. Previous 20 GHz oscillator measurements clearly indicated that substantial increases in leakage current did not indicate a sufficient decrease in RF performance to be considered a failure. However, if the onset of a substantial change in any of the monitored parameters ultimately resulted in a failure within five hours, the time of the onset was considered the failure time. Also, devices which showed little change as a whole, other than the level of $D C$ power being dissipated where terminated, to enable post test thermal resistance and power measurements. The measured parameters ultimately confirmed the diode as having failed because of increases in thermal resistance and/or decreased RF performance. Thus, for any subsequent reliability studies the failure criteria can be defined more appropriately.

For the concluded reliability assessment the failure criteria used to define 20 GHz IMPATT diode failure is listed.

| CRITERIA A: | CATASTROPHIC FAILURE WITH THE DIODE EITHER |
| :--- | :--- |
|  | ELECTRICALLY OPEN OR SHORT |
| CRITERIA B: | TRIPPING STRESS TEST CIRCUIT WITH POINTS SET |
|  | 5 VOLTS AND 200 MA ABOVE THE VOLTAGE AND CURRENT |
|  | INPUTS RESPECTIVELY. |
| CRITERIA C: | THE ACTUAL ONSET OF DEGRADATION IN ANY OF THE |
|  | MONITORED DC CHARACTERISTICS RESULTING IN |
|  | ANY OF THE ABOVE FAILURE MODES WITHIN FIVE |
|  | HOURS. |
| CRITERIA D: | TERMINATION OF STRESS TESTING WHEN NONE OF |
|  | THE ABOVE CRITERIA OCCURRED BUT SIGNIFICANT |
|  | CHANGES IN LEAKAGE CURRENT AND INPUT POWER |
|  | (DC POWER DISSIPATED) WERE OBSERVED. |

### 3.0 High Temperature Accelerated Constant DC Stress Test

To check the operation and calibrate the burn in system, two mixed lots of Schottky barrier and grown junction diodes were used. The results of these forty six stressed diodes were not used for the statistical analysis and lifetime predictions.

Diodes were grouped according to the measured thermal resistance in order to achieve the previously described thermal and electrical stress levels. Following satisfactory calibration and operational check of the burn in rack, having made certain indicated improvements and corrections, the system was readied for the first high temperature stress test. The high temperature test was selected to provide maximum data in the shortest possible time.

### 3.1 Test Conditions

- LNR Schottky Barrier Diodes Junction Stress Temperature: $345^{\circ} \mathrm{C}$ Baseplate Temperature $: 140^{\circ} \mathrm{C}$ (constant)
- Varian Grown Junction Diodes

Junction Stress Temperature: $340^{\circ} \mathrm{C}$ Baseplate Temperature : $150^{\circ} \mathrm{C}$ (constant)

### 3.2 Test DATA Summary

The failure modes for both types of diodes have been tabulated according to the established criteria.

To generate the required Cumulative Failure (\%) vs. Log Time to Failure (hrs.) plot the following calculations were used.

D'Agostino's Test
(D) $=\frac{T_{I}}{\sqrt{N^{3} S S}}$
where, $\quad S S=$ Sum of Squares

$$
=\Sigma X_{I}^{2}-\frac{\left(\Sigma X_{I}\right) 2}{N}
$$

$$
T_{I}=\text { Constant }
$$

$$
T_{I}=\left(I-\frac{N+1}{2}\right) X_{I}
$$

$$
I=\text { Sequential Rank }
$$

$$
\mathrm{N}=\text { Number of devices tested }
$$

$$
x_{I}=L_{n} \quad t_{I}
$$

$$
t_{I}=\text { The individual failure times }
$$

$$
(I=1,2, \ldots N)
$$

At $90 \%$ confidence,

$$
\text { IF } \mathrm{D}_{\text {min }} \leq \mathrm{D}_{\text {data }} \leq \mathrm{D}_{\text {max }}
$$

Then the assumption of lognormality is valid where:
$D_{\text {min }}$ is taken from the table, "critical values of D'Agostino's "D" for normality testing, based on "N" and desired degree of confidence.
$D_{\text {max }}$ is taken from the table "critical values of D'agostino's "D" for normality testing", based on "N" and desired degree of confidence.

Cumulative Failures (Percent)

$$
\text { C.F. }=\frac{2 \mathrm{P}-1}{2 \mathrm{~N}} \times 100
$$

```
where, P = number of failures
    N = number in test sample
```

Standard Deviation

$$
\sigma=L_{n}\left(\frac{t_{50}}{t_{16}}\right)=L_{n}\left(\frac{t_{84}}{t_{50}}\right)
$$

where, $t=$ time to failure in hours

Median Time to Failure(Hrs.)

$$
\cdots T_{M}=\bar{x}=L_{\pi}\left(t_{50}\right)=\frac{\varepsilon x_{I}}{N}
$$

where,

$$
\begin{aligned}
& T_{I}=\text { time to failure of } I^{T H} \text { diode }(I=1,2 \ldots) \\
& T_{C F} \text { is obtained from the lognormal plot } \\
& X_{I}=L_{n} T_{I} \\
& N=\text { Number of Diodes }
\end{aligned}
$$

### 3.3 Logarithmic - Normality Validation

To test the hypothesis of normality of the log arithmic lifetime data the D'Agastinos test ${ }^{(9)}$ is imposed. The result indicates whether or not at 10 percent significance (90 percent confidence) the hypothesis that: the logarithmic lifetime date is normally distributed is to be or not to be rejected. In case the hypothesis is correct and not rejected, the logarithmic data is considered to be "normal enough" for the Student -t analysis.

### 3.4 Initial and Final DC and RF Data

The initial DC data shown is taken after the burn-in system has stabilized at the required baseplate temperature. Consequently, the data of some diodes appear to indicate defective devices, which.is, however, the result of the initial impact of both thermal and electrical stressing. In some cases the combined stress levels resulted in instant failures. Furthermore, the final RF power data shown have in some cases been noted as:

- Short/open - implying that the diode shorted/ opened during the final oscillator measurement.
- N/A - indicates that no oscillation could be observed


## $T_{B P}=150^{\circ} \mathrm{C}$ OR AS NOTED .

| DIODE \# | INPUT CURRENT <br> INITIAL(A) <br> FINAL $(A)$ |  | $\left\lvert\, \begin{array}{r} \text { INPUT V } \\ \text { INITIAL(V) } \end{array}\right.$ | $\begin{aligned} & \text { OLTAGE } \\ & \text { FINAL (V) } \end{aligned}$ | LEAKAG PRE STRES TEST: | GE CURREN INITIAL | $\begin{aligned} & \text { NT } \\ & \text { L FINAL } \end{aligned}$ | $\begin{gathered} \text { PRE } \\ \text { STRESS } \\ \text { STEST } \end{gathered}$ | EAKDOWN INITIAL | $\begin{aligned} & \text { VOLTAGE } \\ & \text { FINAL } \end{aligned}$ | $\begin{array}{r} \text { INPL } \\ \text { POWER } \\ \text { INITIAL } \end{array}$ | UT <br> $R(W)$ <br> FINAL | RF POWER INITIAL | $R(W)$ <br> FINAL | ACCUMULATED <br> TEST TIME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{BP}}$ | $150^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $150{ }^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |  |
| 3664/19 | . 225 | NA | 34.79 | NA | 1NA | NA | NA | 15.29 | . 09 | NA | 7.83 | NA | 1.95 | NA | 0 |
| 3705/33 | . 186 | . 153 | 38.07 | 39.93 | 8NA | 550na | $7.6 \mu \mathrm{~A}$ | 16.85 | 22.4 | 22.5 | 7.08 | 6.11 | 1.11 | NA | 18.4 |
| 3664/17 | . 199 | . 128 | 35.88 | 41.2 | 3NA | 188NA | 1662Na | 15.90 | 21.4 | 22.1 | 7.14 | 5.27 | 1.93 | NA | 109.8 |
| 3664/31 | . 197 | .NA | 34.79 | NA | INA | NA | - NA | 15.74 | NA | NA | 6.85 | NA | 1.57 | NA | 0 |
| 3664/32 | . 170 | . 168 | 36.32 | 36.2 | 4NA | 69na | 87NA | 16.71 | 22.3 | 22.2 | 6.17 | 6.08 | 1.39 | NA | 14.05 |
| 3664/35 | . 176 | NA | 37.96 | NA | 2NA | NA | NA | 16.77 | 2.28 | NA | 6.68 | NA | 1.51 | NA | 0 |
| 3705/18 | . 186 | . 131 | 36.21 | 40.4 | 3NA | 198NA | 877NA | 16.86 | 22.4 | 23.3 | 6.74 | 5.29 | 1.73 | NA | 108.7 |
| 3664/24 | . 197 | . 171 | 35.77 | 38.0 | 20NA | 719NA | 642NA | 16.33 | 22.0 | 22.4 | 7.05 | 6.50 | 1.23 | NA | 47.6 |
| 3664/36 | NA | NA | NA | NA | 5NA | NA | NA | 16.53 | NA | NA | NA | NA | 1.18 | NA | 0 |
| 3664/16 | . 196 | . 161 | 37.20 | 39.8 | 3NA | 152NA | $2.1 \mu \mathrm{~A}$ | 16.94 | 22.5 | 23.1 | 7.29 | 6.41 | 1.08 | NA | 47.4 |
| 3664/37 | . 198 | NA | 35.12 | NA | INA | 1 Na | NA | 16.45 | 28.2 | NA | 6.95 | NA | 1.17 | NA | 0 |
| 3705/1 | . 177 | . 166 | 36.32 | 36.9 | INA | 166NA | $1.7 \mu \mathrm{~A}$ | 16.82 | 22.4 | 22.4 | 6.43 | 6.13 | 1.17 | NA | 13.4 |
| 3705/3 | . 198 | . 124 | 38.07 | 42.78 | 2NA | 103NA | $1.8 \mu \mathrm{~A}$ | 16.58 | 22.2 | 23.4 | 7.54 | 5.30 | 1.67 | No.0sd | 46.3 |
| $3705 / 7$ | .193 ; | ; . 138 | 36.76 | 40.70 | 2NA | $1.2 \mu \mathrm{~A}$ | $3.4 \mu \mathrm{~A}$ | 15.92 | 21.2 | 21.8 | 7.20 | 5.62 | 1.21 | NA | 33.8 |
| 3705/8 | . 193 | NA | 37.52 | NA | 4NA | NA | NA | 16.83 | 1.25 | NA | 7.24 | NA | 1.11 | NA | 0 |
| 3705/22 | . 184 | . 131 | 36.1 | 40.4 | 3NA | 107NA | 472NA | 16.99 | 22.5 | 23.0 | 6.64 | 5.29 | 1.56 | NA | 200.65 |
| 3705/17 | . 178 | . 181 | 36.21 | 35.6 | 1NA | 92 NA | 89 NA | 17.04 | 22.6 | 22.7 | 6.45 | 6.44 | 1.14 | NO.OS¢ | 1.0 |
| 3705/4 | . 189 | . 117 | $37.63^{\circ}$ | 42.4 | 3NA | 102na | 972Na | 16.84 | 22.4 | 23.1 | 7.11 | 4.96 | 1.00 | No.0sd | 200.5 |
| 3664/18 | . 205 | . 159 | 35.88 | 38.8 | 2NA | 106na | 6.8 Na | 15.92 | 21.5 | 21.8 | 7.36 | 6.17 | 1.24 | No.0s¢ | 25.9 |
| 3705-32 | . 193 | . 120 | 34.79 | 40.7 | 11NA | 202na | 1119na | 15.51 | 20.4 | 21.3 | 6.71 | 4.88 | 1.47 | No.0sd | 151.7 |

JYחIVYヨdWヨl SSヨyIS NOILONR
$1 \forall y \exists \mathrm{dW} 31 \quad 31 \forall 7 \mathrm{~d} 35 \forall 8$
$J_{0} 5 \mathrm{H} \varepsilon=\mathrm{H}_{1}=\mathrm{r}_{1}$
$T_{B P}=140^{\circ} \mathrm{C}$ OR AS NOTED
GII Yyva rxllohos

| DIODE \＃ | InPut CuRrent initial（a）final（a） |  | INPUT VOLTAGE <br> INITIAL（V） |  |  | dKAGE CURR INITIAL | ENT <br> FINAL | $\begin{array}{\|c\|c\|} \hline \text { PREEAK } \\ \text { PTRESSS } \\ \text { SESS } \end{array}$ | AKDOWN． <br> InItial | OLTAGE <br> FINAL | $\begin{array}{r} \text { INPI } \\ \text { POHEP } \\ \text { INITIAL } \end{array}$ | UT <br> R（W） <br> FINAL | RF POWER IMITIAL | R（W） FINAL | ACCUMULATED TEST TIME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{BP}}$ | $140{ }^{\circ} \mathrm{C}$ | $140^{\circ} \mathrm{C}$ | $140^{\circ} \mathrm{C}$ | $140^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $140^{\circ} \mathrm{C}$ | $140^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $140^{\circ} \mathrm{C}$ | $140^{\circ} \mathrm{C}$ | $140^{\circ} \mathrm{C}$ | $140^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |  |
| 1254M | ． 266 | ． 213 | 20.02 | 25.60 | 2．14A | $15.8 \mu \mathrm{~A}$ | $67.5 \mu \mathrm{~A}$ | 11.54 | 13.28 | 13.56 | 5.33 | 5.45 | ． 53 | SHORT | 70.2 |
| 1264 M | ． 184 | ． 146 | 29.54 | 32.93 | 1．75uA | $6.7 \mu \mathrm{~A}$ | $16.4 \mu \mathrm{~A}$ | 13.08 | 17.05 | 17.02 | 5.44 | 4.81 | 1.14 | NA | 79.3 |
| 12206 | ． 178 | ． 167 | 34.13 | 35.01 | ．65uA | $2.2 \mu \mathrm{~A}$ | $35.8 \mu \mathrm{~A}$ | 17.38 | 22.45 | 20.73 | 6.08 | 5.85 | 1.32 | NA | 48.1 |
| 12236 | ． 205 | ． 135 | 30.30 | 35.45 | ．65uA | $1.6 \mu \mathrm{~A}$ | $10.2 \mu \mathrm{~A}$ | 15.33 | 19.58 | 22.25 | 6.21 | 4.79 | 1.59 | ． 44 | 54.8 |
| 12296 | ． 206 | ． 206 | 31.29 | 31.29 | 770NA | $3.8 \mu \mathrm{~A}$ | $89.6 \mu \mathrm{~A}$ | 14.82 | 19.15 | 19.07 | 6.45 | 6.45 | 2.05 | NA | 10.6 |
| 1231G | ． 200 | ． 161 | 32.38 | 35.23 | 173NA | $0.9 \mu \mathrm{~A}$ | $15.8 \mu \mathrm{~A}$ | 15.84 | 20.54 | 21.76 | 6.48 | 5.67 | 1.86 | SHORT | 36 |
| 12376 | ． 183 | ． 129 | 31.29 | 35.56 | 600nA | $4.0 \mu \mathrm{~A}$ | $20.3 \mu \mathrm{~A}$ | 15.65 | 20.10 | 22.77 | 5.73 | 4.59 | 1.60 | NA | 72.8 |
| 12386 | ． 205 | NA | 30.00 | NA | 1．1UA | 11.44 A | $8.8 \mu \mathrm{~A}$ | 15.13 | 19.08 | 18.88 | 6.15 | NA | 1.54 | NA | 2.8 |
| 1188 G | ． 212 | NA | 28.88 | NA | RUTGOF atige | $28.0 \mu \mathrm{~A}$ | NA | 14.69 | 18.92 | NA | 6.09 | NA | 1.38 | NA | 45.6 |
| 11806 | ． 159 | NA | 33.15 | NA | 338 NA | $39.4 \mu \mathrm{~A}$ | NA | 17.30 | 22.47 | NA | 5.27 | NA | 1.60 | NA | 48.8 |
| 11776 | ． 176 | NA | 31.18 | NA | 1.3 Ha | $6.5 \mu \mathrm{~A}$ | NA | ： 16.00 | 20.69 | NA | 5.49 | NA | 1.50 | NA | 147.8 |
| 668G | ． 326 | NA | 20.90 | NA | ．6UA | OUT OF |  | 11.06 | 0.25 | 12.46 | 6.81 | NA | 1.29 | NA． | 21.05 |
| 6806 | ． 323 | ． 263 | 19.69 | 24.72 | 7.654 A | OUT OF RÄNGE | NA | 10.92 | 2.76 | NA | 6.36 | 6.50 | 1.04 | NA | 12.3 |
| 6856 | ． 265 | ． 201 | 22.65 | 28.12 | 1.44 JA | 7．1 HA | 16．7 ${ }^{\text {a }}$ | 11.30 | 12.65 | 14.15 | 6.00 | 5.65 | 1.40 | ． 67 | 31.5 |
| 362D | ． 246 | ． 194 | 19.04 | 24.83 | ． $45 \mu \mathrm{~A}$ | 5.6 Ha | NA | 8.97 | 10.16 | NA | 4.68 | 4.82 | 1.14 | SHORT | 23.2 |
| 366 D | ． 245 | ． 194 | 20.24 | 25.93 | 1.8 HA | $36.1 \mu \mathrm{~A}$ | 52.04 A | 9.03 | 9.92 | 8.26 | 4.96 | 5.03 | 1.23 | SHORT | 24.5 |
| 1106B | ． 223 | ． 275 | 28.77 | 30.41 | ． 85 NA | 1.83 A | 141．9 ${ }^{\text {a }}$ | 13.68 | 18.09 | 16.96 | 6.42 | 8.36 | 1.63 | NA | 47.45 |
| 11168 | ． 322 | NA | 22.21 | NA | ． $55 \mu \mathrm{~A}$ | 4.4 NA | 165．0ja | 11.25 | 13.45 | 14.25 | 7.15 | NA | ． 93 | ． 75 | 14.45 |
| 4706 | ． 292 | ． 229 | 19.80 | 25.49 | ． $85 \mu \mathrm{~A}$ | $2.5 \mu \mathrm{~A}$ | 27.8 Ha | 11.26 | 12.39 | 12.06 | 5.78 | 5.84 | 1.20 | ． 65 | 69.35 |
| 5146. | ． 261 | ． 203 | 21.77 | 27.57 | ． $65 \mu \mathrm{~A}$ | $4.0 \mu \mathrm{~A}$ | NA | 11.27 | 12.47 | NA | 5.68 | 5.60 | 1.33 | SHORT | 43.4 |

### 3.5 High Temperature Stress Test Results

## SCHOTTKY BARRIER

EARLY FAILURE W/O EARLY FAILURE
NUMBER OF DEVICES (N): 2019
STANDARD DEVIATION $(\sigma): 0.8 \quad 0.7$
MEDIAN TIME TO : 35 HRS. 39 HRS
FAILURE ( $\tau_{\mathrm{M}}$ )

```
: VALID VALID
D'AGOSTINO TEST
(VALID/FAILED)
```

GROWN JUNCTION

| NUMBER OF DEVICES (N) | : | 20 | 13 |
| :---: | :---: | :---: | :---: |
| STANDARD DEVIATION ( $\sigma$ ) |  | 3.5 | 0.95 |
| MEDIAN TIME TO FAILURE ( $\gamma_{\mathrm{M}}$ ) | : | 5 HRS. | 47 HRS. |
| D'AGOSTINO TEST <br> (VALID/FAILED) | : | FAILED T LOGNOR | VALID |

OBSERVATION: The grown junction, $n=20$ sample is not lognormal due to infant mortalities, therefor, on the Arrhenius plot, the point plotted for grown-junction, high temperature, $n=20$ is not valid and cannot be used to determine the activation energy.


HIGH TEMPERATURE ( $T_{H}=345^{\circ} \mathrm{C}$ ) 20 GHz SCHOTTKY-BARRIER IMPATT DIODES

|  |  |  |  |  | T |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | . |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  | + | -- |  |  |
|  |  |  | / | - |  |  |  |
|  |  |  |  |  |  |  |  |


| DEVICE $S / N$ | $T_{\text {I }}$ (HRS. $)$ | $X_{I}=L N T_{I}$ | $\begin{aligned} & \text { CUMULATIVE }=\frac{2 \mathrm{I}-1}{2 \mathrm{~N}} \times 100 \% \\ & \% \text { FAILURES } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 12386 | 4.55 | 1.515 | 2.5 |
| 12296 | 11.1 | 2.407 | 7.5 |
| 1116B | 12.8 | 2.549 | 12.5 |
| 680G | 13.6 | 2.610 | 17.5 |
| 668G | 22.25 | 3.102 | 22.5 |
| 362D | 24.5 | 3.199 | 27.5 |
| 366D | 25.8 | 3.250 | 32.5 |
| 685G | 32.8 | 3.490 | 37.5 |
| 12316 | 38.5 | 3.651 | 42.5 |
| $514 G$ | 44.8 | 3.802 | 47.5 |
| $1188 G$ | 45.6 | 3.820 | 52.5 |
| 1106B | 46.1 | 3.831 | 57.5 |
| 1180 G | 48.8 | 3.888 | 62.5 |
| 470G | 48.8 | 3.888 | 67.5 |
| 1223G | 55.6 | 4.018 | 72.5 |
| 1220G | 65.8 | 4.187 | 77.5 |
| 1254M | 70.7 | 4.258 | 82.5 |
| 1237G | 80.2 | 4.385 | 87.5 |
| 1264 M | 80.7 | 4.391 | 92.5 |
| 1177G | 147.8 | 4.996 | 97.5 |

$$
N=20
$$

FIGURE 25.

# B. 20 GHz IMPATT TRANSMITTER FOR COMMUNICATIONS SATELLITE 

## FINAL REPORT

## NASA CR 174716

## FEBRUARY, 1981

## Prepared For:

NASA Lewis Research Center Cleveland, Ohio

CONTRACT NASA-NAS3-22491

## CONTENTS

| 1.0 | INTRODUCTION |
| :--- | :--- |
| 2.0 | TECHNOLOGY ASSESSMENT |
| 3.0 | PARAMETRIC TRADEOFF ANALYSIS |
| 4.0 | PRELIMINARY DESIGN SPECIFICATION |
| 5.0 | SENSITIVITY ANALYSIS | COMAMUNACATIONS / me

### 1.0 INTRODUCTION

 PROGRAM TASK/ SCHELUT.E OVERVIEW

The objective of the contract is to develop 20 GHz transmitter technology which
will (a) demonstrate the feasibility of providing efficient, reliable, lightweight
IMPATI transmitters by the end of FYl 982 , (b) provide IMPATT devices and proof of
concept model for breadboard amplifier circuit validation applicable for use in a flight
qualified transmitter to be flown on a $20 / 30$ GHz communication demonstration system in
l985 and, (c) provide on advanced data base for use in comunications payload definitions
and design studies.
In order to accomplish the above objective the contract is structured into twelve
specific tasks as shown in the accompanying program task schedule.

[^2] Task II is to develop an IMPATT device for use in the 20 GHz transmitter, and to design, fabricate and test breadboard assemblies of items required to verify task I design parameters.
Task III is to generate a detailed development plan for implementing the trans-
mitter design into a fully operational POC model.
Task IV is to generate a design for the POC Model, including detailed test plan and procedures, proceding from the task I design as updated during task II development.
TTM
$T \cdot T$
s
Task VI is to test the POC models according to the procedures generated in task
IV and conduct an analysis of test results.* Task VII is to perform a reliability projection and lifetime expectancy of a
flight model of the POC 20 GHz transmitter.*
Task VIII is to conduct a quality assurance program covering POC design. Task VIII is to conduct a quality
and test.*

and procedures, proceding from the task I design as updated during task II
development. covering
fabrication
4ot7e echnology and combinex time frame.
to be accomplished
Task XI is to dogument performance under this contract effort via
monthly, task and final reports.
Task XII is to generate a Requirements Document and Development plan
for a flight demonstration transmitter system to support a lg85 launch.
*task.performance subject to prior government authorization
SCOPE OF REPORT (TASK I)

20 GHz TRANSMITTER DESIGN
.. TECHNOLOGY ASSESSMENT

## - immediately available

- IN PROCESS OF DEVELOPMENT
- CAN BE DEVELOPED
.. SENSITIVITY ANALYSIS
TASK I REPORT

SCOPE OF REPORT (TASK I)
Task I of the contractual effort was to develop a preliminary design for a 20 GHz satellite transmitter utilizing technology which can be developed and incorporated in a proof-of-concept (POC) model. This preliminary design effort included specific subtasks which were each addressed and their outputs are included as part of this Task I Report.
of this Task I Report.

The first subtask was a technology assessment whereby technology items required for the 20 GHz transmitter were identified and an assessment was made relative to current status. The outputs from this effort are included in section 2.0 of this report.

$$
\begin{aligned}
& \text { The second subtask involved a parametric trade-off analysis to determine, } \\
& \text { a) the optimum combination of IMPATT diode chip level and circuit level power } \\
& \text { combining, and resultant preferred IMPATT power amplifier configuration; b) the } \\
& \text { driver amplifier characteristics required to best meet the performance specificati } \\
& \text { on the transmitter. The outputs from this subtask are summarized in section } 3.0 \\
& \text { of the report. }
\end{aligned}
$$

$$
\text { Section } 4.0 \text { details the preliminary } 20 \mathrm{GHz} \text { IMPATT transmitter design and }
$$

specification, which was derived from the third subtask and subsequently presented at the Preliminary Design Review.
 IMPATT transmitter whereby assumed dispersions from nominal fied and the effect of these dispersions on
 entif performance described.

## GENERAL REQUIREMENTS ON 20 GHZ IMPATT TRANSMITTER DESIGN

- MEET ELECTRICAL/RF PROFORMANCE OF SOW
- SPACE-QUALIFIABLE DESIGN UTILIZING 1982 TIME FRAME TECHNOLOGY
- COMPATIBLE WITH SPACECRAFT DEPLOYMENT OF FULLY QUALIFIED FLIGHT UNIT BY 1985-90 TIME FRAME
- MINIMUM SIZE, WEIGHT AND PRIME POWER DRAIN
- MINIMUM COMPLEXITY AND PARTS COUNT FOR MAXIMUM RELIABILITY OVER 10 YEAR OPERATIONAL IIFE.
- GRACEFUL DEGRADATION IN PERFORMANCE UNDER RANDOM DEVICE FAILURES
-. MINIMUM DEVICE JUNCTION TEMPERATUKE FOR MAXIMUM RELIABILITY
- COMPATIBLE WITH ANTENNA MOUNTING

The preliminary 20 GHz IMPATT Transmitter design presented in this report addresses each of the general requirements enumerated in the accompanying Table. The transmitter design utilizes technology which upon implementation, will demonstrate readiness for development of a POC model within the 1982 time frame and will provide an information base for flight hardware capable of deployment in a 1985-90 Demonstrational 30/20 $\mathbf{~ G H z}$ Satellite Communication System.

The transmitter design utilizes those devices necessary to amplify an angle modulated, single carrier downlink signal in the band 19.7 to 20.2 GHz , to a power level of $\geq 20$ watts and meet all RF performance requirements specified. In so doing, size, weight and power drain requirements have been reduced to a minimum consistant with spacecraft demands.

Overall design complexity and number of parts have also been minimized, as has device junction temperature, to insure maximum transmitter reliability consistant with a 10 year operational life. Graceful degradation in performance under random device failure rather than complete loss of function is an integral part of the design to further enhance transmitter reliability.

consists of
山ga əu山
FUNCTIONAL RF TOPOLOGY OF EO GHZ IMPATT TRANSMITTER
whereas the IMPATT power section consists of a multistage IMPATT preamplifier driving
a combinatorial IMPATT postamplifier. The latter is configured as an array of identical
multistage IMPATT "building blocks", paralleled between identical N-way power divider
and combiner. In the most general case, the number of IMPATT amplifier stages comprising

$$
\text { the preamplifier }\left(N_{i}\right) \text { and postamplifier "building block" }\left(N_{0}\right) \text { are different. The order }(N)
$$

of power combination required is determined by the RF power capability of each "building
block" which in turn determines how many paralleled "building blocks are required to
provide the required RF power output(20W).
20 GHZ SOLID STATE TRANSMITTER-SPECIFIC DESIGN OBJEETIVEG:


5 DB ABOVE NOMINAL INPUT LEVEL
19.7 TO 20.2 GHZ
20 WATTS (MIN)

## 25 DB 30 DB (MAX) -1

19.95 GHZ
$\pm 1$ DB (MAX)
$0.15 \mathrm{DB} / \mathrm{MHZ}$ (MAX) .
1.3:1 (MAX) . .
LOTS ZHW OS YGAO (XVW) d-d GU S ${ }^{\circ} 0$ $5 \pm 1^{\circ} / \mathrm{DB}$ (MAX) $10^{\circ} \mathrm{P}-\mathrm{P}$ (MAX)

## 50 DB BELOW CARRIER

60. DB BELOW CARRIER
$20 \%$ (MIN) - EXCLUDIN
POWER SUPPLIES
SIGN OBJECTIVES:
DESIGN OBJECTIVE (OVER PASSBAND)
WR-42 WAVEGUIDE
0
N
N
0

+ 

0 BARAMETRIC

SATURATED RF OUTPUT POWER (LOAD VSWR s1.3:1)

## NOISE FIGURE

RF GAIN © SATURATION IN BAND OVERDRIVE SURVIVABILITY GAIN VARIATION GAIN SLOPE INPUT AND OUTPUT VSWR GROUP DELAY VARIATION AM/RM CONVERSION
PHASE LINEARITY
harmonic response (at saturation)
SPURIOUS RESPONSE (AT SATURATION)
DC-RF EFFICIENCY
INTERFACE
BASEPLATE TEMPERATURE
20 GHZ SOLID STATE TRANSMITTER-SPECIFIC DESIGN OBJECTIVES

$$
\text { gating design requirement on the subject } 20 \mathrm{GHz} \text { transmitter is that }
$$

> is provides 20W (minimum) K-band RF power output over a 500 MHz bandwidth centered
> near 20 GHz with 20 percent DC bias/RF power added efficiency. (the latter excluding
the efficiency degradation due to DC power conditioning components). Moreover, this
transmitter must provide 30 dB power gain to a single, angle modulated (PM) carrier,

flatness $\dot{I} \pm \mathrm{dB}$ and $\pm 5$ deg. overall passband deviation from gain flatness and phase linearity and $0.15 \mathrm{~dB} / \mathrm{MHz}$ and $0.5 \mathrm{nS} / 50 \mathrm{MHz}$ maximum gain and delay slope). For the linearity and $0.15 \mathrm{~dB} / \mathrm{MHz}$ and $0.5 n s / 50 \mathrm{Mz}$ maximum gain and delay slope). For the
specified single PM carrier, the transmitter output amplitude can be into saturation
provided that the requirements on such linearity-related performance parameters as
$A M / P M$ conversion ( $5 \pm 1 \mathrm{deg} / \mathrm{dB} \max$ ) and harmonic/nonharmonically related spurious
content ( $\sim 50 / 60 \mathrm{dBc}$ max) are satisfied. Finally, to accommodate representative space-
craft thermal profiles, specified performance must be achieved over a $0-75^{\circ} \mathrm{C}$ baseplate
temperature range.

20 GHZ TRANSMITTER - CRITICAL TECHNOLOGY ITEMS

1. FUNCTIONAL CIRCUIT TECHNOLOGY

- IMPATT POWER AMPLIFIERS
- FET DRIVER AMPLIFIERS
- RF POWER DIVIDERS/COMBINERS


## - FERRITE CIRCULATORS

2. CONSTITUENT DEVICE/MATERIAL TECHNOLOGY

READ-PROFILE GAAS EPITAXIAL WAFER MATERIAL
GAAS READ-IMPATT DIODES
GAAS FET DEVICES

20 GHZ TRANSMITTER-CRITICAL TECHNOLOGY ITEMS
The critical areas of technology applicable to the subject 20 GHz transmitter fall
into two general categories, functional circuits, and constituent devices and materials.
In terms of the previously depicted functional RF block diagram of a composite 20 GHz
FET/IMPATT transmitter, the key circuit technologies which must be developed at 20 GHz ,
include IMPATT power amplifiers, FET driver amplifiers, RF power dividers/combiners and

## ferrite circulators. The foregoing technology development in turn depends upon the

concurrent evalution of such critical 20 GHz device and material technologies as Read-
profile GaAs epitaxial wafer material, GaAs Read-IMPATT diodes and GaAs FE'T devices.
extension of the existing state of the art in these technologies at lower frequencies

[^3]requencies

20 GHZ PREFERRED TECHNOLOGY SUMMARY

| $\begin{aligned} & \text { REQUIRED } \\ & \text { TECHNOLOGY } \end{aligned}$ | LNR DESIGN APPROACH | KEY PARAMETER GOALS | SOURCE AND STATUS OF DEVELOPMENT |
| :---: | :---: | :---: | :---: |
| IMPATT POWER AMPLIFIER | CIRCULATOR COUPLED TEM REFLECTION | $\begin{aligned} & \text { GAIN: 6-12 dB/STAGE } \\ & \mathrm{P}_{\mathrm{O}} / \text { STAGE: } 0.4-6 \mathrm{~W} \\ & \mathrm{BW}: 1 \mathrm{GHz}(\mathrm{MIN}) @ \\ & 20 \mathrm{GHz} \end{aligned}$ | LNR-UNDER DEVELOPMENT (PRELIMINARY BREADBOARD 2 STAGE UNIT EXHIBITED 1.25W OUTPUT AND 15DB GAIN OVER A 1 GHZ BW) |
| FET DRIVER AMPLIFIER | SE/BALANCED CASCADE IN DURIOD MICROSTRIP | $\begin{aligned} & \text { GAIN/STAGE: 3-5 dB } \\ & \text { Po (1 dB)/STAGE: +15 to } \\ & +20 \mathrm{dBm} \\ & \mathrm{BW}: 1 \mathrm{GHz}(\mathrm{MIN}) @ \\ & \quad 20 \mathrm{GHz} \end{aligned}$ | LNR-UNDER DEVELOPMENT (PRELIMINARY BREADBOARD 2 STAGE UNIT EXHIBITED 9 dB LINEAR GAIN AND +16 dBm OUTPUT 1 dB COMPRESSION LEVEL OVER A 1 dB BANDWIDTH |
| RF <br> DIVIDER/COMBINER | TEM PLANAR OR TE-MODE REACTIVE TYPE (DEPENDENT ON THERMAL/MECHANICAL DESIGN OF OVERALL TRANSMITTER. | RESIDUAL INSERTION <br> LOSS: 0.25 dB <br> $\mathrm{BW}: \underset{20 \mathrm{GHz}}{1 \mathrm{GHN})}$ | LNR-UNDER DEVELOPMENT PRELIMINARY BREADBOARD RESULTS VALIDATE THESE GOALS) |
| FERRITE JUNCTION CIRCULATOR | ULTRAMINIATURE DIELECTRICALLYLOADED STRIPLINE | INSERTION LOSS: 0.25 <br> dB/PASS (MAX) <br> ISOLATION/RETURN <br> LOSS: 20 dB (MIN <br> $\mathrm{BW}: 2 \mathrm{GHz}$ (MIN) (®) <br> 20 GHz | LNR-UNDER DEVELOPMENT (PRELIMINARY BREADBOARD VALIDATE THESE GOALS) |
| IMPATT DIODES | - GaAs read profile (LhL-SDR) <br> - SCHOTTKY CONTACT <br> - MULTIPLE MESA OR CHIP CONFIGURATION IN SEALABLE DHS PACKAGE <br> - GaAs READ PROFILE-(HL-SDR) <br> - GROWN JUNCTION | FULL-DRIVE Pout $=3-6$ W̄ <br> THERMAL RESISTANCE: <br> $6-15^{\circ} \mathrm{C} / \mathrm{W}$ <br> POWER ADDED EFFICIENCY 25\% <br> $\mathrm{P}_{\text {out }}=1.5-2.5 \mathrm{~W}$ <br> POWER ADDED EFFI- <br> CIENCY: 20\% <br> THERMAL RESISTANCE: <br> 15-200c/W | LNR (ÜSING PRECISELY PROFILED GaAs EPI MATERIAL PROCURED FROM VIABLE SUPPLIERS) (SIMILLAR DDR DEVICES UNDER DEVELOPMENT BY RAYTHEON <br> VARIAN-AVAILABLE <br> (USEFUL FOR CIRCUIT DEVELOPMENT |
| HP FET'S | PROCURED DEVICES | $\begin{aligned} & P_{O}=0.5-1 W \\ & G: 4 d B(M I N) \end{aligned}$ | VARIAN, MSC, TI, RAYTHEON-UNDER DEVELOPMENT |
| MP FETS | PROCURED DEVICES | $\begin{aligned} & \mathrm{P}_{\mathrm{O}}: \mathrm{O}^{0.03-0.1 \mathrm{~W}} \\ & \mathrm{G}: 5 \mathrm{MB}(\mathrm{MIN}) \end{aligned}$ | VARIAN, DEXCEL, NEC -CURRENTLY AVAILABLE |

20 GHz PREFERRED TECHNOLOGY SUMMARY

$$
\text { The status of existing and projected } 1982 \text { time frame technology in the previously }
$$

$$
\text { enumerated critical areas has been applied to the previously presented functional } 20
$$

## TEM microwave implementations wherever possible to minimize size and weight

Use of IMPATT stages in low level high gain mode where possible to minimize demands on FET driver technology
Optimum "mix" of IMPATT diode power accumulation within amplifier stages vis
a vis externally by paralleling identical multistage "building blocks" between passive power divider and combiner.

## As tabulated above, it is seen that:

 the preferred, approach antailing the raalization of 20 GHz Read-lyse based upon the existence of credible suppliers of precisely-profiled GaAs Read-IMPATT epitaxial material and a sophisticated proven in-house GaAs microwave diode processing facility, provides a higher degree of flexibility in diode/circuit optimization capability.The critical aspects of K -band microwave circuit technology enumerated above are
all addressed in current in-house breadboard development effort.
give the LNR design:
.

### 3.0 RESULTS OF PARAMETRIC TRADEOFF ANALYSIS

20 GHz TRANSMIT AMPLIFIER DESIGN TRADEOFFS

[^4]20 GHz TRANSMIT AMPLIFIER DESIGN TRADEOFFS

described subsequently.

GENERAL COMBINATORIAL IMPATT POWER MODULE
The most general combinatorial IMPATT power module configuration consists of
the closely integrated combination of:

- M'-stage IMPATT preamplifier
- combinatorial postamplifier comprising $N$ identical M-stage IMPATT
"building block" amplifiers coupled between normally identical N-way power divider and combiner
In general it is not necessary that the $M^{\prime}$-stage preamplifier be identical to
each of the M-stage "building blocks". For optimum usage of amplifier stages and minimum
overall parts count, it is desirable that the $N$ "building blocks" be configured toward
comparable RF power output capability representing the maximum achievable output power in
a single stage under a practical degree of intrastage IMPATT device combining. In each
"building block" amplifier, as in the preamplifier, the cascade is configured of stages of
progressively increasing RF power output capability achieved as shown by intrastage device
combining to the maximum practical degree at the chip (or mesa) level in a single package,
and then at the package level.

POWER AMPLIFIER CASCADE FORMULATIONS


In order to analyze the performance of the IMPATT power section, FET driver and overall 20 GHz transmitter on a stage-by-stage budgetary basis, the foregoing power amplifier cascade formulations are used. These formulations are generalizations of well-known cascaded linear amplifier analysis, wherein the following aspects of nonlinear power amplifier performance are taken into account:

- nonlinearity of input/output power transfer characteristic at operating point $P_{i n}$. Pout expressed in terms of compression ratio $C R=\left(d P_{\text {out }} / d P_{i n}\right)\left(P_{i n} / P_{\text {out }}\right)$, with $C R$ ranging between unity and zero for the extremes of a linear and completely saturated amplifier.
- variability of input/output transmission phase $\theta$ out with input power level, expressed in terms of $\mathrm{AM} / \mathrm{PM}$ conversion factor $k_{\theta}=\Delta \theta_{\text {out }}(\operatorname{deg}) / \triangle P_{\text {in }}(d B)$, which is zero in the linear amplifier limit.
- noise figure cascade formulation is based upon incremental stage gains at respective large signal operating points, given in turn by $\mathrm{G} \cdot \mathrm{CR}=\mathrm{dP}$ out $/ \mathrm{dP}_{\text {in }}$.

These formulations are used in all subsequent multistage amplifier performance analyses.


Each IMPATT amplifier stage used in the preamplifier and combinatorial "building blocks" comprising the previously described overall IMPATT power module is basically a circulatorcoupled negative resistance reflection amplifier, with additional match-terminated circulator junctions deployed as input and/or output isolators. This amplifier stage incorporates $\mathrm{N}_{\mathrm{p}}$ (one or more) IMPATT diode packages in an $\mathrm{N}_{\mathrm{p}}$-way combinatorial mount which is in turn coupled to the active port of the amplifier circulator through an appropriate impedance transformation and broadbanding network. The latter may also contain a band rejection type out-of-band resistive loading netwok for stabilization against spurious out-of-band oscillation. An RF isolated DC bias entry network may be incorporated in conjunction with this resistive loading circuit or, alternatively, may be incorporated at the match-terminated port of the input or output isolator. Each IMPATT diode package may, in turn, incorporate $\mathrm{N}_{\mathrm{c}}$ IMPATT mesas and/or chips per package.

The major tradeoffs governing the design of this representative IMPATT amplifier stage includes degree and type of device chip or mesa level ( $\mathrm{N}_{\mathrm{c}}$ ) and package level ( $\mathrm{N}_{\mathrm{p}}$ ) intrastage IMPATT combining, mode of amplifier operation (stable vs. I.L.O.), bandwith/power/gain and linearity and techniques for tuning and biasing.

RF INTERFACE

RF INTERFACE


1) PARALLEL

2) SERIES

RF INTERFACE

3) SERIES -PARALLEL

A - DIRECT INTERCONNECTION

$B-N_{P}$-WAY ISOLATED -HYBRID (WILKINSON) COMBINER DC BIAS ENTRIES


1) WAVEGUIDE

2) RADIAL CAVITY
C. EXTENDED INTERACTION reactive cavities


RF. INTERFACE
alternative device - level intrastage COMBINING CONFIGURATIONS

## 3.3 .1 <br> INTRASTAGE IMPATT DIODE - LEVEL COMBINATORIAL ALTERNATIVES

The alternative configurations wherein more than one IMPATT diode may be combined within a single amplifier stage involve device combination at both the mesa or chip level and at the package level. The alternatives for mesa or chip level combining by direct interconnection within a single package include:

- multiple parallel connected mesas per chip
- multiple parallel, series, or series-parallel connected chips per package.

Further intrastage diode combination at the package level can be accomplished using one of the following:

- direct paralleling (series connected packages are not viable due to inadequate thermal heat sinking as well as mechanical awkwardness)
- planar N-way Wilkinson hybrid junction (resistively isolated) coupling
- reactive $N$-way planar or waveguide junction
- radial, conical or waveguide reactive extended interaction cavity combining

The key factors influencing a tradeoff analysis encompassing the above intrastage combinatorial alternatives include their relative compatability with adequate thermal heat sinking of the IMPATT devices and with graceful degradation in overall transmitter output power under random device failures.

A. COAXIAL

B. WAVEGUIDE (CROSS SECTION)

D. MICROSTRIP.
alternative single or dual package EMBEDDING GEOMETRIES.

The results of a detailed tradeoff analysis relating to the optimum degree of intrastage chip and/or package level IMPATT device combining are summarized as follows:

1. Intra package chip level combining:

- Multiple ( $N_{C}$ ), paralleled mesas per chip limited to $\mathrm{N}_{\mathrm{C}} \leq 2$ to avoid thermal "crowding" - single annular mesa a high power output alternative
- Series and parallel connected chips viable for $N_{C} \leq 2$ - series connected chips are thermally in parallel in diamond heat-sunk package
- 2 X 2 series-parallel combination of dual seriesconnected dual-mesa chips conceptually feasible
- Optimum degree and form of chip level combining awaits breadboard evaluation-tentative assessement limits $\mathrm{N}_{\mathrm{ct}} \leq 4$

2. Intrastage package level combining:

- N-th order intrastage combining of Np IMPATT packages tends to reduce the stage bandwidth capability relative to that of a single diode stage by a factor which, in the limit of lange $N_{p}$, approaches $\left(1 / N_{p}\right)$, (although, for $N_{p}=2$ this reduction is negligible).
- Direct interconnection of any number of packaged diodes in series or more than two diodes in parallel is impractical for thermal, electrical and physical reasons.
- Combining more than two IMPATT packages in a single amplifier stage, though possible using hybrid or extended interaction combiners, will excessively compromise the graceful degradation capability of the overall IMPATT power section (which is more easily enhanced by multiple, mutually isolated building block stages than by multiple IMPATT packages within a stage). Since a single device failure will generally detune the stage gain response sufficiently to be equivalent to a stage failure.
- The choice of embedding geometry for one of two IMPATT packages per stage (coaxial, strip-line, microstrip or waveguide) must be made as much on the basis of the thermal heat sinking provided by said configuration as of the circuit properties introduced thereby.


A-SCHEMATIC OF CIRCULATOR-COUPLED IMPATT STABLE OR INJECTION-LOCKED AMPLIFIER STAGE


C-COMPARATIVE RF CHARACTERISTICS
COMPARISON OF STAEE AND INJECTION LOCKED IMPATI AMPLIFIER

### 3.3.3 COMPARISON OF STABLE VERSUS INJECTION LOCKED MODES OF IMPATT DIODE AMPLIFICATION

A detailed comparative analysis of the relative merits of the stable versus injection-locked oscillator (ILO) modes of IMPATT diode amplification has yielded the following conclusions:

The advantages of the ILO mode of amplification are:

- Greater power added efficiency and higher gain at the maximum efficiency operating point.
- More saturated input-output transfer characteristic, e.g., more constant RF output versus input power for input levels exceeding the locking threshold for given bandwidth.
The disadvantages of the ILO mode of amplification are:
- Lower gain-bandwidth product (at the maximum efficiency operating point, the stable amplifier provides lower gain but considerable wider bandwidth than the ILO)- the locking bandwidth of the ILO, however, must exceed the desired bandwidth by an amount sufficient to accommodate the ILO free running frequency drift, thus reducing the advantage of the higher gain at maximum efficiency operating point.
- Somewhat greater bandedge delay distortion and $A M / P M$ conversion.
- Noisy, free running carrier transmitted during time intervals for which drive level falls below locking threshola.
- Higher AM noise as reflected in equivalent noise figure, possibly causing degradation in phase noise due to $A M / P M$ conversion.
- Anomolous degradation imparted to PSK signals, particularly for abrupt $0-180^{\circ}$ phase transitions, resulting in higher BER in PSK link. Similar degradation does not occur for angle modulated waveforms with less abrupt phase discontinuities. This degradation increases with decreasing bit transition period for fixed ILO bandwidth and can only be suppressed for ILO bandwidths greater than 2 to 5 times the maximum bit rate.

Necessity to "turn-off" ILO (remove DC bias) during all transient and steady state time intervals for which drive level falls below locking thresholdhence ILO only useful for truly cw envelope, anglemodulated signals.


$$
\text { - } Y_{\text {Neff }}=G_{\text {Neff }}(f)+j B_{N e f f}(f)
$$

- $f_{M}=\frac{1}{2 \pi \sqrt{L_{A} C_{A}}} ; Q_{A}=2 \pi$ fo $C_{A} / Q_{i,}$
- $G_{N_{e f f}}(f) \cong \frac{G_{N}}{1+4 G_{A}{ }^{2} y^{2}}$
$y=\frac{f}{f_{N_{1}}}-1$

TUNED IMPATT DIODE EQUIVALENT CIKC:JT MIODEL

The detailed large-signal equivelant circuit model of an externally reactively tuned, packaged single or multi chip IMPATT diode has been used as the basis for a tradeoff analysis leading to IMPATT power amplifier stage design optimization. The salient features of this circuit model are:

- band-limited, RF drive level-dependent IMPATT-mode negative conductance, characterized by maximumconductance center frequency ( $\mathrm{f}_{\mathrm{m}}$ ) and bandwidth parameter ( $Q_{A}$ ).
- monotonically decreasing negative conductance magnitude $\mathrm{G}_{\mathrm{N}}$ ( $\mathrm{V}_{\mathrm{RF}}$ ) with RF drive level, with rate of fall-off (typically quadistic) dependent on mode of DC bias (constant current vs. constant voltage, with the latter resulting in more moderate fall-off due to compensating effect of RF drive-derived rectified DC current)
- direct junction-area dependence of $\mathrm{G}_{\mathrm{N}}$ and excess junction capacitance component $\triangle c_{j}$, which also vary directly with $R F$ power added capability and DC bias current requirement.
- controllable package parasitics which, for high power (large $\triangle C_{j}$ ) $K$-band operation, generally result in inductive untuned device impedance characteristic
- external parallel or series capacitive tuning element for resonating said inductive diode at specified amplifier band center, with the former resulting in a more tolerable negative impedance level and wider bandwidth capability then the former.

Typical normalized susceptance or reactance slopes of tuned K -band IMPATT diodes are in the range $15-30$.

STABLE IMPATT AMPLIFIER TRADEOFFS
The key design/performance tradeoffs pertinent to the
realization of an optimum IMPATT power "building block" amplifier stage are:


- operating gain vs. bandwidth
operating gain vs. linearity (compression ratio,
RF power output vs. junction temperature.
3.3 .5
(35)
(


## the higher the operating gain, the lower the margin against small signal instability

 for limited DC bias range, backoff in DC bias power (from maximum power added point) provides one-for-one reduction in RF power output and diode junction temperature rise (above amplifier mount temperature). gain-bandwidth constraints for constant output power across passband indicate that for range of operating gain under consideration nominal midband ( 20 GHz ) RF output power level can be maintained over minimum bandwidths of $0.5-1.0 \mathrm{GHz}$ for spacecraft-compatible reliability and life expectancy, IMPATT diode junction temperature rise above amplifier housing must be maintained below $100^{\circ}-150^{\circ} \mathrm{C}$, corresponding to diode thermal conductance of greater than $25-50 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ per watt of RF output power. optimum large signal operating gain for optimum large signal operating gain for maximum small signal gain, ranging between 3 and 7 dB for small signal gains of 6 to 18 dB -- 




TYPICAL IMPATT AMPLIFIER STAGE PERFORMANCE CHARACTERISTICS
Representative IMPATT power amplifier stage performance characteristics,
resulting from a design which accounts for all of the foregoing trades, includes:
operating gain: 6.2 dB (including circulator losses)

operating bandwidth: 1 GHz
compression ratio: $0.3 \mathrm{~dB} / \mathrm{dB}$

## AM/PM conversion: 4.2 deg/dB

thermal resistance per IMPATT mesa: $16^{\circ} \mathrm{C} / \mathrm{W}$
Based upon the projected characteristics of the IMPATT diodes under development for use in the power amplifier "building blocks", additional amplifier characteristics are:
composite device type:
composite device RF power added capability
amplifier RF/DC power added efficiency
amplifier RF output power
composite device thermal resistance:
dW
1.25W
$23.6 \%$
1.56W
$16^{\circ} \mathrm{C} / \mathrm{W}$
品
5W
23.6\%
6.25W
3
0
0
0
3.3 .6

SUMMARY OF POWER SECTION "BUILDING BLOCK" TRADEOFF RESULTS

| As a result of the preceding tradeoff analyses, it has been concluded that the optimum designs for the circulator coupled IMPATT amplifier stages comprising the overall transmitter power section "building blocks" will incorporate the following features: <br> - degree of intrastage mesa level $\left(N_{m} \leq 2\right)$, chip-level ( $N_{c} \leq 2$ ) and package level ( $\mathrm{N}_{\mathrm{p}} \leq 2$ ) combining: $\mathrm{N}_{\mathrm{m}} \mathrm{N}_{\mathrm{c}} \mathrm{N}_{\mathrm{p}} \leq 4$ for tolerable package/ circuit complexity and graceful degradation under random device failure. <br> - stable amplifier rather than injection locked oscillator mode of operation. <br> - parallel-tuned IMPATT packages. <br> - constant voltage mode of DC bias. <br> Based upon projected IMPATT diode parameters, key IMPATT power stage performanc parameters over the specified bandwidth include: <br> - RF output power: 1.6. 6.4 W <br> - Operating gain: 6 dB <br> - RF/DC power added efficiency: 22.5 percent for complete amplifier stage |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

3.3.7:

$\frac{\text { COMBINATORIAL }}{\text { POSTAMP }}$


## PREFERRED 20 GHz IMPATT POWER SECTION


PREFERRED 20 GHz IMPATT POWER SECTION "BUILDING BLOCK" AMPLIFIERS Based upon the previously cited single stage IMPATT amplifier tradeoff results
and the projected characteristics of GaAs Read IMPATT diodes currently under develop-
ment, preferred two-stage IMPATT amplifier "building block" configurations have
evolved for use as the IMPATT power section preamplifier as well as the combinatorial
postamplifier vbuilding blocks." In the latter case, both IMPATT stages are operated at their respected maximum power added gain/input drive levels, whereas in the former, the input stage is operated as a higher gain, lower level driver. In either case, the the relatively low gain level ( $\sim 6 \mathrm{~dB}$ ) of the output stage, it is sufficient necessity for an output isolator. Therefore, either "building block" can be realized in terms of a pair of one-port IMPATT mounts, connected to the appropriate ports of an integrated six port (four-junction) circulator.

## OVERALL POWER SECTION COMBINATORIAL TRADEOFFS

1. 

DEGREE OF INTERSTAGE COMBINING (N) FOR SPECIFIED 20 W TOTAL POWER OUTPUT, BASED UPON:

- POWER OUTPUT CAPABILITY OF INDIVIDUAL "BUILDING BLOCKS"
- DEGREE OF TOLERABLE GRACEFUL DEGRADATION UNDER RANDOM DEVICE FAILURE:
- GEOMETRIC REALIZABILITY

2. N-WAY POWER DIVIDER/COMBINER TOPOLOLY, BASED UPON:

- MINIMUM RESIDUAL INSERTION LOSS CAPABILITY
- MAXIMUM DEGREE OF SYMMETRY
- ABSENCE OF TRANSMISSION IMPAIRMENTS (PHASE IMBALANCE, EXESSIVE MISMATCH) UNDER OPERATING CONDITIONS
- COMPATIBILITY WITH MECHANICAL CONSTRAINTS IMPOSED BY GEOMETRY AND HEAT-SINKING REQUIREMENTS OF PARALLELED

IMPATT "BUILDING BLOCKS"

The primary tradeoffs impacting the selection of an optimum combinatorial postamplifier configuration for the IMPATT power section of the 20 GHz transmitter, involve the following alternatives:

- degree (N) of interstage combining (between $N$-way power divider and combiner) for specified 20W total output capability.
- type of N -way divider/combiner topology:

The major considerations entering into the foregoing tradeoffs, in turn, are:

- assessment of the maximum power output capability, (perhaps using a degree of intrastage device combining) practically achievable in each of the paralleled "building blocks"
- apportionment of the total degree of device combining required to achieve the required overall RF output power between intrastage (within each building block) and interstage (paralleled building blocks) combining for best trade between graceful degradation capability and simplicity.
- geometric realizability in an N-way combiner/ divider topology that minimizes residual insertion loss, phase imbalance, mismatch, etc., while concurrently being compatible with "building block" geometry.


LND OF ALTERNATIVE POWER SECTION COMBINATORIAL POST AMPLIFIERS

## 3.4 .1 GRACEFUL DEGRADATION CHARACTERISTICS OF ALTERNATIVE POWER SECTION COMBINATORIAL POST-AMPLIFIERS

Two approaches to the accumulation of sufficient IMPATT devices within a combinatorial power section post amplifier to achieve the specified $20 W$ total RF power output capability involve:

- cascading of successively higher power IMPATT stages, containing successively greater numbers of devices combined within end stages
paralleling of identical "building blocks between N-way power divider and combiner.

The degradation in $R F$ power output capability under random device failures occurs quite differently in each of the above configurations, e.g.:

- failure of a single IMPATT device within a multipledevice, circulator-coupled IMPATT amplifier stage generally results in a sufficiently detuned and degraded gain response to require that the stage be shut down and effectively by-passed into a unity gain state by removal of DC bias current, so that failure of said device connotes failure of the amplifier stage, e.g., reduction of said stage gain to unity (less circulator loss).
- failure of an amplifier stage within a cascaded amplifier power section reduces the overall RF power output of the latter by, at worst, the nominal gain of that stage prior to failure.
- failure of an amplifier stage within one of $N$ paralleled "building blocks" reduces the overall RF power output by at worst $((N-1) / N)^{2}$

Extension of the above to $M$ failed stages shows that the paralleled power section generally exhibits about 3 dB less degradation than its completely cascaded counterpart.



WAVEGUIDE


### 3.4.2 COMPARISON OF ALTERNATIVE 20 GHZ N-WAY POWER DIVIDER/COMBINER TOPOLOGIES

The relative merits of the various 20 GHz divider/combiner alternatives may be summerized as follows:

- The corporate binary Wilkinson configuration, for $N>2$, exhibits excessive size and residual insertion loss. Moreover the series balancing resistors are difficult to implement.
- Generalization of the above to an N way Wilkinson configuration results in a more compact TEM transmission line implementation with moderately low residual insertion loss and port-to-port isolation. Implementation of the series balancing resistors remains difficult, however.
- A reactive junction configuration exhibits low insertion loss but no inherent port to port isolation and hence is only useable with isolator coupled "building blocks", such as under consideration here. Within this category, the planar TEM junction is more compact and wider band but the waveguide junction exhibits the absolute minimum in insertion loss.
- The extended interaction reactive cavity configuration exhibits low loss, and narrow (radial and waveguide) to wide (biconical) bandwidth, but may be more awkward with respect to interfacing with N "building blocks" than the above.
- In all cases, orders of division recombination of $\mathrm{N}>8$ are difficult to implement.

Based on the above, it is clear that, for accomodating circulator coupled IMPATT "building blocks", the reactive waveguide junction and biconical extended interaction cavity configurations seem most suitable.
POWER SECTION COMBINATORIAL TRADEOFF RESULTS

| TRADEOFF | PREFERRED APPROACH | RATIONALE |
| :---: | :---: | :---: |
| 1. CASCADE VS. PARALLELED APPROACH TO RF POWER ACCUMULATION | COMPOSITE: <br> - 5-6W "BUILDING-BLOCKS" <br> - 4Th ORDER PARALLELING | BEST TRADEOFF BETWEEN EFFICIENCY/SIMPLICITY AND GRACEFUL DEGRADATION |
| 2. ORDER (N) OF POWER DIVIDER/ COMBINER | $\mathrm{N}=4$ | - OPTIMUM DC/RF EFFICIENCY OF POWER SECTION (DEGRADED FOR N >4) <br> - RESONABLE GRACEFUL DEGRADATION IN OUTPUT LEVEL FOR $m(\leq 4)$ FAILED BUILDINGGBLOCKS $\left(\mathrm{P}_{\mathrm{Om}}=[(4-\mathrm{m}) / 4] \mathrm{P}_{\mathrm{O}}\right.$ <br> - POWER DIVIDER/COMBINER IMPLEMENTATION SIMPLE |
| 3. TYPE OF RF POWER DIVIDERS/ COMBINERS: <br> - CORPORATE BINARY WILKINSON <br> - N-WAY WILKINSON <br> - N-WAy Reactive planar JUNCTION <br> - EXTENDED-INTERACTION CAVITY REACTIVE | EXTENDED-INTERACTION CAVITY <br> REACTIVE <br> - TEM/BICONICAL FOR WIDEBAND/ LOW LOSS <br> - CIRCULAR GEOMETRY MORE COMPATIBLE than wg with preferred "building BLOCK" AMPLIFIER MOUNTING/HEAT SINKING GEOMETRY | - CORPORATE BINARY WILKINSON OF EXCESSIVE SIZE AND LoSS. <br> - N-WAY WILKINSON USES DIFFICULT-TO-IMPLEMENT SERIES BALANCING RESISTOR. <br> - EXTENDED INTERACTION CAVITY PROVIDES LOWER RESIDUAL INSERTION LOSS THAN REACTIVE JUNCTION. |

3.4.3 POWER SECTION COMBINATORIAL TRADEOFF RESULTS
Based upon an assessment of the tradeoffs between IMPATT powet section simplicity
and graceful degradation capability and of the relative merits of alternative power
divider/combiner configurations, it has been concluded that the preferred power section
combinatorial postamplifier should utilize:
5 to 6 W paralleled "building blocks", based upon maximum degree of practical
intrastage device level combining
$\mathrm{N}=4$ th order power division/recombination of parelleled "building blocks" for
best trade between graceful degradation capability and size and simplicity
combiner, based upon low residual insertion loss, and compatability with geometry of circulator coupled IMPATT "building blocks"
final selection of the preferred four-way reactive divider/combiner configuration on the basis of the overall power section mechanical layout optimization.

is made

## PREFERRED ZOGHz IMPATT POWEF SECTION



Based upon the results of the foregoing tradeoff analyses, the preferred 20 GHz IMPATT power section configuration comprises:

- two stage circulator coupled IMPATT preamplifier utilizing single mesa 0.4 W and 1.6 W IMPATT devices in the stable amplifier input and output stages, respectively
- four identical two stage circulator coupled IMPATT "building block" power amplifier, each providing 6.2w RF output capability, utilizing single mesa, l.5W and four mesa 6.2 W devices in the stable amplifier, input and output stages, respectively
- identical four way reactive waveguide junction or biconical extended interaction $R F$ power divider and combiner
- all IMPATT stages operated in stable amplifier mode.

The projected performance characteristics of this IMPATT power section are, in general, consistent with the requirements on the overall 20 GHz transmitter.
SECTION
IMFATT POWER

PERFORMANCE BUDGET FOR PREFERRED 20 GHz IMPATT POWER SECTION

$$
\begin{aligned}
& \text { Based upon the previously presented power amplifier cascade formulations, the } \\
& \text { projected-stage-by-stage performance budget for the preferred IMPATT power section } \\
& \text { exhibits the following key features: }
\end{aligned}
$$

$$
\begin{aligned}
& \text { Overall RF/DC power added efficiency of } 20.8 \text { percent based upon IMPATT } \\
& \text { device goal of } 25 \text { percent } \\
& \text { - highly compressed RF power input/output transfer characteristic albeit } \\
& \text { with tolerable AM/PM conversion } \\
& \text { tolerable "worst case" device junction temperatures based upon reasonable } \\
& \text { IMPATT thermal resistance goals } \\
& \text { sufficient gain to satisfy overall } 20 \mathrm{GHz} \text { transmitter gain requirement. }
\end{aligned}
$$ preceeding this power section is to provide a nominal amount of lower noise gain and thereby reduce the contribution of 31 dB power section noise figure sufficiently to satisfy the $25 d B$ overall transmitter noise figure requirement.

$$
T^{\circ} \mathrm{s}^{\bullet} \varepsilon
$$

3.5 .1
$\underline{20 \mathrm{GHz} \text { DRIVER SECTION ALTERNATIVES }}$

TOTAL DRIVER GAIN AND LINEARITY,
NUMBER OF CASCADED DRIVER STAGES
APPORTIONMENT OF GAIN, NOISE FIGURE, AND LINEARITY PER
STAGE TO ACHIEVE SPECIFIED 25 DB OVERALL TRANSMITTER
NOISE FIGURE AT DRIVER SECTION GAIN LEVEL DICTATED BY
SELECTION OF PREFERRED POWER SECTION.

The general 20 GHz driver section design alternatives include:

- type of device (FET vs. GaAs IMPATT)
- mode of amplification (positive resistance twoport transmission versus circulator-coupled negative resistance one-port reflection.
- total driver gain, linearity and noise figure, as dictated by characteristics of preferred power section design.
- number of driver stages and apportionment of performance among stages.

Based upon the previously presented preferred power section design, however, it is clear that the driver section need only provide a nominal ( $\sim 8-10 \mathrm{~dB}$ ) amount of relatively moderate noise figure ( $\leq 20 \mathrm{~dB}$ ) gain to meet the overall transmitter noise figure requirement. This greatly simplifies the driver section tradeoffs and makes the selection of preferred configuration less critical.

| TRADEOFF | PREFERRED APPROACH | RATIONALE |
| :---: | :---: | :---: |
| 1. TYPE OF DEVICE <br> - GaAs FET ONLY <br> - GaAs READ/IMPATT ONLY <br> - COMPOSITE FET/IMPATT | ALL FET* <br> (REQUIRED IN ORDER TO MEET NOISE PERFORMANCE REQUIREMENT) | - FET PROVIDES: <br> - LOWER NOISE FIGURE <br> - LOWER DC POWER DRAIN <br> - LOW/MODERATE GAIN/ STAGE <br> - IMPATT PROVIDES <br> - HIGHER GAIN/STAGE <br> - TRANSPARENT OPERATION UNDER DEVICE FAILURE |
| 2. AMPLIFIER STAGE TOPOLOGY <br> - TWO-PORT POSITIVE RESISTANCE (+R) TRANSMISSION <br> - ONE-PORT CIRCULATORCOUPLED NEGATIVERESISTANCE (-R) REFLECTION | TWO-PORT COMMON SOURCE FET* | - TWO-PORT +R <br> - APPLIES ONLY TO FET <br> - SMALLER/LIGHTER <br> - LIMITED GAIN/STAGE <br> - MORE AMENABLE TO MULTIPLE DEVICES <br> - ONE PORT -R <br> - FET OR IMPATT <br> - UNLIMITED GAIN UNDER WELL DEFINED GAIN-BW CONSTRAINTS <br> - MAY EXHIBIT (USING FET) DEGRADED BW, NOISE FIGURE OR POWER OUTPUT <br> - TRANSPARENT UNDER ACTIVE DEVICE FAILURE |
| 3. FET TWO PORT AMPLIFIER TOPOLOGY <br> - SINGLE-ENDED <br> - BALANCED | - SINGLE-ENDED INPUT STAGE <br> OTHER STAGES BALANCED | - SINGLE-ENDED CONFIGURATION PROVIDES: <br> - SLIGHTLY HIGHER GAIN <br> - SMALLER, LIGHTER, LOWER PARTS COUNT <br> - BALANCED-CONFIGURATION PROVIDES: <br> - HIGHER RF POWER INPUT/OUTPUT <br> - ADDITIONAL DEGREE OF INPUT / OUTPUT MATCHING CAPABILITY |

## 3.6 .1 <br> DRIVER SECTION TRADEOFF SUMMARY

A summary of the tradeoff results obtained in evolving a preferred approach to the 20 GHz driver section, in light of the relatively modest requirement on driver performance ( $\leqq 10 \mathrm{~dB}$ gain, $\leqslant 20 \mathrm{~dB}$ noise figure) is as follows:

- all FET driver necessary in order to meet noise performance requirements
- two-port common-source FET stages preferred due to better noise performance and linearity
- single ended stages preferred due to their simplicity and lower parts count.

Based upon the relatively modest $R F$ gain and power output capability imposed upon the driver section by the previously described preferred IMPATT power section design, it is concluded that a two-stage single-ended common source FET driver amplifier with integral input isolator is the simplest and most appropriate design approach.



## FET SELECTION

FET SELECTION


RF INPUT POWER-Pinj-dBm

| RF INPUT POWER- Pinj -dBm | 4.0 | 8.5 | 4.25 |
| :--- | :--- | :---: | :---: |
| GAIN : IO logio Gj -dB | 4.5 | 4.5 | 8.75 |
| COMP. RATIO:CR $-\mathrm{dB} / \mathrm{dB}$ | 1 | 1 | 1 |


| $C O M P . ~ R A T I O: C R-d B / d B$ | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: |


| $A M / P M: k o i \operatorname{deg} / d B$ | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- |
| $N F: 10 \log _{10}$ FJ-dB | 6 | 6 | 8.1 |
| $D C$ | $P O L$ |  |  |


| $D C$ POWER DRAIN-W | 0.15 | 0.15 | 0.3 |
| :--- | :--- | :--- | :--- |


| COMDOSITE THERMAL | 0 |  |
| :--- | :--- | :--- | :--- |


| COMPOSITE THERMAL |  |  |  |
| :--- | :--- | :--- | :--- |
| RESISTANCE-- ${ }^{\circ}$ C/W | 160 | 160 | - |

* $75^{\circ} \mathrm{C}$ baseflate. $10^{\circ} \mathrm{C}$ ZASE TOBASEPLATE
DIFFERENTIAL
PREFERRED 20 GHz FET DRIVER SECTION stages, preceded by a terminated circulator which serves as an input isolator. Each single-ended stage utilizes a medium power FET which exhibits moderately low noise follows it so as to make possible the satisfaction of the overall transmitter noise figure requirement without adversely impacting the linearity of the overall trans-
mitter.

$$
11
$$



PREFERRED 20 GHz TRANSMITTER CONFIGURATION
Based upon the results of the foregoing tradeoff analysis, the preferred 20 GHz IMPATT transmitter configuration consists of: IMPATT power section comprising two stage circulator coupled IMPATT preamplifier cascaded with a four-way combinatorial postamplifier formed by four paralleled two-stage IMPATT "building block" amplifiers, paralleled between identical four way reactive power divider and combiner

## two stage single-ended common source FET driven amplifier with integral

 input isolator- DC power conditioner, comprising power distribution network coupled to individual DC bias voltage regulators for FET driver amplifier and for each two stage IMPATT "building block."
- monitor conditioner providing analog DC outputs which are linearly related
 and currents, RF power level, physical temperature, etc. (esign assur input voltages This design assumes that the required primary $D C$ input voltages are provided
a central spacecraft $D C / D C$ conversion subsystem, such as often is done for maximum
efficiency, in practical spacecraft deployments. (Alternately, a dedicated $D C / D C$
converter, operating off a single $+28 V$ prime input bus, can be incorporated in the
transmitter DC power conditioning subassembly).

This design can be expanded to provide redundancy at the overall transmitter assembly level or internally by providing RF switch-coupled FET driver/IMPATT preamplifier or DC switch-coupled power conditioner pairs. The degree of redundancy required is dependent upon a detailed set of reliability predictions encompassing all of the major transmitter subassemblies as well as an assessment of the degree of transmitter performance degradation which constitutes a failure in the intended spacecraft usage.

PERFORMANCE BUDGET FOR PREFERRED
20 GHZ IMPATT TRANSMITTER CONFIGURATION



粦INCLUTES LOSSES IN P／D P／C CIRCULFTTORS AND INTERCONNECTS（ 0.3 dB ea）
＊＊＊NOT INCLUDING DC VOLTAGE REGULATORS ETC．
畨楼粦TOTAL FOR 4 PARALLELED STAGES
类粦䊏粦 $75^{\circ}$ C BASE PLATE AND IO OC BASEFLATE CASE．
DIFFERENTIAL

IF NOISE FIGURE SPECIFICATION IS RELAXED TO Jj JB，DRIVER SECTIDN CAN BE eliminated．

### 4.2 PERFORMANCE BUDGET FOR PREFERRED 20 GHz IMPATT TRANSMITTER CONFIGURATION

Based upon a composite of the previously presented preferred power and driver section performance budgets, that governing the overall transmitter design exhibits the following key features:

- Four-way combinatorial IMPATT power section which by itself exceeds the 30 dB gain, 20WRF power output and 20 percent $D C / R F$ power added efficiency requirements on the overall 20 GHz transmitter.
- Simple two-stage FET driver amplifier section, providing sufficient gain (~9 dB) to adequately reduce the contribution of the 32 dB noise figure IMPATT power section to overall transmitter noise figure to maintain the latter below the specified 25 dB .
- Tolerable $A M / P M$ conversion within specified 6 deg/ dB maximum, coupled with highly saturated input/ output amplitude transfer characteristic.
- Realizeable device junction (or channel)-to-housing thermal resistances, resulting in tolerable maximum junction or channel temperatures at maximum baseplate temperature.

It is clear from the above that if the overall transmitter noise figure specification is relaxed to 32 dB , the FET driver section can be eliminated from the transmitter.
(70)

 dissipation levels. and the former elevated. Power section input two-stage IMPATT preamplifier and combinatorial postamplifier "building blocks" are affixed to the transmitter baseplate IMPATT mount-sidedown such that the stud mounted IMPATT diodes are in intimate thermal contact with said baseplate.
Driver section two stage FET amplifier, implemented in duroid-substrate-based
 input isolator integrated within same baseplate-mounted housing.
Miniaturized PC card DC bias postregulators comprising DC power conditioner incorporated in close proximity to corresponding amplifier stages, each of which utilize PC card mounted, hermitically sealed "flatpack" functional IC's and discrete "pass" transistors which are affixed to the transmitter baseplate for better heat sinking.

- PC card based monitor conditioner utilizing functional IC's to derive required DC analog outputs, incorporated directly on associated voltage regulator cards where applicable.

In addition to the above, the overall transmit amplifier enclosure includes a shielded
compartment containing EMI filters for the $D C$ power inputs and telemetry monitor outputs. inpol (arsizen
(71)

dヨalnia aヨMOd NQM・ロ 1ncim－

## PROJECTED WEIGHT BUDGET FOR PREFERRED 20 GHz IMPATT TRANSMITTER DESIGN

COMPONENT (QUANTITY)

- IMPATT POWER "BUILDING BLOCKS" (5)
- FET URIVER AMPLIFIER (1)
- POWER DIVIDER/COMBINER (2)
- INPUT ISOLATOR (1)
- WG/TEM TRANSDUCERS (2)
- DC POWER/MONITOR CONDITIONER PCB (2)
- IMPATT REGULATOR PASS TRANSISTORS (10)
- WIRING, ETC
- DC POWER, MONITOR CONNECTORS
- EMI FILTERS
- INTERNAL CONNECTORS, TRANSDUCERS AND CABLE
- HOUSING AND COVER
- STRUCTURE AND HARDWARE

WEIGHT (OZ.)
16.8
1.5
4.4
1.2
2.1
5.0
2.0
0.8
0.6
1.8
1.8
16.0
5.0

TOTAL
$59.0 \mathrm{Oz}(3.7 \mathrm{lbs})$
EXPILODED VIEN OF IMPATT POWER SECTION POSTAMPLIFIER
COMBINATORIAL



### 4.4 PACKAGING FEATURES OF 20 GHz IMPATT TRANSMITTER

Additional features of the physical packaging concept under-
lying the preferred transmitter design include:

- Two identical four-way biconical reactive power divider/ combiners, directly integrated with the four associated paralleled IMPATT "building blocks" through low loss stripline interconnect manifolds.
- Directly integrated TEM/waveguide transducers coupled to input and output WR-42 waveguide RF interfaces, in driver and power modules, respectively.
- Modular construction wherein self-contained replaceable driver section and power section ("building blocks"), DC power conditioner, and monitor conditioner, are incorporated as individual prealigned modules prior to embedding in the master transmitter enclosure. This modular approach enhances RF performance, ease of assembly, integrability and reliability with negligible impact upon size and weight.
- Elimination, where possible, of internal RF connectors and superfluous transmission line lengths, thereby enhancing reliability and mechanical integrity as well as electrical performance. Direct transmission line interconnections between microwave components and hard-wired DC interfaces will be used in lieu of internal connectors.
- Partitioned housing machined from solid aluminum stock thereby providing maximum degree of mechanical rigidity consistent with minimized weight, as best tradeoff between selective "lightening" for weight reduction and "stiffening" for immunity to severe vibrational environments.
- Hermetically sealed and passivated heat sunk semiconductor devices avoid necessity for sealing at the compartment or component level and promote greater reliability by minimizing device temperature.

The overall transmitter package design is of approximate dimensions
"WORST CASE" THERMAL ANALYSIS OF IMPATT "BUILDING-BLOCK" AMPLIFIER



| MOUNT | THERMAL <br> PATH | THERMAL RESISTANCE ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | TEMP RISE $\triangle T$ ABOVE BAJEPLATE | maximidia TEMP. $T\left({ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { HIGH-POWER } \\ & Q_{H F}=Z O W \end{aligned}$ | R1 | 6 | 120 | 203* |
|  | R2 | 0.14 | 2.8 | 83 |
|  | R3 | 0.1 | 2.0 | 80.2 |
|  | R4 | 0.02 | 0.4 | 78.2 |
|  | R5 | 0.14 | 2.8 | 77.8 |
| $\begin{aligned} & \text { MEDIUM } \\ & \text { FONER } \\ & Q_{\text {MF }}=5 \mathrm{~W} \end{aligned}$ | R66 | 16 | 80 | 162.3* |
|  | R7 | 0.77 | 3.85 | 82.3 |
|  | R8 | 0.27 | 1.35 | 78.5 |
|  | R9 | 0.06 | 0.3 | 77.1 |
|  | R10 | 0.36 | 1.8 | 76.8 |

### 4.5 THERMAL ASPECTS OF 20 GHZ IMPATT TRANSMITTER DESIGN

The thermal aspects of the 20 GHz IMPATT transmitter design are based upon the following general principles:

- Mounting of all high dissipation components in intimate thermal contact with overall enclosure baseplate.
- Use of high thermal conductance interfaces between individual module baseplates and overall enclosure baseplate.
- Maintenance of short length, large area thermal conductance paths of high conductance materials.
- Optimum spreading in thermal paths to minimize baseplate thermal density.

The net result of this design approach is that, in this transmitter packaging concept all dissipative component temperatures are confined to less than $10^{\circ} \mathrm{C}$ above the enclosure baseplate, with the exception of the $20 \mathrm{GHz} \mathrm{FET's}$ and IMPATT's. Moreover, the dissipative elements are widely distributed on the enclosure baseplate so that the averaqe thermal densitv presented to the baseplate mounting interface is low,

The "worst case" transmitter device junction temperatures are those experienced by the high and medium power IMPATT diodes in the absence of RF drive, under which condition all of the IMPATT diode DC bias power is dissipated. In this case, under maximum baseplate (thermal interface) temperature of $75^{\circ} \mathrm{C}$, the high and medium power IMPATT junction temperatures are $203^{\circ}$ and $162^{\circ} \mathrm{C}$, respectively.

## PROJECTED CHARACTERISTICS OF PREFERRED

- 20 GHz IMPATT TRANSMITTER DESIGN

CENTER FREQUENCY
-1 dB BANDWIDTH (MIN.)
RF POWER OUTPUT (MIN.)
OPERATING GAIN (NOM.)
RF/DC POWER-ADDED EFFICIENCY (MIN.)

AM/PM CONVERSION (MAX.)
INPUT/OUTPUT VSWR (MAX.)
GAIN VARIATION VS FREQUENCY © FJXED DRIVE

DHASE LINEARITY (MAX.)
GAIN SLOPE (MAX.)
PASSBAND GROUP DELAY VARIATION (MAX.)
SPURIOUS OUTPUTS (MAX.)

- harmonic COMPONEINTS
- NON HARMONIC COMPONENTS

NOISE FIGURE (IIAX.)
DC PRIME INPUT POWER-(MAK.)

WEIGHT
IIMENSIONS
BASEPLATE TEMPERATURE RANGE
MAXIMIM DEVICE JUNCYION TEMFERATURE:

RF INPUT/OUTPUT INTERFACES (J1/J2)

DC INPUT POWER INTERFACE
TELEMETPY MONITOR OUTPUT INTERFACE
19.95 GHz
$700 \mathrm{MHz}(19.6-20.3 \mathrm{GHz})$
$22.5 W$
39 dB
20.4 PEFCENT (EXCLUDING DC POWER/. MONITOR CONDITIONER)
$5.9 \mathrm{deg} / \mathrm{dB}$
1.25:1
$1.0 \mathrm{~dB} \mathrm{p}-p$

10 deg p-p
$0.1 \mathrm{~dB} / \mathrm{MHz}$
$0.5 \mathrm{nS} / 50 \mathrm{MHz}$
$-50 d B C$
$-60 d B C$
23 CB
110.3W-EXCLUDIING DC POWER/HONITOR CONDITIONER
120W - OVERALL
3.7 1bs.
$6.75^{\prime \prime} \times 5.75^{\prime \prime} \times 2.5^{\prime \prime}$
$0-75^{\circ} \mathrm{C}$
$205^{\circ} \mathrm{C}$ (INPATT)
$109^{\circ} \mathrm{C}$ (FET)
WR-42 W/G- UG595/UG 595/U COVER. FLANGE $+28 \mathrm{VDC},+10 \mathrm{VDC},-10 \mathrm{VDC}$
-ITT CANNON DEMA TYPE CONNECTOR ITI CANNON DAMA TYPE CONNECTOR.

### 4.6 PROJECTED CHARACTERISTICS OF PREFERRED 20 GHz IMPATT TRANSMITTER DESIGN

The preferred 20 GHz IMPATT transmitter design described herein meets or exceeds all of the previously enumerated specific design and performance requirements on the subject program. In particular, some of the key characteristics of this preferred design include the following:

- RF power output at nominal operating point: 22.5 W (+43.5 dBm min.), as compared to 20 W requirement.
- -l dB bandwidth: 700 MHz (min.), as compared to 500 MHz requirement), by virtue of inherently wideband design.
- Operating gain: 39 dB (nom.), as compared to 30 dB requirement. Note that the latter could be satisfied by use of the IMPATT power section alone, with the 9 dB additional FET driver section gain being provided to sufficiently suppress the IMPATT noise contribution to meet the requirement on overall transmitter noise figure.
- Noise figure: 23 dB (max.), as compared to 25 dB requirement (if requirement were relaxed to 32 dB , EET driver section could be omitted).
- DC prime power: 120 W (max.) including dissipation in DC power and monitor conditioner (llo. 3 W required as DC bias for the amplifier stages themselves).
- RF/DC power added efficiency: 20.4 percent (not including DC power and monitor conditioners).

The above is based upon the use of IMPATT power devices with 25 percent DC/RF power added efficiency.

### 5.0 SENSITIVITY ANALYSIS

 COMMUNICATIONS / meCRITICAL IMPATT PARAMETERS IMPACTING AMPLIFIER SENSITIVITY

| IMPATT AMPLIFIER |
| :--- |
| PASSPAAND (I9.7-20.2 (aHz) |
| CHARACTERISTICS |
| REFLECTION GAIN |
| - REFLECTION PHASE |
| - MAXIMUM RF POWER |
| ADDED CAPABILITY |
| - MAXIMUM DC/RF |
| CONVERSION |
| EFFICIENCY |

- 

$+$
5.1 CRITICAL IMPATT PARAMETERS IMPACTING 20 GHz TRANSMITTER
Deviations from nominal performance of the 20 GHz IMPATT
transmitter arise as a consequence of deviation from nominal
of one or more of the following passband characteristics of any
of the IMPATT amplifier stages comprising the overall power section:
• Reflection power gain/stage.
• Reflection phase/stage.
• Maximum RF power added capability/stage.
• Maximum DC/RF conversion efficiency/stage.
more of the following ImpATT diode terminal characteristics:
• Negative conductance.
• Residual unresonated susceptance.
• Susceptance slope of tuned diode.
• Maximum RF power generation capability.
• DC/RF generation efficiency.
The above are brought on, for the most part, by the following
IMPATT chip/package parameters:

[^5]


(84)
pịes эo xəmod fndzno əч7

[^6] By virtue of the graceful degradation properties of the combinatorial postamplifier, under equiphase conditions $\left(\theta=\theta_{0}\right)$ the sensitivity in transmitter RF output power to "building block" gain changes is:
$$
\text { Between } \sim 0.3 \mathrm{~dB} / \mathrm{dB} \text { for identical gain changes in } \mathrm{M}=1,2, \ldots 3,4
$$
$$
\sim 0.3 \sqrt{M} \mathrm{~dB} / \mathrm{dB} \text { for random gain changes in } M \text { branches. }
$$
The latter is probably a more realistic bound on amplitude sensitivity.

员
SNOLIVOINANWOS

AMPLITUDE SENSITIVITY OF 20 GHz IMPATT TRANSMITTER gain of either the IMPATT preamplifier and/or one or more of the four combinatorial IMPATT postamplifier paralleled "building blocks" comprising the overall IMPATT power section.
5.2

Within -

transmitter is sensitive to deviations from nominal of the net two stage operating

5.3 PHASE SENSITIVITY OF 20 GHz IMPATT TRANSMITTER Within the specified overall transmitter passband, the transmitter output power
is sensitive to residual differences in transmission phase between the four nominally
identical paralleled "building blocks" comprising the IMPATT power section combina-
torial postamplifier for particular, phase deviations from nominal in one, two or
three of the paralleled building blocks cause reductions in overall transmitter out-
put power as follows (assuming that "building block" gains remain identical):

[^7]- Identical deviations $\triangle \theta$ in three building blocks is clearly equivalent in effect to a deviation $\triangle \theta$ in one.
- Phase deviations of less than 45 degrees in one or two "building blocks" (as will be shown to be generally the case) result in modest degradations in transmitter output power of less than 0.75 dB , whereas severe degradation occurs only under extremely unlikely phase deviations of greater than 90 degrees.
Random phase deviating in more than one "building block" will generally result in less output power degradation than that calculated for two "building blocks" at the largest deviation.

5.4 COMBINED PHASE/AMPLITUDE SENSITIVITY OF 20 GHz IMPATT TRANSMITTER

SENSITIVITY OF IMPATT AMPLIFIER STAGE GAIN
- VARIATIONS IN IMPATT DIODE POWER ADDED CAPABILITY
 IOnONE
TUNED
IMPACNEG.
CONDUCTAKE (Pin)



TUNING \&
MATCHING
- Gd

$\underbrace{\circ} \overbrace{}^{\circ}$ ~

 Po

$\overbrace{=}^{R_{1}}$
$P_{\text {ADDED }}=$ ,



5.5 SENSITIVITY OF IMPATT AMPLIFIER STAGE GAIN TO VARIATIONS IN IMPATT DIODE
The large-signal gain of a properly tuned single stage circulator coupled IMPATT
reflection amplifier operated at the optimum nominal RF drive level required for maximum nominal RF power added capability, will deviate from nominal directly but at a less than one to one rate with corresponding deviations from nominal of said maximum power added capability. The latter, in turn, results from deviations from nominal of IMPATT diode large signal terminal negative conductance, which themsel in IMPAT nominal $\sim$ dB oper ation of said gain with deviations from nominal in power added capability is about $0.75 \mathrm{~dB} / \mathrm{dB}$. This corresponds to a sensitivity in overall transmitter RF output power of between 0.22 to 0.75 dB per dB of deviation from nominal power added capability in one or more of the two stage IMPATT "building blocks".

5.6
SENSITIVITY OF IMPATT AMPLIFIER STAGE TRANSMISSION PHASE TO VARIATIONS
IN IMPATT DIODE CHARACTERISTICS
Differences in transmission phase through each of the four nominally identical IMPATT combinatorial postamplifier paralleled "building blocks" arise from corresponding differences between the "building block"
reflection phase at each amplifier stage IMPATT mount/circulator interface
transmission phase through circulators
path lengths of interconnects to power divider and combiner
The former of the above, in turn, is impacted by variations of the following IMPATT diode/mount characteristics from their respective nominal values:
residual unresonated susceptance ( $\omega_{0} \Delta \mathrm{C}$ ) of nominal amplifier center frequency $\omega_{0}=2 \pi f_{0}$ (nominally zero at $f_{0}=19.95 \mathrm{GHz}$ ) a parallel tuned diode normalized susceptance slope parameter $\sim \operatorname{Fon}_{\mathrm{N}}$-nominallyul5(typ.)
The above, in turn are influenced by the following IMPATT chip and encapsulation
parameters
- chip junction capacitance
For "worst case" values of relative residual unresonated diode susceptance ( $\Delta c / C_{d} \leqslant 0.04$ ) the "worst case" deviation from corresponds to from nominal.

avalanche inductance
> package parasitics (series lead inductance and parallel standoff capacitance. nominal amplifier stage transmission phase is less than 30 de degradation in overall transmitter power of less than 0.5

```
CONSTRUCTION/ALIGNMENT TECHNIQUES FOR MINIMIZATION OF"AMPLIFIER SENSITIVITY TO VARIATIONS IN IMPACT DIODE PARAMETERS
```

1. MODULAR IMPATT MOUNT CONSTRUCTION

- EASY REPLACEMENT OF IMPATT DIODES
- DIRECT ACCESS TO IMPATT MOUNT TUNING AND BROADBANDING ELEMENTS FOR PRECISE ITERATIONS TOWARD NOMINAL PERFORMANCE GOALS

2. PRECISE AMPLIFIER "BUILDING BLOCK" ALIGNMENT

- SELECTION OF MOUNT TUNING ELEMENTS TO RESONATE DIODES AT SPECIFIED BAND CENTER
- SELECTION OF MOUNT TRANSFORMERS TO ACHIEVE SPECIFIED MIDBAND GAIN LEVEL.
- ADJUSTMENT OF DIODE BIAS VOLTAGES FOR NOMINAL VALUE OF POWER ADDED CAPABILITY.
- GENERAL ALIGNMENT OF "BUILDING BLOCKS" FOR NOMINALLY IDENTICAL DOWER OUPTUT, GAIN AND PHASE CHARACTERISTCS PRIOR TO INTEGRATION INTO IMPART "POWER SECTION"

3. FINAL, SECOND-ORDER PHASE EQUALIZATION OF PARALLELED "BUILDING BLOCK" AMPLIFIER PATH LENGTHS•IN POWER SECTION COMBINATORIAL POSTAMPLIFIER, BY USE OF INCREMENTAL REACTIVE "PHASE ADJUST" PERTURBATIONS INCORPORATED IN POWER DIVIDER/COMBINER INTERCONNECT MANIFOLDS:
4. SELECTION OF IMPTTT DIODES FOR MATCHED POWER ADDED CAPABILITY

### 5.7 CONSTRUCTION/ALIGNMENT TECHNIQUES FOR MINIMIZATION OF AMPLIFIER SENSITIVITY TO VARIATIONS IN IMPATT DIODE PARAMETERS

The impact on overall transmitter performance of dispersion in this characteristics of the IMPATT diodes used in power section "building block" amplifiers will be minimized by the use of the following dedicated constructional and alignment techniques in the implementation of said power section:

- modular IMPATT mount construction, permitting easy replacement of IMPATT diodes and direct access to IMPATT mount tuning and broadbanding elements for precise iterations toward nominal performance goals.
- precise alignment of combinatorial postamplifier "building blocks" for nominally identical RF power output, gain and phase characteristics prior to integration on overall IMPATT power section.
- accomplishment of above by precise selection of mount tuning elements for diode resonance at band center, of mount transformers for specified gain level and of diode bias voltages for specified power output capability.
- final second order phase equalization of paralleled "building blocks"path lengths by use of incremental phase adjustments in power divider/combiner interconnect manifolds
- selection of IMPATT diodes for matched power added capability

Utilization of the above techniques should reduce any degradation of overall transmitter performance due to IMPATT diode dispersion to negligible values.

# C. DEVELOPMENT OF DEVICE/ASSEMBLY TECHNOLOGY 

## FINAL REPORT

NASA CR 174716

FEBRUARY, 1983

Prepared For:

NASA Lewis Research Center Cleveland, Ohio

CONTRACT NASA-NAS3-22491

## CONTENTS

A. POC MODEL DESIGN (2.4.1/2.4.2)

1. Functional Design/Projected Performance
2. Thermal/Mechanical Design
3. Electrical Design
4. Key Device, Component and Subassembly Specifications
B. DETAILED POC TEST PLAN/PROCEDURES (2.4.3/2.4.4)
5. Functional Design/Projected Performance



## PROJECTED CHARACTERISTICS OF POC MODEL <br> 20 GHz IMPATT TRANSMITTER DESIGN

```
CENTER FREQUENCY
-1 dB BANDWIDTH (MIN.)
RF POWER OUTPUT (MIN.)
OPERATING GAIN (NOM.)
RF/DC POWER-ADDED EFFICIENCY (MIN.)
AM/PM CONVERSION (MAX.)
INPUT/OUTPUT VSWR (MAX.)
GAIN VARIATION VS FREQUENCY (d
FIXED DRIVE
PHASE LINEARITY (MAX.)
GAIN SLOPE (MAX.)
PASSBAND GROUP DELAY VARIATION
(MAX.)
SPURIOUS OUTPUTS (MAX.)
    . HARMONIC COMPONENTS
    . NON HARMONIC COMPONENTS
NOISE FIGURE (MAX.)
DC PRIME INPUT POWER (MAX.)
WEIGHT
DIMENSIONS
BASEPIATE TEMPERATURE RANGE
MAXIMUM DEVICE JUNCTION TEMPERATURE:
RF INPUZ/OUTPUT INTERFACES (J1/J2)
DC INPUT POWER INTERFACE
TELEMETRY MONITOR OUTPUT INTERFACE
19.95 GHz
500 MHz (19.7-20.2 GHz)
22W
34.5 dB
20.9 PERCENT (EXCLUDING DC
POWER/MONITOR CONDITIONER)
3 deg/dB
1.25:1
1.0 dB p-p
10 deg p-p
0.1 dB/MHz
0.5 nS/50 MHz
-50dBC
.60 dBC
24 dB
105.3W EXCLUDING DC POWER/MONITOR/
COMMAND CONDITIONER
115W OVERALI
4.8 lbs.
6.75"x5.75"x2.5"
0-75
235
1120
WR-42 W/G - UG595/UG 595/U COVER*
FLANGE +28 VDC, +15 VDC, -15 VDC,
+5 VDC
-ITT CANNON DEMA TYPE CONNECTOR
ITT CANNON DEMA TYPE CONNECTOR
```


## PROJECTED PERFDRIVIAJCE BUDGET FDR $2 D G H z ~ P O C ~ M D D E L ~$ IMPATT TRANSMITTER



| STAEE | 1 | 2 | 3 | 4 | 5 | 6 | OVERALL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ghide | 5.25 | 4 | 9 | 4.2 | 6.2 | 4.5 | 34.5 |
| RTOITPUT PONER-d5m | + 14 | $+18$ | $\div 27$ | +33.2 | +33.2 | +37.7 | +43.5 |
| GAIN COMPRESION <br> F.TTV- $\Delta E / d E$ | 1.0 | 1.0 | 0.7 | 0.6 | 0.6 | 0.4 | 0.1 |
| AN: PM CONVERSIDN-deg/dE | 0 | 0 | 1.0 | 1.2 | 1.2 | 1.8 | 2.8 |
| NUMSER OF PARALLELED STAGFS | 1 | 1 | 1 | 1 | 4 | 4 |  |
| NCISE FIGURE -dE | 6 | 8 | 32 | 32 | 3.2 | 32 | 24 |
| DC POWER DRAIN / STAE - W | 0.03 | 0.27 | 7.5 | 7.5 | 7.5 | 15 | 105.3 |
| COMPOSITE THERMAL RESISTANCE - - / W | 300 | 100 | 20 | 20 | 20 | 10 | - |
| WORST CASE" DEVICE UUNCTIDN TEMP - ${ }^{\circ} \mathrm{C}$ | 95 | 112 | 235 | 235 | 235 | 235 | - |

NDTES: - PERFORMANCE CALLULATED AT $+9 d 8 \mathrm{~m}$ NOMINAL INPUT DRIVE LEVEL.

- LARGE SIGNAL AM/PM CONVERSION AND NOISE figure calculatidns take into account gain COMPRESSION RATID.
- dr power drain ddes not include contributions. DF DC REGULATDRS CDMM AND AND MONITDR CIRCUITS.
- JUNCTION TEMP @ $75^{\circ} \mathrm{C}$ BASEPLATE AND, $10^{\circ} \mathrm{C}$ MAX STAGE HOUSTING/BASEPLATE RISE.


## KEY FEATURES OF POC MODEL 20 GHz IMPATT

## TRANSMITTER DESIGN

- Use of LNR $2 \mathrm{~W}, 20 \mathrm{GHz}$ GaAs SDR Read-IMPATT diodes, which have demonstrated required capability for RF amplifier deployment.
- Use of readily available modest power level GaAs MESFET chips in two-stage FET driver wherein FET's are mounted on customized pretuned LNR carriers which are in turn embedded in the microstrip circuit comprising the two stage single-ended amplifier.
- Passive combination of mutually isolated, modular two stage IMPATT amplifier "building blocks" for simple manufacturability, and enhanced reliability.
- Graceful degradation in RF output power under random device failure and "power down" capability, both by "turning off" individual "building blocks".
- IMPATT amplifiers, used in high gain-bandwidth product stable amplification configuration provide wide dynamic range and small signal to full drive capability without stability problems or undesired output spurii in absence of input signal.
- Compact low loss miniature multi-port high isolation stripline wye junction circulators with individual junctions serving as amplifier coupling circulators, and with appropriate resistive internal terminations, as input and interstage isolators.
- Simple miniature non-critical easily aligned highly reliable and mechanically rugged TEM-line IMPATT amplifier mount design directly integrated with coupling port of circulator and incorporating optimum tradeoff between RF power output, DC/RF power added efficiency, gain-bandwidth and output flatness.

2. Thermal/Mechanical Design
(8)


## SECTION A-A

CONCEPTUAL LAYOUT OF 2OGHZ IMPATT TRANSMITTER


CONCEPTUAL LAYOUT OF 2OGHZ IMPATT TRANSMITTER

- IMPATT Power Section Building Blocks (4)
16.0
3.0
2.0
6.0
0.5
10.5
- Monitor Conditioner (7)
- Command Conditioners (6)
- Wiring, etc.
- Waveguide interconnects
- EMI Filter Box
- Connectors and Transducers
- Structure and Hardware
3.5
2.5
1.0
8.0
2.0
1.0
20.0

TOTAL

## MECHANICAL ASPECTS OF POC MODEL 20 GHZ IMPATT TRANSMITTER DESIGN

- Identical two stage."building block" circulatorcoupled IMPATT amplifiers implemented as integrated four junction dielectrically loaded stripline circulator structures to the active ports of the second and fourth junctions of which are directly coupled the TEM-line IMPATT amplifier mounts. Each IMPATT mount containing the hermetically sealed stud-mounted IMPATT diode and its associated tuning and broadbanding/ transformation elements, is directly integrated with the circulator housing, and is directly heat sunk to the transmitter baseplate. The first and third junctions comprising input isolators have their isolated ports match terminated with directly integrated customized miniature 20 GHz terminations, the former of which accomodates RF-isolated, non dissipative DC bias input for the IMPATT diodes.
- The power section two stage IMPATT pre-amplifier is implemented as a similar integrated, unitized structure.
- The five two-stage IMPATT "building blocks" utilized in the power section are mounted vertically and coupled between a four way input power divider and output power combiner the latter affixed to the transmitter baseplate and the former elevated, thereby providing short, low resistance thermal paths from the stud-mounted IMPATT diodes, to the transmitter baseplate.
- The four way waveguide power divider and combiner are essentially compensated reactive junctions, formed in milled-out waveguide enclosed housings.
- Power section IMPATT preamplifier, "building blocks" and power dividers and combiner, mounted as above, are directly inter-connected through matched and phasecompensated waveguide sections, to form high packaging density power section with most efficient utilization of space.
- Directly interconnected connectorless driver, section comprising cascade of two-stage FET amplifier of duroid based microstrip implementation.
- Dielectrically loaded stripline terminated circulator input isolator directly integrated with FET driver input and through TEM/waveguide transducer, with transmitter RF input WR-42 waveguide interface.
- Miniatureized PC card DC bias postregulators each of which utilize PC card mounted, hermetically sealed "flatpack" functional IC's and discrete "pass" transistors which are affixed to the transmitter baseplate for better heat sinking.
- PC card based monitor conditioners utilizing functional IC's to derive required DC analog outputs, and interconnected directly with associated voltage regulator cards.
- PC card based command conditioners, providing turn off/ turn on of amplifier stages on external pulse command, and interconnected directly with associated voltage regulator cards.
- Mounting of all high dissipation components in intimate thermal contact with overall enclosure baseplate.
- Use of high thermal conductance interfaces between individual module baseplates and overall enclosure baseplate.
- Maintenance of short length, large area thermal conductance paths of high conductance materials.
- Optimum spreading in thermal paths to minimize baseplate thermal density.
- All dissipative component temperatures confined to less than $10^{\circ} \mathrm{C}$ above the enclosure baseplate, with the exception of the 20 GHz FET 's and IMPATT's.
- Dissipative elements widely distributed on enclosure baseplate so that average thermal density presented to baseplate mounting interface is low.
"Worst case" Eransmitter device junction temperatures (those experienced by IMPATT diodes in the absence of RF drive, under which condition all of the IMPATT diode DC bias power is dissipated), at maximum baseplate temperature of $75^{\circ} \mathrm{C}$, are $235^{\prime}$ degrees $C$.


| MOUNT | THERMAL PATH | COMPOSITE <br> THERMAL RESISTANCE ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | TEMP. RISE $\triangle T$ ABOVE BASEPLATE ${ }^{\circ} \mathrm{C}$ | MAXIMUM TEMP. T(OC) |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DUAL-DIODE } \\ & Q(2)=15^{\mathrm{W}} \end{aligned}$ | R1 | 10 | 150 | 234.9* |
|  | R2 | 0.36 | 5.4 | 84.9 |
|  | R3 | 0.1 | 1.5 | 79.5 |
|  | R4 | 0.02 | 0.3 | 78.0 |
|  | R5 | 0.18 | 2.7 | 77.7 |
| $\begin{aligned} & \text { SINGLE- } \\ & \text { DIODE } \\ & Q_{(1)}=7.5^{\mathrm{W}} \end{aligned}$ | R6 | 20 | 150 | 234 * |
|  | R7 | 0.6 | 4.5 | 84 |
|  | R8 | 0.2 | 1.5 | 79.5 |
|  | R9 | 0.04 | 0.3 | 78,0 |
|  | R10 | 0.36 | 2.7 | 77.7 |

*"WORST-CASE" IMPATT DIODE JUNCTION TEMPERATURE

## PACKAGING FEATURES OF 20 GHz POC MODEL

 IMPATT TRANSMITTER DESIGN- Modular construction wherein, self-contained replaceable FET driver and IMPATT power amplifier subassemblies (and their associated miniature postregulators, command conditioners, and monitor conditioners) are incorporated as individual prealigned modules prior to embedding in the transmitter master enclosure. This modular approach provides enhanced RF performance, ease of assembly, integrability and reliability with negligible impact upon size and weight.
- Direct mounting, through minimum thermal paths, of all power dissipating modules and components, to enclosure baseplate.
- TEM line housings milled out from solid aluminum stock All surfaces finished with silver plate and then lead-tin electroplated and heated for final lead/tin flow (similar construction used on currently manufactured high-rel amplifiers).
- Optimum spreading in thermal paths to minimize baseplate thermal density.
- Elimination, where passive, of internal RF connectors and superfluous transmission line lengths, thereby enhancing reliability and mechanical integrity as well as electrical performance.
- Partitioned housing machined from solid aluminum stock thereby providing maximum degree of mechanical rigidity consistent with minimized weight, as best tradeoff between selective "lightening" for weight reduction and "stiffening" for immunity to severe vibrational environments.
- Monel EMI gasketing used around all cover openings.
- Strain relief at all electrical solder "bridge" interconnections thereby avoiding thermal and mechanical fatigue.

1. Operation over $0-75^{\circ} \mathrm{C}$ Temperature Range

- design optimization for peak performance at the high operating temperature extreme so as to minimize impact of inherent rolloff in transmitter RF output power, with increasing temperature.
- passive temperature compensation within DC bias voltage regulators to provide bias voltage versus temperature profiles which maximuze performance at high temperature extreme and maintain tolerable variations in performance over the entire specified temperature range.
- use of temperature dependent residual heating obtainable from dissipative elements of voltage regulators to reduce temperature excursions of more critical passive RF components, such as circulators.

2. Constructional Techniques to Maximize Mechanical

Integrity in Shock and Vibration Environment

- all hardware torqued and staked.
- all harnesses and cabling staked.
- all wires provided with adequate band stress relief at their termination.
- no teflon wiring used.
- all solder connections hand soldered.
- elimination of loose fits, with all microwave parts and assemblies under design compression fits.
- cantilever structures minimized.
- design maintains all structural resonances well above 2000 Hz .

3. Electrical Design



## ELECTRICAL FEATURES OF 20 GHz POC MODEL

 IMPATT TRAVSMITTER DESIGN- Co-ordinated DC bias postregulation, command and monitor conditioning for functional amplifier subassemblies.
- Apportionment of coordinated DC bias voltage postregulation and command and monitor conditioning among amplifier stages is as follows: FET drain (two stages), FET gate (two stages), IMPATT preamplifier (two stage), IMPATT "building blocks" \#1, \#2 and \#3 and \#4, (each two stage) thus resulting in a total of seven dedicated voltage regulator/command conditioner/monitor conditioner subassemblies.
- Individual DC bias voltage postregulators, deployed as above to provide passively temperature compensated sufficiently regulated drain and gate bias voltage to both FET driver stages and to each IMPATT power section building block. Also included therein are foldback current limiting circuits to protect amplifier stages and secondary voltage input lines from excess current conditions.
- Monitor conditioner circuits deployed in conjunction with corresponding postregulators, which provide analog telemetry outputs linearly proportional to corresponding DC bias currents, and to thermistor-derived unit temperature.
- Command conditioner circuits, deployed in conjunction with corresponding monitor conditioners, provide "shut-off" and "turn-on" gates to the post regulators in response to input "turn-off" and "turn-on". command pulses, with a change of state occurring upon receipt of each new command pulse.
- Individual hiqh rel worthy connector for the DC power input and associated ground return, and analog command inputs and telemetry monitor outputs.

4. Key Device, Component and Subassembly Specifications



A-2 STAGE IMPATT PREAMPLIFIER DR COMEINATORIAL "BUILDINE BLDCK"


## IMPATT Diode Specification

```
Supplier: LNR
Frequency range*: 19.7-20.2 GHz
RF power output*: 2W (min)
DC-RF conversion efficiency:* 22 percent (min)
Thermal resistance: 20 deg C/W (max)
Package: LNR Part No. 118000119
```

*measured in 20 GHz waveguide test oscillator

## IMPATT Power Section "Building Block"

Frequency range: $19.7-20.2 \mathrm{GHz}$
Number of stages: 2
Number of IMPATT
devices/stage 1. (input stage)
2. (output stage)

RF power output: 6 W (min)
Operating gain: $10.8 \mathrm{~dB}(\mathrm{~min})$
RF input drive level: +27 dBm (nom)
Gain compression ratio: $0.24 \mathrm{~dB} / \mathrm{dB}$ (min)
AM/PM conversion: $2.3 \mathrm{deg} / \mathrm{dB}$ (max)
Noise figure: 37 dB (max)
Input/output VSWR: $1.25: 1$ (max)
DC power requirement: 22.5 W (max) @ +26 V
Construction: Composite WG/TEM
RF input/output interfaces: WR-42 WG

## IMPATT Power Section Preamplifier

Frequency range: $19.7-20.2 \mathrm{GHz}$
Number of stages: 2
Number of IMPATT devices: 2
RF power output: 2.0W (min)
Operating gain: 15 dB (min)
RF input drive level: +18 dBm (nom)
Gain compression ratio: $0.4 \mathrm{~dB} / \mathrm{dB}$ (min)
AM/PM conversion: $1.8 \mathrm{deg} / \mathrm{dB}$ (max)
Noise figure: 36.5 dB (max)
Input/output VSWR: $1.25: 1$ (max)
DC power requirement: 15 W (max) @ +26 V
Construction: composite WG/TEM:
RF input/output interfaces: 1.5 mm (SMA)/WR-42 WG

Frequency range: $19.7-20.2 \mathrm{GHz}$
Residual insertion loss: 0.2 dB (max)
Port to port amplitude balance: $\pm 0.25 \mathrm{~dB}$ (max)
Port to port phase balance: $\pm 5$ deg (max)
Common port VSWR: 1.25:1 (max)
Construction: composite WG/TEM
RF input/output interfaces: WR-42 WG

COMBINATDRIAL
PORTS
WR-42 WG)


FOUR WAY POWER DIVIDER / COMBINER

```
Frequency range: 19.7-20.2 GHz
Number of "building blocks": 4
Number of IMPATT devices: 12
RF power output: 22W (min)
Operating gain: 10.3 dB (min)
RF input drive level: +33 dBm (min)
Gain compression ratio: 0.24 dB/dB (min)
AM/PM conversion: 2.3 deg/dB (max)
Noise figure: 37.5 dB (max)
Input/output VSWR: 1.25:1 (max)
DC power requirement: 90W @ +26V
Construction: Composite WG/TEM
RF input/output interfaces: WR42-WG
```


## IMPATT Power Section

Frequency range: $19.7-30.2 \mathrm{GHz}$
Number of "building blocks": 5 (incl. preamplifier)
Number of IMPATT devices: 14
RF power output: 22 W (min)
Operating gain: 25 dB (min)
RF input drive level: +18 dBm (nom)
Gain compression ratio: $0.1 \mathrm{~dB} / \mathrm{dB}$ (min)
$\mathrm{AM}-\mathrm{PM}$ conversion: $3 \mathrm{deg} / \mathrm{dB}$ (max)
Noise figure: 37.5 dB (max)
Input/output VSWR: 1.25:1 (max)
DC Power requirement: 105 W @ +26 V
Construction: Composite WG/TEM
RF input/output interfaces: 1.5 mm SMA/WR-42 WG

## FET Specifications



## FET Driver Section

```
Frequency range: 19.7-20.2 GHz
Number of stages: 2
Number of FET devices: 2
RF power output: 62.5 mW (nom)
Operating gain: 9 dB (min)
RF input drive level: }9\textrm{dBm}\mathrm{ (nom)
Gain compression ratio: l dB/dB
AM/PM conversion: 0
Noise figure: }8\textrm{dB}\mathrm{ (max)
Input VSWR: 1.25:1 (max)
Output VSWR: 2:1 (max)
DC bias requirement: 10 mA @ +3V
                                45 mA @ +6V
                                    -1V
Construction: Composite WG/TEM
RF input/output interfaces: WR-42WG/1.5 mm SMA
```

B. DETAILED POC TEST PLAN/PROCEEDURES (2.4.3/2.4.4)

## TABLE OF CONTENTS

1.0 Introduction
2.0 Acceptance Tests
3.0 Thermal Vacuum Testing
4.0 Summary Tables
5.0 Test Descriptions
5.1 Gain/Frequency/RF Power/Efficiency
5.2 Noise Figure
5.3 In Band Overdrive
5.4 Input/Output VSWR
5.5 Group Delay Variation
5.6 Phase Linearity/AM to PM Conversion
5.7 Harmonic/Spurious Response
5.8 Thermal Vacuum Test
5.9 Test Sequences
6.0 Test Equipment List
7.0 Test Discrepencies

This test plan describes the test and methods which will be used to evaluate the performance of the 20 GHz IMPATT Transmitter (ITX) Proof-of-Concept Model. The formal test program will be based on the specifications and requirements outlined in contract NAS3-22491. The test plan consists of functional tests at room ambient temperature and atmospheric pressure and environmental tests to simulate space conditions. . The functional tests are described in Sections $2.0,4.0$ and 5.0 , whereas the thermal vacuum tests to be performed on the POC model are described in paragraph 5.8. All raw data taken during the acceptance tests will be properly recorded and analyzed for worst case performance unless otherwise noted.

### 2.0 ACCEPTANCE TESTS

Acceptance tests on three POC model IMPATT transmitter assemblies shall be conducted in a standard ambient environment to demonstrate that the POC Model design meets the RF performance specification outlined in the previously presented POC Model Design. One POC Model will be subjected to additional testing in a thermal vacuum environment. The standard ambient condition for conducting POC Model acceptance tests shall be as indicated below:
a) Temperature, $+60^{\circ}$ to $+80^{\circ} \mathrm{F}$
b) Relative humidity, 70 percent or less
c) Barometric pressure, between 28 and 32 inches of mercury.

Thermal vacuum testing will consist of mounting a POC model assembly on a baseplate which contains a reference temperature sensor and installing this assembly in a thermal vacuum chamber. Limited functional tests will be conducted at standard ambient conditions to establish a reference baseline. A vacuum of less than $5 \times 10^{-5}$ torr is then established in the chamber and the limited functional tests are repeated at ambient temperature. Limited functional testing is then conducted at an elevated baseplate temperature of $75^{\circ} \mathrm{C}$, and a reduced baseplate temperature of $0^{\circ} \mathrm{C}$. A repeat of testing at ambient temperature in vacuum and at ambient pressure completes the thermal/vacuum test cycle. 4.0 SUMMARY TABLES

Table 4-1 summarizes the acceptance tests to be conducted on all three POC Model assemblies. Table 4-2 summarizes the limited functional testing and thermal/vacuum test sequence required for testing one POC Model in a thermal/vacuum environment.

POC MODEL ACCEPTANCE TESTS (STANDARD AMBIENT ENVIRONMENT)

## PERFORMANCE PARAMETER

Frequency Range RF Output Power/Gain Gain Variation vs Freq. Gain Slope
DC Power/Efficiency
Noise Figure
In-Band Overdrive
Input/Output VSWR
Group Delay
AM-PM Conversion

Phase Linearity
Harmonic/Spurious Response

## RANGE OF TEST PARAMETER

RF 19.7-20.2 GHz

TEST PROCEDURE (PARAGRAPH) 5.1

RF 19.7, 19.95, 20.2 GHz 5.2
RF 19.7, 19.95, 20.2 GHz
5.3

RF 19.7-20.2 GHz
5.4

RF 19.7-20.2 GHz
5.5

RF 19.7-20.2 GHz 5.6
(3 freq over band)
RF 1c.7-20.2 GHz
RF 19.7-20.2 GHz
5.6
5.7

## TABLE 4-2

## POC MODEL THERMAL/VACUUM TESTS

## A. Limited Functional Testing

| PERFORMANCE PARAMETER | RANGE OF TEST PARAMETER | TEST PROCEDURE |
| :--- | :--- | :--- | :--- |
| Frequency Range | RF 19.7-20.2 GHz |  |
| RF Gain/ |  |  |
| Gain Variation vs freq. |  |  |
| Gain Slope |  |  |
| DC Power |  |  |

B. Test Sequence

## Baseplate Temperature

$1 \quad 60^{\circ}-80^{\circ} \mathrm{F}$
$2 \quad 60^{\circ}-80^{\circ} \mathrm{F}$
3
4
$5 \quad 60^{\circ}-80^{\circ} \mathrm{F}$
$6 \quad 60^{\circ}-80^{\circ} \mathrm{F}$

## Pressure

## Ambient

Vacuum
Vacuum
Vacuum
Vacuum
Ambient

### 5.0 TEST DESCRIPTIONS

5.1 Gain/Frequency Range/RF Output Power/Efficiency Gain Variations (3.2.2.1, 3.2.2.2, 3.2.2.4, 3.2.2.6, $3.2,2,7,3.2 .2 .15)$

The power output variations and power output
added efficiency will be measured using the test set-up of Figure 5-1. The unit will be mounted on a temperature controlled baseplate and will be powered with $+28,+15,+5$ and -15 VDC sources. D.C. voltages, currents and temperature of the unit will be continuously monitored and recorded at beginning and end of test. The test set-up will be initially calibrated for RF power and frequency range with the ITX unit removed. The power level into the ITX will be set to the nominal required level +13.0 dBm (20 mW). the frequency range will be set on a sweeper from 19.7 to 20.2 GHz . With the ITX removed, the response of the test setup will be measured and stored in the memory of the network analyzer. The ITX will then be installed in the test set-up with power "ON" and the response of its gain displayed on the CRT of the network analyzer in "Memory Minus input" mode at 1 dB/Division sensitivity. The response will be plotted on the $x-y$ recorder and properly annotated. All traces will be properly annotated for corresponding input power levels and analyzed for compliance to gain specifications. Output power and power added efficiency will be calculated from the gain data as follows:

- $P_{\text {out }}=P_{\text {in }} x$ l0G, where $G=G a i n(d B) / 10$
- Power added efficiency $=\frac{P_{\text {out }}-P_{\text {in }}}{V_{D C}-I_{D C}} \times 100$ where $V_{D C}$ AND $I_{D C}$ are the $D C$ voltage and current inputs, respectively, to the ITX
SWEEP LINE

PLOTTER

The operating noise figure of the ITX will be measured on a point by point basis at the nominal drive level +13.0 dBm using a calibrated noise diode, a mixer and automatic noise figure meter shown in Figure 5.2.

Set the signal generator to the lower band-edge frequency of 19.7 GHz . Adjust the tunable trap ( $T$ ) to absorb the amplified signal at the output of ITX to a level below saturation of the mixer (M). Set the automatic noise figure meter to "CAL" and adjust the calibration to the excess noise ratio (ENR) of the calibrated noise diode at 19.7 GHz . Set the automatic noise figure meter to "AUTO" and read and record the corresponding noise figure in $d B$. Repeat test at mid-band ( 19.9 GHz ) and upper band edge (20.2 GHz). Analyze results for compliance to specifications.


### 5.3 In-Band Overdrive (3.2.2.5)

The in-band overdrive capability of the ITX will be measured using the test set-up of Figure 5.1. The input level into the ITX will initially be set to nominal +13.0 dBm and a swept gain response will be plotted on the $x-y$ recorder. The input will be adjusted +5 dB and the output monitored on the CRT of the network analyzer. The above condition will be maintained for a short $T B D$ time interval after which time the input level to the ITX will be adjusted back to nominal and a second gain trace plotted on the same graph sheet as the first trace. Data will be properly annotated and analyzed for degradation in performance of the ITX.

### 5.4 Input/Output VSWR (3.2.2.8)

The VSWR tests will be performed using the test setup of Figure 5.3. The measurement will be made on a swept frequency basis in both operating and non-operating modes for the ITX. The nominal power level +13.0 dBm ) and frequency range ( $19.7-20.2 \mathrm{GHz}$ ) will be set at the input to the ITX. The test port will be calibrated with a matched load for the ITX port to be measured (1.30:1 Input and Output). A plot of the return loss response will be recorded on the $x-y$ plotter via the PMI network analyzer. The matched load will then be replaced with the ITX port and a second plot recorded on the same $x-y$ graph sheet. The data will be properly annotated and analyzed for compliance. The test will be similarly repeated with ITX in non-operating mode and for the remaining port using the appropriate matched load. All data will be analyzed for compliance to specifications.

FIGURE 5.3 VSWR INPUT/OUTPUT TEST SET-UP

### 5.5 Group Delay Variation (3.2.2.10)

The group delay variation of the ITX will be measured using the test set-up of Figure 5.4. The sweep oscillator will be set to sweep a 1 GHz band centered on 20 GHz and a slow sweep time of 1 to 10 secs. A 20 GHz pin modulator will be driven with a 1 MHz to 10 MHz modulation frequency. The RF power and modulator signal amplitude will be adjusted to obtain an undistorted sinewave on Channel B of the Vector Voltmeter using an oscilloscope, as shown. The signal amplitudes into channel $A$ and $B$ will be adjusted for equal levels using the variable attenuator. The $x-y$ recorder will be calibrated for phase resolution with ITX removed. A group delay response plot of the ITX will be made after inserting the unit into the test setup. Data will be annotated and analyzed for compliance.

(50)
5.6 Phase Linearity/AM To PM Conversion (3.2.2.13, 3.2.2.12) The test set-up of Figure 5.5 will be used for these measurements. Initially, an electrical equivalent length of the ITX will be installed in the test set-up. The power level ( +13.0 dBm ) will be set before the 30 dB pad to obtain equal levels at the "REF" and "test" ports of the harmonic converter. The sweeper will be set to the frequency range $19.7-20.2 \mathrm{GHz}$. With the test set-up calibrated, the transmission test set unit will be adjusted to display phase response on the HP network analyzer at a sensitivity of $45^{\circ} /$ Div. The phase output of the analyzer will be expanded from $10 \mathrm{mv} /$ degree to $100 \mathrm{mw} / \mathrm{div}$ on the linear amplifier of the PMI Analyzer. The response will be stored in memory. The $w / g$ electrical length will be replaced with the ITX unit in operating mode. The phase response of the ITX will then be displayed on the PMI analyzer CRT in "Input Minus Memory" condition and the trace plotted on calibrated graph sheet using the $x-y$ recorder. Without disturbing the test set-up, the input power into the ITX will be adjusted $\pm 2 \mathrm{~dB}$ from nominal power level using the $w / g$ variable attenuator. The resultant responses will be plotted on the same graph sheet. All data will be annotated and analyzed for compliance.

FIGURE 5.5 PHASE LINEARITY, AM-PM CONVERSION TEST SET-UP

### 5.7 Harmonic/Spurious Outputs (3.2.2.14)

The spurious outputs requirement will be satisfied by manually sweeping a CW signal of nominal power level ( +13 dBm ) into the

ITX and observing the output with a spectrum analyzer. Harmonic and non-harmonic components will be observed on the calibrated display of the spectrum analyzer and signal level and frequency of each recorded on a data sheet. The sensitivity of the spectrum analyzer will be set to a minimum 60 dBc range to satisfy the requirement for non-harmonic components levels. In addition, an automatic preselector (HP8443A) will be used in conjunction with the spectrum analyzer to filter mixing and spurious responses of the L. O sources in the analyzer.
5.8 Thermal Vacuum Test (3.2.3)

The thermal vacuum requirements for the ITX will be satisfied upon successful completion of the initial functional tests outlined in sections 5.1 through 5.7. A thermal vacuum chamber will be used for the tests as shown in Figure 5.6. The ITX unit will be mounted on a baseplate inside the thermal vacuum chamber with a temperature sensor attached to the plate for monitoring the operating temperature inside the chamber. A limited functional test (LF) consisting of a gain response will be performed prior to evacuation of the chamber to establish a reference baseline (see timeline Figure 5.7). This will be accomplished as discussed in the gain test of paragraph 5.1 of this section. Upon evacuation to the desired level of $1 \times 10^{-10}$ torr the baseplate temperature will be raised to 1650 F and a second gain trace will be recorded after a stabilization period of TBD hours.

After a four (4) hour dwell at $165^{\circ} \mathrm{F}$ the baseplate temperature will be lowered to $30{ }^{\circ} \mathrm{F}$. A gain trace will be recorded at $30^{\circ} \mathrm{F}$ after a stabilization period of TBD hours. The baseplate temperature will be returned to room ambient after completion of a four (4) hour dwell at $30^{\circ} \mathrm{F}$. A final gain trace will be recorded after venting the chamber. All data will be compared for repeatability and compliance to gain performance requirements.

FIGURE 5.6 T/V LIMITED FUNCTIONAL TEST SET-UP


GNIT gWIJ $\wedge / \boldsymbol{L} L \cdot \mathrm{~S}$ gunפIa
5.9 Test SequenceThe test sequence for the acceptance $t_{1}$program will be performed as follows:- Initial functional tests- Thermal vacuum tests- Final functional testsAll tests are described in the precedilInitial and final functional tests will be isrepeatability of data and will be performed !ambient conditions.

The following list of test equipment on its equivalent will be used to perform the tests in this plan.


### 6.0 TEST EQUIPMENT LIST (CONT'D)

## DESCRIPTION

MFG/MODEL

| Transmission Test Set | HP8740A |
| :--- | :--- |
| Directional Coupler | HP11692D |
| Yig Preselector | HP8445B |
| RF Switch (2) | HP8761A |
| Mixer (20 GHz) | Honeywell SMC-1826 |
| Vector Voltmeter | HP8405A |
| Modulator (20 GHz) | Narda |

Any discrepencies observed during the course of POC Model acceptance testing will be immediately flagged and brought to the attention of the cognizant quality assurance engineer. QA will convene a review board consisting of the technical program manager, director of quality assurance, the quality engineer, reliability engineering, and the director of high-rel engineering. This board will (a) document the nature of the discrepancy; (b) attempt to isolate the cause i.e. test set-up, design, component failure etc; (c) direct further failure analysis and (d) define retest requirements.

The nature of any discrepancies will be categorized into one of three possible types:

1) Performance Discrepancy whereby the POC model measured performance of a particular parameter is below the anticipated design goal. In this case the equipment log will be carefully reviewed and acceptance test data compared to manufacturing test data and pre-A.T. integration data. This will ascertain whether or not the discrepancy is historical to the sub-assembly involved. If.so, design engineering will recommend modifications or follow-on technology aevelopment leading to improved performance for flight hardware. Acceptance testing will continue from the point where the discrepancy was noted. If the anomally can not be explained from past performance zecords, category 2 applies, as described below.
2) A shift or change is observed in one or more parameters which affects performance relative to design goal. The unit will be removed from acceptance test and evahated to determine the sub-assembly or component requiring adjustment/realignment. If the affected area is one previously defined as being of flight type design, extensive failure analysis will be performed and appropriate design modification recommendations made. Depending on the outcome of said failure analysis the unit may be returned to test in sequence or retest ordered from initial acceptance test.
3) Complete loss of performance whereby the POC model ceases to function. In this case the unit will be removed from test and submitted for failure analysis which will determine the mode of failure, recommend design modifications, if any, and define any repair action to be implemented. Depending on the outcome of said analysis the unit may be returned to test in secuence or retest ordered from initial acceptance test.

Any and all test discrepancies will be duly recoraed in the POC model equipment log. The results of all failure analysis will be fully documented via a failure analysis report and said report will become a permanent part of the acceptance test data package for the POC Model as well as the acceptance test report. Design modification recommendations or recommendations fo= follow-on technology development which may result from any test discrepancies will be included in the formal analysis of test results.

# D. 20 GHz SINGLE DRIFT GaAs IMPATT DIODE RELIABILITY ASSESSMENT 

S. PICONE, Y. CHO AND J.R. ASMUS

FINAL REPORT
NASA CR 174716
. DECEMBER, 1983

Prepared For:

NASA Lewis Research Center Cleveland, Ohio
1.0 DEVICE/ASSEMBLY DEVELOPMENT - DEFINITION
2.0 IMPATT DEVICE DEVELOPMENT
3.0 20 GHz RF ASSEMBLY DESIGN/DEVELOPMENT
4.0 SUMMARY AND CONCLUSIONS
1.1 20 GHz IMPATT TRANSMITTER FUNCTIONAL TOPOLOGY
low to medium power FET amplifier stages whereas the IMPATT power section consists of a multistage JMPATT
preamplifier driving a combinatorial IMPATT postamplifier. The latter is configured as an array of identical
multistage IMPATT "building blocks", paralleled between identical N-way power divider and combiner. In the

$$
\text { most general case, the number of IMPATT amplifier stages comprising the preamplifier ( } N_{i} \text { ) and postamplifier }
$$

$$
\text { "building block" }\left(N_{0}\right) \text { are different. The order }(N) \text { of power combination required is determined by the } R F \text { power }
$$

capability of each "building block" which in turn determines how many paralleled "building blocks are required to
provide the required RF power output (20W).

1.2. 20 GHz SOLID STATE TRANSMITTER-SPECIFIC DESIGN OBJECTIVES
The primary design requirement on the subject 20 GHz transmitter is that
it provides 20 w (minimum) k-band RF power output over a 500 MHz bandwidth centered
near 20 GHz with 20 percent DC bias/RF power added efficiency. (the latter excluding
the efficiency degradation due to DC power conditioning components): Moreover, this
transmitter must provide 30 dB power gain to a single, angle modulated (PM) carrier, concurrent with 25 dB maximum noise figure, and a high degree of amplitude and delay
flatness ( $\pm 1 \mathrm{~dB}$ and $\pm 5$ deg. overall passband deviation from gain flatness and phase
linearity and $0.15 \mathrm{~dB} / \mathrm{MHz}$ and $0.5 \mathrm{nS} / 50 \mathrm{MHz}$ maximum gain and delay slope). For the
specified single PM carrier, the transmitter output amplitude can be into saturation
provided that the requirements on such linearity-related performance parameters as
$\mathrm{AM} / \mathrm{PM}$ conversion ( $5 \pm 1 \mathrm{deg} / \mathrm{dB}$ max) and harmonic/nonharmonically related spurious
content ( $\mathrm{m} 50 / 60 \mathrm{dBc}$ max) are satisfied. Finally, to accommodate representative space-
craft thermal profiles, specified performance must be achieved over a $0-75^{\circ} \mathrm{C}$ baseplate
temperature range.
20 GHz SOLID STATE TRANSMITTER-SPECIFIC DESIGN OBJECTIVES DESIGN OBJECTIVE (OVER PASSBAND)
ANGLE MODULATED, SINGLE CARRIER

$$
19.95 \mathrm{GHz}
$$


20 WATTS (MIN)

## 25 DB (MAX)

$30 \mathrm{DB}{ }_{-1}^{+0} \mathrm{DB}$
5 DB ABOVE NOMINAL INPUT LEVEL

$\pm 1 \mathrm{DB}$ (MAX)
$0.15 \mathrm{DB} / \mathrm{MHZ}$ (MAX)
1.3 .1 (MAX)
$0.5 \mathrm{nS} \mathrm{P-P} \mathrm{(MAX)} \mathrm{OVER} 50 \mathrm{MHZ}$ SLOT
$0.15 \mathrm{DB} / \mathrm{MHZ}$ (MAX)
$1.3: 1$ (MAX)
$0.5 \mathrm{nS} \mathrm{P-P} \mathrm{(MAX)} \mathrm{OVER} 50 \mathrm{MHZ}$ SLOT
$0.5 \mathrm{nS} \mathrm{P}-\mathrm{P}$ (MAX) OVER 50 MHZ SLOT
$5 \pm 10 / \mathrm{DB}$ (MAX)
$5 \pm 1^{\circ} / \mathrm{DB}$ (MAX)
$10^{\circ} \mathrm{P}-\mathrm{P}$ (MAX)
50 DB BELOW CARRIER
60 DB BELOW CARRIER
20\% (MIN) - EXCLUDIN
20\% (MIN) - EXCLUDING POWER SUPPLIES

WR-42 WAVEGUIDE
0 to $75^{\circ} \mathrm{C}$
PARAMETER

SATURATED. RF OUTPUT POWER (LOAD VSWR s1.3:1)

> NOISE FIGURE

## RF GAIN © SATURATION

IN BAND OVERDRIVE SURVIVABILITY GAIN VARIATION
GAIN SLOPE
INPUT AND OUTPUT VSWR
GROUP DELAY VARIATION GAIN VARIATION
GAIN SLOPE
INPUT AND OUTPUT VSWR
GROUP DELAY VARIATION GAIN VARIATION
GAIN SLOPE
INPUT AND OUTPUT VSWR
GROUP DELAY VARIATION GAIN VARIATION
GAIN SLOPE
INPUT AND OUTPUT VSWR
GROUP DELAY VARIATION
HARMONIC RESPONSE (AT SATURATION)
SPURIOUS RESPONSE (AT SATURATION)
DC-RF EFFICIENCY
INTERFACE
BASEPLATE TEMPERATURE
DC-RF EFFICIENCY
INTERFACE
BASEPLATE TEMPERATURE
DC-RF EFFICIENCY
INTERFACE
BASEPLATE TEMPERATURE
PARAMETER
INPUT SIGNAJ FORMAT
CENTER FREQUENCY
RF PASSBAND (500 MHZ)
SATURATED.RF OUTPUT POWER (LOAD VSWR
<1.3:1)
NOISE FIGURE

## IN BAND OVERDRIVE SU

[^8]1.3 PREFERRED 20 GHz TRANSMITTER CONFIGURATION

bus, can be incorporated in the transmitter $D C$ power conditioning subassembly).

BLOCK DIAGRA OF POC hOdel 20 gliz rypatt thanimitter design
\[

$$
\begin{aligned}
& 1.4 \frac{20 \mathrm{GHz} \text { TRANSMITTER-CRITICAL TECHNOLOGY ITEMS }}{\text { The critical areas of technology applicable to the subject } 20 \mathrm{GHz} \text { transmitter fall into two }} \\
& \text { general categories, functional circuits, and constituent devices and materials. In terms of the } \\
& \text { previously depicted functional RF block diagram of a composite } 20 \mathrm{GHz} \text { FET/IMPATT transmitter, the key } \\
& \text { circuit technologies which must be developed (and demonstrated in breadboard form) at } 20 \mathrm{GHz} \text {, include } \\
& \text { IMPATT power amplifiers, FET driver amplifiers, RF power dividers/combiners and ferrite circulators. }
\end{aligned}
$$
\]

The foregoing technology development in turn depends upon the concurrent development and/or evaluation
of such critical 20 GHz device and material technologies as Read-profile GaAs epitaxial wafer material,
GaAs Read-IMPATT diodes and GaAs FET devices.
None of the above requires any new fundamental breakthroughs but rather represents an extension of
the existing state of the art in these technologies at lower frequencies to the more severe constraints
associated with operation at 20 GHz . Moreover, an assessment of the status of appropriate 20 GHz technology
available from credible outside suppliers indicated that, with the exception of the FET devices (available
from several FET vendors) and GaAs epiwafers (available from two credible GaAs epiwafer suppliers), all of
above will be developed and implemented in house.
D.C. power and command conditioning and monitor circuits, although required to implement the over trans-
mitter, were not considered for technology development since such circuit designs are already well established.

20 GHZ TRANSMITTER - CRITICAL TECHNOLOGY ITEMS

$$
\begin{aligned}
& \text { 1. FUNCTIONAL CIRCUIT TECHNOLOGY } \\
& \text { - IMPATT POWER AMPLIFIERS } \\
& \text { - FET DRIVER AMPLIFIERS } \\
& \text { - RF POWER DIVIDERS/COMBINERS } \\
& \text { - FERRITE CIRCULATORS } \\
& \text { 2. CONSTITUENT DEVICE/MATERIAL TECHNOLOGY }
\end{aligned}
$$

- READ-PROFILE GAAS EPITAXIAL WAFER MATERIAL

GAAS READ-IMPATT DIODES

- gads fet devices


### 1.5 SCOPE OF 20 GHz DEVICE/ASSEMBLY TECHNOLOGY DEVELOPMENT

In order to address the previously enumerated critical technology areas identified in the preferred 20 GHz transmtter design approach, the following key 20 GHz devices and circuits were developed and demonstrated in breadboard form within the device/assembly technology task:

- SDR GaAs Schottky modified-Read-profile IMPATT diodes, in studmounted encapsulated structures;
- Dual-junction (six port) stripline circulator;
- Coaxial one-port IMPATT test mount for diode impedance measurements and single stage test amplifier experiments;
- Two stage, circulator coupled, composite TEM line IMPATT "building block" amplifier, incorporating single IMPATT diode per stage;
- Single-stage duroid-based microstrip FET amplifier, utilizing procured FET chip mounted on customized in-house carrier;
- Four way waveguide reactive junction power divider/combiner.

The goals on developed device/assembly performance, enumerated in the above table, are consistent with the previously described preferred 20 GHz transmitter design, which assumed 6 W dual diode IMPATT building block output stages.

## A - IMPATT POWER SECIION゙

1. ELEMENTS TO BE DEVELOPED @ 20 GHz

- GaAs READ-IMPATT DIODES
- CIRCULATOR-COUPLED IMPATT TEST AMPLIFIER
- 4 WAY POWER DIVIDER/COMBINER
- TWO-STAGE IMPATT "BUILDING BLOCK" AMPLIFIER

2. OBJECTIVES OF BREADBOARD DEVELOPMENT - DEMONSTRATION OF PERFORMANCE

CAPABILITIES/GOALS AND VALIDATION OF DESIGN OF 20 GHz
. IMPATT DIODES: 1.5-2W (MIN) RF POWER @ 20-25\% (MIN) EFFICIENCY (IN TEST OSC.)
CIRCULATORS: 0.25 dB (MAX) INS. LOSS/PASS AND 20 dB MIN ISOL/RET. LOSS OVER 2 GHz MIN BW

- BUILDING BLOCK AMPLIFIERS: $\geq 2.5-3 W$ MIN RF OUTPUT OVER 0.5 GHz MIN BW . 4 WAY P/D, P/C: $\leq 0.25 \mathrm{~dB}$ MAX RESIDUAL LOSS OVER 0.5 GHz MIN BW

3. CONSTRUCTION / IMPLEMENTATION APPROACHES

- ENCAPSULATED, STUD-MOUNTED IMPATT DIODES
- COAXIAI IMPATT TEST MOUNT
- STRIP-LINE CIRCULATOR FOR TEST AMPLIFIER
- COMPOSITE TEM-LINE TWO-STAGE IMPATT "BUILDING BLOCK"
- WAVEGUIDE REACTIVE-JUNCTION 4 WAY DIVIDER/COMBINER

B - FET DRIVER SECTION

1. ELEMENTS TO BE DEVELOPED © 20 GHz

- TEST AMPLIFIER

2. OBJECTIVES OF BREADBOARD DEVELOPMENT

- SELECTION OF PREFERRED FET DEVICE
- DEMONSTRATION OF DRIVER AMPLIFIER PERFORMANCE CAPABILITY
- VALIDATION OF DRIVER AMPLIFIER DESIGN

3. CONSTRUCTION/IMPLEMENTATION APPROACHES.

- FET DEVICES IN CHIP FORM, MOUNTED ON CUSTOMIZED IN-HOUSE CARRIERS

DUROID-BASED MICROSTRIP FET AMPLIFIER STAGE W/> 5 dB LINEAR GAIN, $>0.5 \mathrm{GHz} \mathrm{BW}$ AND $>50 \mathrm{~mW}$ OUTPUT LEVEL @ 1 dB GAIN COMPRESSION

LND comanunacations fonc

### 2.1 PROGRAM OBJECTIVES

In order to satisfy the performance objectives on the overall 20 GHz IMPATT transmitter, the corresponding design goals on the 20 GHz IMPATT diodes to be deployed therein are as follows:
. RF power output: 1.5 to 2.0 W CW (min)

- Frequency: 20 GHz (nom.)
. DC-RF conversion efficiency: 20-25 percent (min)
The frequency design objectives, directed to measured IMPATT diode performance in a 20 GHz waveguide test oscillator, is consistant with the requirements dictated by the previously depicted preferred 20 GHz transmitter configuration. The high DC-RF conversion efficiency requirement necessitates the use of GaAs as the diode semiconductor material, as opposed to the less efficient albeit more mature Si technology.

A vital part of the overall GaAs IMPATT diode development effort was the selection, evaluation and collaboration with one or more outside suppliers of state-of-the-art epitaxial GaAs material, grown to LNR specification.

## PROGRAM OBJECTIVES

## DEVELOP ADVANCED - GaAs IMPATT DIODE TECHNOLOGY FOR 20 GHz 20 WATT SOLID STATE SPACEBORNE TRANSMITTER

DEVICE GOALS

| RF POWER OUTPUT (PO) | 1.5 to 2.0 WATTS CW (min) |  |
| :--- | :--- | :--- |
| FREQUENCY | $(\mathrm{fO})$ | 20 GHz (nom) |
| EFFICIENCY | $(\eta)$ | $20-25$ Percent (min) |
| RMAI RESISTANCE $\left(\theta_{\mathrm{th}}\right)$ | 25 Degrees $C / W$ (max) |  |

COMANANECATIONS / mec
2.2 DEVICE DESIGN CONSIDERATIONS

Alternatives considered during the evaluation of an optimum 20 GHz GaAs IMPATT device design encompassed:
a) GaAs epitaxial growth technique

- VPE - vapor phase epitaxy
- MBE - molecular beam epitaxy
b) doping profile
- single versus double drift (SDR vs DDR)
. high-low (HL) vs low-high-low (LHL)
c) junction formation
- grown ( $p-n$ ) vs Schottky (SDR only)
- single versus multiple mesa cross sections
- simple versus complex structure
d) heat sinking
. gold plated versus metallized diamond heat sink (PHS vs DHS)
e) packaging alternatives
- hermetically sealable package versus open structure
- single versus multiple chip embedding

The criteria utilized in enduring a preferred device design from among the above alternatives included:

- potential RF performance
- realizability of epitaxially grown doping profile
- practicality of associated processing

These criteria were also applied within the context of the capabilities of several potential outside sources of epitaxial grown GaAs wafers.

I flat sdr





A-ALTERNATIVE DOPING PRDFILES


(3)

(4)

MESA CRDSS SECTIONS

### 2.3 PREFERRED LNR IMPATT DEVICE DESIGN

Based upon imposition of the foregoing criteria to the previously presented IMPATT diode design alternatives, the preferred LNR GaAs IMPATT device design comprised the following

## features:

- Based upon the availability of two independent outside sources of epitaxial GaAs material, epi-wafers grown to precise LNR specifications by both VPE and MBE were procurred and processed into IMPATT chips.
- SDR rather than DDR doping profiles were grown, based upon the comparative simplicity and lower development risk of the former, despite the potentially higher RF power output capability of the latter.
- The modified Read (LHL) doping profile was selected rather than the simpler HL profile, due to the higher potential DC to RF conversion efficiency of the former, as well as the availability of a greater number of degrees of freedom in optimizing the LHL doping profile for realization of best performance.
- The Schottky rather than grown ( $p-n$ ) junction configuration was selected, as it not only permitted an additional iteration in remeasurement of the epitaxial layer doping profile but more significantly, permitted efficient fine grain optimization of the surface to high doping region distance. In-house processing avoided excessively time consuming and costly optimization during the epitaxial growth cycle. Once this distance has been extablished a p-layer could easily be grown in place of the Schottky barrier.
- A circular cross section single mesa junction geometry was selected in preference to more complex multiple or distributed junction configurations despite the potential increase in RF power generation and decreases in thermal resistance with increasing junction area, thereby avoiding unusually low RF junction impedance levels and excessively complex and potentially unreliable device contacting requirements.


PREFERRED LHL PRDFILE

- Gold plated (PHS) rather than diamond (DHS) heat sinking of the IMPATT chip was pursued as the primary approach (although preliminary DHS investigation was undertaken) due to its higher probability of success despite the 20 to 25 percent potential reduction in diode thermal resistance obtainable using DHS. The active or heat generating surface was bonded directly to the package stud.
- Enclosed hermetically sealable rather than open structure packaging configuration was selected on the basis of its superior reliability and mechanical integrity for ultimate spacecraft deployments.
- Single rather than multiple chip per package deployment was selected since, based upon preliminary experiments at LNR, the latter exhibited poor combinatorial efficiency and tended to introduce undesired modes of spurious oscillation which were not readily suppressed.

The foregoing considerations provided the basis of the preferred LNR GaAs IMPATT design, as described in the following paragraphs.

CONEMUNOCATIONS / NC

(A)


PREFERRED $20 G H z$ GIAS IMPATT DEVICE CONFIGURATION

The evaluation of a successful 20 GHz GaAs IMPATT diode design and implementation required the following series of critical and somewhat interactive steps:

- design and specification of the preferred SDR LHL doping profiles for the proposed epitaxial GaAs material;
- procurement and characterization of epitaxial GaAs wafers grown by reliable suppliers;
- process development for ultra thin, stress free IMPATT chips;
- assembly and characterization of packaged 20 GHz IMPATT devices.

The LNR approach to and results incurred during the performance of each of these steps in the successful 20 GHz IMPATT diode development process are described in the following paragraphs.

## CRITICAL STEPS IN GaAs IMPATT DIODE DEVELOPMENT AND EVALUATION

1. EPITAXIAL MATERIAL DEVELOPMENT
. Design and specification of suitable 20 GHz single drift modified Read doping profiles.

- Identification and development of suitable outside suppliers with capability to grow specified epitaxial GaAs material.
- Evaluation of epitaxial GaAs structure.
- Iteration of doping profile design and epitaxial growth for optimum device characteristics.

2. IMPATT CHIP DEVELOPMENT AND IMPLEMENTATION

- Wafer thinning and contact layer thickness optimization.
- Surface preparation prior to forming the Schottky barrier metal structure.
- Schottky and ohmic contact metallization.
- Stress free chip formation.
. Junction area etching.

3. IMPATT DIODE DEVELOPMENT AND IMPLEMENTATION

- Implementation of void-free chip bonding techniques
- Development of high temperature solder-and thermocompression bonding techniques
- Development of optimum chip embedding/heat sinking configuration
- Realization of hermetically sealable package having minimum parasitic circuit elements.

4. DEVELOPMENT OF REQUIRED CHARACTERIZATION CAPABILITY
. Doping profile reconstruction as a function of $C-V$ data.

- Surface and profile characterization using SEM, ESCA, SAM EBIC.
. Thermal resistance measurement.
- RF characterization in suitable test oscillator structures.


### 2.5 DESIGN AND SPECIFICATION OF IMPATT DOPING PROFILE

In order to maximize the probability of success in the realization of the specified epitaxial GaAs which is within the reproducable growth capabilities of potential semiconductor material suppliers, a family of LHL doping profile designs have been generated. The realized growth "window" provides a range of values of the following critical LHL profile parameters for acceptable device performance:

$N_{p}=$ peak doping density of "spike" $\delta=$ width of "spike"
$W_{D}=$ width of lightly-doped drift region
$N_{D}=$ drift region doping density
The tradeoff in potential RF performance with the degree of relaxation in specification of the foregoing critical L-H-I profile parameters relative to their optimum "modified Read" values, shows that considerable relaxation is possible without intolerable deterioration in predicted $R F$ performance.

Accordingly, this family of LHL doping profile designs formed the basis for the specification and procurement of GaAs epiwafers as described in the following paragraphs.

GENERIC DDPING PRDFILES FDR GAAS LHL IMPATT

2.6 PROCUREMENT AND EVALUATION OF EPITAXIAL GaAs WAFERS
The success of the 20 GHz GaAs IMPATT diode development
The success of the 20 GHz GaAs IMPATr diode development
hinged upon the identification, development, and cultivation
of one or more viable sources of epitaxial GaAs wafers grown
ue uxənó́ of yNT Kq pəntonə sem uetd $V$ •suoţfejfftoəds yNT of
effective interactive collaboration process of doping profile

sequent device implementation and characterization followed
by LNR and the material supplier wherein data feedback provided
by LNR let to continual refinement of epiwafer growth.
Two separate industrial sources of state-of-the-art epitaxial
GaAs were developed along the above lines, one utilizing VPE and
the other, MBE systems. In addition, GaAs epiwafers supplied
by several university ${ }^{\circ}$ and government agency sources were evaluated.
Ultimately, the two industrial sources provided not only a
supply of high quality GaAs epiwafers grown closely to LNR
specifications, but also the basis of a comparison between similarly
designed and processed IMPATT devices grown by these two competing
technologies.




### 2.7 EPITAXIAL GaAS (LHL) DOPING PROFILE RECONSTRUCTION

The accurate reconstruction of the GaAs epiwafer doping profile as a function of the distance from the surface of the active region is the most critical step in evaluating the grown layer structure with respect to potential IMPATT diode performance. Capacitance-voltage profiling is the technique used to characterize the grown single drift modified Read (LHL) IMPATT structure. The technique is based on the measurements of the capacitance as a function of negative applied voltage of a series of Schottky barrier diodes processed from said IMPATT wafers.

By measuring the depletion layer capacitance $\left(C_{(v)}\right)$ as a function of the applied reverse bias voltage ( $V$ ), the doping density ( $N$ ) can be derived as a function of the calculated distance from the surface, based upon accurate measurement of the junction area. For the complete profile reconstruction of multi-layer LHL IMPATT structure, it is necessary to step-etch wafer sections in discrete increments of active layer depth prior to forming the Schottky barrier interface. Specifically, accurately controlled step etching will move the surface on which the Schottky barrier structure is formed towards the highly doped spike and finally past the spike into the drift (Low) region.

The Capacitance-voltage profiling has been performed using both manual and automatic measurement, with representative measured results from the latter as shown.

A) AUTOMATIC PROFILING BLOCK DIAGRAM


For this purpose of verification of the doping profjile of each GaAs epiwafer procured fur ultimate IMPATT diode fabrication, as small section of the wafer is removed and used to fabricate a series of Schottky diodes, as described previously, per the depicted process flow chart.

For each of these Schottky diodes, corresponding to a different value of etched surface layer thickness, the data acquisition includes fine grain measurements of reverse bias capacitance versus applied voltage steps, photographic record of current-voltage (I-V) characteristic and carefully measured junction areas.

Measurements of the epitaxial wafer doping profile and the corresponding series of Schottky diode current-voltage characteristics provided the basis for an early prediction of potential IMPATT diode performance, which was verified during subsequent RF measurements on fabricated devices.

During the course of the development the following number of epitaxial GaAs wafers were characterized:

Growth System
VPE
MBE
\# of Wafers Characterized 35

6
\# of Wafers Meeting Requirements

3

Those of the foregoing wafers with measured doping profiles corresponding to the required level of potential 20 GHz IMPATT device performance, were used to process IMPATT chips as described in the following section.

RUN NUMBER 388-10-1/3CADO . AMICRDAD CARRIER CONCENTRATION, PER CC


DISTANCE FROM SURFACE, MICRONS
Typical measured lhl doping prdfile

### 2.8 IMPATT CHIP DEVELOPMENT AND IMPLEMENTATION

The optimum design of a III-V semiconductor (e.g. GaAs)
IMPATT diode for maximum RF power output and DC-RF efficiency consistant with tolerable thermal resistance represents a tradeoff between many competing factors. The key dimensional design parameters characterizing the physical GaAs IMPATT chip implementation include:

- Chip thickness ( $N_{++}$Substrate)
- Effective mesa area
- Mesa geometry
- Ohmic and Schottky barrier metal structure
- Void-free chip to package bond

Accordingly, a GaAs material process was developed, which took the aforementioned criteria into consideration. The process flow shown enabled LNR to realize IMPATT chips with an average thickness of 10 to 12 microns and achieve stress-free chip separation. During the development phase a combined total of 3400 chips were produced for the purpose of providing a comprehensive material, process and device performance ( $D C$ and $R F$ ) evaluation.


WAFERS FRDM
EPITAXIAL MATERAL

(D)

(L)

(1)
ni)

CONMMUNGCATIONS / anc


### 2.9 IMPATT DIODE PACKAGING

It is LNR's experience that the internal IMPATT diode thermal interfacial quality plays a very significant role in determining the total thermal resistance and consequently the operating junction temperature of the diode. Furthermore, it is also LNR's finding that device package parasitic inductance and capacitance have a considerable effect on performance. The packaging process developed encompassed both high temperature solder bonding and thermocompression bonding achieving excellent chip to package "foot prints" (e.g. void free interfaces). Over 500 packaged IMPATT diodes were fabricated for DC and RF evaluation.


### 2.10 IMPATT DIODE CHARACTERIZATION

The evaluation of each of the IMPATT diodes fabricated as described previously included the measurement of:

- DC current-voltage (I-V) behavior, including the diode forward ( $\mathrm{V}_{\mathrm{F}}$ ) and reverse ( $\mathrm{V}_{\mathrm{B}}$ ) breakdown voltages, and the leakage current ( $I_{L}$ measured at $50 \%$ of the loua reverse breakdown voltage).
- Capacitance-voltage (C-V) measurements taken at zero bias, minus 3 volts and near the reverse breakdown. In addition, two diodes of each metalization lot are used for profile reconstruction (as described previously) to identify potential processing related changes and barrier interface instabilities.
- Thermal resistance ( $\theta_{\text {th }}$ ) to determine diode junction temperature and to identify problems associated with the chip and/or contacting ribbon bonds.
. RF parameters, such as power output ( $P_{0}$ ), operating frequency, DC-RF conversion efficiency ( $\eta$ ) operating voltage and current.

The thermal resistance measurement configuration developed at LNR, utilizing a unique refinement of that due to Haitz* eliminates all frequency-dependent components, except for one blocking capacitator, permitting small signal CW measurements as opposed to the usual pulse method. The measurements are made through a high series resistance, thus protecting the device under test. A major advantage of this measuring method is a highly flat frequency response up to 20 MHz as compared to an upper limit of only $\sim 3 \mathrm{MHz}$ on the part of other related methods. Therefore, it is possible to measure thermal response times of $\lesssim 50 \mathrm{~ns}$. The average thermal resistance achieved was $24^{\circ} \mathrm{C} / \mathrm{W}$ without any specific emphasis on its optimization during the development phase.

* R.H. Haitz, H.L. Stover and N.J. Tolar, IEEE Trans. Electron

A) thermal resistance measurement circuit

B)

BLOCK DIAGRAM OF OSCILLATOR MEASUREMENT SETUP FOR 2OGHE IMPATTS


The RF measurements were conducted in a dedicated K-band waveguide oscillator test station, wherein variable tuning adjustments permitted centering of the distribution of oscillator frequencies in the vicinity of 20 GHz and simultaneous maximization of $R F$ power output. The results of the above measurements ranging from 30 to 80 data points per diode were used extensively during the IMPATT diode development sequence, wherein observation was made of the impact on diode characteristics of fine grain iterations in such device design parameters as:

- LHL doping profile "spike" doping level and location relative to contact interface.
. LHL active layer depth and doping level.
- Junction capacitance (as optimized by in-package etching).

Analysis of the fine grain measured results indicated that each of these parameters exhibited a "window" over which acceptable performance was achieved.

A combined total of more than 300 diodes were characterized. The distribution of RF oscillator power output and DC-RF efficiency for a quantity of 175 diodes operating in the $19-21 \mathrm{GHz}$ frequency range indicates a range of 1.3 to 2.7 W and 12 to 22 percent, respectively.


$$
\text { G301-2B } \rightarrow V_{F} 0.2 V / D i v .
$$


$\mathrm{V}_{\mathrm{B}} 5 \mathrm{~V} /$ Div. $\leftarrow$
LND
CONMMEnCATIONS $/ \mathrm{mac}$

### 2.1120 GHZ IMPATT DIODE RF PERFORMANCE SUMMARY

LNR achieved the following level of developmental $\sim 20 \mathrm{GHz}$ IMPATT diode performance, as measured in the aforementioned K-band waveguide test oscillator:
. Frequency range $18-21 \mathrm{GHz}$
. RF power output: 1.3 to $2.7 W$

- DC-RF Conversion efficiency: 12 to 22 percent.

In addition, a direct correlation was established between amplifier and oscillator performance measurements, wherein IMPATT diodes which exhibited $\sim 2 W$ RF power output and 18 percent conversion efficiency at 20 GHz in the test cscillator, demonstrated ~2.5W RF power output, 4 dB gain and 14 percent DC-RF power added efficiency over a $l \mathrm{GHz}$ bandwidth in a single stage 20 GHz test amplifier.


### 2.12 MBE VS VPE Performance

A byproduct of the 20 GHz IMPATT diode developed was a comparison of the RF performance of GaAs IMPATT diodes fabricated from MBE or VPE material as grown to precise LNR specifications by two seperate epiwafer suppliers. Since this comparison was not. itself the main thrust of the development effort, the available data is not a conclusive comparison of (epitaxial growth) technology but also includes the result of random sampling variations between different epitaxial GaAs wafers. In general, the results obtained with INR IMPATT diodes processed from both types of epitaxial wafers are seen to be comparable, both on an individual and statistical (histogram) basis. However, the MBE technique for wafer growth, has, based upon wafer/diode yield data accumulated during this development effort, established itself as being more uniform and repeatable, and, consequently, capable of achieving specified state of the art doping profiles with a minimum of iterations.


EFFIĊIENCY (\%)


TYPIICAL MEASURED RF OUTPUT/DC INPUT POWER PROFILES OF 20 GHz GaAs IMPATT DIODES
2.13 DISTRIBUTION OF RESULTS

The distributions of measured IMPATT diode test oscillator RF power output, efficiency and frequency data vary as widely between wafers grown by a particular technique as between those grown by MBE versus VPE. In reality substantial performance variations are also evident from processing lot to processing lot as the result of deliberately introduced process iterations. However, as seen in histogramic data summaries, a large fraction of the characterized diodes meet the basic RF performance objectives. Introduction of tighter specifications however, in order to achieve higher levels of $R F$ performance reduces the yield factor, thereby introducing a cost versus performance tradeoff.


KF Output Powce Distribution.(w)

$A$ VPE WAFER $\# 5$

RF Outpu: Power Distribution $(\%)$


Ry Conversion Efficiency Distribution(O)
C ${ }^{1} A B E$ YAFER +16
HSTOGRAMS OF MEASURED RF PERFORMANCE OF $20 G \mathrm{~Hz}_{2} G_{L} A_{S}$ IMPATT DIODES PROCESSED FRDM TYPICAL EPI WAFERS
3.1 BREADBOARD 20 GHz CIRCUITS DEVELOPED FOR TRANSMIT AMPLIFIER

> In addition to the major development effort on 20 GHz IMPATT devices described in the preceeding section, the following 20 Gliz functional circuits comprising key elements in the preferred transmitter design were implemented and evaluated in breadboard form to validate said design, with results as enumerated below:

1. Single-stage IMPATT Test Amplifier
Construction: composite TEM transmission line Frequency range: $19.5-20.5 \mathrm{GHz}$ RF power output: $2.5-2.8 \mathrm{~W}$ Operating bandwidth: 1 GHz (min)
DC-RF power added efficiency: 14 percent
2. Four and six-port (two and four junction) circulators:

- Construction: stripline
- Frequency range: $19-21 \mathrm{GHz}$
- Insertion loss/pass: 0.25 dB (max)
- External port return loss: $20-27 \mathrm{~dB}$ (typ)
- Interjunction isolation: $20-30 \mathrm{~dB}$ (typ)

3. Integrated two-stage Impatc driver amplifier
4. FET amplifier stage
5. Four-way power combiner
Construction: waveguide reactive junction
Frequency range: $19.5-20.5 \mathrm{GHz}$
Output port VSWR. 1 1.1 (max)


### 3.220 GHz IMPATT TEST MOUNT AND TEST AMPLIFIER STAGE

A one port coaxial IMPATT diode test mount was implemented not only as a vehicle for LNR IMPATT diode evaluation but also, when coupled to a 20 GHz four port TEM-line circulator, as a means toward evolving and demonstrating a baseline 20 Ghz IMPATT "building block" amplifier stage design. The coaxial mount design was selected over its waveguide counterpart on the basis of its lower-parasitic reactance diode mounting geometry, and its wider band immunity against out of band oscillations. Accordingly, the test mount itself, incorporating an end-mounted IMPATT diode embedding geometry (for lowest diode parasitics and best heat sinking) and in-line capacitive tuning element and cascaded line transformation network, was used to accomodate small signal network analyzer IMPATT diode negative impedance measurements. When extrapolated, these measurements provided a useful large signal design characterization of the IMPATT diode as well as a means toward selecting the optimum tuning and transformation elements.

The single stage test amplifier formed by connecting this IMPATT diode mount to the output junction of a dual junction (4-port) breadboard 20 GHz TEM circulator (the resistively match-terminated input junction comprises an input isolator), demonstrates wideband high power operation of LNR IMPATT diodes developed under this device/assembly task. Typical IMPATT diode performance obtained in this 20 GHz test amplifier operated in the constant voltage mode included 2.5W RF power output, 4 dB operating gain and 14 percent $D C-R F$ poweradded efficiency over a 1.5 GHz bandwidth at a nominal IW RF input drive level, all of which in consistent with the 2 W , 18 percent RF power/efficiency performance exhibited by the same diode in a 20 GHz waveguide test oscillator.


### 3.320 GHz MULTIJUNCTION CIRCULATORS

Both two and four junction (four-and- six port) circulators were developed at 20 GHz for use as the coupling mechanisms for single stage IMPATT "test amplifier and an integrated two stage IMPATr "amplifier respectively, wherein the unused junctions are resistively match terminated for use as input and/or interstage isolators. The preferred dielectrically loaded stripline circulator configuration, though at the threshold of the state-of-the-art at 20 GHz , was selected over its more conventional (at this frequency) waveguide counterpart due to its:

- Significantly smaller size and lighter weight (by factor of 4:1), of particular importance since five such six-ports are utilized in the preferred transmitter design.
- Considerably wider bandwidth capability, which is of great importance in presenting the IMPATT diode with a wideband wellmatched terminating impedance over wide "guard-bands" on either side of the specified passband so as to maintain out of band stability.

Accordingly, both the four and six-port implementations exhibited the following typical level of performance at 20 GHz .

- less than $0.25 \mathrm{~dB} /$ pass insertion loss over $19-21 \mathrm{GHz}$
- greater than 25 and 20 dB external port isolation/return loss over $19.5-20.5 \mathrm{GHz}$ and $19-21.5 \mathrm{GHz}$, respectively
- greater than 24 and 20 dB interjunction isolation over 19.5-20.5 and $19-23 \mathrm{GHz}$, respectively
Relatively high power, DC insulating microwave absorbing loads were utilized at each of the internally terminated circulator ports, providing RF isolated DC bias entry networks for each of the associated IMPATT amplifier stages.

COMNLUNCATIONS /NC


### 3.4 INTEGRATED, TWO-STAGE 20 GHz IMPATT AMPLIFIER

The design baseline achieved in the preveiously described 20 GHz IMPATT test amplifier stage was extended to the implementation of a completely integrated two stage, 20 GHz IMPATT amplifier. Constructed in a composite coaxial/stripline transmission medium, with the in-line IMPATT mounts connected to the second and fourth junction of the six port circulator, this amplifier is typically mounted diode-side down to the baseplate for best diode heat sinking. In the preferred 20 GHz transmitter design approach, this two stage amplifier may be utilized as the power section preamplifier or, if suitably modified to accomodate two $2 W$ IMPATT diodes in the output stage, as each of the four power section combinatorial "building blocks".

Typical measured performance of this two stage, 20 GHz integrated IMPATT amplifier, over the $19.5-20.5 \mathrm{GHz}$ frequency range, utilizing 1.5 to 2 W GaAs IMPATT diodes operated in the constant voltage mode, includes:

- maximum useful RF power output of 2.5 W at 7.0 dB overall gain and DC-RF efficiency of 12.5 percent at a 0.50 W input drive level.
- maximum DC-RF power added efficiency of 12.7 percent at 2 W RF output power; 13 dB gain and 0.1 W input drive level
. higher gain smaller signal operation exemplified by 1.25 W RF output power at 17 dB gain and 25 mW input drive level

This level of performance is useful as the 20 GHz transmitter power section preamplifier and extrapolates to $5 \mathrm{~W} \cdot \mathrm{RF}$ output for a dual diode output stage as required for the power section "building blocks".

B－PHOTOGRAPH
C－MEASURED PERFORMANCE
A－BLOCK DIAGRAM，B－PHOTOGRAPH，C－MEASURED PERFORMANCE

### 3.5 SINGLE-STAGE 20 GHz FET TEST AMPLIFIER

To demonstrate the validity of the use of a two-stage 10 dB gain FET driver section amplifier in the preferred 20 GHz transmitter design, a single stage 20 GHz FET test amplifier was implemented in duriod based microstrip transmission line. Utilizing a comercially available (DXL 3504A) 20 GHz FET chip, : $n o u n t e d$ on a customized LNR carrier which incorporated self contained gate input and drain output matching elements, this breadboard test amplifier exhibited:

- $5.5 \pm 1.0 \mathrm{~dB}$ monotonic small signal gain over the $19.7-20.7 \mathrm{GHz}$ frequency range.
. $+16.4 \mathrm{dBm}(45 \mathrm{~mW}) \mathrm{RF}$ output level at 1 dB gain compression
- 10 percent $D C-R F$ power added efficiency at the 1 dB compression point

Combining the above with a second FET amplifier stage utilizing currently available higher level ( 0.1 to 0.25 W ) 20 GHz FET's can be shown, based upon extrapolation of the above data, to yield a two-stage FET driver with the desired 10 dB operating gain and $0.1 \mathrm{~W} R$ output at 1 dB gain compression.


### 3.620 GHz FOUR-WAY POWER DIVIDER/COMBINER

In the preferred 20 GHz transmitter design, the use of circulatorcoupled IMPATT "building block" amplifiers in the four-way combinatorial power section postamplifier permits the utilization of a reactive (nonisolated) four-way power divider and power combiner, since the terminated ports of the input and interstage isolator in each "building block" provide external port-to-port isolation for the divider and combiner. Therefore, for minimum residual insertion loss and maximum compatibility with the combinatorial postamplifier topology, a four way waveguide reactive junction divider/combiner configuration was selected, and developed.

The breadboard implementation of the resulting 20 GHz four-way reactive waveguide junction divider/combiner design, representable by a symmetrical $5 \times 5$ scattering matrix, exhibited the following measured performance over the 19.520.5 GHz range:

- Residual insertion loss: <0.2 dB (max) (combining efficiency $>96$ percent)
- Common port VSWR: 1.1:1 (max)

In fact, the useful bandwidth of this divider/combiner was about 2 GHz . Based upon the above measured results, the validity of the reactive waveguide junction divider/combiner design approach was amply demonstrated and seen to yield the state of the art in 20 GHz combinatorial technology.

4.0 SUMMARY AND CONCLUSIONS


### 4.0 SUMMARY AND CONCLUSIONS

This report has summarized the accomplishments of the Device/Assembly Technology Development task wherein the key state of the art technology items requisite to the development and implementation of a POC model 20 GHz IMPATT transmitter were developed and demonstrated.

The 20 GHz POC model $20 W$ IMPATT transmitter paper design generated on this program is configured around a two stage FET driver and an IMPATT power section. The latter, in turn, consists of a two stage, circulator coupled $2 W$ IMPATT preamplifier cascaded with a four way combinatorial postamplifier. This IMPATT postamplifier is formed by four identical two-stage, circulator-coupled 6W IMPATT "building block" amplifiers paralleled between identical four way reactive power divider and combiner, wherein each "building block" output stage utilizes two 2-2.5W IMPATT diodes in a dual diode mount.

The primary accomplishements of the task include the development, implementation and breadboard evaluation of:

- 20 GHz single drift GaAs Schottky LHL Read-profile IMPATT diodes in hermetically sealed packages, which, in developmental quantities, exhibited 1.5-2.7W RF output power and 12-22 percent DC-RF power added efficiency when evaluated in K-band test oscillator. Typical diode performance in single-stage 20 GHz test amplifier includes 2.5W to 2.8 W RF power output, 4 dB gain and 14 percent DC-RF power added efficiency, over a greater than 1 GHz instantaneous bandwidth;
- critical constituent building blocks of POC IMPATT transmitter design, including 6 port circulator, two stage IMPATT amplifier, FET amplifier stage and four way reactive power divider/combiner.

The measured results of the aforementioned development effort serve to validate the POC IMPATT transmitter design.

1. 20 GHz GaAs Read-IMPATT Diodes:

- Construction: Stud-mounted, encapsulated
- RF power output: 1.3-2.7W
- Efficiency: 12-22 percent

2. Single-stage IMPATT Test Amplifier

- Construction: composite TEM transmission line
- Frequency range: $19.5-20.5 \mathrm{GHz}$
- RF power output: 2.5-2.8W
- Operating gain: 4.0-4.5 dB
- Operating bandwidth: 1 GHz
. DC-RF power added efficiency: 14 percent

3. Six-port (four junction) circulator:

- Construction: stripline
- Frequency range: $19-21 \mathrm{GHz}$
- Insertion loss/pass: 0.25 dB (max)
- External port return loss: 20-27 dB
- Interjunction isolation: 20-30 dB

4. Integrated two-stage IMPATT driver amplifier

- Construction: composite stripline/TEM
- Frequency range: $19.5-20.5 \mathrm{GHz}$
- RF power output: 2.5 W (nom)
- Operating gain: 7.0 dB (nom)
. Efficiency: 12.5 percent

5. FET amplifier stage

- Construction: Duroid-based microstrip
. Frequency range: $19.7-20.7 \mathrm{GHz}$
- Small signal gain: $5.5 \pm 1 \mathrm{~dB}$
- RF power out 1 dB compression: 45 mW
- DC power drain: 0.3W

6. Four-way power combiner

- Construction: waveguide reactive junction
- Frequency range: $19.5-20.5 \mathrm{GHz}$
- Residual insertion loss: 0.2 dB (max)
- Output port VSWR: 1.1:1


# E. POC MODEL DESIGN, TEST PLAN AND PROCEDURES 

## FINAL REPORT

NASA CR 174716

Prepared For:<br>NASA Lewis Research Center Cleveland, Ohio

## VALHATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{I}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{aligned}
\text { SS=SUM OF SQUARES } & T & =\left(1-\frac{N+1}{2}\right) X_{I} \\
=\varepsilon X_{I}^{2}-\frac{\left(\varepsilon X_{I}\right)^{2}}{N} & I & =\text { SEQUENTIAL RANK } \\
& N & =\text { NUMBER OF DEVICES }
\end{aligned}
$$

$$
N=20
$$

$$
D_{D A T A}=\frac{\sum T_{I}}{\sqrt{N^{3} S S}}=0.2734
$$

$$
\text { AT } 90 \% \text { CONFIDENCE, } N=20:
$$

$$
D^{*} \text { MIN }=0.2657 \quad D^{*} \text { MAX }=0.2857
$$

$$
D^{*} \operatorname{MIN} \leq D_{D A T A} \leq D_{M A X}
$$

THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.
*ZAR, J.H. 1974 BIOSTATISTICAL ANALYSIS. PRENTICE - HALL. INC. N.J. PP83-84. 504.


| DEVICE $\mathrm{S} / \mathrm{N}$ | $T_{\text {I }}$ (HRS.) | $X_{\text {I }}=$ LNT ${ }_{\text {I }}$ | $\begin{aligned} & \text { CUMULATIVE } \\ & \% \text { FAILURES }=\frac{2_{\mathrm{r}^{-}}-1}{2 \mathrm{~N}} \times 100 \% \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 1229G | 11.1 | 2.407 | 2.6 |
| 1116B | 12.8 | 2.549 | 7.9 |
| 680G | 13.6 | 2.610 | 13.2 |
| 668G | 22.25 | 3.102 | 18.4 |
| 362D | 24.5 | 3.199 | 23.7 |
| 366D | 25.8 | 3.250 | 28.9 |
| 6856 | 32.8 | 3.490 | 34.2 |
| 12316 | 38.5 | 3.651 | 39.5 |
| 514G | 44.8 | 3.802 | 44.7 |
| 1188G | 45.6 | 3.820 | 50 |
| 1106B | 46.1 | 3.831 | 55.3 |
| 1180G | 48.8 | 3.888 | 60.5 |
| 470G | 48.8 | 3.888 | 65.8 |
| 1223G | 55.6 | 4.018 | 71.1 |
| 1220G | 65.8 | 4.187 | 76.3 |
| 1254M | 70.7 | 4.258 | 81.6 |
| 1237G | 80.2 | 4.385 | 86.8 |
| 1264M | 80.7 | 4.391 | 92.1 |
| 11776 | 147.8 | 4.996 | 97.4 |

$N=19$

VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,
SS=SUM OF SQUARES
$=\varepsilon x_{I}^{2}-\frac{\left(\varepsilon X_{I}\right)^{2}}{N}$
$T=\left(1-\frac{N+1}{2}\right) x_{I}$
$\mathrm{I}=$ SEQUENTIAL RANK
$\mathrm{n}=$ NUMBER OF DEVICES

$$
N=19
$$

$$
D_{\text {DATA }}=\frac{\sum T_{I}}{\sqrt{N^{3} S S}}=0.2793
$$

AT 90\% CONFIDENCE, $N=19:$

$$
D_{\text {MIN }}=0.2646 \quad D_{\text {MAX }}^{*}=0.2855
$$

$$
D_{M I N} \leq D_{\text {DATA }} \leq D_{M A X}
$$

THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.
*ZAR, J.H. 1974 BIOSTATISTICAL ANALYSIS. PRENTICE - HALL, INC. N.J. PP83-84, 504.

| DEVICE $S / N$ | $T_{I}$ (HRS.) | $X_{I}=$ LNT | CUMULATIVE <br> \% FAILURES$=\frac{2 \mathrm{I}-1}{2 N} \times 100 \%$ |
| :--- | :---: | :---: | :---: |
| 19 | 0 | $\rightarrow-\infty$ | 2.5 |
| 35 | 0 | $\rightarrow-\infty$ | 7.5 |
| 36 | 0 | $\rightarrow-\infty$ | 12.5 |
| 8 | 0 | $\rightarrow-\infty$ | 17.5 |
| 31 | 0.5 | -.69315 | 22.5 |
| 37 | 1.0 | 0.0 | 27.5 |
| 17 | 2.5 | .91629 | 32.5 |
| 33 | 12.8 | 2.54945 | 37.5 |
| 1 | 12.9 | 2.55723 | 42.5 |
| 32 | 16.05 | 2.77571 | 47.5 |
| 18 | 20.3 | 3.01062 | 52.5 |
| 7 | 35.2 | 3.56105 | 57.5 |
| 3 | 47.75 | 3.86598 | 62.5 |
| 16 | 48.6 | 3.88362 | 67.5 |
| 24 | 48.85 | 3.88875 | 72.5 |
| 17 | 49.0 | 3.89182 | 77.5 |
| 32 | 110.2 | 4.70230 | 82.5 |
| 18 | 110.65 | 4.70637 | 87.5 |
| 4 | 201.75 | 5.30703 | 92.5 |
| 22 | 202.0 | 5.30827 | 97.5 |
| $N=20$ |  |  |  |

FIGURE 31.

VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{array}{rlrl}
\text { SS=SUM OF SQUARES } & & T & =\left(1-\frac{N+1}{2}\right) x_{I} \\
=\varepsilon x_{I}^{2}-\frac{\left(\varepsilon X_{I}\right)^{2}}{N} & I & =\text { SEQUENTIAL RANK } \\
& N & =\text { NUMBER OF DEVICES }
\end{array}
$$

$$
N=20
$$

$D_{\text {DATA }}=\frac{\sum T_{1}}{\sqrt{N^{3} S S}}=0.2653$

AT 90\% CONFIDENCE, $N=20$ :
$D^{*}$ MIN $=0.2657 \quad D_{\text {MAX }}=0.2857$
DATA IS NOT BETWEEN D*MIN AND D* MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS NOT VALID.

NOTE: FOR THE PURPOSE OF THIS TEST, LIFETIMES OF ZERO HOURS WERE ASSIGNED $\mathrm{T}=0.01$ HOURS.
*ZAR, J.H. 1974 BIOSTATISIICAL ANALYSIS.
PRENTICE - HALL, INC. N.J. PP83-84. 504.


| DEVICE- $S / N$ | $T_{I}$ (HRS. $)$ | $X_{I}=L N T_{I}$ | CUMULATIVE <br> $\%$ FAILURES$=\frac{2 \mathrm{I}-1}{2 N} \times 100 \%$ |
| :--- | :--- | :--- | :---: |
| 33 | 12.8 | 2.54945 | 3.8 |
| 1 | 12.9 | 2.55723 | 11.5 |
| 32 | 16.05 | 2.77571 | 19.2 |
| 18 | 20.3 | 3.01062 | 26.9 |
| 7 | 35.2 | 3.56105 | 34.6 |
| 3 | 47.75 | 3.86598 | 42.3 |
| 16 | 48.6 | 3.88362 | 50 |
| 24 | 48.85 | 3.88875 | 57.7 |
| 17 | 49.0 | 3.89182 | 65.4 |
| 32 | 110.2 | 4.70230 | 73.1 |
| 18 | 110.65 | 4.70637 | 80.8 |
| 4 | 201.75 | 5.30703 | 88.5 |
| 22 | 202.0 | 5.30827 | 96.2 |

$$
N=13
$$

## VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{aligned}
& \text { SS=SUM OF SQUARES } \\
& =\varepsilon x_{I}^{2}-\frac{\left(\varepsilon X_{I}\right)^{2}}{N} \\
& T=\left(1-\frac{N+1}{2}\right) x_{I} \\
& \mathrm{I}=\text { SEQUENTIAL RANK } \\
& N=\text { NUMBER OF DEVICES } \\
& N=13 \\
& D_{\text {DATA }}=\frac{\sum T_{I}}{\sqrt{N^{3} S S}}=0.2814
\end{aligned}
$$

AT $90 \%$ CONFIDENCE, $N=13$ :

$$
\begin{aligned}
& D_{\text {MIN }}^{*}=0.2598 \quad D_{\text {MAX }}^{*}=0.2849 \\
& D_{M I N}^{*} \leq D_{\text {DATA }} \leq D_{\text {MAX }}^{*}
\end{aligned}
$$

THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.

> *ZAR, J.H. 1974 BIOSTALISTICAL ANALYSIS. PRENTICE - HALL, INC. N.J. PP83-84. 504.


### 4.5 Medium Temperature Test Results



Observations: The Schottky barrier, $N=20$ sample is not lognormal due to infant mortalities. Therefore, on the Arrhenius plot, the point plotted for schottky barrier medium temperature $\mathrm{N}=20$ is not valid and can not be used to determine activation energy.
JUNCTION STRESS TEMPERATURE:
$T_{J}=T_{M}=321^{\circ} \mathrm{C}$
BASEPLATE TEMPERATU
$T_{B P}=125^{\circ} \mathrm{C}$ OR AS NOTED .

| DIODE \# | inPut Current initial(A) Final(A) |  | $\left.\begin{array}{c} \text { INPut VOLTAGE } \\ \text { INITIAL }(v) \end{array}\right) \text { FINAL(v) }$ |  | leakage current PRE IEST INITIAL FINAL |  |  | $\begin{aligned} & \text { BREAKDOWV VOLTAGF(MA) } \\ & \text { SRRE } \\ & \text { STESS } \\ & \hline \text { INITIALI } \text { IINAL } \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} \text { INPUT } \\ \text { POWER (W) } \\ \text { INTITIL FINAL } \end{gathered}$ |  | RF POWER(H) IMITIAL FINAL |  | ACCUMULATED test TIME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $T_{\text {BP }}$ | $125^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | $125{ }^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $\cdots$ | $125^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $23^{\circ} \mathrm{C}$ |  |
| 3717/55 | . 239 | . 209 | 33.37 | 35.56 | 6 NA | 25na | 122NA | 15.52 | 19.30 | 19.34 | 7.97 | 7.43 | 1.69 | NA | 270.10 |
| 3717/18 | . 234 | . 208 | 34.13 | 35.88 | 13NA | 274 NA | $38.2 \mu \mathrm{~A}$ | 15.93 | 20.0 | 20.0 | 7.99 | 7.46 | 1.69 | MA | 50.70 |
| 3717/21 | . 227 | . 202 | 34.90 | 38.73 | $1 \mathrm{~A} A$ | 27NA | 7.14 a | 16.25 | 20.6 | 20.4 | 7.92 | 7.82 | 2.10 | NA | 102.4 |
| 3717/22 | . 209 | . 162 | 36.10 | 37.52 | $1 \mathrm{~A} A$ | 28Na | 407Na | 16.90 | 2.18 | 21.9 | 7.54 | 6.08 | 2.00 | NA | 240.25 |
| 3717/25 | . 224 | . 219 | 34.13 | 34.57 | 4 NA | 20na | 42 Na | 15.94 | 20.4 | 20.3 | 7.65 | 7.57 | 2.19 | NA | 38.05 |
| 3717/27 | . 213 | . 198 | 33.48 | 34.79 | 10 NA | 40 Na | 2.74 A | 16.15 | 20.6 | 20.4 | 7.13 | 6.89 | 2.09 | NA | 80.85 |
| 3717/28 | . 229 | . 184 | 33.69 | 36.76 | 1 NA | 64NA | 349Na | 15.62 | 19.66 | 19.74 | 7.72 | 6.76 | 1.93 | NA | 102.55 |
| 3717/30 | . 202 | . 170 | 34.24 | 35.99 | 2NA | 43 NA | 177 NA | 16.74 | 21.3 | 21.4 | 6.92 | 6.12 | 2.05 | 1.20 | 695.8 |
| 3717/31 | . 192 | . 170 | 34.90 | 37.41 | 2NA | 94na | 101na | 16.57 | 21.2 | 20.9 | 6.70 | 6.36 | 1.30 | NA | 533.3 |
| 3717/32 | . 211 | . 148 | 34.46 | 39.38 | 2NA | 22NA | 830NA | 16.15 | 20.5 | 21.3 | 7.27 | 5.83 | 1.80 | . 31 | 604.75 |
| 3717/33 | . 220 | . 162 | 33.37 | 38.29 | 3NA | 51ma | $2.8 \mu \mathrm{~A}$ | 16.04 | 20.3 | 20.8 | 7.34 | 6.20 | 1.99 | . 58 | 488.7 |
| 3717/34 | . 211 | . 191 | 33.26 | 35.01 | 21 NA | 982 Na | $1.4 \mu \mathrm{~A}$ | 15.88 | 20.2 | 20.1 | 7.02 | 6.69 | 1.45 | NA | 102.7 |
| 3717/35 | . 221 | . 188 | 34.79 | 35.12 | 3nA | 82NA | 118NA | 16.48 | 20.9 | 21.2 | 7.69 | 6.60 | 1.39 | 1.12 | 102.75 |
| 3717/36 | . 225 | . 155 | 33.04 | 38.29 | 1nA | 44 ma | 780NA | 15.89 | 20.2 | 20.6 | 7.43 | 6.32 | 1.75 | . 58 | 488.7 |
| 3717/37 | . 213 | . 165 | 33.8 .1 | 37.85 | 12NA | 28NA | 503na | 16.07 | 20.5 | 21.0 | 7.20 | 6.25 | 1.62 | . 38 | 696.8 |
| 3717/41 | . 242 | . 205 | 32.49 | 35.56 | InA | 137 Ma | 82.0 ya | 15.49 | 19.51 | 19.69 | 7.86 | 7.29 | 1.52 | NA | 365.85 |
| 3717/42 | . 226 | . 167 | 34.79 . | 38.84 | 10 NA | 12 na | OPEN | 16.45 | 20.8 | 21.3 | 7.86 | 6.49 | 1.94 | NA | 389.9 |
| 3717/47 | . 191 | . 16.4 | 35.66 | 38.07 | 67NA | 243NA | 356 Na | 16.83 | 21.5 | 21.5 | 6.81 | 6.24 | 1.60 | NA | 382.6 |
| 3717/48 | . 203 | . 155 | 36.10 | 39.49 | 62NA | 395NA | 1688NA | 17.15 | 21.8 | 22.1 | 7.33 | 6.12 | 1.58 | . 58 | 222.35 |
| 3717/50 | . 226 | . 199 | 34.68 | 37.09 | 2NA | 38Na | 11:4 4 ja | 16.21 | 21.2 | 21.2 | 7.84 | 7.38 | 1.40 | NA | 102.9 |


| DIODE \# | $\begin{gathered} \text { INPUT CURRENT } \\ \text { INITIAL(A) FINAL(A) } \end{gathered}$ |  | INPUT VOL INITIAL(V) | OLTAGE <br> FINAL (V) |  | AGE CURR INITIAL | ENT <br> FINAL |  | DOWN VaLTA Initial | $\begin{aligned} & \text { IGF (IMA) } \\ & \text { I FINAL } \end{aligned}$ | INPU POWER | UT <br> $R(W)$ FINAL | RF POWER INITIAL | $R(H)$ FINAL | $\begin{aligned} & \text { ACCUMULATED } \\ & \text { TEST TIME } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{BP}}$ | $100^{\circ} \mathrm{C}$ | $100^{\circ} \mathrm{C}$ | $100^{\circ} \mathrm{C}$ | $100^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $100^{\circ} \mathrm{C}$ | $100^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $100^{\circ} \mathrm{C}$ | $100^{\circ} \mathrm{C}$ | $100^{\circ} \mathrm{C}$ | $100^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |  |
| 1300B | . 202 | . 005 | 33.59 | 00.0 | 53NA | 652NA | $146.7 \mu \mathrm{~A}$ | 16.92 | 20.0 | 1.35 | 6.78 | NA | 1.19 | NA | 93.2 |
| 1301B | . 194 | . 181 | 33.69 | 34.68 | 78NA | 986NA | $17.6 \mu \mathrm{~A}$ | 16.68 | 19.69 | 20.2 | 6.54 | 6.28 | 1.33 | NA | 100.05 |
| 1302B | . 197 | . 196 | 33.37 | 33.48 | 627NA | NA | NA | 17.16 | 1 NA | NA | 6.57 | 6.56 | 1.22 | NA | 2.25 |
| 1303B | . 204 | . 185 | 33.48 | 35.01 | 1416NA | 3.3ua | 8.4 UA | 16.18 | 19.39 | 20.4 | 6.83 | 6.48 | 1.20 | NA | 83.4 |
| 13078 | . 205 | . 194 | 32.71 | 33.81 | 214NA | 1463 nA | 11.0ua | 15.19 | 18.33 | 19.76 | 6.71 | 6.56 | 1.27 | NA | 60.45 |
| 1310G | . 189 | . 179 | 34.13 | 35.23 | 90 nA | 430NA | $\begin{array}{\|l\|} \hline \text { OUT OF } \\ \text { RANGE } \\ \hline \end{array}$ | 17.52 | 20.9 | 21.0 | 6.45 | 6.31 | 1.07 | NA | 120.05 |
| 13136 | . 186 | . 125 | 34.90 | 40.04 | 50nA | $1.3 \mu \mathrm{~A}$ | 36.14a | 17.44 | 20.9 | 23.4 | 6.49 | 5.01 | 1.37 | No.0SC | 261.2 |
| 13146 | . 183 | . 176 | 33.37 | 34.46 | 21 NA | 500na | 21. OuA | 16.35 | 19.68 | 20.8 | 6.11 | 6.06 | 1.33 | NA | 101.4 |
| 1315 G | . 208 | . 143 | 30.74 | 37.09 | 98nA | 194NA | 36.7 ${ }^{\text {a }}$ | 15.38 | 18.22 | 21.2 | 6.39 | 5.30 | 1.31 | NA | 159.10 |
| 13176 | . 183 | . 171 | 33.81 | 35.66 | 909nA | $3.2 \mu \mathrm{~A}$ | $57.2 \mu \mathrm{~A}$ | 16.18 | 19.82 | 20.6 | 6.19 | 6.10 | 1.57 | NA | 121.25 |
| 1318G | . 198 | . 189 | 33.04 | 34.13 | 650NA | $1.9 \mu \mathrm{~A}$ | 42.14 A | 16.62 | 19.75 | 19.92 | 6.54 | 6.45 | 1.22 | NA | 84.6 |
| 1382B | . 219 | . 188 | 30.63 | 33.69 | 36nA | 2.0UA | $5.9 \mu \mathrm{~A}$ | 15.36 | 18.03 | 18.78 | 6.71 | 6.33 | 1.53 | NA | 47.75 |
| 1385B | . 214 | . 153 | 31.73 | 37.4 | 17NA | . $4 \mu \mathrm{~A}$ | $54.7 \mu \mathrm{~A}$ | 15.84 | 18.82 | 21.2 | 6.79 | 5.72 | 1.58 | No.OSC | 194.9 |
| 1389B | . 191 | . 131 | 33.26 | 38.73 | 11NA | 558NA | $55.5 \mu \mathrm{~A}$ | 16.98 | 20.2 | 22.4 | 6.35 | 5.07 | 1.44 | NO.OSC | 261.35 |
| 1392B | . 184 | . 170 | 35.01 | 36.32 | 365NA | . $5 \mu \mathrm{~A}$ | $30.2 \mu \mathrm{~A}$ | 16.24 | 20.0 | 21.4 | 6.44 | 6.17 | 1.32 | NA | 84.6 |
| 1396B | . 215 | NA | 31.29 | NA | 38NA | NA | NA | 15.04 | NA | NA | 6.73 | NA | 1.67 | NA | 0 |
| 13978 | . 203 | . 200 | 32.71 | 33.15 | 668nA | 35.64a | OUT OF | 13.65 | 16.98 | 0.63 | 6.64 | 6.63 | 1.35 | NA | 15.45 |
| 1428B | . 211 | . 000 | 32.16 | 00.2 | 595NA | 720.nA | $\begin{array}{\|l\|} \hline 007 P O F \\ \text { RANGF } \\ \hline \end{array}$ | 15.93 | 19.14 | 2.33 | 6.79 | NA | 1.65 | NA | . 61.65 |
| 1429B | . 203 | NA | 32.05 | NA | 144NA | NA | NA | 14.98 | NA | NA | 6.51 | NA | 1.38 | NA | 0 |
| 1430B | . 193 | . 182 | 33.69 | 35.12 | 18NA | -621NA | 21.7رA | 16.45 | 19.85 | 20.7 | 6.50 | 6.39 | 1.14 | NA | 121.1 |



## DEVICE $S / N$

$T_{I}$ (HRS.) $\quad X_{I}=L N T_{I}$
$\begin{aligned} & \text { CUMULATIVE } \\ & \% \text { FAILURES }\end{aligned}=\frac{2_{I}-1}{2 N} \times 100 \%$

| 1396B | 0 | $\rightarrow-\infty$ | 2.5 |
| :--- | :---: | :---: | ---: |
| 1429B | 0 | $\rightarrow-\infty$ | 7.5 |
| 1302B | 2.25 | .81093 | 12.5 |
| 1397B | 8.55 | 2.14593 | 17.5 |
| 1310G | 44.75 | 3.80109 | 22.5 |
| 1382B | 46.1 | 3.83081 | 27.5 |
| 1428B | 60.5 | 4.10264 | 32.5 |
| 1307B | 65.2 | 4.17746 | 37.5 |
| 1318G | 81.6 | 4.40183 | 42.5 |
| 1303B | 87.7 | 4.47392 | 47.5 |
| 1300B | 93.2 | 4.53475 | 52.5 |
| 1392B | 93.4 | 4.53689 | 57.5 |
| 1301B | 105.2 | 4.65586 | 62.5 |
| 1314G | 114.0 | 4.73620 | 67.5 |
| 1317G | 122.75 | 4.81015 | 72.5 |
| 1430B | 147.2 | 4.99180 | 77.5 |
| 1316G | 159.15 | 5.06985 | 82.5 |
| 1385B | 189.8 | 5.24597 | 87.5 |
| 1389B | 243.2 | 5.49388 | 92.5 |
| 1313G | 262.3 | 5.56949 | 97.5 |

$$
N=20
$$

## VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{aligned}
& \text { SS=SUM OF SQUARES } \\
&=\varepsilon x_{I}^{2}-\frac{\left(\varepsilon x_{1}\right)^{2}}{N} T=\left(1-\frac{N+1}{2}\right) x_{I} \\
&=\text { SEQUENTIAL RANK } \\
& N=\text { NUMBER OF DEVICES } \\
& \\
& N=20
\end{aligned}
$$

$D_{\text {DATA }}=\frac{\sum T_{1}}{\sqrt{N^{3} S S}}=0.2165$

AT $90 \%$ CONFIDENCE, $N=20$ :
$D^{*}{ }_{\text {MIN }}=0.2657 \quad D_{\text {MAX }}=0.2857$
$D_{\text {DATA }}$ IS NOT BETWEEN D* Min AND D* MAX
THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS NOT VALID.

NOTE: FOR THE PURPOSE OF THIS TEST, LIFETIMES OF ZERO HOURS WERE ASSIGNED $T=0.01$ HOURS.
*ZAR. J.H. 1974 BIOSTATISTICAL ANALYSIS. PRENTICE - HALL, INC. N.J. PP83-84, 504.


| DEVICE $S / N$ | $T_{I}$ (HRS.) | $X_{I}=$ LNT $I$ | CUMULATIVE <br> \% FAILURES$=\frac{2 I-1}{2 N} \times 100 \%$ |
| :--- | :--- | :---: | :---: |
| 1310G | 44.75 | 3.80109 | 3.1 |
| 1382B | 46.1 | 3.83081 | 9.4 |
| 1428B | 60.5 | 4.10264 | 15.6 |
| 1307B | 65.2 | 4.17746 | 21.9 |
| 1318G | 81.6 | 4.40183 | 28.1 |
| 1303B | 87.7 | 4.47392 | 34.4 |
| 1300B | 93.2 | 4.53475 | 40.6 |
| 1392B | 93.4 | 4.53689 | 46.9 |
| 1301B | 105.2 | 4.65586 | 53.1 |
| 1314G | I14.0 | 4.73620 | 59.4 |
| 1317G | 122.75 | 4.81015 | 65.6 |
| 1430B | 147.2 | 4.99180 | 71.9 |
| 1316G | 159.15 | 5.06985 | 78.1 |
| 1385B | 189.8 | 5.24597 | 84.4 |
| 1389B | 243.2 | 5.49388 | 90.6 |
| 1313G | 262.3 | 5.56949 | 96.9 |
|  |  |  |  |

## VALLDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{I}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
D_{D A T A}=\frac{\sum T_{1}}{\sqrt{N^{3} S S}}=0.2846
$$

$$
\text { AT } 90 \% \text { CONFIDENCE, } N=16:
$$

$$
D_{M I N}^{*}=0.2634 \quad D_{\text {MAX }}^{*}=0.2855
$$

$$
D^{*} \operatorname{MIN} \leq D_{D A T A} \leq D_{M A X}^{*}
$$

THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.
*ZAR, J.H. 1974 BIOSTATISTICAL ANALYSIS.
PRENTICE - HALL, INC. N.J. PP83-84, 504.

$$
\begin{aligned}
& \text { SS=SUM OF SQUARES } \\
& =\varepsilon X_{I}^{2}-\frac{\left(\varepsilon X_{I}\right)^{2}}{N} \\
& T=\left(1-\frac{N+1}{2}\right) X_{I} \\
& 1=\text { SEQUENTIAL RANK } \\
& \mathrm{N}=\text { NUMBER OF DEVICES } \\
& N=16
\end{aligned}
$$


DEVICE-S $N \quad T_{I}$ (HRS.) $\quad X_{I}=L N T_{I} \quad$ CUMULATIVE $=\frac{2 I-1}{2 N} \times 100 \%$

| 25 | 46.15 | 3.832 | 2.5 |
| :--- | :--- | :--- | ---: |
| 18 | 46.65 | 3.843 | 7.5 |
| 27 | 72.7 | 4.286 | 12.5 |
| 21 | 94.55 | 4.549 | 17.5 |
| 22 | 94.7 | 4.551 | 22.5 |
| 35 | 103.05 | 4.635 | 27.5 |
| 34 | 106.5 | 4.668 | 32.5 |
| 28 | 158.95 | 5.069 | 37.5 |
| 50 | 161.7 | 5.086 | 42.5 |
| 48 | 167.55 | 5.121 | 47.5 |
| 55 | 275.45 | 5.618 | 52.5 |
| 33 | 334.0 | 5.811 | 57.5 |
| 41 | 369.0 | 5.911 | 62.5 |
| 47 | 384.4 | 5.952 | 67.5 |
| 42 | 389.9 | 5.966 | 72.5 |
| 36 | 488.7 | 6.192 | 77.5 |
| 31 | 533.3 | 6.279 | 82.5 |
| 32 | 623.7 | 6.436 | 87.5 |
| 30 | 695.9 | 6.545 | 92.5 |
| 37 | 596.9 | 6.547 | 97.5 |

$$
N=20
$$

FIGURE 45.

## VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{aligned}
& \text { SS=SUM OF SQUARES } \\
& =\varepsilon X_{I}^{2}-\frac{\left(\varepsilon X_{I}\right)^{2}}{N} \\
& T=\left(I-\frac{N+1}{2}\right) X_{I} \\
& 1=\text { SEQUENTIAL RANK } \\
& N=\text { NUMBER OF DEVICES } \\
& \mathrm{N}=20
\end{aligned}
$$

$$
D_{\text {DATA }}=\frac{\sum T_{I}}{\sqrt{N^{3} S S}}=0.2849
$$

AT $90 \%$ CONFIDENCE, $N=20$ :

$$
\begin{aligned}
& D_{\text {MIN }}^{*}=0.2657 \quad D_{\text {MAX }}^{*}=0.2857 \\
& D_{\text {MIN }}^{*} \leq D_{\text {DATA }} \leq D_{M A X}^{*}
\end{aligned}
$$

THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.
*ZAR. J.H. 1974 BIOSTATISTICAL ANALYSIS. PRENTICE - HALL, INC. N.J. PP83-84. 504.


| DEVICE $S / N$ | $T_{I}(H R S)$. | $X_{I}=L N T_{I}$ | CUMULATIVE <br> $\%$ FAILURES$=\frac{2 \mathrm{I}-1}{2 N} \times 100 \%$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 27 | 72.7 | 4.286 | 2.8 |
| 21 | 94.55 | 4.549 | 8.3 |
| 22 | 94.7 | 4.551 | 13.9 |
| 35 | 103.05 | 4.635 | 19.4 |
| 34 | 106.5 | 4.668 | 25.0 |
| 28 | 158.95 | 5.069 | 30.55 |
| 50 | 161.7 | 5.086 | 36.11 |
| 48 | 167.55 | 5.121 | 41.7 |
| 55 | 275.45 | 5.618 | 47.2 |
| 33 | 334.0 | 5.811 | 52.8 |
| 41 | 369.0 | 5.911 | 58.3 |
| 47 | 384.4 | 5.952 | 63.9 |
| 42 | 389.9 | 5.966 | 69.4 |
| 36 | 488.7 | 6.192 | 75.0 |
| 31 | 533.3 | 6.279 | 80.6 |
| 32 | 623.7 | 6.436 | 86.1 |
| 30 | 695.9 | 6.545 | 91.7 |
| 37 | 696.9 | 6.547 | 97.2 |

$$
N=18
$$

## LOGNORMAL MODEL FOR DC ACCELERATED STRESS TEST DATA MID. TEMPERATURE ( $T_{M}=321^{\circ} \mathrm{C}$ )

## VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{aligned}
& \text { SS=SUM OF SQUARES } \\
& =\varepsilon x_{I}^{2}-\frac{\left(\varepsilon x_{I}\right)^{2}}{N} \\
& T=\left(1-\frac{N+1}{2}\right) x_{I} \\
& \mathrm{I}=\text { SEQUENTIAL RANK } \\
& N=\text { NUMBER OF DEVICES } \\
& N=18 \\
& D_{\text {DATA }}=\frac{\sum T_{1}}{\sqrt{N^{3} S S}}=0.2844 \\
& \text { AT } 30 \% \text { CONFIDENCE, } N=18 \text { : } \\
& D_{\text {MIN }}=0.2646 \quad D_{\text {MAX }}=0.2855 \\
& D^{*}{ }_{\text {MIN }} \leq \mathrm{D}_{\text {DATA }} \leq \mathrm{D}_{\text {MAX }}
\end{aligned}
$$

THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.

> "ZAR, J.H. 1974 BIOSTATISTICAL ANALYSIS. PRENTICE - HALL, INC. N.J. PP83-84, 504.

### 5.1 Test Condition

- LNR Schottky Barrier Diodes

$$
\begin{aligned}
\mathrm{T}_{\mathrm{J}} & : 299^{\circ} \mathrm{C} \\
\mathrm{~T}_{\mathrm{BP}} & : 100^{\circ} \mathrm{C} \text { (constant) }
\end{aligned}
$$

- Varian Grown Junction Diodes

$$
\begin{aligned}
\mathrm{T}_{\mathrm{J}} & : 304^{\circ} \mathrm{C} \\
\mathrm{~T}_{\mathrm{BP}} & : 120^{\circ} \mathrm{C}
\end{aligned}
$$

### 5.2 Test Data Summary

The same rationale as described in section 6.3 applies.

### 5.3 Logarithmic Normal Validation <br> (See section 6.3 for rationale)

### 5.4 Initial and Final DC and RF Data

In addition to the description given in section 6.3, it must be noted here that Varian diodes numbers 3717/7 and 3717/40 were terminated from the testing with no apparent change in any of the monitored parameters, not satisfying the imposed failure criteria. Termination was based on meeting the requirement of 84 percent cumulative failure. Furthermore, the diode characteristics remained very stable, giving no indication of failing within a reasonable time period. However, subsequent thermal resistance and oscillator measurements indicated device failure, because the measured output power was insufficient. Thus, the difficulty associated with monitoring DC parameters without direct correlation to either thermal resistance or RF data is evident. Furthermore, the above observations also substantiate the effects of the $A u / S n$ solder described in a subsequent section addressing data analysis.


| DIODE \# | INPUT CURRENT <br> INITIAL(A) <br> FINAL(A) |  | $\left\|\begin{array}{c} \text { INPUT VO } \\ \text { INITIAL(V) } \end{array}\right\|$ | oltage FINAL(V) | $\begin{array}{r} \text { LEAKAG } \\ \text { PRE } \\ \text { STRESS TEST } \end{array}$ | ge CURREN INITIAL | FINAL | BREAKDI SRE | da voltage InItial | $\begin{aligned} & \text { (IMA) } \\ & \text { I INAL } \end{aligned}$ | $\begin{array}{r} \text { INPU } \\ \text { POWER } \\ \text { INITIALI } \end{array}$ | UT <br> $R(W)$ <br> FINAL | $\begin{aligned} & \text { RF POWER } \\ & \text { INITIAL } \end{aligned}$ | FINAL | ACCUMULATED test TIME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{BP}}$ | $120^{\circ} \mathrm{C}$ | $120^{\circ} \mathrm{C}$ | $120^{\circ} \mathrm{C}$ | $120^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $120^{\circ} \mathrm{C}$ | $120^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $120^{\circ} \mathrm{C}$ | $120^{\circ} \mathrm{C}$ | $120^{\circ} \mathrm{C}$ | $120^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |  |
| 3717/1 | . 214 | . 161 | 33.37 | 38.07 | 16NA | 284NA | 853na | 16.48 | 20.7 | 21.2 | 7.14 | 6.13 | 2.05 | . 64 | 770.8 |
| 3717/2 | . 236 | . 174 | 30.74 | 35.77 | 4NA | 177NA | 923na | 15.42 | 19.24 | 19:49 | 7.20 | 6.22 | 1.93 | . 17 | 528.7 |
| $3717 / 4$ | . 227 | . 164 | 31.73 | 36.87 | 8NA | 308NA | $4.3 \mu \mathrm{~A}$ | 15.72 | 19.63 | 20.0 | 2.20 | 6.05 | 1.72 | . 12 | 579 |
| 3717/5 | . 220 | . 170 | 30.63 | 35.45 | 3NA | 62NA | 468Na | 15.33 | 19.02 | 19.46 | 6.74 | 6.03 | 1.77 | SHORT | 770.5 |
| 3717/6 | . 187 | . 187 | 33.48 | 34.79 | 3NA | 1583na | 58Na | 16.72 | 20.9 | 21.3 | 6.22 | 6.51 | 1.79 | SHORT | 196.35 |
| 3717/7 | . 220 | . 195 | 30.85 | 33.914 | 59nA | 106na | 343na | 15.44 | 19.22 | 19.46 | 6.79 | 6.61 | 2.09 | POWER <br> $<.1$ | 842.6 |
| 3717/8 | . 213 | . 175 | 33.80 | 36.65 | 2NA | 373NA | 1.7MA | 16.68 | 21.2 | 21.5 | 7.20 | 6.41 | 1.95 | NA | 411.65 |
| 3717/9 | . 224 | . 169 | 29.54 | 35.01 | INA | 19na | 757 ${ }^{\text {a }}$ | 15.44 | 19.34 | 19.83 | 6.62 | 6.08 | 2.15 | . 30 | 554.8 |
| 3717/10 | . 215 | . 158 | 32.71 | 37.96 | 2NA | 1220na | 641na | 16.02 | 20.2 | 20.4 | 7.03 | 6.00 | 1.95 | . 59 | 770.6 |
| $3717 / 11$ | . 214 | . 157 | 34.13 | 39.17 | 3NA | 37Na | 856na | 16.45 | 20.6 | 21.5 | 7.30 | 6.15 - | 1.97 | . 25 | 459.45 |
| 3717/12 | . 210 | . 205 | 33.70 | 33.59 | 5NA | 44NA | 65NA | 16.29 | 20.7 | 20.7 | 7.08 | 6.89 | 2.07 | NA | 29.9 |
| $3717 / 13$ | . 213 | . 148 | 31.40 | 36.98 | 18NA | 185 | 871NA | 15.53 | 19.78 | 20.4 | 6.69 | 5.47 | 1.80 | . 63 | 379.1 |
| 3717/14 | . 217 | . 184 | 30.52 | 33.37 | 96NA | 216NA | 722fa | 15.49 | 19.35 | 19.49 | 6.62 | 6.14 | 2.13 | NA | 411.6 |
| 3717/15 | . 202 | . 148 | 32.38 | 37.20 | 8NA | 30na | 646NA | 16.16 | 20.3 | 20.7 | 6.54 | 5.51 | 1.69 | . 12 | 579.15 |
| 3717/16 | . 217 | . 194 | 33.04 | 32.27 | 2nA | 68Na | NA | 16.02 | 20.5 | 20.6 | 7.17 | 6.26 | 2.07 | NA | 100.55 |
| 3717/44 | . 221 | . 212 | 33.59 | 34.24 | $1 N A$ | 85NA | 808NA | 16.12 | 20.5 | 20.7 | 7.42 | 7.26 | 2.20 | NA | 100.55 |
| 3717/39 | . 200 | . 121 | 33.80. | 39.49 | 6NA | 293na | 1006 NA | 16.49 | 21.1 | 21.8 | 6.76 | 4.78 | 1.40 | Power | 220.35 |
| 3717/40 | . 176 | . 140 | 33.37 | 37.63 | INA | 21NA | 122nA | 16.85 | 21.3 | 21.4 | 5.87 | 5.27 | 1.51 | cower | 842.3 |
| 3717/52 | . 201 | . 159 | 34.13 | 39.17 | $4 N A$ | 160NA | 346na | 16.85 | 21.3 | 21.7 | 6.86 | 6.23 | 1.38 | OPEN | 770.4 |
| 3717/53 | . 211 | . 216 | 32.27 | 31.84 | 1 NA | 17NA | 24NA | 15.96 | 19.85 | 20.0 | 6.81 | 6.88 | 1.82 | NA | 5.95 |

### 5.5 Low Temperature Test Results



## GROWN JUNCTION

|  | Early Failures | W/O Early Failures |
| :---: | :---: | :---: |
| Number of Devices (N) : | 20 | 18 |
| Standard Deviation ( $\sigma$ ) : | 1.1 | 0.65 |
| Median Time To Failure ( $\tau_{M}$ ) | 317 Hrs. | 424 Hrs. |
| D'Agostino Test <br> (Valid/Failed) | Failed | Valid |

OBSERVATIONS: The Grown-Junction, $N=20$ sample is not lognormal, therefore, on the arrhenius plot, the point plotted for grown-junction low temperature, $N=20$ is not valid and cannot be used to determine activation energy.


| DEVICE S/N | $T_{\text {I }}$ (HRS.) | $X_{1}=\mathrm{LNT} \mathrm{T}_{1}$ | $\begin{aligned} & \text { CUMULATIVE }=\frac{2 \mathrm{I}-1}{2 \mathrm{~N}} \times 100 \% \\ & \% \text { FAILURES } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 1562B | 29.05 | 3.369 | 2.5 |
| 1565B | 45.65 | 3.821 | 7.5 |
| 15976 | 84.2 | 4.433 | 12.5 |
| 1553B | 84.3 | 4.434 | 17.5 |
| 1563B | 95.6 | 4.560 - | 22.5 |
| 1591G | 165.5 | 5.109 | 27.5 |
| 1582G | 170.5 | 5.139 | 32.5 |
| 1500B | 191.4 | 5.254 | 37.5 |
| 1555B | 191.4 | -5.254 | 42.5 |
| 1579G | 191.6 | 5.255 | 47.5 |
| 1588G | 218.8 | 5.388 | 52.5 |
| 1580G | 273.0 | 5.609 | 57.5 |
| 1559B | 285.0 | 5.652 | 62.5 |
| 1586G | 287.35 | 5.661 | 67.5 |
| 1589G | 287.4 | 5.661 | 72.5 |
| 1499B | 336.6 | 5.819 | 77.5 |
| 1497B | 356.05 | 5.875 | 82.5 |
| 1552B | 373.2 | 5.922 | 87.5 |
| 1549B | 435.65 | 6.077 | 92.5 |
| 1581G | 435.7 | 6.077 | 97.5 |

$$
N=20
$$

FIGURE 53.

VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{aligned}
\text { SS=SUM OF SQUARES } & & T=\left(1-\frac{N+1}{2}\right) x_{I} \\
=\varepsilon x_{I}^{2}-\frac{\left(\varepsilon x_{I}\right)^{2}}{N} & 1 & =\text { SEQUENTIAL RANK } \\
N & & =\text { NUMBER OF DEVICES }
\end{aligned}
$$

$$
N=20
$$

$$
D_{\text {DATA }}=\frac{\sum T_{1}}{\sqrt{N^{3} S S}}=0.2690
$$

AT $90 \%$ CONFIDENCE, $N=20$ :

$$
\begin{aligned}
& D_{\text {MIN }}^{*}=0.2657 \quad D_{\text {MAX }}^{*}=0.2857 \\
& D_{\text {MIN }}^{*} \leq D_{\text {DATA }} \leq D_{\text {MAX }}^{*}
\end{aligned}
$$

THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.
*ZAR. J.H. 1974 BIOSTATISTICAL ANALYSIS. PRENTICE - HALL; INC. N.J. PP83-84. 504.


| DEVICE S/N | $T_{\text {I }}$ (HRS.) |  | $\begin{aligned} & \text { CUMULATIVE } \\ & \% \text { FAILURES }=\frac{2 \mathrm{I}-1}{2 \mathrm{~N}} \times 100 \% \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 1'5976 | 84.2 | 4.433 | 2.8 |
| 1553B | 84.3 | 4.434 | 8.3 |
| 1563B | 95.6 | 4.560 | 13.9 |
| 15916 | 165.5 | 5.109 | 19.4 |
| 1582G | 170.5 | 5.139 | 25.0 |
| 1500B | 191.4 | 5.254 | 30.6 |
| 1555B | 191.4 | 5.254 | 36.1 |
| 1579G | 191.6 | 5.255 | 41.7 |
| 1588G | 218.8 | 5.388 | 47.2 |
| 1580G | 273.0 | 5.609 | 52.8 |
| 1559B | 285.0 | 5.652 | 58.3 |
| 15866 | 287.35 | 5.661 | 63.9 |
| 1589G | 287.4 | 5.661 | 69.4 |
| 1499B | 336.6 | 5.819 | 75.0 |
| 1497B | 356.05 | 5.875 | 80.6 |
| 1552B | 373.2 | 5.992 | 86.1 |
| 1549G | 435.65 | 6.077 | 91.7 |
| 15816 | 435.7 | 6.077 | 97.2 |

FIGURE 56.

## VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{aligned}
& \text { SS=SUM OF SQUARES } \\
& =\varepsilon x_{I}^{2}-\frac{\left(\varepsilon x_{I}\right)^{2}}{N} \\
& T=\left(1-\frac{N+1}{2}\right) x_{1} \\
& 1=\text { SEQUENTIAL RANK } \\
& N=\text { NUMBER OF DEVICES } \\
& N=18 \\
& D_{\text {DATA }}=\frac{\sum T_{I}}{\sqrt{N^{3} S S}}=0.2775 \\
& \text { AT 90\% CONFIDENCE, } N=18 \text { : } \\
& D^{*}{ }_{\text {MIN }}=0.2646 \quad D^{*}{ }_{\text {MAX }}=0.2855 \\
& D_{\text {MIN }} \leq D_{\text {DATA }} \leq D_{\text {MAX }} \\
& \text { THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID. }
\end{aligned}
$$

*ZAR, J.H. 1974 BLOSTATISTICAL ANALYSIS. PRENTICE - HALLe INC. N.J. PP83-84. 504.


| DEVICE S/N | $T_{1}$ (HRS.) | $X_{\text {I }}=\mathrm{LNT}_{\mathrm{I}}$ | $\begin{aligned} & \text { CUMULATIVE } \\ & \% \text { FAILURES } \end{aligned}=\frac{2 \mathrm{I}-1}{2 \mathrm{~N}} \times 100 \%$ |
| :---: | :---: | :---: | :---: |
| ' 53 | 13.8 | 2.625 | 2.5 |
| 12 | 39.8 | 3.684 | 7.5 |
| 44 | 121.2 | 4.797 | 12.5 |
| 16 | 121.45 | 4.800 | 17.5 |
| 39 | 167.2 | 5.119 | 22.5 |
| 6 | 207.35 | 5.334 | 27.5 |
| 11 | 334.5 | 5.813 | 32.5 |
| 13 | 334.6 | 5.813 | 37.5 |
| 8 | 420.8 | 6.042 | 42.5 |
| 14 | 428.0 | 6.059 | 47.5 |
| 2 | 523.1 | 6.260 | 52.5 |
| 4 | 525.35 | ¢. 264 | 57.5 |
| 15 | 548.85 | 6.308 | 62.5 |
| 9 | 556.5 | 6.322 | 57.5 |
| 10 | 693.2 | 6.541 | 72.5 |
| 1 | 740.7 | 6.608 | 77.5 |
| 5 | 781.15 | 6.661 | 82.5 |
| 52 | 781.3 | 6.661 | 87.5 |
| 7 | 844.15 | 6.738 | 92.5 |
| 40 | 844.2 | 5.738 | 97.5 |

$$
N=20
$$

FIGURE 59.

VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{array}{rlrl}
\text { SS=SUM OF SQUARES } & & T & =\left(1-\frac{N+1}{2}\right) x_{I} \\
=\varepsilon x_{I}^{2}-\frac{\left(\varepsilon x_{I}\right)^{2}}{N} & I & =\text { SEQUENTIAL RANK } \\
& N & =\text { NUMBER OF DEVICES }
\end{array}
$$

$$
N=20
$$

$D_{\text {DATA }}=\frac{\Sigma T_{1}}{\sqrt{N^{3} S S}}=0.2536$

AT 90\% CONFIDENCE, $N=20$ :

$$
D_{M I N}^{*}=0.2657 \quad D_{\text {MAX }}^{*}=0.2857
$$

D DATA IS NOT BETWEEN $D^{*}$ min AND D*MAX.

THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS NOT VALID.
*ZAR. J.H. 1974 BIOSTATISTICAL ANALYSIS. PRENTICE - HALL. INC. N.J. PP83-84, 504.


| DEVICE ${ }^{-} / \mathrm{N}$ | $T_{1}$ (HRS.) | $X_{\text {I }}=L N T T_{1}$ | $\begin{aligned} & \text { CUMULATIVE } \\ & \% \text { FAILURES } \end{aligned}=\frac{2 I-1}{2 N} \times 100 \%$ |
| :---: | :---: | :---: | :---: |
| 44 | 121.2 | 4.797 | 2.8 |
| 16 | 121.45 | 4.800 | 8.3 |
| 39 | 167.2 | 5.119 | 13.9 |
| 6 | 207.35 | 5.334 | 19.4 |
| 11 | 334.5 | 5.813 | 25.0 |
| 13 | 334.6 | 5.813 | 30.55 |
| 8 | 420.8 | 6.042 | 36.11 |
| 14 | 428.0 | 6.059 | 41.7 |
| 2 | 523.1 | 6.260 | 47.2 |
| 4 | 525.35 | 6.264 | 52.8 |
| 15 | 548.85 | 6.308 | 58.3 |
| 9 | 556.5 | 6.322 | 63.9 |
| 10 | 693.2 | 6.541 | 69.4 |
| 1 | 740.7 | 6.608 | 75.0 |
| 5 | 781.15 | 6.661 | 80.6 |
| 52 | 781.3 | 6.661 | 86.1 |
| 7 | 844.15 | 6.738 | 91.7 |
| 19 | 844.2 | 6.738 | 97.2 |

$$
N=18
$$

FIGURE 62.

VALIDATION BY D'AGOSTINO'S TEST*

$$
D=\frac{\varepsilon T_{1}}{\sqrt{N^{3} S S}}
$$

WHERE,

$$
\begin{aligned}
& \text { SS=SUM OF SQUARES } \\
= & \varepsilon x_{I}^{2}-\frac{\left(\varepsilon x_{I}\right)^{2}}{N}
\end{aligned}
$$

$$
T=\left(I-\frac{N+I}{2}\right) x_{I}
$$

$$
1=\text { SEQUENTIAL RANK }
$$

$$
N=\text { NUMBER OF DEVICES }
$$

$$
N=18
$$

$D_{\text {DATA }}=\frac{\sum T_{1}}{\sqrt{N^{3} S S}}=0.2730$

AT 90\% CONFIDENCE, $N=18$ :

$$
\begin{aligned}
& D_{\text {MIN }}^{*}=0.2646 \quad D_{\text {MAX }}=0.2855 \\
& D_{\text {MIN }}^{*} \leq D_{\text {DATA }} \leq D_{\text {MAX }}^{*}
\end{aligned}
$$

THEREFORE, THE ASSUMPTION OF LOGNORMALITY IS VALID.
*ZAR. J.H. 1974 BIOSTATISTICAL ANALYSIS. PRENTICE - HALL, INC. N.J. PP83-84. 504.

## V. DATA AND FAILURE ANALYSIS

### 1.0 Arrhenius Dependence

The small number of devices tested and the rather insignificant number identified as early failures, required the development of a different approach in determining the early failure activation energy than the method used in reporting life data ${ }^{8}$ when a large test population ( $N=357$ ) is available. The method developed for the identification of a criteria to define early failure, resulting from a small test population, is described in Appendix 'A'.

Furthermore, a statistical analysis of the obtained life test data was performed, providing refined operational lifetime projections. The resulting data is presented in this section, whereby the analysis is shown in Appendix 'B'.

The Arrhenius dependence expression,

$$
\ln \tau_{M}=\ln \tau_{0}+E a / K T
$$

was used to analyze the life-test data in Appendix ' $B$ '. The results of the linear regression and confidence interval determination are summarized here and the refined Arrhenius reaction rate plots are shown. The refined Arrhenius data is somewhat different from the preliminary Arrhenius reported in November, 1983, since the early failure definition was somewhat arbitrary.

The sequence of the data shown is as follows:
A. Summary Data of both types of Diodes

## B. Schottky Barrier

- Diode Identification and failure times for the three test temperatures.
- Combined Lifetimes vs. the inverse of the test temperatures plot with early failures defined according to 'Appendix A', which are below the range of the main population.
- Combined Diode Identification and failure times with early failures removed.
- Combined Log-Normal Plot with early failures removed.
- Final Arrhenius (Regression) Line Plot

The above sequence is repeated for the grown junction diodes.

GROWN JUNCTION
2,111,865 HRS.
397,630 HRS.

289,485 HRS.

पर्N:
COMMUNICATIONS
high temperature

$$
\begin{gathered}
\left.T_{H}=345^{\circ} \mathrm{C}\right) \\
\mathrm{N}=20
\end{gathered}
$$

DEVICE $S / N T_{\text {I }}$ (HRS.)

| l238G | 4.55 | $1396 B$ | 0 | $1562 B$ | 29.05 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1229G | 11.1 | $1429 B$ | 0 | $1565 B$ | 45.65 |
| 1116B | 12.8 | $1302 B$ | 2.25 | $1597 G$ | 84.2 |
| 680G | 13.6 | $1397 B$ | 8.55 | $1553 B$ | 84.3 |
| 668G | 22.25 | $1310 G$ | 44.75 | $1563 B$ | 95.6 |
| 362D | 24.5 | $1382 B$ | 46.1 | $1591 G$ | 165.5 |
| 366D | 25.8 | $1428 B$ | 60.5 | $1582 G$ | 170.5 |
| 685G | 32.8 | $1307 B$ | 65.2 | $1500 B$ | 191.4 |
| 1231G | 38.5 | $1318 G$ | 81.6 | $1555 B$ | 191.4 |
| 514G | 44.8 | $1303 B$ | 87.7 | $1579 G$ | 191.6 |
| 1188G | 45.6 | $1300 B$ | 93.2 | $1588 G$ | 218.8 |
| 1106B | 46.1 | $1392 B$ | 93.4 | $1580 G$ | 273.0 |
| 1180G | 48.8 | $1301 B$ | 105.2 | $1559 B$ | 285.0 |
| 470G | 48.8 | $1314 G$ | 114.0 | $1586 G$ | 287.35 |
| 1223G | 55.6 | $1317 G$ | 122.75 | $1589 G$ | 287.4 |
| 1220G | 65.8 | $1430 B$ | 147.2 | $1499 B$ | 336.6 |
| 1254M | 70.7 | $1316 G$ | 159.15 | $1497 B$ | 356.05 |
| 1237G | 80.2 | $1385 B$ | 189.8 | $1552 B$ | 373.2 |
| 1264M | 80.7 | $1389 B$ | 243.2 | $1549 B$ | 435.65 |
| 1177G | 147.8 | $1313 G$ | 262.3 | $1581 G$ | 435.7 |

FIGURE 65.

MID. TEMPERATURE
$\left(T_{M}=321^{\circ} \mathrm{C}\right)$
$N=20$

DEVICE $S / N T_{I}$ (HRS.)

1302B
1397B
1310G
1382B
1428B
1307B
1318G
1303B
1300B
1392B
1301B
13146
1317G
1430B
1316G
1385B
1389B
1313G

LOW TEMPERATURE

$$
\begin{gathered}
\left(T_{L}=299^{\circ} \mathrm{C}\right) \\
N=20
\end{gathered}
$$

DEVICE $S / N T_{\text {I }}$ (HRS.)

1580G 273.0

1589G 287.4
$1499 B \quad 336.6$
1497B $\quad 356.05$
1552B $\quad 373.2$
1549B 435.65
$1581 G \quad 435.7$

ILLUSTRATION OF INDIVIDUAL DEVICE LIFETIME Vg. ACCELERATED TEST TEMPERATURE BEFORE DETERMINATVON OF EARLY FAILURES. (NDTE: FAILURE TIMES LESS THAN 1 HOUR ARE NOT SHOWN)

SCHOTTKY-BARRIER IMPATTS:GODIDDES TESTED $1,000,000$

EARLY FAILURES REMOVED

HIGH TEMPERATURE

$$
\left(T_{H}=345^{\circ} \mathrm{C}\right)
$$

$N=19$

DEVICE $S / N \quad T_{I}$ (HRS.)

| l229G | 11.1 | $1310 G$ | 44.75 | $1597 G$ | 84.2 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1116B | 12.8 | $1382 B$ | 46.1 | $1553 B$ | 84.3 |
| 680G | 13.6 | $1428 B$ | 60.5 | $1563 B$ | 95.6 |
| 668G | 22.25 | $1307 B$ | 65.2 | $1591 G$ | 165.5 |
| 362D | 24.5 | $13.18 G$ | 81.6 | $1582 G$ | 170.5 |
| 366D | 25.8 | $1303 B$ | 87.7 | $1500 B$ | 191.4 |
| 685G | 32.8 | $1300 B$ | 93.2 | $1555 B$ | 191.4 |
| 1231G | 38.5 | $1392 B$ | 93.4 | $1579 G$ | 191.6 |
| 514G | 44.8 | $1301 B$ | 105.2 | $1588 G$ | 218.8 |
| 1188G | 45.6 | $1314 G$ | 114.0 | $1580 G$ | 273.0 |
| 1106B | 46.1 | $1317 G$ | 122.75 | $1559 B$ | 285.0 |
| 1180G | 48.8 | $1430 B$ | 147.2 | $1586 G$ | 287.35 |
| 470G | 48.8 | $1316 G$ | 159.15 | $1589 G$ | 287.4 |
| 1223G | 55.6 | $1385 B$ | 189.8 | $1499 B$ | 336.6 |
| 1220G | 65.8 | $1389 B$ | 243.2 | $1497 B$ | 356.05 |
| 1254M | 70.7 | $1313 G$ | 262.3 | $1552 B$ | 373.2 |
| 1237G | 80.2 |  |  | $1549 B$ | 435.65 |
| 1264M | 80.7 |  |  | $1581 G$ | 435.7 |

LOW TEMPERATURE
( $T_{L}=299^{\circ} \mathrm{C}$ )
$N=18$

$$
\begin{gathered}
\left(\mathrm{T}_{\mathrm{M}}=321^{\circ} \mathrm{C}\right) \\
\mathrm{N}=16
\end{gathered}
$$

DEVICE $S / N T_{\text {I }}$ (HRS.)
44.75

15976
84.3

DEVICE $S / N T_{I}$ (HRS.) 191.4 191.6 218.8 273.0 285.0 287.35 287.4 336.6 356.05 . 435.7

$$
N_{T}=53
$$

EARLY FAILURES REMDVED


FIGURE 68. $\operatorname{Ln}$ (LIFETIME)

## ARRHENIUS (REGRESSION) LINE PLOT

SCHOTTKY-BARRIER IMPATTS


HIGH TEMPERATURE

$$
\begin{gathered}
\left(T_{H}=340^{\circ} \mathrm{C}\right) \\
N=20
\end{gathered}
$$

MID. TEMPERATURE

$$
\begin{gathered}
\left(T_{M}=321^{\circ} \mathrm{C}\right) \\
N=20
\end{gathered}
$$

DEVICE $S / N \quad T_{I}$ (HRS.) DEVICE $S / N \quad T_{I}$ (HRS)

| 19 | 0 | 25 | 46.15 | 53 | 13.8 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 35 | 0 | 18 | 46.65 | 12 | 39.8 |
| 36 | 0 | 27 | 72.7 | 44 | 121.2 |
| 8 | 0 | 21 | 94.55 | 16 | 121.45 |
| 31 | 0.5 | 22 | 94.7 | 39 | 167.2 |
| 37 | 1.0 | 35 | 103.05 | 6 | 207.35 |
| 17 | 2.5 | 34 | 106.5 | 11 | 334.5 |
| 33 | 12.8 | 28 | 158.95 | 13 | 334.6 |
| 1 | 12.9 | 50 | 161.7 | 8 | 420.8 |
| 32 | 16.05 | 48 | 167.55 | 14 | 428.0 |
| 18 | 20.3 | 55 | 275.45 | 2 | 523.1 |
| 7 | 35.2 | 33 | 334.0 | 4 | 525.35 |
| 3 | 47.75 | 41 | 369.0 | 15 | 548.85 |
| 16 | 48.6 | 47 | 384.4 | 9 | 556.5 |
| 24 | 48.85 | 42 | 389.9 | 10 | 693.2 |
| 17 | 49.0 | 36 | 488.7 | 1 | 740.7 |
| 32 | 110.2 | 31 | 533.3 | 5 | 781.15 |
| 18 | 110.65 | 32 | 623.7 | 52 | 781.3 |
| 4 | 201.75 | 30 | 695.9 | 7 | 844.15 |
| 22 | 202.0 | 37 | 696.9 | 19 | 844.2 |

LOW TEMPERATURE

$$
\begin{gathered}
\left(T_{L}=304^{\circ} \mathrm{C}\right) \\
N=20
\end{gathered}
$$

DEVICE $S / N \quad T_{I}$ (HRS.).

ILLUSTRATION OF INDIVIDUAL DEVICE LIFETIME Vs. ACCELERATED TEST TEMPERATURE BEFORE DETERMINATIDN OF EARLY FAILURES.
(NOTE: FAILURE TMES LESS THAN 1 HR ARE NOT SHONN),

GROWN-JUNCTIDN IMPATTS: $\cos$ DEVICES TESTED


FIGURE 71.

## EARLY FAILURES REMOVED

HIGH TEMPERATURE

$$
\begin{gathered}
\left(T_{H}=340^{\circ} \mathrm{C}\right) \\
N=13
\end{gathered}
$$

DEVICE S/N $T_{I}$ (HRS.).

| 33 | 12.8 | 25 | 46.15 | 44 | 121.2 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 12.9 | 18 | 46.65 | 16 | 121.45 |
| 32 | 16.05 | 27 | 72.7 | 39 | 167.2 |
| 18 | 20.3 | 21 | 94.55 | 6 | 207.35 |
| 7 | 35.2 | 22 | 94.7 | 11 | 334.5 |
| 3 | 47.75 | 35 | 103.05 | 13 | 334.6 |
| 16 | 48.6 | 34 | 106.5 | 8 | 420.8 |
| 24 | 48.85 | 28 | 158.95 | 14 | 428.0 |
| 17 | 49.0 | 50 | 161.7 | 2 | 523.1 |
| 32 | 110.2 | 48 | 167.55 | 4 | 525.35 |
| 18 | 110.65 | 55 | 275.45 | 15 | 548.85 |
| 4 | 201.75 | 33 | 334.0 | 9 | 556.5 |
| 22 | 202.0 | 41 | 369.0 | 10 | 693.2 |
|  |  | 47 | 384.4 | 1 | 740.7 |
|  |  | 42 | 389.9 | 5 | 781.15 |
|  |  | 36 | 488.7 | 52 | 781.3 |
|  |  | 31 | 533.3 | 7. | 844.15 |
|  |  | 32 | 623.7 | 19 | 844.2 |
|  |  | 30 | 695.9 |  |  |

MID. TEMPERATURE

$$
\begin{aligned}
\left(T_{M}\right. & \left.=321^{\circ} \mathrm{C}\right) \\
N & =20
\end{aligned}
$$

DEVICE $S / N \quad T_{I}$ (HRS.) DEVIEE $S / N \quad T_{I}$ (HRS.)

EARLY FAILURES ELIMINATED


## ARRHENIUS (REGRESSION) LINE PLOT



### 2.0 Summary of Failures

A summary of failures is presented here, together with an identification of failure mode for each of the IMPATT diodes. A subsequent failure analysis will address each of the failure modes with representative illustration of the ultimate failure mechanism.

## A. High Temperature Stress Test

## Failure Mode

Schottky Barrier
Grown Junction
Short 911
Open 0
1
Criteria
B, C or D 11
B. Medium Temperature Stress Test

Short 6
Open $0 \quad 2$
Criteria
B,C or D 14
14
C. Low Temperature Stress Test

Short $8 \quad 7$
Open $0 \quad 0$
Criteria
B,C or D 1213



気芫

 SCHOTTKY BARRIER DIODES



[^9]（117）


GROWN JUNCTION DIODES

SCHOTTKY BARRIER DIUDES



### 3.0 Initial and Final Thermal Data

The post test thermal resistance could only be measured on diodes with good I-V characteristic, a limitation of the method used as mentioned in a previous section (II-5.0). The degradation of Schottky barrier diodes, as anticipated, is more pronounced as compared to the grown junction diodes, consequently, more post test thermal data is available.

Both types of diodes show substantial and variable increases in thermal resistance, which resulted in either very poor or no RF performance (data in section IV - 3.0,4.0 and 5.0). Furthermore, the measured increases in thermal resistance, - and it appears safe to assume, that dicdes not measured experienced identical increases in thermal resistance -, ultimately subjected the diodes to higher than scheduled junction stress temperatures. Because of limited data and randomly distributed increases in thermal resistance and junction stress temperature, these effects were not considered in the statistical analysis. The random change in thermal resistance, not measurable during stress testing, did not correlate with the random change in $I_{i n}$ and $V_{i n}$ monitored during testing.




CURRENT VOLTAGE CHARACTERISTICS (I-V)
(120)
 FIGURE 79.



GROWN JUNCTION DIODES

| DIODE \# | $\left.{ }^{\circ} \mathrm{CN}\right)$ <br> THERMA G RESISTANCE |  | STRESSOTEMPERATURE |  |
| :---: | :---: | :---: | :---: | :---: |
|  | INITIAL | FINAL. | INITIAL | FINAL |
| 3664/17 | 22.6 | 36.9 | 339.9 | 336 |
| 3705/3 | 21.18 | 37.6 | 339.9 | 364.2 |
| 3705/17 | 25.58 | 42.5 | 340.8 | 423.4 |
| 3705/4 | 22.76 | 42.4 | 340.3 | 380.6 |
| 3705/32 | 24.26 | 40.8 | 339.6 | 368.6 |
|  |  |  |  | - |
| 3717/30 | 24.2 | 26.87 | 320.1 | 313.9 |
| 3717/32 | 22.9 | 35.66 | 320.6 | 356.2 |
| 3717/33 | 22.7 | 33.54 | 321 | 357.7 |
| 3717/35 | 21.5 | 23.9 | 321.1 | 309.1 |
| 3717/36 | 22.3 | 28.23 | 320.4 | 328.7 . |
| 3717/37 | 23.2 | 32.7 | 320.8 | 354.4 |
| 3717/48 | 22.7 | 29.9 | 320.7 | 332.5 |
|  |  |  |  |  |
| 3717/2 | 21.4 | 35 | 304.2 | 362.6 |
| $3717 / 4$ | 21.6 | 33 | 304.3 | 343.9 |
| $3717 / 5$ | 23.3 | 35.7 | 304 | 359.4 |
| 3717/6 | 25.4 | 31.3 i | 304 | 357.8 |
| $3717 / 7$ | 23.3 | 27.7 | 305 | 329.5 |
| 371719 | 22.4 | 34 | 303.7 | 351 |
| $3717 / 10$ | 22.1 | 34.8 | . 303.5 | 352.8 |
| 3717111 | 21.2 | 29.2 | 304 | 324.2 |
| 3717/13 | 23.5 | 33.6 | 304 | 325.7 |
| 3717/15 | 24.1 | 36.1 | 303.8 | 341 |
| 3717/39 | 23.3 | 46.1 | 304.5 | 359.5 |
| 3717/40 | 27.4 | 40.1 | 304.3 | 352.4 |
| 3717/52 | 22.9 | 31.9 | 304.5 | 343.7 |

SCHOTTKY BARRIER DIODES

| IDIODE \# | $\begin{aligned} & \text { THERMA RESISTANCE } \\ & \text { INITIAL } / \mathrm{W} \text { ) FINAL } \end{aligned}$ |  | $\begin{aligned} & \text { STRESS TEMPERATURE } \\ & \text { INTIALC FINAL } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 15498 | 31 | 37.77 | 299.2 | 338.5 |
| 15796 | 27.8 | 35.13 | 298.8 | 341.8 |
| 15816 | 32.8 | 39.42 | 299.1 | 336.6 |

### 4.0 Failure Mechanism and Analysis

### 4.1 Thermal/Electrical Stress Effects on GaAs Doping Profile

Reconstruction of both the L-H-L Schottky barrier and H-L grown junction profiles before and following accelerated stress testing revealed no significant profile changes. Thus, it can be concluded that none of the observed device failures are related to the insignificant changes of the GaAs doping profiles.
SCHOTTKY BARRIER AND GROWN JUNCTION DOPING PROFILE SUMMARY
(TYPICAL)

## 필



DATA VIA C-V MEASUREMENTS
PRE-TES
SCHOTTKY BARRIER

| SCHOTTKY BARRIER |  |
| :---: | :---: |
| PRETEST | POST TEST |
| 0.220 | 0.215 |
| $4 E 17$ | $4.2 E 17$ |
| $0.005 \mu M$ | $0.2 E 17 \mathrm{CM}^{-3}$ | $\begin{array}{cr}299 & 304 \\ 436 & 781 \\ \text { THE NOTED PROFILE CHANGES ARE NOT SIGNIFICANT IN } \\ \text { FIGURING IN THE DEVICE FAILURES. }\end{array}$

0.220 $4 E 17$
$0.005 \mu \mathrm{M}$




$\mathrm{L}-\mathrm{H}-\mathrm{L}$ PROFILE


## H-L PROFILE



FIGURE 83.

$\begin{array}{lll}\left.\text { TEST TEMPERATURE ( }{ }^{\circ} \mathrm{C}\right): & 299 \\ \text { TEST TIME } & \text { (HRS): } & 435.65\end{array}$


### 4.2 Open Circuit Failures

Out of all the diodes stress tested only three diodes failed due to an electrically open circuit. The three failed diodes are grown junction diodes procured from Varian Associates.

After removal from the test fixture, the diodes were electrically checked to confirm the open circuit failure (standard procedure for all tested diodes). External examination did not indicate any reasons for the failure. To examine the internal cavity the devices were carefully delidded. Microscopic viewing of the ribbon bonds to the IMPATT chip showed very shallow nearly undetectable thermo compression imprints. Subsequent attempts to move the contacting ribbon were successful. The ribbons of all three diodes were not bonded to the chips, causing the open circuit conditions.

Probing of the IMPATT chips indicated good I-V characteristics, which indicates an operational IMPATT device.

Therefore, improved bonding procedures, in conjunction with precap inspection and thermal cycling as per Mil-standards can eliminate these types of failures.

The following documentation of the external and internal visual inspection is representative of the type of examination all diodes were subjected to after accelerated aging.

## EXTERNAL VISUAL INSTPECTION OF FAILED IMPATT DIODE

COMMUNICATIONS

DIODE NO.: VSK9250AD Lot: 3664 S/N 37
TEST TIME: One Hour
FAILURE MODE: Electrically Open


## OBSERVATIONS

- No discolorations on package.
- Visible diode identificåtion.
- Top of package shows impressions caused during oscillator measurement.

- Complete solder flow between cap and package.
- Cap is slightly off center.

DIODE NO.: VSK9250AD Lot: 3664 S/N 37

## TEST TIME: One Hour

FAILURE MODE: Electrically Open


## OBSERVATIONS

- Partially delidded, Au/Sn solder is shown in cavity.

- Fully delidded, top ribbon of the cross ribbon used shows centered wedge shape bond impression.

- Flaky or curled up metal visible, introduce during delidding.
DIODE NO.: VSK9250AD Lot 3664 S/N 37


## TEST TIME: One Hour

## FAILURE MODE: Electrically Open



## OBSERVATIONS

- With ribbons easily removed, no thermocompression foot print is visible on $\mathrm{Au} / \mathrm{Ge}$ contact pad.

- Smooth barrier metal outlines pre-etch chip area.
- GaAs is evenly etched.
- Excessive, unattached and wrinkled barrier metal extending beyond the heatsink.

- Direct contact to contact pad shows good I-V characteristic.
- Failure due to poor ribbon to chip bond.

$$
\text { SCALE: Vertical } \begin{aligned}
& \text { l0んA/Div. } \\
& \text { lmA/Div. } \\
&
\end{aligned}
$$

### 4.3 Short Circuit Failures

All electrically shorted device failures, twenty three Schottky barrier and twenty three grown junction diodes (revised from previously reported short circuit failures, November 1983), were physically examined externally and internally following delidding. Prior to delidding, the diodes were confirmed as electrical shorts, which did not change after the ribbons were removed and the chips ehecked directly.

Microscopic examination clearly grouped the two types of diodes. Specifically, the Schottky barrier diodes did not visually indicate any reason for shorting. Conversly, every grown junction diode showed a discolored burn area, the obvious location where the electrical short occurred. Further study of the failures revealed and was confirmed via SEManalysis a singular failure mechanism of the Schottky barrier diodes and two failure mechanisms relating to the grown junction diodes.

It is apparent from the photos of the SEM-analysis, that the Schottky barrier failures are either surface and/or semi conductor material related, whereby the grown junction failures clearly indicate flaws introduced by chip processing and/or device fabrication.
A. SEM Analysis of Schottky Barrier Diodes

The SEM analysis of the Schottky barrier IMPATT diode shown here, is representative of all the electrically shorted Schottky barrier diodes.

Following the aforementioned external and internal inspections and with no burn marks visible, it was decided not to cross section the device. Instead, the analysis proceeded by chemically etching the GaAs chip from the substrate side towards the active
region in discrete steps allowing the detection of any potential causes of the short circuit failure relating either to the substrate active region or metal to semiconductor interface.

The first observation of a cyrstal defect appeared after etching for two minutes (photo a.). In addition, in the photo the partial removal of the GaAs reveals the smooth barrier metal (Pt) covered by the GaAs during stress testing. The destinct orange peel effect seen outside this area is addressed in detail in a later section. The wrinkled exposed barrier surface has been observed on every diode.

Close up examination of the suspect crystal defect via Scanning Electron Microscope (SEM) shows a highly reflective center of the obviously damaged area. (Photo b.) The high reflectivity of the area can generally be identified with high conductivity.

Continuous etching revealed a strangely chaped mesa or spike, roughly 3.75 microns high (Photo C.). The mesa height penetrated the active and drift region, causing the electrical short. The $X$-Ray spectrum analysis of the mesa identified only barrier surface elements, eliminating electromicration of the ohmic substrate contact.

Every shorted Schottky barrier diode indicated an identical failure mechanism.

The most probable cause, among numerous possibilities for this type of failure mechanism, is a surface or near surface crystal defect or epitaxial growth imperfection resulting in very high localized heating or 'hot spot', thus, accelerating electromigration of the barrier surface metal structure. Not to be ruled out is the development of a hot spot due to compositional reaction of the $\mathrm{Au} / \mathrm{Sn}$ bonding material.

Review of the pre test DC data identified these diodes with a somewhat unstable forward and reverse breakdown voltage at high current levels $(\geq 50 \mathrm{ma})$. Also, the leakage current was consistently higher than diodes which did not short during stress testing.

Consequently, this type of failure can be eliminated by limiting the range of acceptable device leakage current and observing the voltage breakdown behavior during a brief electrical stressing, which follows an effective high temperature reverse bias burn-in.

DIODE NO.: 1317G
TEST TIME: 122.75hrs.
FAILURE MODE: $\qquad$

STRESS TEST TEMPERATURE: $321^{\circ} \mathrm{C}$ ASSEMBLY FABRICATION: LNR SchottkyBarrier Au/Sn Solder Bonded

a) $(400 \mathrm{X})$


## b)

a) Top view of an opened IMPATT diode with the ohmic contact and ribbon removed shows suspect area of electrical short following 120 seconds of chemical etching.
b) Close up view of suspect area clearly shows crystal damage. Light area is indicative of conductive material.

DIODE NO.: 1317G
TEST TIME: 122.75 hrs .
FAILURE MODE: Electrical Short

STRESS TEST TEMPERATURE: $321^{\circ} \mathrm{C}$
ASSEMBLY FABRICATION: LNR SchottkyBarrier Au/Sn Solder Bonded

c) SEM photographs give the indication that the obstruction is possibly erupting up from the Pt. barrier metal. Continuous etching of suspect area left an $\sim 3.75$ um high mesa. X-Ray spectrum analysis of the mesa confirms electromicration of barrier metal structure.


〒PIGITI

Multiple peaks are indicative of the different energy levels associated with the various elements found in the mesa like structure.

## B. SEM Analysis of Grown Junction Failures

Every shorted grown junction diode was identified with one of the herein described failure mechanisms, which is related to either chip processing or device assembly. Internal visual inspection showed discoloration due to excessive heat on every diode (Photo a.) examined.

The type of failure mechanism shown in Photo C. clearly demonstrates some form of eruption of the barrier metal (Pt.) bridging the active area, causing the diode to short. Excessive and instantaneous heat melted the GaAs and ohmic metallization. It is conceivable, that entrapped gas and/or fluid during the electroplating of the heatsink was superheated, resulting in the blister formation.

Refinement of the plating process would be a first step towards eliminating this failure mechanism.

DIODE NO.: $\frac{\mathrm{S} / \mathrm{N} 50}{102.9 \mathrm{hrs} .}$
FAILURE MODE: Electrical Short

STRESS TEST TEMPERATURE: $321^{\circ} \mathrm{C}$
ASSEMBLY FABRICATION: Varian GrownJunction $\mathrm{Au} / \mathrm{Sn}$ Solder Bonded Chip T.C. Bonded Ribbon

a) (200x)

b)
a) Shown is the hexagon heatsink with the GaAs chip centrally located. Just below the GaAs chip the discolored suspect burn area is visible.
b) Extensive damage on the substrate surface near the ohmic contact in the upper left corner is apparently due to electric arcing.


c)

d)
C) High magnification of the damaged areashows a mesa or blister formation of the Pt. metal bridging the active layer (dark region) causing the electrical short.
d) Close up view shows actual rupture of the platinum.

The second type of failure mechanism identified with the shorted grown junction diodes is mechanical damage to the GaAs apparently introduced while soldering the IMPATT chip into the diode package or during thermo compression bonding the ribbons to the substrate side of the chip. From photo a. it appears as if the IMPATT chip is cracked, however, further investigation and chemically etching the chip as described previously did not reveal any evidence of cracking through the center of the chip connecting the two damaged areas. However, it was established that the direction of the contact ribbon was in line with these damaged areas. The X-Ray photo of the internal cavity of the above diode does not indicate any abnormality of the ribbon shape or position.

| DIODE NO.: S/N 27 | STRESS TEST TEMPERAT |  | $321^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: |
| TEST TIME: 80.85hrs. | ASSEMBLY FABRICATION | : | Varian Grown- |
| FAILURE MODE: Electrical Short |  |  | Junction Au/Sn Solder Bonded |
|  |  |  | Chip T.C. |
|  |  |  | Bonded Ribbon |


a) Top view of the IMPATT diode shows the GaAs chip on top of the Pt and subsequent metal structure. Centered on the rounded GaAs chip is the $\mathrm{Au} / \mathrm{Ge}$ ohmic contact to which the ribbon was bonded. Damaged areas on the outer edges of the GaAs are suspected to be device assembly related. Electromigration of the contact metal along the damaged area ultimately caused the device to electrically fail. Detached particles were introduced during the failure analysis.

DIODE NO.: S/N 27
TEST TIME: 80.85 hrs .

STRESS TEST TEMPERATURE: $321^{\circ} \mathrm{C}$
ASSEMBLY FABRICATION : Varian GrownJunction $\mathrm{Au} / \mathrm{Sn}$ Solder Bonded Chip T.C. Bonded Ribbon

b)

c)
b) High magnification of the cracked area allows a partial view of the smooth active layer. Also very visible is the Pt. contact metal in the upper left side of the photo.
c) High magnification of the second damaged area exhibits electromigration from the ohmic contact, through the GaAs substrate to the Pt. metal contact. Note the extensive damage to the GaAs as the result of localized heating.

### 4.4 Failure due to Degradation

Both types of diodes (summary of failures) exhibited the greatest percentage of failures as the result of degradation. The degradation appears to be quite random, whereby the monitored parameters did not establish a clear trend and did not reoccur as identical changes during the various stress test conditions. However, those diodes which retained good I-V characteristics to enable post stress test thermal resistance measurements clearly showed, a substantial increase in thermal resistance on nearly all diodes. Thus, the dominant changes in thermal resistnace caused substantial increases in junction temperature during stress testing (junction temperature vs time) and conceivably activated premature failure modes, obscuring lesser potential failure modes and parametric trends.

Expermiental results established the $\mathrm{Au} / \mathrm{Sn}$ solder bond (interface) thermally and electrically unstable. The exact physics of this thermal instability is not known at this time and requires further investigation. Experimental diodes on the other hand, with the chip to package solder bond replaced by a thermo compression bond, demonstrated substantial improvements in the thermal stability, trends and lifetimes (nearly twice that of $\mathrm{Au} /$ Sn bonded diodes).

In most cases, degradation of IMPATT diodes will ultimately result in electrical shorts. The slow changes observed during stress testing with this type of failure mode could be attributed to many different mechanisms. However, in general these mechanism are usually identified with reactions or diffusions between both the barrier and ohmic metals and the GaAs. Moreover, the process is well understood and new techniques developed to optimize the metallization of GaAs IMPATT material have demonstrated superior thermal and electrical stability. Experiments, carried
out at LNR have confirmed the outstanding results reported. (3)

The failure analysis of degradation failures substantiated experimental findings and observations during the reliablity assessment study. Two major observations, changes on the surface of the barrier metal and substantial thermal resistance increase have been related to compositional changes of the $\mathrm{Au}_{80} \angle \mathrm{Sn}_{20}$ solder bonds used for the assembly of the IMPATT diodes.

## A. Experimental Rēsults

Specific experiments addressing degradation as a function of:

- thermal
- electrical
- thermal electrical
effects on IMPATT chips and diodes fabricated in one case with the eutectic $\mathrm{Au} / \mathrm{Sn}$ solder and the other case with TC-bonding, established, without any doubt, the superior thermal
and electrical stability of $T C$ bonded devices. In all experimental cases grown junction diodes were used (fabricated at LNR).

High temperature storage of IMPATT diodes at temperatures ranging from $150^{\circ} \mathrm{C}$ to $270^{\circ} \mathrm{C}$ demonstrated initial degradation of RF-power output and thermal resistance at package temperatures as low as $180^{\circ} \mathrm{C}$. This information was used in limiting the maximum base plate temperature during stress testing to $150^{\circ} \mathrm{C}$. Furthermore, minute changes in the surface topology of exposed Schottky barrier metallization not covered by the GaAs were observed at $200^{\circ} \mathrm{C}$.

Subjecting the experimental 20 GHz GaAs IMPATT diodes to RF pulse stressing, the results again clearly established the TC bonded devices as superior devices.

| BOND | PULSE WIDTH |
| :--- | :---: |
| $\mathrm{Au} / \mathrm{Sn}$ | 4 microseconds max. |

TC >l0 microseconds max.

The magnitude of the input current and voltages were identical.

Finally the results of brief RF stressing (C.W.) shown here, again verify the thermal and electrical stability of the TC bonded diodes.

By keeping the junction temperature the same, three different baseplate (storage) temperatures were selected to generate three destinct stress conditions. Three groups
of devices were subjected to the following stress variations:

- high thermal - low electrical
- low thermal - high electrical
- ~medium thermal - ~medium electrical

The Au/Sn bonded IMPATTs were subjected to the high - low stress
 medium levels. The grouping of the stress conditions was utilized to define the corresponding effects on the performance of the diodes, specifically the thermal resistance.

The tabulated results shown here, clearly demonstrate the substantial degradation in $R F$ power output and thermal resistance identified with the high thermal stress device group. Degradation is still evident with the high electrical stress diode group, however the degradation is greatly reduced.

Conversely, the TC bonded devices not only remained unchanged and stable, but the initial, pre stress thermal resistance is also about 15 percent lower.

Thus, the thermocompression bonded IMPATT diode has proven to be much superior to the gold-tin soldered device.

The above experimental results were essential to the failure analysis of degraded GaAs IMPATT diodes and supported the findings that, indeed, the $A u / S n$ eutectic solder is an unstable compound, not suitable for high temperature junction devices, and degrades device performance at relative low storage temperatures.

The following SEM-Analysis offers further evidence of undesirable effects arising from the continuous reaction of the gold-tin as a function of temperature.


- MEDIUM THERMAL AND ELECTRICAL STRESS

| INITIL |  |  |  |  | 1.44 | 14.7 | 19.73 | 20.5 | TC |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TEST \#1 | 8.0 | 105 | 263. | 1 | 1.26 | 12.9 | 19.61 | 20.9 | TC |
| \#2 | 7.2 | 160 | 310.5 | 1 | 1.59 | 16.1 | 19.84 | 20.1 | TC |
| \# | 6.72 | 215 | 350.0 | 20 | 1.53 | 13.8 | 19.84 | 20.6 | TC |
| \# | 7.20 | 152 | 310.3 | 15 | 1.46 | 14.8 | 19.78 | 20.5 | TC |
| \#S | 7.18 | 163 | 310.9 | 5 |  |  |  | 20.5 | TC |

## B. SEM Analysis of Degradation Failures

The following series of SEM photos dramatically illustrate the profound change of the barrier surface morphology of the gold/tin bonded IMPATT diodes. The degree of surface distor tion is a function of stress +ime and temperature. It was also determined later, that the Varian Associates diodes utilize heatsink metal other than gold and employ nickel as a diffussion barrier, which reduced the $A u / S n$ thermal effect at the barrier surface, but did not eliminate it.

DIODE NO.: 1237 G
TEST TIME: 72.8 hrs .

STRESS TEST TEMPERATURE: $345^{\circ} \mathrm{C}$
ASSEMBLY FABRICATION : LNR SchottkyBarrier Au/Sn Solder Bonded

x200
$\mathrm{Au} / \mathrm{Sn}$ solder bonded diodes show severe wrinkle effect on the Pt barrier metal, (this is characteristic of $\mathrm{Au} / \mathrm{Sn}$ solder bonded diodes). Thermal Effect was noted after only 73 hours af accelerated aging. (Fracture of the GaAs chip resulted when the contact ribbon was removed.)

Discrete chemcial etching of the GaAs IMPATT chip exposes the smooth barrier metal (Pt.) surface. In contrast, the barrier metal not covered by the GaAs during the high temperature stressing appears raised and greatly distorted. Thus, the effects of the thermally activated $A u / S n$ compound reaction are visible, even though, the barrier surface is separated by the remaining barrier metal structure and close to 50 microns of gold plated heatsink.

## SEM ANALYSIS OF THERMAL EFFECTS




Thermal effects on the barrier metal show up as a raised surface with roughened texture outside the area covered by the IMPATT chip. The GaAs was removed as part of the failure analysis.

As previously mentioned, the surface distortion is less severe on the Varian Associates grown junction diodes, however, the effects are still clearly visible. Note the terrace effect due to the undercutting of the active region during etching. Damaged area resulting from the electrical short is also visible, lifting of barrier metal in the rear area defined as the under cut active area.


Thermal Effects on contact metal near the active region not covered by the GaAs chip is shown as a raised surface with a change in texture following removal of haAs via chemical etching.

In contrast, no surface texture changed are noted on this experimental LNR grown junction 20 GHz IMPATT diode, different only in that the device was thermo-compression rather than solder bonded. No structural metallization modifications were implemented. The diode accumulated 1060 hours of stressing at a junction temperature of $304^{\circ} \mathrm{C}$. Prior to failure analysis which was performed for the sole purpose of investigating the barrier surface condition, the diode was characterized and found to be fully operational. However, accidental detuning during oscillator measurements shorted the diode.

| DIODE NO: $:$ | 1632 B |
| :--- | :--- |
| TEST TIME: | $\underline{1060.75 \mathrm{hrs} .}$ |

STRESS TEST TEMPERATURE: $304^{\circ} \mathrm{C}$<br>ASSEMBLY FABRICATION : LNR Grown Junction T.C. Bonded


T.C. bonded diode shows no evidence of any thermal effects on the Pt. metallization following accelerated aging for 1060 hours.

## VI. CONCLUSIONS AND RECOMMENDATIONS

The completion of the Phase I reliability assessment on 20 GHz single drift GaAs IMPATT diodes has resulted in projecting the operational. lifetime of Schottky barrier and grown junction IMPATT devices, defining four major failure mechanisms, recommending device modifications, addressing process and assembly improvements supported by experimental observations and failure analysis, and identifying future reliability efforts including device screening procedures.

LNR has demonstrated, that the 20 GHz GaAs IMPATT diode is a viable EHF RF power source, which based on the recommendations made herein, will exceed ultimate device reliability requirements, consistent with a ten year spaceborne solid-state power amplifier mission.

1. Conclusions

The conclusions arising from the completed reliability assessment phase of unscreened 20 GHz GaAs IMPATTs are presented in summary.

- Measured and extrapolated medium lifetimes of GaAs IMPATT diodes far exceed previously predicted lifetimes.

Schottky Barrier: $>3 \times 10^{4}$ hours
Grown Junction : $>2.1 \times 10^{6}$ hours

- The failure mechanisms identified in this report can be eliminated by refining process and assembly procedures.
- A limited number of new and improved experimental IMPATT diodes fabricated as recommended clearly demonstrated significant increase in:
thermal stability
electrical stability
lifetimes
performance (Pulseḍ operation $>10 . \mu \mathrm{sec}$.
- Confirmation of observed improvements via a second phase reliability program is fundamental in establishing a high level of confidence in the integrity and reliability of EHF - GaAs IMPATT diodes (single and double drift).
- The recommendations directed towards device improvement do not require a technological break through, but are readily available for implementation.
- Severe degradation of the current-voltage (I-V) characteristics has been experimentally identified with surface-states resulting from incorrect etching and rinse procedure. Schottky barrier (LHL) diode degradation is compounded by:
- carrier concentration at barrier surface - critical distance of surfact to doping spike
- Incorrect sealing results in entrapment of potential contaminants causing substantial degradation.
- In general, grown junction diodes exhibit superior I-V characteristics.
- Schottky barrier diodes with excellent pre high temperature storage I-V characteristics remained nearly as stable as the grown junction diodes.
- Conversely, diodes with relative poor I-V characteristics at the 10 品 level degraded with temperature at an accelerated rate.
- Additional changes associated with the IMPATT metallization structures and/or GaAs during the stress testing are not ruled out, as they may have been obscured by the effects of the $\mathrm{Au} / \mathrm{Sn}$ degradation. However, judging by the experimental data, such changes, if any, appear minimal.
- Observed failure modes and failure mechanisms were general in nature and could not be identified with a specific wafer and/or device lot.
- Accelerated RF stress testing of the herein described IMPATT diodes was not possible because of the severe degradation of RF performance. Loss of oscillation during high temperature measurements, suggest that high temperature RF stressing would ultimately result in a form of $D C$ stressing.
- Device performance degradation at high baseplate temperatures has been linked to the $\mathrm{Au} / \mathrm{Sn}$ eutectic solder used for device assembly.


### 2.0 Recommendations

### 2.1 Preferred IMPATT Diode Design

With the average achievable RF performance being equal, it was easy to recommend the $H-L$ profiled grown junction IMPATT device for further reliability assessments and ultimate spaceborne SSAP application. Achieving the required ideal relation between perfect current voltage characterists and reliable RF device performance is nearly impossible with the L-H-L profiled Schottky barrier IMPATTs on a high yield, cost effective basis.

### 2.2 Processing and Fabrication Modifications

The recommended changes of state-of-the art metallization structures, were developed and reported after the reliability assessment program was in progress. Experiments, with the recommended modifications in place, conducted at LNR confirmed improvements reported by Raytheon.

Large area thermocompression bonding developed at LNR was used for experimental devices and found to be superior to $\mathrm{Au} / \mathrm{Sn}$ bonded diodes. Thus, elimination of $\mathrm{Au} / \mathrm{Sn}$ in favor of thermo compression bonding in addition to the illustrated modifications in the GaAs metallization is strongly recommended.


RECOMMENDED


* METALIZATION SYSTEM AS DEVELOPED

BY RAYTHEON AND REPORTED
AT "MANTECH DEBRIEFING", MAY, 1983

### 2.3 Screening Procedure for IMPATT Diodes

Resulting from the accelerated stress test program and the determination of criteria to define early failures described in Appendix 'A', a preliminary screening procedure, as shown in the flow chart, has been developed and is recommended for implementation of a potential follow on reliability program.

The high temperature reverse bias burn in is perhaps the most important screening step in that its purpose is the elimination of "Infant Mortalities", early failures. For the statistical analysis criteria III of Appendix ' $A$ ' was used, however, with the elimination of the Au/Sn it is recommended to implement criteria II which is a slightly lower burn-in level.

```
IMPATT Diode Stress Temperature: 270%}\textrm{C
Burn in Time : }168\mathrm{ Hours
```

An operational DC burn in is preferred, with test conditions being identical to those of the accelerated stress test.

Specifically, the junction stress temperature is achieved via a combination of high temperature storage and applied reverse bias.

It is conceivable that the burn in schedule, which indicates a high stress level, may have to be revised following initial screening and accelerated stress testing of one device sample lot.


* BIASED TO REVERSE BREAKDOWN
FIGURE 100.


### 2.4 Extended Reliability Assessment

The completion of the herein reported 20 GHz IMPATT reliability assessment must be viewed as an initial assessment, with the reported results forming the basis for an extended reliability program, consistent with the reliability objectives enumerated in this final report.

An extended reliability program would consist of the major tasks and tests illustrated in the flow chart. The essential stress test configuration would again comprise high, medium and low temperature stress levels, adding the validation of the proposed screening procedure via a high temperature accelerated DC stress test, ultimately determining the actual brun in conditions to be used.

The advantages of an added temperature optimized stress test in conjunction with 20 GHz oscillator measurements are:

- provide fourth data point on Arrhenius reaction rate plot;
- perform 20 GHz oscillator measurements at predetermined intervals by interrupting the DC stress test;
- Correlate DC stress test data to actual RF performance data;
- Comparison between interrupted and continuous stress testing;
- enhance confidence level.

The result of the initial accelerated stress tests are used to optimize the stress temperature.

The dominating degradation effect of the $\mathrm{Au} / \mathrm{Sn}$ solder indicates the need to further investigate high temperature effects on 20 GHz oscillator measurements, providing the potential design criteria or an accelerated RF stress test configuration.

Finally, the inclusion of a fifth accelerated stress test with an assumed operational lifetime of $10^{4}$ hours, would permit a relative low stress temperature, thus providing maximum confidence in the reliability data. Obtaining the activation energy from the aforementioned stress tests will permit extrapolation of the $\boldsymbol{\tau} \dot{M}$ after the first one or two failures occuring with $1 \times 10^{3}$ and $2 \times 10^{3}$ hours. A major advantage of the recommended low temperature stress level would be the potential verification of the activation energy obtained at high temperature stress levels with stress data reflecting results most generically identified with operational 20 GHz GaAs IMPATT diodes.

## VII. REFERENCES

(1) LNR, Technical Report AFWAL-TR-83-1142, September 1983.
(2) Raytheon/AFWAL, MANTECH DEBRIEFING, May 1983.
(3) W.A. Johnson and M.F. Millea, "Statistical Analysis of Accelerated Temperature Aging of Semiconductor Devices", Technical Report SD-TR-81-37, 15 May 1981.
(4) D.S. Peck and C.H. Ziedt, Jr., "The Reliability of Semiconductor Devices in the Bell System," Proc. IEEE, 62, 185-211 (1974).
(5) F.H. Reynolds, "Thermally Accelerated Aging of Semiconductor Components," Proc. IEEE, 62, 212-222 (1974).
(6) M. Millea and R. Sahmel, "GaAs 20 GHz IMPATT and FET Reliability Assessment Technical Report", NASAID No. 1-10-A-1-T1, (1981).
(7) IEEE Standards Committee, "IEEE Guide-for the Statistical Analysis of Thermal Life Test Data," IEEE standard 101-1972 (reaffirmed 1980), IEEE Inc, NY March 17, 1972.
(8) N.B. Kramer and M.M. Morishita, "IMPATT Diode Life Tests", Hughes Aircraft Company, November 1983.
(9) J.H. Zar, Biostatistical Analysis, Prentice-Hall Inc., N.J. 1974.

# APPENDIX 'A' <br> DETERMINATION OF CRITERIA TO DEFINE EARLY FAILURE 

M. WALDMAN

JUNE, 1984

INR COMMUNICATIONS, INC.
180 Marcus Blvd.
Hauppauge, NY. 11788

## DETERMINATION OF CRITERIA TO DEFINE EARLY FAILURE

The following is a summary of the rationale used to define early failures and to derive a burn-in screening procedure for the estimation of early failures from the main device population.

From each of the accelerated stress tests carried out, an insufficient number of infant mortalities were obtained or could be identified as such. Based on the assumption that early failures may be due to different failure modes or mechanisms, the realization of an early failure activation energy is further complicated and seems nearly impossible. In order to extrapolate an effective screening criteria from the limited stress test data, "cut off" points (denoted $t_{c}$ ) between early failures and main sample failures must be clearly defined. Since precise cut off points are not obvious from the stress test data, three possible approaches are investigated.

The infant cut off time can be defined as:
I. Approximately equal to the first main sample failure time $\left(t_{c}=t_{1}\right)$.
II. Equal to $\exp (\bar{X}-3 \delta)$, derived from the log normal data at each stress test level. The quantity $(\bar{X}-3 \delta)$ is in accordance with the concept of a normal distribution. $\left(t_{c}=t_{\exp }(\bar{x}-3 \delta)\right)$ $\overline{\mathrm{X}}=$ sample mean $\ln (f a i l u r e ~ t i m e)$ $\sigma=$ approximate standard deviation
III. Derived from the inflection point (between infant and main sample failures) on each whole-sample cumulative frequency plot $\left(t_{c}=t_{i n f l}\right)$

$$
A-2
$$

The rationale addressing the above approaches is summarized as follows:
I. Given that the original whole population was not sufficiently large, the first main sample failure time may not be a good estimate of the first main population failure time. Therefore, this type of definition could potentially lead to a burn-in screen which may result in the removal of non-infant mortalities along with the true early failures. Furthermore, a substantial part of the operating lifetime would be consumed by this method of burn-in.


The shaded area depicts infant mortalities plus an unknown percentage of main population failures.
II. This method depends on first plotting each wholesample cumulative frequency plot. Infant mortalities are determined as points which fall before the line and are then eliminated from the data set. Next, a second plot is made using the mainsample data only. Once lognormality is verified, $\overline{\mathrm{X}}$ and $\sigma$ are determined. Finally, a cutoff time is calculated as $t_{c}=\exp (\bar{x}-3 \sigma)$. However, this method depends on first eliminating infant mortalities which are not yet clearly defined, and therefore could lead to ambiguities.


The shaded area depicts infant mortalities plus $0.135 \%$ of the main-population failures.
III. The inflection point of each whole-sample cumulative frequency plot is defined as the exact cutoff between infant failures and main-sample failures. This method is the most realistic in terms of estimating the true population cutoff point. The problem with this method is that it may not be as straight forward as it seems. Inflection points may not be clearly defined on the plots, as is the case with the Schottky barrier stress test data. However, by looking at a typical sample plot, it can be seen that the inflection point lies about half way between the points obtained by applying methods I and II as illustrated.

Example of Cumulative Frequency Plots


Whole-sample data illustrating actual inflection point (III) as well as the cut off points obtained from I and II.


Main-sample data (i.e. infant mortalities removed) illustrating the location of $l_{\text {nt }}$ infl. with respect to the other methods cited.

## Graphical Representation: (Schottky Barrier IMPATTs)

A. depicts individual life times vs. (inverse) test temperature. Infant mortalities are shown as $\square$
B. illustrates the Arrhenius dependence of the data. Notice the median lifetimes ( $\tau_{M}$ ) for main-sample data only.
C. shows the results of each criteria. Extrapolation of screening criteria yields lines parallel to the Arrhenius line. (Note: "cutoff". implies that this is when infant failures cease and mainpopulation failures begin).

In summary, from the three methods described inflection point approach appears best suited in defining early failures of a limited device population and establishing an effective procedure for the device screening burn in.

The following observations are illustrated in
I. Definition appears to be too arbritrary and too severe. The extrapolated line cuts through the main sample.
II. Extrapolation appears lenient in view of the presented stress test data, since not all the early failures are eliminated. However, due to the impact the $\mathrm{Au} / \mathrm{Sn}$ solder had on Criteria II was applied towards the recommended reverse bias burn in screening.
III. Drawing a line half way between I and II eliminated all apparent early failures, without affecting the main-population. This method was used for the statistical analysis presented in Appendix B.

A.

B.

SCREEMING CRITERIA

C.

## Definitions:

$t_{c} \equiv$ the cutoff time between infant mortalities and
main-population failures at any given temperature.
$t_{1} \approx$ the first main-sample failure time at any given
test temperature.
$t_{(\bar{x}-3 \sigma)}=\exp (\bar{x}-3 \sigma)=$. cutoff time at three standard
deviations below the logarithmic median lifetime at
a. given test temperature.
$t_{\text {infl }}=$ the time derived from the inflection point on each
whole-sample plot. $t_{\text {infl }}=\exp \left(X_{\text {infl }}\right)$
Where,
$x_{i}=\ln$ (time to failure, hrs) for each main-sample failure;
$n=$ the number of main-sample failures observed at the given test temperature.
$\sigma=$ standard deviation. (log base e)

Note: The estimates of $\sigma$ obtained from lognormal cumulative frequency plots are used throughout.

$$
\overline{\mathrm{X}}=- \text { sample mean }=\frac{\sum^{x_{i}}}{n}
$$

Main Sample $\equiv$ acutal test data excluding inEant mortalities (i.e. the lognormal portion of the data).

Maın Population $\equiv$ all devices in the lognormal distribution. This includes the small sample of devices tested, as well as all other untested devices manufactured under the same conditions. However, it does not include infant mortalities.

## References

W.A. Johnson and M.F. Millea, "Statistical Analysis of Accelerated Temperature Aging of Semiconductor Devices" Interim Report SD-TR-81-37, May 15. 1984.<br>D.S. Peck and C.H. zierdt, Jr., "The Reliability of Semiconductor Devices in the Bell System, Proc. IEEE, vol. 62 no. 2, 212-222 (1974).

# APPENDIX 'B' <br> STATISTICAL ANALYSIS OF <br> LIFE TEST DATA 

M. WALDMAN

June, 1984

INR COMMUNICATIONS, INC.
180 Marcus Blvd. Hauppauge, NY 11788

## INTRODUCTION

Accelerated DC Stress Testing was used to obtain information on the lifetime distributions of 20 GHz IMPATTs. Both Grown-Junction and Schottky Barrier devices were tested, twenty of each type at each of three elevated test temperatures. To examine the mathematical relationship between device lifetime and junction temperature; the Arrhenius Model was applied. The application of statistical principles yielded extrapolated device parameters at the specified normal operating temperature of $200^{\circ} \mathrm{C}$. This appendix includes a brief introduction to these statistical concepts, as well as calculated and graphical representations of the analysis results.

## OBJECTIVE:

To predict specific parameters corresponding to an actual operating temperature from the lifetime data taken at elevated device-junction temperatures.

The following parameters will be determined:

- device median lifetime ( $\tau_{M}$, which corresponds to the time at which $50 \%$ of the device will have failed) and its associated confidence interfal, as explained in a later section;
- the lifetime of a single, untested device at the requested level of confidence or degree of accuracy;
- the logarithmic variance $\left(\sigma^{2}\right)$ and its associated confidence interval;
- the activation energy ( $E_{a}$ ) of the main failure mode.

Fundamental Assumptions of the Analysis (1)
The mathematical rationale used to analyze lifetest data is based on the following conđitions, Figure 1.
(1) The lifetime at a constant temperature and applied electrical stress is expressed by a single lognormal probability density function (pdf), where "lognormal" means that the logarithms of device lifetimes are normally distributed.
(2) The failure mode is characterized by a single activation energy.
(3) The logarithmic variance is independent of temperature.
(4) The median lifetime follows an Arrhenius dependence expressed as:

$$
\begin{align*}
-\mathcal{\Psi}_{M} & =\tau_{0} \exp \left(E_{a} / k_{B} T\right)  \tag{1}\\
\text { or, } \quad \ln \mathcal{Y}_{M} & =\ln \tau_{0}+E_{a} / k_{B} T \tag{2}
\end{align*}
$$

These reaction-rate parameters are now simplified and converted to standard statistical regression parameters as follows:

$$
\begin{aligned}
& Y=\alpha+\beta X \quad \text { (exact population parameters) } \\
& Y=a+b X \begin{array}{l}
\text { (estimates of population para- } \\
\text { meters obtained from sample } \\
\text { data) }
\end{array}
\end{aligned}
$$

Where:
$\mathrm{X}=$ reciprocal junction temperature $\left(1 /{ }^{\circ} \mathrm{K}\right)$
$Y=\ln \tau_{M} \quad=\ln (M e d i a n$ lifetime, hrs.)
$a \approx \alpha=\ln \boldsymbol{\tau}_{0}=\ln ($ pre- exponentialconstant $)=$
$\mathrm{b} \approx \beta=\frac{\mathrm{E}_{\mathrm{a}}}{\mathrm{k}_{\mathrm{B}}}=$ slope of the regression line.

Analysis Approach: (1-4)

## SIMPLE LINEAR REGRESSION

"Simple Linear Regression" refers to a linear functional dependence between two variables. One variable, in this case temperature, is independent, while the other, in this case lifetime, is dependent. This is a commonly employed statistical procedure. The resulting simple linear regression equation is written as:

$$
\begin{equation*}
Y=\alpha+\beta X \tag{3}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{X}=\text { the independent variable } \\
& \mathrm{Y}=\text { the dependent variable } \\
& \boldsymbol{\alpha}=\text { the } Y \text {-intercept } \\
& \boldsymbol{\beta}=\text { the regression slope }
\end{aligned}
$$

(Figure 2)
If the actual data does not show a linear relationship, a transformation of the parameters often may be employed. Such that for the transformed parameters a linear dependence is obtained. In the case of life test data, a logarithmic transformation of the lifetime and a reciprocal transformation of the temperature are used.

The main objective of simple linear regression is to determine the "best fit" line through the $X, Y$ data. This is accomplished by utilizing the concept of least-squares ${ }^{(4)}$. The outcomes of the least-squares regression analysis are:
$S_{r e g}^{2} \quad$ Commonly referred to as the regression variance, ${ }^{2}$
a . the best estimate of population parameter
$\alpha$, the $Y$-intercept
b the best estimate of the regression slope
$\widehat{Y} \quad(" Y-h a t ")$ the estimated $Y$ value corresponding to a given X .

$$
B-4
$$

## EXTRAPOLATION

"Extrapolation" refers to the prediction of $Y$ for given values of $X$ outside the sample (test) range of $X$. (Figure 3)

Note: The scatter, or variance, in the original $X, Y$ data leads to an uncertainty in projected $y$ value (s). Therefore, the true population value, $Y$ actual, should be expressed as a range $Y_{\text {actual }}=\hat{Y} \pm \Delta$. (Figure 4)
(Here, $\Delta$ is a function of the student-t distribution and the regression variance, as well as the spread in $X$ values. The exact relation can be inferred from the formula for the $90 \%$ confidence Interval for $Y_{o p}$, equation 13).

## CONFIDENCE LEVELS/INTERVALS

Confidence determination is an extension of a concept known as statistical hypothesis testing. (Refer to statistics text for description). In short, these concepts enable us, to state a range, or confidence interval for a particular population parameter along with the degree of accuracy, or confidence level associated with this range.

A confidence interval reads as follows:
"The probability that the true $Y$ value is within the range stated is ( $1-\delta$ ) percent", and is expressed mathematically as:

$$
\begin{equation*}
\mathrm{P}\{\mathrm{Y}=(\hat{Y} \pm \Delta)\}=(1-\delta) \% \tag{5}
\end{equation*}
$$

.Here,
P $\}$ means "the probability that...."
$\delta$ is known as the statistical significance level, and (I- $\delta$ ) is the confidence level.
The above expression is known as a two-tailed confidence interval, meaning that both the upper and the lower bounds are taken into account. For lifetime predictions, only the lower bound of the range is requested and is known as a one-tailed confidence interval. It reads "The probability that the true $Y$ value is greater than the lower bound stated is ( $1-\delta$ ) percent". In iife testing, the lower bound prediction for the median lifetime is of great importance, whereas the upper bound is of little interest. (See Figure 5 and equations 13 and 14.)
Confidence intervals aside from Yactual. are derived in the analysis of life test data using equations 13, i4 and 15. The interval for the logarithmic variance utilizes the Chi-square distribution rather than the Student-t.

FIG1: LOGNDRMAL PDF PLOT In (LIFETIME)

ON PROB ABILITY PAPER;
A LOGNORMAL PDF WILL RESULT IN A STRAIGHT LINE


FIG2: SIMPLE LINFAR REGRESSION

$$
Y=\alpha+\beta X
$$



FIG 3: EXTRAPOLATION OF $\hat{y}$ (AT GIVEN VALUE(S) DF X OUT SIDE THE TEST RANGE.)

$$
\hat{Y}=a+b x
$$



FIG.4: $\frac{\text { SCATTER } \operatorname{N} \hat{Y}}{\text { (RELATED TO VARIANCE } \operatorname{IN}}$ ORIGINAL DATA. IF
THE VARIANCE 15 SMALL,
THE INTERVAL $Y=\hat{Y} \pm \Delta$ WILL BE NARRDW)

IF Y DATA IS NORMALIY DISTRIBUTED AND THE VARIANCES OF EACH X-SAMPLE
ARE EQULAL, THE STUDENT-T DISTRIBITIION


FIG 5: CONFIDENCE INTERVALS


$$
P\{Y>\ldots\}=90 \%
$$


$P\left\{-\leq \sigma^{2} \leq-\right\}=90 \%$

## Analysis Equations ${ }^{1,4}$

First, we restate the Arrhenius equation and its equivalent regression or straight-line translation:

$$
\begin{align*}
\therefore \ln \gamma_{M} & =\ln \zeta_{0}+\frac{E_{a}}{k_{B} T}  \tag{2}\\
Y & =a+b x \tag{3}
\end{align*}
$$

Where,

$$
\begin{aligned}
& Y=\ln (1 i f e t i m e, h r s) \\
& X=1 / T\left({ }^{\circ} K\right)=\text { reciprocal junction temperature } \\
& a=\ln \tau_{0}=Y \text {-intercept }=\ln \text { (pre-exponential } \\
& b=\frac{E_{a}}{k_{B}}=\text { regression slope } \\
& E_{a}=\text { activation energy, eV } \\
& k_{B}=\text { Boltzmann's Constant } \\
& =8.625 \times 10^{-5} \mathrm{eV} /{ }^{\circ} \mathrm{K}
\end{aligned}
$$

## Estimates of Regression Parameters

$$
\begin{align*}
N & =\begin{array}{l}
\text { total number of devices tested, excluding early } \\
\\
\\
\\
= \\
\text { number of } X, Y \text { pairs } \\
\bar{X}
\end{array}=\sum X / N \text { over entire sample } \\
\bar{Y} & =\sum Y / N \text { over entire sample } \\
b & =\frac{\sum[(X-\bar{X})(Y-\bar{Y})]}{\sum(X-\bar{X})^{2}}  \tag{6}\\
a & =Y-\ldots X  \tag{7}\\
S_{r e g}^{2} & =\frac{\sum Y^{2}-a \leq Y-b \leq X Y}{N-2}  \tag{8}\\
S_{r e g} & =\sqrt{S_{r e g}^{2}} \tag{9}
\end{align*}
$$

## Extrapolation

$$
\begin{equation*}
\hat{Y}_{o p}=a+b x_{o p} \tag{12}
\end{equation*}
$$

given,

$$
x_{o p}=1 / 73^{\circ} \mathrm{K}
$$

90\% Confidence Intervals

$$
\begin{align*}
& P\left\{Y_{o p}>\hat{Y}_{o p}-\underset{10 \%, N-2}{(1-\operatorname{tail})} S_{r e g} \sqrt{\frac{1}{N}+\frac{\left(X_{o p}-\bar{X}\right)^{2}}{\left(X_{i}-\bar{X}\right)^{2}}}\right)=90 \% \tag{13}
\end{align*}
$$

$$
\begin{align*}
& P\left\{\frac{s_{r e g}^{2}(N-2)}{\chi^{2}} \leqslant \sigma^{2} \leqslant \frac{s_{r e g}^{2}(N-2)}{\chi^{2}(N-2 \%, N-2}\right\}=90 \% \tag{15}
\end{align*}
$$

Where,

$$
\begin{aligned}
& t(l-t a i l)=\begin{array}{l}
\text { Student-t value at } 10 \% \text { significance } \\
\text { and } N-2 \text { degrees of freedom (table value) }
\end{array} \\
& 10 \%, N-2
\end{aligned}
$$

## Translation to Arrhenius Parameters at $200^{\circ} \mathrm{C}$

- Activation Energy

$$
E_{a}(e V)=k_{B} b \quad \quad \text { (from eq: 8) }
$$

- Pre-exponential Constant

$$
\ln \tau_{0}=a
$$

(from eq. 9)

- Estimated median lifetime

$$
\tau_{M} \approx \exp \left\langle\hat{Y}_{O p}\right)
$$

(from eq. 12

- $90 \%$ Confidence Lower Bound for $\tau_{M}$ $P\left\{\tau_{M}>\exp \left(Y_{o p}\right.\right.$ lower bound), hrs $\}=90 \% \quad$ (from eq. 13)
- Estimated Logarithmic Variance $=S_{\text {reg }}^{2} \quad$ (from eq. 10)
- Two-tailed 90\% Confidence Interval for Logarithmic Variance
$P\left\{\right.$ lower bound $\leq \sigma^{2} \leq$ upper bound $\}=90 \%$ (from eq. 15)
- $90 \%$ Confidence Lower Bound for the Lifetime of a Future Untested Device $=\tau_{N+1}$
$P\left\{\tau_{N+1}>\exp \left(Y_{N+1}\right.\right.$ lower bound), hrs\}$=90 \%$ (from eq. 14)


## SUMMARY OF TERMS AND SYMBOLS

Definitions

## Regression

$$
\begin{aligned}
& \mathrm{Y}=\alpha+\beta \mathrm{X}=\text { linear regression equation } \\
& \mathrm{X}=\text { independent variable }=1 / \text { junction temperature, }{ }^{\circ} \mathrm{K} \\
& \mathrm{Y}=\text { dependent variable }=\ln (\text { (lifetime, hrs.) } \\
& \alpha=\text { Y-intercept, population parameter } \\
& \mathrm{a}=\text { estimated } Y \text {-intercept, from sample (test) data } . \\
& \beta=\text { regression line slope, population parameter } \\
& \mathrm{b}=\text { estimated slope }
\end{aligned}
$$

also

$$
\begin{aligned}
N & =\text { total number of } X, Y \text { pairs } \\
\bar{X} & =\text { sample mean of } X=\sum X_{i} / N \\
\bar{Y} & =\text { sample mean of } Y=\Sigma Y_{i} / N \\
\sigma^{2} & =\text { variance, population parameter } \\
S_{r e g}^{2} & =\text { estimated variance, from regression analysis }
\end{aligned}
$$

## Extrapolation

$$
\hat{Y}_{o p}=a+b X_{o p}
$$

Where,

$$
\begin{aligned}
& \hat{\mathrm{Y}}_{\mathrm{op}}=\text { estimated (projected) } \mathrm{y} \text {-value at } \mathrm{X}_{\mathrm{op}} \\
& \mathrm{X}_{\mathrm{op}}=1 / \text { operating temperature, } \circ_{\mathrm{K}}=1 / 473^{\circ} \mathrm{K}
\end{aligned}
$$

Confidence

$$
\begin{aligned}
\delta= & \text { statistical significance level } \equiv 10 \% \text { (used } \\
& \text { to locate Student-t or Chi-Square } \\
& \text { values in table) }
\end{aligned}
$$

## Arrhenius Dependence

```
\mp@subsup{\tau}{M}{M}= device median lifetime
    Ea = activation energy of the main failure mode
    \tau
    \mp@subsup{T}{N+1}{}= predicted lifetime of a future, untested
        device at normal operating temperature.
```


1.887 EV
$-31.694$
2,111,865 HRS.

0.688
'SYH S84'682


| $\begin{gathered} \text { HRGH IEMPERATURE } \\ \left(T_{H}=3 \times 55^{\circ} \mathrm{C}\right) \\ M=20 \end{gathered}$ |  | $\begin{aligned} & \text { MID. TEMPERATURE } \\ & \left(T_{M}=32 \lambda^{C} C\right) \\ & M=20 \end{aligned}$ |  | $\begin{aligned} & \text { LOM TEMPERATURE } \\ & \left(T_{6}-299^{\circ} \mathrm{C}\right) \\ & n=20 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| pevice s/a | $T_{1}$ (uRS.) | device S/K | $\mathrm{P}_{1}$ (HRS.) | DEVICE S/4 | T, (RRS.) |
| 12386 | 4.55 | 23968 | 0 | 15628 | 29.05 |
| 12296 | 11.1 | 14298 | 0 | 15658 | 45.65 |
| 11158 | 12.8 | 13028 | 2.25 | 15976 | 80.2 |
| 6806 | 13.6 | 13978 | 8.55 | 15538 | 84.3 |
| 6586 | 22.25 | 13105 | 44.75 | 15638 | 95.6 |
| 3620 | 24.5 | 13828 | 46.1 | 15915 | 165.5 |
| 3660 | 25.8 | 14288 | 60.5 | 15826 | 270.5 |
| 6856 | 32.8 | 13078 | 65.2 | 15008 | 191.4 |
| 12315 | 38.5 | 13186 | 81.6 | 15558 | 191.4 |
| 5346 | 44.8 | 13038 | 87.7 | 15796 | 191.6 |
| 11885 | 45.6 | 13008 | 93.2 | 15886 | 218.8 |
| 21068 | 46.1 | 23928 | 93.4 | 15805 | 273.0 |
| 11805 | 48.8 | 13018 | 105.2 | 15598 | 285.0 |
| 4706 | 48.8 | 13145 | 114.0 | 15866 | 287.35 |
| 12236 | 55.6 | 13176 | 122.75 | 15896 | 287.4 |
| 12206 | 65.8 | 14308 | 147.2 | 14998 | 336.6 |
| 1254818 | 70.7 | 13166 | 159.15 | 14978 | 356.05 |
| 12376 | 80.2 | 13858 | 189.8 | 15528 | 373.2 |
| 12684 | 80.7 | 13898 | 243.2 | 15498 | 435.65 |
| 11776 | 147.8 | 13136 | 262.3 | 15816 | 435.7 |


| * dC accelerated stress test data for 20 GHz GROMO-mmCTIOA Gans INPATT DIODES | LNR |
| :---: | :---: |

HIEA THPRRATURE
$\left.C 7_{N}=340^{\circ} \mathrm{C}\right)$
$N=13$
early fallures removed



| mid. TEqPERATURE | LON TERPPRATURE |
| :---: | :---: |
| ( $T_{N}-32{ }^{\circ} \mathrm{C}$ ) | (1, ${ }_{2}-304{ }^{\circ} \mathrm{C}$ |
| W-20 | n-28 |

$$
n_{T}=51
$$

69.9

| ©- dC acesermated stress test data for -20 EHz SCHOTTKY-EARRIER Gahs IfPATT DIOVES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| early failures removed |  |  |  |  |  |
| $\begin{gathered} \text { HIGH TENP } \\ \text { CTH }_{n}=3 \times 5 \\ \text { Noll } \end{gathered}$ | Efature © | $\begin{aligned} & \text { MID. TEMPE } \\ & \begin{array}{c} {\left[T_{N}=322\right.} \\ N=15 \end{array} \end{aligned}$ | eratuas ${ }^{0} \mathrm{C}$ ) | LOW TEMP $\begin{gathered} \mathrm{C}_{\mathrm{L}}=29 \\ N=18 \end{gathered}$ | $\begin{aligned} & \text { ERATURE } \\ & \left.99^{\circ} \mathrm{C}\right) \end{aligned}$ |
| DEVICE S/W | T, (hRS.) | DEvice S/H | T, (MRS.) | DEvICE S/N | $T_{1}$ (HRS.) |
| 12295 | 11.1 | 13106 | 44.75 | 15976 | 84.2 |
| 11168 | 12.8 | 13828 | 46.1 | 15538 | 84.3 |
| 6806 | 23.6 | 14288 | 60.5 | 15633 | 95.6 |
| 6585 | 22.25 | 13078 | 65.2 | . 25916 | 165.5 |
| 3620 | 24.5 | 13186 | 81.6 | 15825 | 170.5 |
| 3650 | 25.8 | 13038 | 87.7 | 15008 | 191.4 |
| 6856 | 32.8 | 13008 | 93.2 | 1555B | 191.4 |
| 12316 | 38:5 | 13928 | 93.4 | 15796 | 191.6 |
| 5146 | 44.8 | 13018 | 105.2 | 15886 | 218.8 |
| 11885 | 45.6 | 23146 | 114.0 | 15806 | 273.0 |
| 11058 | 46.1 | 13176 | 122.75 | 15598 | 285.0 |
| 12806 | 48.8 | 14308 | 147.2 | 15856 | 287.35 |
| 4706 | 48.8 | 13166 | 159.15 | 15836 | 287.4 |
| 12236 | 55.6 | 13858 | 189.8 | 14998 | 336.6 |
| 12205 | 65.8 | 23898 | 243.2 | 1497B | 356.05 |
| 12544 | 70.7 | 13136 | 262.3 | 15528 | 373.2 |
| 12375 | 80.2 |  |  | 15498 | 435.65 |
| 1264/ | 80.7 |  |  | 15816 | 435.7 |

SCHOTTKY - BARRIER IMPATTS



## COAPPUTER PRINTIOUT FOR SCHOTIKY BARRIER ANALYSIS

LNR COMMUNICATIONS,INC.
G.L. BRECHT JAN 1984

| USER'S NAME M. WALDMAN |  |
| :--- | :--- |
| OATE | $2 / 28 / 84$ |
| PROJECT NO. SCHOTTKY BARRIER._NE19.16,18. |  |

DEFINITION OF UARIABLES
XSUMOSUM OF ALL $X$ UALUES
YSMH=SUM OF ALL Y UALUES
XYSUM=SLM OF PRODUCTS OF ALL $X$ AND $Y$ PAIRS
$\times 2 S U M S L M$ OF ALL $X$ UALUES SQUARED
Y2SUFESUM OF ALL Y UALUES SQUARED
XBAREAVERAGE OF THE $\times$ VALUES
YBAR=AUERAGE DF THE Y VALUES
S2=UARI ANCE
$S=S T A N D A R D$ DEVIATION
TO CONVERT $\times$ ENTER THE NO.

1) NONE
2) TO NATURAL LOG (LN)
3) TO LOG BASE 18 (LOG)
4) TO 1/DEGK (1/273+C)
5) OTHER

TO CONNERT Y ENTER THE NO.

1) NONE
2) TO NATURAL LOG (LN)
3) TO LOG EASE 10 (LOG)
4) OTHER

HOW MANY PAIRS53
ENTER. DATA
ANY CORRECTI ONSTNO
53 PAIRS

```
XSUM=.0891488952
YSUM=241.335455
XYSUM=.408822817
X2SUM=1.50109879E-04
YZSUM=1144.0932
XBAR=1.68285463E-83
YBAR=4.55349915
CORRELATION=.783482307 OR X'S AND Y'S ARE 78.3402387% CORRELATED
REGRESSION LINE SLOPE=13306.7854 E
Y INTERCEPT=-17.8291862
UARIANCE=.342141945
STD DEVE 584929009
MEAN. TIME TO FAILURE (MTTF) AND
    CONFIDENCE INTERVAL (CI)
TC=OPERATING TEMP IN DEG C
MTTF(M)=MEDIAN TIME TO FAILURE
CI=CONFIDENCE INTERVAL
STEUALUE FROM STUDENT T OISTRIBUTION
CHIEUALUE FROM CHI-SQUARE DISTRIBUTION
LU=LDGARITHMIC UARIANCE
PRESS RETURN TO CONTINUE
OPER TEMP DEG C200
MTTF(M)=29828.5852 HOURS AT 200 DEG C
FOR MTTF AT OTHER CONF INTERUALS
ENTER ST FROM THE STUDENT T TABLE AT
NUMGER OF PAIRS MINUS 2 (P-2) ANO CI
P-2=31
ENTER CI%=90
ST=1.2985
```

MTTF=OR>12929.4889 HOURS AT 288 DEG C
FOR A $96 \%$ CONFIDENCE INTERUAL
LIFETIME OF A SINGLE FUTURE UNIT
TTF=OR>9640.76951 HOURS AT 200DEG C
FOR A $90 \%$ CONFIDENCE INTERUAL
FOR LOGARITHMIC UARIANCE
ENTER UALUES (CHI) FROM CHI-SQLAARE TABLE
$\mathrm{P}-2=51$
LOWER BOLND= $5 \%$
UPPER BOUND=95\%
ENTER LOWER BOUND CHI 68.669
ENTER UPPER BOUND CHI 35.600

LNR COMMINICATIONS,INC. G.L. BRECHT JAN 1984

| USER'S NAME | M. WALDMAN |
| :--- | :--- |
| DATE | $2 / 23 / 84$ |
| PROJECT ND. $\quad$ GRONN-JLNCTION, No $13,28,18$. |  |

DEFINITION OF UARIABLES
XSUMESLM OF ALL $X$ VALUES
YSUTASLMM DF ALL Y VALUES
XYSUMESUM OF PRODUCTS OF ALL $X$ AND Y PAIRS
X2SLItySLM OF ALL $X$ VALUES SQUARED
Y2SUTESUM OF ALL Y VALUES SQUARED
XBAR-ANERAGE OF THE $\times$ VALUES
YBAR=AUERAGE OF THE Y VALUES
S2=UARIANCE
$S$ ISTANDARD DEVIATION
to CONUERT $x$ ENTER THE NO.

1) NONE
2) TO NATURAL LOG (LN)
3) TO LOG BASE 18 (LOG)
4) TO 1/DEGK (1/273+C)
5) OTHER

TO CONNERT Y ENTER THE NO.

1) NONE
2) TO NATURAL LOG (LN)
3) TO LOG BASE 10 (LOG)
4) OTHER

HOW MANY PAIRSSI
ENTER DATA
ANY CORRECTIONSTNO
51 PAIRS
XSUM $=.0860234515$
YSUM2265.782275
XYSLOE, 449981964
X2SUME1.45175397E-04
Y2SUT1 $=1455.52344$
XEAR=1.68673434E-83
YBAR=5.21141715
CORRELATIONE.722017472 OR X'S AND Y'S ARE $72.2017472 \%$ CORRELATED REGRESSION LINE SLOPE=21879.5897 $E_{a}=1.887 \mathrm{eV}$
Y INTERCEPTロ-31.6936383
YARIANCE=.687958117
STD DEVE. 829432406
MEAN TIME TO FAILURE (MTTF) AND
CONFIDENCE INTERUAL (CI)
TCEOPERATING TEMP IN DEG C
MTTF(M) $M$ MEDIAN TIME TO FAILURE
CI=CONFIDENCE INTERUAL
STEMALUE FROM STUDENT T DISTRIBUTION
CHI =VALUE FROM CHI-SQUARE DISTRIBUTION
LU=LOGARITHMIC UARIANCE
PRESS RETURN TO CONTINUE
OPER TEMP DEG C280
MTTF(M)=2111864.97 HOURS AT 200 DEG C
FOR MTTF AT OTHER CONF INTERUALS
ENTER ST FROM THE STUDENT T TABLE AT
NUMBER OF PAIRS MINUS 2 ( $P-2$ ) AND CI
$p-2=49$
ENTER CI\%=90
ST=1. 299

MTTFEOR 397630.431 HOURS AT 200 DEG C
FOR A $98 \%$ CONFIDENCE INTERVAL

> | LIFETIME OF A SINGLE FUTURE LNIT |
| :--- |
| TTF=OR 289485.351 HOURS AT 200DEG C |
| FOR A $90 \%$ CONFIDENCE INTERUAL |

FOR LOGARITHMIC UARIANCE
ENTER UALUES (CHI) FROM CHI-SQUARE TABLE AT
P-2049
LCWER BOUND=5\%
UPPER BOLND $=95 \%$
ENTER LOWER BOLND CHI 66.339
ENTER UPPER BOLND CHI 33.938
.508146757=ORくLU <OR=.993514522
FOR A $90 \%$ CONFIDENCE INTERUAL
(1) W.A. Johnson and M.F. Millea, "Statistical Analysis of Accelerated Temperature Aging of Semiconductor Devices," Interim Report SD-TR-81-37, May 15, 1981.
(2) W. Nelson, "Analysis of Accelerated Life Test Data, Methods for complete Data - Part II; Numerical Methods and Test Planning." IEEE Trans. Elec. Insul., Vol EI7, pp. 36-55, March 1972.
(3) J.H. Zar, Biostatistical Analysis, Prentice-Hall Inc., NJ 1974 .
(4) IEEE Standards Committee, "IEEE Guide for the Statistical Analysis of Thermal Life Test Data," IEEE standard 101-1972 (reaffirmed 1980), IEEE Inc, NY March $17,1972$.

## APPENDIX 'C'

# THERMAL EFFECT AND LIMITATIONS OF HIGH TEMPERATURE RF STRESS TEST 

December, 1983

LNR COMMUNICATIONS, INC.
180 Marcus Blvd.
Hauppauge, NY 11788
$\mathrm{C}-1$

## THERMAL $\therefore$ EFFECT AND LIMITATIONS OF HIGH TEMPERATURE RF STRESS TEST:

While performance degradations of semiconductor devices in general are expected at elevated temperatures, the degradation is reversible in principle. The initial stress test data and subsequent experimental data indicated some significant irreversible physical changes resulting during moderate high temperature cycling of 20 GHz GaAs IMPATT diodes.

The design of an accelerated RF stress test is a function of the thermal stability of the device under test in order to maintain device oscillation with only minor adjustments in circuit tuning. In order to determine the high temperature effects on the performance of the GaAs IMPATTS as a function of the semiconductor physics, some simple calculations were made. The calculated results and predictable performance degradation formed the basis for an initial accelerated RF stress design concept. However, the actual device degradation did not follow the calculated diode performance prediction.

The ionization rate $\alpha$ decreases with increases in temperature. A graph, showing the relation of the ionization coefficient with temperature, was generated from the expression,

$$
\alpha=a \exp \left[-(b / E)^{2}\right]
$$

where

$$
\begin{aligned}
& \mathrm{a}=1.61 \times 10^{5}\left[1+7 \times 10^{-4}\left(\mathrm{t}-25^{\circ} \mathrm{C}\right)\right] \mathrm{cm}^{-1}=\begin{array}{l}
\text { Constant } \\
\text { (measured) }
\end{array} \\
& \mathrm{b}=5.41 \times 10^{5}\left[1+9.7 \times 10^{-4}\left(\mathrm{t}-25^{\circ} \mathrm{C}\right)\right] \mathrm{V}_{\mathrm{Cm}^{-1}}=\underset{\substack{\text { constant } \\
\text { (measured) }}}{ } \\
& \mathrm{E}=\text { Electric field, } \mathrm{V} / \mathrm{cm}
\end{aligned}
$$

The decreased ionization rate results in an increase of the depletion width, causing in effect a higher breakdown voltage ( $V_{B}$ ) as can be seen from

$$
\begin{aligned}
& \int \mathcal{\alpha}(E) d x=1 \\
& \int_{0}^{W_{D}} E(x) d x=V_{B}
\end{aligned}
$$

where;
$x=$ refers to distance along the direction of avalanching.
$W_{D}=$ is the depletion width at breakdown.

A high-low IMPATT doping profile was used to calculate changes in $D C$ device parameters resulting from changes in temperarure.
$\operatorname{Temp} .\left({ }^{\circ} \mathrm{C}\right) \quad \mathrm{W}_{\mathrm{D}}(\mu \mathrm{m}) \quad \operatorname{Emax}(\mathrm{kV} / \mathrm{cm}) \quad \mathrm{V}_{\mathrm{D}}(\mathrm{V}) \quad \mathrm{V}_{\mathrm{B}}(\mathrm{V})=\mathrm{V}_{\mathrm{A}}+\mathrm{V}_{\mathrm{D}} \quad\left(\frac{1}{\pi}\right) \frac{\mathrm{V}_{\mathrm{D}}}{\mathrm{V}_{\mathrm{B}}}$

| 200 | 1.05 | -76.8 | 11.3 | 21.3 | $17 \%$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 250 | 1.15 | -78.2 | 12.9 | 23.3 | $17.6 \%$ |
| 300 | 1.27 | -79.8 | $\cdots$ | 15.1 | 25.8 |

Furthermore, the device conversion efficiency is given by

$$
\eta=\left(\frac{1}{\pi}\right) \frac{V_{D} \sin \left(\pi / 2 W_{D} / W_{\pi}\right)}{\left(V_{A}+V_{D}\right)\left(W_{D} / W \pi\right)}
$$

where $W \pi=V s / Z f$ corresponds to a transit angle. The scatter-limited velocity Vs decreases from Vs $=4 \times 10^{6} \mathrm{~cm} / \mathrm{sec}$ at $500^{\circ} \mathrm{K}$ to $\mathrm{Vs}=3.4 \times 10^{6} \mathrm{~cm} / \mathrm{sec}$ at $600^{\circ} \mathrm{K}$ and with corresponding increases in $W_{D}$, the efficiency decreases to a value as low as nine percent at $500^{\circ} \mathrm{K}$.

Finally, calculating the output power from

$$
P_{0}=\frac{\eta}{1-\eta} \quad\left(\frac{\Delta T_{\max }}{\theta_{\mathrm{TH}}}\right)
$$

$$
c-3
$$

where values of $\theta_{T H}=25^{\circ} \mathrm{C} / \mathrm{W}$, and $\Delta \mathrm{T}_{\max }=\mathrm{T}_{\mathrm{j}}+25^{\circ} \mathrm{C}$ were assumed.
The output power and efficiency are plotted as a function of operating frequency ( $f_{0}$ ). Such operating assumes frequency optimized RF circuits. While a calculated degradation is evident the actual observed device degradation of both the grown junction and Schottky barrier device was much more severe. In fact the experienced degradation which resulted in the collapse of the oscillation mode inspite of careful and continuous circuit tuning, was irreversible.

Consequently, in conjunction with the stress test data, which indicated device degradation due to the compositional instability of the $\mathrm{Au} / \mathrm{Sn}$ bond, a meaningful accelerated RF stress test design without implementing the recommended device modifications is not feasible.





C-8


CALCULATED $P_{\text {out }}$ and $\eta$ AS A FUNCTION OF FREQUENCY AT THREE DIFFERENT TEMPERATURES FOR 20 GHz GaAs IMPATT.

$$
C-9
$$

## F. TECHNOLOGY ASSESSMENT

FINAL REPORT

NASA CR 174716

APRIL, 1982

Prepared For:

NASA Lewis Research Center Cleveland, Ohio

## TABLE OF CONTENTS

1.0 Performance Assessment of POC IMPATT Technology
2.0 Performance Assessment of POC Combiner Technology
3.0 1987 IMPATT Transmitter Technology Assessment Study
(1)
I. 0 Performance Assessment of POC IMPATT Technology

## KEY IMPATT DIODE PARAMETERS

1. GaAs Epi layer Doping Profile
2. Reverse Breakdown Voltage
3. Effective Mesa Area (Junction Capacitance)
4. Device Series Resistance
5. Thermal Resistance

gaAs read-Impatt diode equivalent circuit

20 GHz IMPATT Diode Performance Improvements Based Upon Optimization of:

1. Read-IMPATT Doping Profile

- $\operatorname{SDR}$ vs DDR
- LHL vs HL

2. Junction Geometry

- Single vs multiple mesa
- Distributed mesa

3. Chip Processing

- Grown vs Schottky junction
- Contact metallization systems
- Etching procedure
- Chip thickness

4. Chip-Level Combining

- Series vs parallel
- Stabilization approach

5. Heat Sinking (Thermal Design)

- Minimization of thermal resistance
- Plated versus diamond heat sink (PHS vs DHS)

RATIONALE FOR 20 GHz IMPATT DIODE PERFORMANCE GROWTH PROJECTIONS

1. 1 Yr. Projections Based Upon:

- Short-term Read profile optimization within context of LHL, SDR configuration
- Single mesa
- Some reduction in chip $\mathrm{R}_{\mathrm{s}}$
- DHS package
- Reduced package parasitics

2. 3 Yr. Projections Based Upon:

- More fundamental Read profile optimization, with possible utilization of $D D R$ configuration
- Exploitation of premature collection mode
- Significant reduction in chip $R_{S}$
. Multiple or distributed mesa, or,
. Dual chips/package
- Reduced package parasitics




IMPATT DIODE RF POWER/EFFICIENCY VERSUS THERMAL RESISTANCE/ JUNCTION TEMPERATURE


IMPATT DIODE RF EFFICIENCY/POWER/THERMAL RESISTANCE TRADE OFFS


20 GHz IMPATT Diode Performance Growth Prospects

| Performance Parameters (Stable Amplifier) | Time Period |  |  |
| :---: | :---: | :---: | :---: |
|  | Current | 1 yr . | 3 yrs . |
| RF Power Output (W) | 1.5-2.5 | $3.0-4.0$ | 4.5-6.0 |
| RF Power Added (W) | 1.0-1.5 | 2.0-2.5 | $3.5-4.0$ |
| Operating Gain (dB) | $3.0-4.0$ | $4.0-5.0$ | 4.5-6.0 |
| DC/RF Power Added Efficiency - Percent | 15-20 | 20-22 | 22-25 |
| -1 dB Bandwidth-GHz | 1.0-1.5 | 1.5-2.0 | 1.5-2.5 |
| Diode Thermal Resistance ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 20-30 | 16-20 | 8-12 |
| Diode Junction Temperature Rise Above Baseplate (Max) $-{ }^{\circ} \mathrm{C}$ | 150-200 | 150-210 | 150-220 |

## 1. Near Term (1 Yr) Growth Prospects

- Significant performance improvement within context of single-mesa, SDR, LHU-profile Read IMPATT device
. Reduced package parasitics permit use of larger mesa with attendant decrease in $R_{s}$ and increase in RF output power
- Increase in efficiency based on reduction of $R_{s}$ and further short-term Read profile optimization
- utilization of DHS for reduction in thermal resistance

2. Long Term ( $3 \mathrm{Yr} \mathrm{)} \mathrm{Growth} \mathrm{Prospects}$

- Additional increase in performance capability requires more fundamental advance in IMPATT device characteristics
- Higher RF power capability based upon use of multiple or distributed mesa chips, either singly or in dual chip per package configuration
- Further increase in efficiency due to more fundamental Read profile optimization (including possible use of $D D R)$ and significant reduction in $R_{s}$
- Concurrent reduction in thermal resistance due to combination of usage of DHS, larger mesa and/or multiple chip devices and chip thinning.
2.0 Performance Assessment of POC Combiner Technology


A - ACTIVE (INTRA. STAGE) COMBINING


B - PASSIVE (INTERSTAGE) COMBINING
IMPATT AMPLIFIER COMBINATORIAL CONFIGURATIONS

IMPATT."POWER SECTION". AMPLIFIER COMBINATORIAL CONFIGURATIONS
A. General Forms of Combination

1. Active (intrastage) divider/combiner

- most compact configuration
- generally limited in bandwidth
- prone to spurious mode oscillations
- catastrophic degradation under random device failure
- requires extremely closely matched IMPATTs
- generally requires internal isolation resistance elements.

2. Passive (interstage) divider/combiner

- can be completely reactive for lowest residual insertion loss
- potential wideband capability
- can accomodate wide dispersion in device parameters
- devices completely isolated from one another thus precluding multi-diode spurious mode oscillation
- graceful degradation under random device failure
- allows "power-down" operation to conserve prime power, by "turning off" selected building blocks.
B. Types of Combinatorial Networks

1. Topology

- corporate binary
- N-way Wilkinson
- reactive junction
- extended interaction

2. Transmission media

- waveguide
- planar (microstrip, stripline)
- radial or biconical (extended interaction).



C. - N WAY REACTIVE ULINCTION COMEIN:

RACIAL CR BICONICAL


## RELATIVE MERITS OF ALTERNATIVE 20 GHz POWER COMBINATORIAL CONFIGURATIONS

- The corporate binary configurations in TEM line (in-phase /Wilkinson, quadrature/branch line and 0-180\%/"rat-race") and waveguide ( $0-90^{\circ} /$ short-slot or in phase/magic tee) all exhibit excessive size and residual insertion loss. Moreover the TEM configuration are somewhat difficult to implement at 20 GHz .
- Generalization of the above to an N-way Wilkinson configuration results in a more compact TEM transmission line implementation (applicable to either passive or active combining) with moderate residual insertion loss and port to port isolation. Implementation of the series balancing resistors is extremely difficult, however, at 20 GHz .
- A reactive junction configuration exhibits low insertion loss but no inherent port to port isolation and hence is only useable in passive combinatorial configurations with N circulator coupled "building blocks", such as the IMPATT amplifier stages. Within this category, the planar TEM junction is more compact and wider band but the waveguide junction exhibits the absolute minimum in insertion loss, and is easier to manufacture, align and accomodate in an N building block packaging concept.
- The extended interaction reactive cavity configuration applicable to passive and active combining exhibits low loss, and narrow (radial and waveguide) to wider (biconical) bandwidth.
- Preferred configuration for passive combining of 20 GHz circulator-coupled IMPATT "building blocks" is waveguide reactive junction.

METHODOLOGY FOR 20 GHz IMPATT AMPLIFIER COMBINATORIAL TECHNOLOGY PERFORMANCE ASSESSMENT

1. Assume following apportionment of passive and active RF power combining:

- active combining limited to maximum of two IMPATT chips (in individual or in single package(s)) per amplifier stage
- passive combining comprising $N$ identical circulator coupled n-stage "building blocks" ( $n=1$ or 2) paralleled between identical $N$-way power divider/combiners, of optimum waveguide reactive junction type.

2. Assume IMPATT diode parameters @ 20 GHz

- $P_{0}=1.5,3,6 \mathrm{~W} / \mathrm{chip}$
. Gain: 4.0-6 dB at nominal drive level
- RF/DC power added efficiency: 16,20 and 25 percent

3. Compare alternative combiner configurations in conjunction with above diode parameters:

- using half, the same number and twice as many IMPATT diodes as in current POC model amplifier design
- providing 20W (current specification) and 40W (advanced capability) RF output power capability ( $P_{o R F}$ ) at 20 GHz .
20 GHZ IMPATT COMBINATORIAL POSTAMPLIFIER

| Order of Combiner <br> (\# of "building blocks") | $\begin{gathered} \text { \# Stages/Building } \\ \text { Block } \\ \text { n } \end{gathered}$ | \# IMPATT Chips in each Building Block Output Stage | Total IMPATT Diode Deployment | Total RF Power Output W |
| :---: | :---: | :---: | :---: | :---: |
| 4* | 2* | 2* | $\begin{aligned} & 14 \text { (total) : } \\ & 13(3 \mathrm{~W}) * \\ & 1\left(1.5^{\mathrm{w}}\right) \end{aligned}$ | $20^{\text {W * }}$ |
| 4 | 2 | 2 | $\begin{aligned} & 14 \text { (total) } \\ & 13\left(6^{W}\right) \\ & 1\left(3^{w}\right) \end{aligned}$ | 40w |
| ® | 1 | 1 | $\begin{aligned} & 6 \text { (total) } \\ & 5\left(6^{w}\right) \\ & 1\left(1.5^{w}\right) \end{aligned}$ | $20^{\text {W }}$ |
| 8 | 2 | 2 | $27\left(1.5{ }^{\text {w }}\right.$ ) | $20^{\text {w }}$ |
| 8 | 2 | 2 | $27\left(3^{W}\right)$ | $40^{\text {w }}$ |

*Current POC Model Design

## ALTERNATIVE IMPATT COMBINATORIAL POSTAMPLIFIER CONFIGURATIONS



A- 4 WAY, 2-STAGE BUILDING BLOCK CONFIGURATION


B-4 WAY, SINGLE STAGE BUILDING BLOCK CONFIGURATION


1. Performance comparison based upon near-term and long term RF power output capability, e.g:

- 20W - representative of current POC model amplifier specification
- 40W - representative of potential IMPATT amplifier capability in the 1987 time frame.

2. Selection of IMPATT diode RF power output per chip, in combinatorial "building block" amplifier stage deployment, based upon:

- current to near term realizeability of 1.5 to $3 W \mathrm{RF}$ power output per chip, at 16 to 20 percent power added efficiency
- long term projection of $6 W$ RF power output per chip, at 25 percent power added efficiency.

3. Selection of number of IMPATT chips used in each "building block" output stage based upon:
maximum practical number of IMPATT diodes per amplifier stage limited to two, to minimize the impact of excessive combinatorial loss, stringent tolerances on diode parameters, catastrophic stage degradation on single device failure, and tendency toward spurious oscillations

- near term combining of two individually packaged IMPATT chips, and long term combining of two chips per diode package.

20 GHz IMPATT COMBINATORIAL POSTAMPLIFIER
CONFIGURATIONAL PERFORMANCE TRADEOFFS

| Parameter | Time Period |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0-1 Yr. |  |  | 3 Yrs。 |  |
| Order of Combiner (N) | 4 | 8 | 8 | 4 | 4 |
| \# Stages/Building Block | 2 | 2 | 2 | 1 | 2 |
| Building Block Gain-dB | 9.0 | 9.0 | 9.0 | 5.6 | 9.0 |
| Building Block RF Power Output - W | 5.6 | 2,8 | 5.6 | 5.25 | 11.2 |
| RF Power-Added/Diode - W | 1.8 | 0.9 | 1.8 | 3.6 | 4.0 |
| DC/RF Power Added Efficiency per diode - percent | 20 | 16 | 20 | 25 | 25 |
| Thermal Resistance per Diode (degrees C/W) | 18 | 25 | 18 | 10 | 10 |
| Maximum Diode Junction Temp. Rise above Baseplate (deg.C) | 162 | 142 | 162 | 144 | 160 |
| Overall Gain (dB) | 17.5 | 17.5 | 17.5 | 15 | 17.5 |
| Total RF Power Output (W) | 21.5 | 21.5 | 43 | 20 | 43 |
| Total DC Power Drain (W) | 124 | 152 | 245 | 88 | 196 |
| Overall DC-RF Power Added Efficiency - Percent | 17 | 13.8 | 17 | 22 | 21.5 |
| Degradation in RF Oitput Power per "Building Block" Failure (dB) | 1.5-4.8 | 0.75-2.4 | 0.75-2.4 | 1.1-2.2 | 1.5-4.8 |

## 1. Preferred Combinatorial Confiquration(s)

- Passive interstage combining preferred to active intrastage combining, primarily on basis of its accomodation of wider dispersion in device parameters, greater immunity to spurious oscillation and more graceful degradation under random device failure
- Above considerations limit degree of active combining to maximum of two diodes per amplifier stage
- Waveguide N-way reactive junction preferred combiner implementation based upon its ultralow insertion loss, wide band width and simplicity.


## 2. Combinatorial Postamplifier Performance Assessment

- Preferred near term 20W combinatorial postamplifier (basis for POC design) utilizing 4 way divider/combiner and four 6W two-stage "building blocks" (each with two 3 W diodes in its output stage) is most compact, highest $D C / R F$ efficiency configuration, based on current near term 20 GHz IMPATT diode technology.
- Eight way combinatorial 20 W configuration provides even more graceful degradation capability than the the above, but only at the expense of higher DC prime power drain and greater size and complexity.
- Eight way configuration is only viable combinatorial post amplifier for 40w capability using near term technology
- Preferred long term 20W combinatorial postamplifier, utilizing four 6 W single stage, single-diode "building blocks between four-way divider/combiner, provides optimum efficiency concurrent with minimum size and weight
- Four way cobminatorial postamplifier, utilizing four 12W two stage "building blocks" (each with two 6W diodes in its output stage) results in the most efficient and compact 40 W configuration.
2.0 1987 IMPATT Transmitter Technology Assessment Study

RECOMMENDED ADVANCED 20 GHz IMPATT TRANSMITTER DESIGNS USING 1987 TECHNOLOGY

1. $20^{\mathrm{W}}, 2.5 \mathrm{GHz} \mathrm{BW}$ design
2. $40^{\mathrm{W}}, 2.5 \mathrm{GHz} \mathrm{BW}$ design

## RATIONALE FOR ADVANCED 20 GHz IMPATT TRANSMITTER DESIGN RECOMMENDATIONS

1. 2.5 GHz transmitter bandwidth can accomodate single $\mathrm{Gb} / \mathrm{s}$ rate angle modulated carriers.
2. 20 W design compatible with current ground terminal projections
3. 40w design compatible with smaller, low cost, possibly mobile ground terminals.
4. Higher efficiency associated with 20 W and 40 W designs, results in tolerable DC power drains for IMPATT transmitters.


## PROJECTED CHARACTERISTICS OF 20W, 20GHz

 IMPATT SOLID-STATE TRANSMITTER DESIGNFREQUENCY RANGE
-1 dB BANDWIDTH (MIN)
RF POWER OUTPUT (MIN)
OPERATING GAIN (NOM)
RF/DC POWER-ADDED EFFICIENCY (MIN)

AM/PM CONVERSION (MAX)
INPUT/OUTPUT VSWR (MAX)
GAIN VARAITION VS. FREQUENCY @ FIXED DRIVE

NOISE FIGURE (MAX)
DC PRIME TNPUT POWER-(MAX)
17.7-20. $\overline{2} \mathrm{GHz}$ (Typ)
2.5 GHz

20W
40 dB
22 PERCENT (EXCLUDING DC POWER MONITOR CONDITIONER)
$5.0 \mathrm{deg} / \mathrm{dB}$
1.25:1
$1.0 \mathrm{~dB} \mathrm{p}-\mathrm{p}$

15 dB
90W - EXCLUDING DC POWER/MONTTOR CONDITIONER
100W OVERALL


## PROJECTED CHARACTERISTICS OF 4OW, 20 GHz

IMPATT SOLID-STATE TRANSIMITTER DESIGN

FREQUENCY RANGE
-1 dB BANDWIDTH (MIN)
RF POWER OUTPUT (MIN)
OPERATING GAIN (NOM)
RF/DC POWER-ADDED EFFICIENCY (MIN)

AM/PM CONVERSION (MAX)
INPUT/OUTPUT VSWR (MAX)
GAIN VARIATION VS. FREQUENCY @ FIXED DRIVE

NOISE FIGURE (MAX)
DC PRIME INPUT POWER-(MAX)
17.7-20:2 GHz (Typ)
2.5 GHz

40W
40 dB
21 PERCENT (EXCLUDING DC POWER MONITOR CONDITIONER)
$6.0 \mathrm{deg} / \mathrm{dB}$
1.25:1
$1.0 \mathrm{~dB} \mathrm{p-p}$

17 dB
190W - EXCLUDING DC POWER/MONITOR
CONDITIONER
200W OVERAIJ

SNĐISAG YGInLIWSNVAL 工aLVdKI zHO OZ GGDNV

| PARAMETER | DEGREE OF IMPROVEMENT |  | REASON FOR IMPROVEMENT |
| :---: | :---: | :---: | :---: |
|  | Advanced Design | Current Baseline |  |
| RF Output Power | 40 W | 20 W | Higher power IMPATT diodes, utillzing multiple or dis: tributed mesas and/or dual chips/package. |
| RF/DC Power Added Efficiency | 22 percent | 15 percent | Higher IMPATT diode efficiency due to <br> - reduction in $\mathrm{R}_{\mathrm{S}}$ <br> - further optimization of Read profile |
| Noise Figure | 15 dB | 25 dB | Higher gain, lower noise FET preamplifier preceeding IMPATT power section. |
| Bandwidth | 2.5 GHz | 1 GHz | Lower parasitic IMPATT package and lower diode $\mathrm{R}_{\mathrm{s}}$ coupled with more extensive use of broad-banding techniques. |

A. Design Definition

1. Parametric tradeoff analysis
2. Technology assessment
3. Preferred paper design
B. Device/Assembly Development
4. Advanced GaAs IMPATT device development

- optimization of Read doping profile
- optimization of chip mesa geometry
- maximum degree of substrate thinning for minimum $R_{s}$
- minimization of packaging parasitics
- chip combining within package
- use of DHS for minimum thermal resistance

2. Advanced amplifier circuit development

- broadbanding of IMPATT and FET amplifier stages and associated passive components for full 2.5 GHz bandwidth.
- dual diode IMPATT amplifier stage development
- development of higher gain lower noise FET preamplifier circuits.

3. DC Power and monitor conditioner development
C. POC Model Design, Fabrication, Assembly and Test
D. $Q A / \operatorname{Reliability}$
4. Reliability Analysis
5. Product Assurance
E. Documentation

[^0]:    

[^1]:    Devices accepted following the fine and gross leak measurements were evaluated via X-Ray photography to determine the internal (e.g. inside of sealed package) physical condition(s) of chip, ribbon, seal and bonds. The X-Ray examination was carried out on all devices used in this reliability study.

[^2]:    Task $I$ is to generate a preliminary 20 GHz transmitter design including a
    technology assessment, parametric trade off analysis and sensitivity analysis.

[^3]:    to the more severe constraints associated with operation at 20 GHz .
    路

[^4]:    POWER SECTION "BUILDING BLOCK" IMPATT STAGE TRADEOFFS
    COMBINATORIAL TRADEOFFS
    DRIVER SECTION TRADEOFFS
    $\dot{\sim} \dot{\mathrm{N}}$

[^5]:    Chip avalanche negative conductance (and frequency).
    Chip spreading resistance.
    Package parasitics, such as series lead inductance and parallel standoff capacitance.

    The major overall transmitter performance characteristics affected by the foregoing parametric dispersion are RF power conversion). Emphasis in this analysis will be on the former.

[^6]:     mitter output power to preamp gain changes is $\sim 0.36 \mathrm{~dB} / \mathrm{dB}$, where the latter quantity represents the nominal composite compression ratio of each of the identical paralleled two stage "building blocks".
    r

[^7]:    - Identical phase deviations $\triangle \theta$ in two "building blocks" cause more severe
    degradation than does deviation in one.

[^8]:    ## AM/PM CONVERSION

    PHASE LINEARITY

[^9]:    FIGURE 76.

