MASA CR-167,919

DOE/NASA/0060-1 NASA CR-167919

NASA-CR-167919 19830007986

Improved SCR ac Motor Controller for Battery Powered Urban Electric Vehicles

Thomas S. Latos Gould Laboratories, Electrical & Electronic Research Gould Inc.

December 1982

LIBRARY COPY

SEP 1 3 1983

LANGLEY RESEARCH CENTER LIBRARY, NASA HAMPTON, VIRGINIA

Prepared for NATIONAL AERONAUTICS AND SPACE ADMINISTRATION Lewis Research Center Under Contract DEN 3-60

for U.S. DEPARTMENT OF ENERGY Conservation and Renewable Energy Office of Vehicle and Engine R&D



DISCLAIMER

1

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

> Printed in the United States of America Available from National Technical Information Service U.S. Department of Commerce 5285 Port Royal Road Springfield, VA 22161 NTIS price codes¹

Printed copy: A13 Microfiche copy: A01

¹Codes are used for pricing all publications. The code is determined by the number of pages in the publication. Information pertaining to the pricing codes can be found in the current issues of the following publications, which are generally available in most libraries: *Energy Research Abstracts (ERA); Government Reports Announcements* and Index (*GRA* and I); *Scientific and Technical Abstract Reports (STAR),* and publication, NTIS-PR-360 available from NTIS at the above address.

DOE/NASA/0060-1 NASA CR-167919

Improved SCR ac Motor Controller for Battery Powered Urban Electric Vehicles

Thomas S. Latos Gould Laboratories, Electric & Electronic Research Gould Inc. Rolling Meadows, Illinois 60008

December 1982

Prepared for National Aeronautics and Space Administration Lewis Research Center Cleveland, Ohio 44135 Under Contract DEN 3-60

for U.S. DEPARTMENT OF ENERGY Conservation and Renewable Energy Office of Vehicle and Engine R&D Washington, D.C. 20545 Under Interagency Agreement DE-AI01-77CS51044

N83-16257#

Foreword

This final report was prepared for the National Aeronautics and Space Administration, Lewis Research Center for the Department of Energy by Gould Laboratories of Gould Inc. in Rolling Meadows, Il. Mr. F. Gourash of the Lewis Research Center was the contract Project Manager. The author wishes to acknowledge the contributions of R. Ehrlich, T. Jahns J. Mezera, D. Thimmesch and D. Bosack to the contract technical effort and this report. This Page Intentionally Left Blank

Contents

			Page
Exec	utive	Summary	ix
Ι.	Intro	duction	I - 1
II.	Propulsion System Configuration		I I - 1
	2.1	Vehicle Performance Requirements	II - 1
	2.2	Drivetrain Selection	II – 1
	2.3	Inverter System Requirements	II - 6
III.	Motor/Controller Design		III - 1
	3.1	Induction Motor Selection and Specifications	III - 1
	3.2	Control Strategy	III - 10
	3.3	Power Inverter Design	III - 52
IV.	Controller Operation and Description		IV - 1
	4.1	Control Logic Power Supply	IV - 1
	4.2	Excitation Frequency Logic	IV - 2
	4.3	Voltage Modulation Logic	IV - 7
	4.4	System Control Module	IV - 13
	4.5	Power Inverter	IV - 22
	4.6	Commutation and Gating Logic	IV - 28
۷.	Enclo	sure Design	V - 1
	5.1	Enclosure Design Approach	V - 1
	5.2	Power Inverter Enclosure	V - 1
	5.3	Logic Enclosure	V - 8

VI.	Motor	Controller System Performance	VI - 1
	6.1	Testing Methods	VI - 1
	6.2	Controller Torque-Speed Operating Envelope	VI - 4
	6.3	Calculated System Efficiency	VI - 7
	6.4	Pulse-Width Modulation Operation	VI - 14
	6.5	Thermal Performance	VI - 17
	6.6	Physical Description	VI - 22
VII.	Contro	oller Power Scaling and Cost Assessment	VII - 1
	7.1	Scaled Family Definition	VII - 1
	7.2	Inverter Component Requirements	VII - 1
	7.3	Controller/Motor Cost Assessment	VII - 6
	7.4	On-board Battery Charger Modification	VII - 13
VIII	• Conc	lusions	VIII - 1
IX.	Refer	ences, List of Symbols	IX - 1

Page

Appendices

Page Number

I.	Vehicle Acceleration Prediction Program (VAPP)	A- I	Page 1
II.	Commutation Circuit Design Analysis	A-II	Page 1
III.	Inverter Loss Analysis	A-III	Page 1
IV.	AC Controller Electrical Schematic Diagrams	A-IV	Page 1
۷.	Microcomputer Assembly Language Program	A-V	Page 1
VI.	Test Instrumentation Specifications	A-VI	Page 1

This Page Intentionally Left Blank

,

Executive Summary

DEN3-60 was a research contract funded by the Department of Energy and managed by NASA-Lewis Research Center to design and develop an electric vehicle propulsion system controller which uses an ac induction electric motor as the electrical to mechanical energy conversion unit. Specifically, the contract program was to design and test an improved ac motor controller, which when coupled to a standard ac induction motor and a dc propulsion battery, would provide a complete electric vehicle power train with the exception of the mechanical transmission and drive wheels. In such a system, the motorcontroller converts the dc electrical power available at the battery terminals to ac electrical power for the induction motor in response to the drivers commands.

The performance requirements of a hypothetical electric vehicle with an upper weight bound of 1590kg (3500 lb) were used to determine the power rating of the controller. Vehicle acceleration capability, top speed, and gradeability requisites were contained in the Society of Automotive Engineers (SAE) Schedule 227a(d) driving cycle. The important capabilities contained in this driving cycle are a vehicle acceleration requirement of 0-72.4 kmph (0-45 mph) in 28 seconds, a top speed of 88.5 kmph (55 mph), and the ability to negotiate a 10% grade at 48 kmph (30 mph). A 10% grade is defined as one foot of verticle rise per 10 feet of horizontal distance.

With the aid of a computer simulation, the vehicle acceleration, top speed, and gradeability requirements were translated into electric motor torque and shaft power requirements. If shaft torque exceeds 40 N-m (29.5 ftlb) until the vehicle speed surpassed 72.4 kmph (45 mph), the acceleration requirement would be attained. Similarly, if the electric motor shaft power capability was at least 12kW (16hp) at vehicle speeds of 88.5 kmph (55 mph) and 26kW (34.8hp) at 48 kmph (30 mph), the requirements of the SAE 227a(D) driving cycle could be met or exceeded. Since the mechanical transmission between the electric motor and the drive wheels determine both the rear wheel

ix

torque and electric motor shaft speed at a given vehicle speed, a fixed ratio transmission with a speed reduction of 9.8:1 was selected to use in the computer simulation. This transmission would multiply the motor shaft torque available at the rear wheel axle. The simulated vehicle was assumed to be equipped with 0.33m (13") diameter wheels. The combination of transmission gearing and wheel diameter dictated the speed range of the electric motor to be 0-816 rad/s (0-7800 rpm).

The motor controller converts dc voltage and currents available at the battery terminals to ac voltages and currents required by the three phase ac induction motor. The translation from dc to ac is accomplished with an array of six switches schematically illustrated in Figure i-1. These six switches allow each motor terminal to be connected to either the "plus" battery terminal or the "minus" battery terminal. When two motor terminals are considered, it can be seen that the voltage polarity across motor terminals A and B in Figure i-1 can be positive, zero, or negative with respect to terminal B. These three polarities correspond to motor terminal A connected to the (+) battery terminal and motor terminal B connected the (-) battery terminal, both motor terminals A and B connected to the same battery terminal (either plus or minus), and finally motor terminal B connected to the (+) battery terminal and motor terminal A connected to the (-) battery terminal. By coordinating the switching of the six switches in Figure i-1, a three phase set of voltage waveforms can be applied to the motor terminals, each phase electrically displaced 120° from each other. By simply varying the rate at which the switching action accurs, the output electrical frequency of the motor controller can be varied.

In the Gould motor controller, the six switches are physically implemented with silicon controlled rectifiers or SCRs. This family of semiconductor switches is available with suitable voltage and current specifications to switch the motor terminals from the plus battery terminal to the minus battery terminal. Although SCRs are not the only candidate semiconductor family (for example, BIPOLAR transistors, gate-turn-off thyristors, or field effect transistors), the use of SCRs within the motor controller was a specific requirement of Contract DEN3-60.

Х



(0443)

Figure i 1 Six Switch Array to Convert dc to Three -Phase ac

xi

The electrical schematic of the power electronics circuit within the motor controller is illustrated in Figure i-2. SCRs 1-6 form the six switch array. Diodes D1-6 allow the motor controller to successfully tolerate leading or lagging motor power factors by providing a path for reactive currents in the absence of a conducting SCR. The remaining components are used to commutate or turn off SCRs which have been gated into conduction.

The battery voltage was selected to be 120Vdc. This decision was based on the traditional use of golf-cart style batteries in electric vehicles and the availability of SCRs in stud mount packages (TO-93) with suitable voltage and current ratings.

The ac induction motor selected to complete the electrical propulsion system was a modified Gould E-plus three phase induction machine. The motor rated 7.46kW at 60Hz (10hp) is produced in a NEMA 215 TENV frame size. Motor rotor modification consisted of replacing the original ball bearings with a class C clearance bearing system removing the cooling fins from the rotor end castings, and precision balancing the rotor assembly. The original stator windings were removed and the stator rewound such that the motor was rated for 36V ac operation at 60Hz.

The control approach used to coordinate the voltage and frequency applied to the motor terminals is based on the accurate control of the slip or difference frequency between the motor mechanical frequency and the electrical excitation frequency. With this approach, the induction machine shaft torque is linear with slip frequency and independent of the mechanical speed of the rotor provided the machine air gap magnetic flux is held constant.

Two independent control loops within the controller control the slip frequency and the air gap flux in the induction motor. The slip frequency is added to the motor shaft frequency directly via tachometer feedback using digital phase lock techniques. For the selected induction motor, the torque constant is 30N-m/Hz of slip (22.1 ft-lb). The resulting sum of the slip frequency and the motor shaft frequency directly determines the motor excitation frequency supplied by the inverter.

xii







xiii

To achieve control of the air gap flux of the machine, ultimately the terminal voltage applied to the motor must be controlled. The applied voltage ideally should be smoothly variable between zero and the maximum available from the propulsion battery. A second requirement placed upon the applied motor voltage is that it be sinusoidal to minimize both motor ripple torque and peak controller currents. These requirements are achieved in the Gould controller with a Pulse Width Modulation (PWM) algorithm. The exact algorithm adopted which determines the on-off gating signals applied to the thyristor switch array examines the intersection of sine wave reference generated at the motor excitation frequency (f_{ex}) and a triangle function generated at nf_{ex} where n is a function of the excitation frequency. In this controller, n assumes discrete values of 9, 27, 45, 63, and 81. By controlling the amplitude of the sine wave and the triangle function, both the amplitude and the harmonic content of the applied motor voltage is controlled. Figure i-3 illustrates the PWM algorithm for n=9 and n=27.

The air gap flux control algorithm generates control signals to vary the amplitude of the sine and triangle functions. The control algorithm feedback measures the fundamental component of the applied motor voltage and implements a constant voltage/frequency strategy with low speed compensation for stator resistive losses.

The control logic which implements the air gap flux algorithm is accomplished with a Molorola 6802, 8 bit microcomputer system. Additional tasks assigned to the microcomputer are controller logic sequencing, thermal protection of the power circuit components, and controller interlocking to prohibit damaging operator commands. The remainder of the controller logic is implemented with discrete CMOS logic. Specific logic blocks generate the sine and triangle functions, perform the slip frequency addition, and generate the SCR gating signals.

xiv





Figure i 3 Sine Triangle Modulation Strategy Showing the Effect of Changing the Parameter n. For n=9, the First Significant Motor Harmonic is the 17th; for n=27, this Changes to the 53rd. The Developed Motor Terminal Voltage is Independent of n, but Varies with the Relative Amplitudes of the Sine and Triangle Reference Waveforms. The complete controller and motor system is illustrated in Figure i-4. The power circuit is contained in the large enclosure and communicates with the logic system via the flexible conduit. Logic power is derived from the propulsion battery via a combination of linear and switching regulators.

The power circuit weighs 56.8kg (135 lb) and occupies a volume of 87 x 10^{-3} m³ (3.10 ft³) and its associated control logic weighs 8.2kg (18 lb) and occupies a volume of 17.8 x 10^{-3} m³ (0.63 ft³). The induction machine weighs 53.1 kg (117 lb) and is in a 215 TENV NEMA frame. Details of the controller construction can be seen in Figures i-5 and i-6 respectively which are photographs of the controller interiors.

System testing was accomplished with a dynamometer system capable of testing the motor/controller in both the 1st and 4th quadrants; i.e.motoring and regeneration. The motor controller system torque limits as a function of motor shaft speed are shown in Figure i-7. A shaft torque of 60N-m (44.2 ft-1b) is obtainable at locked rotor and peak torque capability exceeds 100N-m (73.6 ft-1b) at 315 rad/s (3008 rpm). An inspection of the torque speed envelope indicates the assumed vehicle will be able to successfully meet the schedule D requirements for acceleration, cruise, and gradeability.

The controller's electrical efficiency as a function of motor shaft speed is shown in Figure i-8. Peak controller efficiency of 92% is obtained at peak power. This is expected since the fixed controller losses become the smallest fraction of the input power. The commutation circuit components, primarily the magnetic elements, account for the largest portion of the controller losses.

The retail cost of the ac controller and motor developed in DEN3-60 is projected to be \$1500 in annual manufacturing quantities of 100,000 units. The controller is projected to cost \$1310 of this total and the motor \$190.

xvi



Figure i-4 Motor -- Controller System The three major components are induction motor (left), the power circuit (center), and the control electronics (right)



Figure i-5

Interior of Power Circuit Enclosure Input filter is to the right. Commutation components are centered about the cooling fan. Main SCR's and diodes are to the left.

xviii



Figure i-6

Control Logic Enclosure Interior

Circuitry is modularized on eight printed circuit boards for servicing. A simulated drivers console is at the left. Braking energy is returned to the battery.





Motor/Controller Torque Speed Envelope -- 1st Quadrant





xxi

I. Introduction

Nearly all electric vehicle propulsion systems in the past have employed a dc motor and controller to convert battery-stored electrical energy into mechanical energy at the vehicle drive wheels. The dc system has found wide acceptance since the controller design is straightforward and the dc machine provides torque-speed characteristics appropriate for traction applications. An advantage of this system approach is the basic simplicity of dc motor control techniques, typically employing battery tap-changers, resistive networks, or solid-state choppers to vary the applied motor voltage. However, the dc motor itself is responsible for providing the system with its major disadvantages. Dc machines are generally larger, heavier, and more expensive than alternative ac machines, largely due to the dc motor's mechanical commutator. In addition, mechanical commutators often pose special maintenance problems.

Ac machinery suffers none of the disadvantages associated with the mechanical commutators since the required commutating action is performed electronically in the controller circuitry. The ac squirrel-cage induction motor chosen for use in this program is inherently rugged, inexpensive, and capable of high-speed operation. Historically, the principal disadvantage of ac systems has been the control complexity associated with translating the system input commands into motor excitation waveforms of the proper frequency and voltage amplitudes. However, as the cost of power semiconductors and integrated circuitry decreases and general interest in electric vehicles increases, the potential of ac motors for EV propulsion is attracting renewed attention.

This report discusses a program to develop and design an improved induction motor controller for vehicle applications. The selected vehicle configuration used to size the power rating of the controller is a 3500 lb commuter-style vehicle with performance specifications drawn from the SAE J227a, Schedule D driving cycle. Specifically, these performance requirements include acceleration to 45 mph in 28 seconds, 10 percent gradeability at 30 mph, and capabilities for extended crusing at 55 mph. Regeneration of braking energy back to the propulsion battery is also specifically required. The controller rating was selected to allow the use of a fixed-ratio transmission in the drivetrain. The controller has been designed to employ conventional lead-acid batteries and an industrial-grade induction motor.

Thyristors, or silicon controlled rectifiers (SCR's), were chosen as the power semiconductor switching devices for the power stage on the basis of their proven ruggedness and low cost. In an effort to reduce controller cost by minimizing the number of power stage components, a bus-commutated circuit topology for the power stage was adopted at the outset of the program. The special demands made by this type of topology on the control logic are discussed in this report. The harsh vehicle operating environment dictated that the power stage be contained in a moisture-resistant enclosure making component cooling more difficult. Vehicle ram air directed over the power stage package provides sufficient cooling capability except during extended low-speed operation when thermal protection via controller shutdown is employed.

To insure suitability for vehicle applications, the control logic has been designed to give the propulsion system the characteristics of a torque controller. The control logic responds to operator acceleration and braking requests by making appropriate adjustments in motor excitation voltage and frequency. A motor shaft tachometer and motor voltage transducer provide the control logic with the necessary feedback information to make these adjustments. These control actions are performed by logic submodules under the supervision of an on-board microporcessor. Controller sequencing and protection are additional tasks of the microprocessor.

Contract DEN3-60 was a research contract funded by the Department of Energy and managed by NASA-Lewis Research Center.

I - 2

II. Propulsion System Configuration

2.1 Vehicle Performance Requirements

The required performance level for an electric automobile for the contract work scope is defined by the SAE J227a Schedule D driving cycle. This driving cycle is schematically pictured in Figure 2.1 and contains an acceleration profile of zero to 72.4 km/h (45 mph) in 28 seconds, continued crusing at 72.4 km/h (45 mph) for 50 seconds, a coast period of 10 seconds and finally deceleration to zero speed in 10 seconds. A gradeability requirement, 48.3 km/h (30 mph) for one minute on a 10% grade, is also included along with a top speed requirement of 88.5 km/h (55 mph).

These performance goals, when applied to a commuter style electric powered vehicle, specify the necessary wheel torque and power. A standard vehicle used for this study has the following characteristics:

1)	Mass	1590 kg	(3500 lb)
2)	Frontal Area	1.86 m ²	(20 ft ²)
3)	Drag Coefficient	0.3	
4)	Drivetrain Efficiency	90%	

This vehicle requires a power of 11.3kW to maintain a speed of 88.5 km/h (55 mph) at zero grade and 27.0kW to maintain a speed of 48.3 km/h (30 mph) on a 10% grade. To aid in the determination of motor torque-speed requirements, a Vehicle Acceleration Profile Program (VAPP) was assembled to calculate acceleration time to a target speed. Program listings are included in Appendix I.

2.2 Drivetrain Selection

An electric vehicle drivetrain consists of the propulsion battery, the electric propulsion motor, a transmission (either fixed or multiple ratios), and finally, the drive wheels. These are symbolically represented in Figure 2.2. In any electric propulsion system, selection of the open-circuit battery



(0699)

Figure 2.1 Typical Motor Performance in Vehicle– SAE J 227a, Schedule d, Driving Cycle





terminal voltage is somewhat arbitrary given that the total battery energy capacity is adjustable independent of terminal voltage. Since the electric vehicle industry is presently manufacturing vehicles with off-the shelf components, however, custom battery modules are not available to allow the simultaneous optimization of battery capacity and terminal voltage. The readily available with acceptable performance batteries which are characteristics are golf-cart style batteries having a typical capacity of 125A-h at a 100 minute rate.

For this program a 120V battery consisting of 60 such golf-cart cells was selected. This gives a reasonable compromise between the desire to minimize controller currents (have a high terminal voltage) and the need to keep battery weight consistant with the target vehicle performance requirements.

To minimize the expense of the vehicle drivetrain, a fixed ratio transmission was selected with a ratio of 9.8:1. This ratio provides adequate wheel torque to meet acceleration goals and still limits the top speed of the ac motor to 7800 rpm at 55 mph. Although conventional ac squirrel-cage induction motors normally operate up to speeds of only 366 rad/s (3500 rpm), their structrual design allows operation at speeds exceeding 1047 rad/s (10,000 rpm).

To provide both the peak power requirements of 27kW and the steady state requirements of approximately 12kW at 55mph, a NEMA 215 TENV frame size induction motor was deemed adequate. This motor size was suggested by both NASA-Lewis during the procurement stage and by Rohr Industries as a result of their contract work¹. This motor size can produce accelerating torques of 60 N-m which will successfully meet the 0-45 mph acceleration requirement when coupled with a 9.8:1 fixed ratio transmission.

The defined powertrain is summarized in Figure 2.3. It consists of a 120V battery, a dc-ac motor controller, a 215 TENV induction motor, and a fixed ratio, 9.8:1, differential torque multiplier.

II - 4





13" DIAMETER WHEELS

Figure 2.3 Selected Propulsion System Power Train

2.3 Inverter System Requirements

The torque-speed envelope requirements at the shaft of the ac motor are illustrated in Figure 2.4 which also shows the vehicle speed corresponding to a given motor shaft speed. The critical torque-speed couples for gradeability and high speed operation are clearly indicated along with the acceleration torque requirements. As is seen in the Figure, the minimum acceptable torque to meet the acceleration requirements is approximately 40 N-m with 60 N-m required to successfully negotiate a 10% grade at 30 mph.

all in survey



Figure 2.4

Motor - Torque - Speed Requirements

II - 7

III. Motor/Controller Design

3.1 Induction Motor Selection and Modifications

Motor Selection

At the heart of the EV propulsion system is the ac motor. As called for in the contract requirements, this motor is a rugged squirrel-cage induction machine. From the beginning of this program it was clear that successful achievement of system performance goals demanded that the selected motor be fully compatible with the controller design.

The contract statement of work gave Gould the option of using a Government-furnished (GFE) induction motor or supplying an alternate motor subject to NASA Project Manager approval. After studying the GFE motor specification, Gould elected to supply an alternate motor. There were two principal reasons for this decision. First, the GFE motor, being necessarily wound for a fixed stator voltage, would limit Gould's freedom in choosing the controller system voltage. Second, tangible benefits in motor efficiency and power factor were forseen by selecting an appropriate alternate motor.

In place of the GFE machine, Gould supplied a motor from its own E-Plus[™] line of induction machines. Introduced in 1975, these industrial grade machines are specially designed to provide higher operating efficiency and power factor than the standard industry-average motors. A cutaway view of the typical E-Plus[™] motor is provided in Figure 3.1 together with short descriptions of the design techniques employed to reduce losses and improve power factor. The E-Plus[™] motor selected for this program is constructed with an aluminum housing, steel stator and rotor laminations, copper stator windings, and aluminum rotor bars and end rings.

Selection of a specific motor for this program consisted of matching performance requirements with available motor ratings. This analysis confirmed the earlier results of the 1978 Rohr Industries study¹ showing that

III - 1



Figure 3.1 Construction Details of Gould E-Plus 💮 Motor

the performance requirements are best met with a nominal 10 hp, 1800 rpm, four-pole NEMA 215T frame machine. This motor produces a 40 N-m torque under rated flux conditions and can produce over twice that amount during transient conditions at the same flux level. Provided that these torque levels can be delivered over a wide vehicle speed range, as will be described shortly, this motor is capable of meeting all contract power handling requirements. Key motor characteristics are summarized in Table 3.1.

Motor Modifications for the EV Application

Since the E-Plus™ motors are intended for industrial use, they have been designed for fixed-frequency (60 Hz), fixed speed (1800 rpm for a 4-pole design) and operation from a fixed standard utility voltage source (230V. 3phase, typically). Nevertheless, these machines are useful over the wide speed ranges encountered in this EV application provided that a limited number of motor modifications are introduced. Mechanical modifications of the rotor assembly included rotor balancing and bearing replacement in order to extend motor shaft speed capabilities to 8000 rpm. Mechanical integrity of the rotor poses no problem since the tested burst speed for this type of squirrel-cage rotor assembly is 16,000 rpm. Following the suggestions of the NASA Technical Program Monitor for this contract, the rotor was fitted with Class C clearance single-shielded ball bearings lubricated with a high-quality, high-temperature grease, type SRI-2. Further modifications of the rotor to accommodate the extended speed range included removal of the aluminum rotor cooling fins which normally extend from the squirrel-cage end rings. Rotor balancing for 8000 rpm operation was performed using the same techniques used in balancing highspeed automotive engine shafts.

Since the chosen system voltage of 120V is considerably less than standard utility industrial supply voltages, it was necessary to rewind the stator for a reduced voltage level. A summary of the analysis underlying the choice of voltage rating for the new winding will be presented here. According to the contract specifications, the highest power delivery requirements for the propulsion system occurs at 30 mph under 10% grade conditions. Assuming a 9.8:1 drivetrain transmission gear ratio, 30 mph

Table 3.1

SUMMARY OF KEY MOTOR CHARACTERISTICS

Motor Type:

Gould E-Plus™ Squirrel-Cage Induction Motor

Motor Frame Size: NEMA 215T No. of Stator Phase/Poles: 3-Phase, 4 pole Rated Power: 7.46kW at 1800 rpm Rated Shaft Torque: 40 N-m at 1800 rpm Rated Stator Voltage: 36V line-to-line at 60 Hz Rated Stator Current: 140 A at 60 Hz Rated Rotor Slip: 2.2% at 60 Hz Rotor Burst Speed: 16,000 rpm Rotor Bearings: Class C Clearance Ball Bearings corresponds to a motor excitation frequency of 140 Hz for the 4-pole motor. Since the battery terminal voltage may sag to the vicinity of 110V under maximum loading conditions, the <u>fundamental</u> frequency line-to-line rms voltage component, $V_1^{\ \label{eq:voltage}}$, will be only 86V under such conditions:

$$V_1 \ell \ell_{140 \text{ Hz}} = \frac{\sqrt{6}}{\pi} V_{\text{bat}} = (.78)(110) = 86V$$
 [3.1]

When this voltage rating is scaled down from its 140 Hz value to the equivalent 60 Hz value, assuming a constant volts-per-Herz ratio, we find

$$V_1^{\&\&} = \frac{60}{140} \times V_1^{\&\&} = 37V$$
[3.2]

Consideration of convenient winding configurations for the selected E-Plus[™] motor led to the specification of a 36V stator winding under 60 Hz excitation conditions. With the assistance of Gould's Electric Motor Division, the motor was fitted with a lap winding appropriately adjusted for this 36V rating.

Motor Equivalent Circuit and Measured Performance

Upon arrival of the selected rewound induction motor at Gould Laboratories, a set of tests was carried out to determine values for the motor single-phase equivalent circuit. As shown in Figure 3.2, this process involves identification of five key motor impedances: stator winding and rotor squirrel-cage resistances (R^{S} and R^{r}), stator and rotor leakage reactances ($X^{\&S}$ and $X^{\&r}$), and magnetizing reactance (X^{m}). Reactances are specified at a base frequency of 60 Hz and resistances are adjusted for operating temperatures of 70°C. ω^{e} is the electrical excitation frequency and ω^{r} is the mechanical frequency.


(0436)

 $\omega^{e} = 2\pi \mathbf{x} \mathbf{f}_{e\mathbf{x}}$ $\mathbf{s} = \frac{\omega^{e} - \omega^{r}}{\omega^{e}}$ $\mathbf{T} = 70^{\circ} \mathbf{C}$

Figure 3.2

Induction Motor Equivalent Circuit

A set of motor tests was conducted to determine the machine parameters consisting of the following specific characterization tests:

- stator resistance measurement
- no-load saturation test
- locked-rotor test
- steady-state load test

Since all of these tests are standard in the industry, the interested reader is referred elsewhere for more details on testing procedures.² The results of this testing are presented in Figure 3.3 in the form of an identified equivalent circuit. These resistance and inductance values are relatively insensitive to excitation frequency provided that the motor is operating at low slip; that is, the rotor shaft frequency is within a few percent of the excitation frequency, typical for steady-state operation. However, if the rotor is locked to prevent rotation while the stator is excited at a substantially different frequency, frequency-dependent skin effects alter the rotor impedance values from their low-slip values. Thus, Figure 3.3 includes standstill values for the rotor resistance and leakage reactance for 60 Hz excitation. The equivalent circuit values shown in this figure fall within the range of expected impedance values for an industrial-grade induction motor of this rating.

Figure 3.4 complements the equivalent circuit presentation by providing results of the no-load saturation test for 60 Hz excitation. These results show that, consistent with good motor design practice in industrial machines, the motor is operating just below the knee of the magnetic saturation curve during rated voltage excitation. That is, the motor iron magnetic flux levels are maintained as high as possible without causing substantial saturation of the iron core with the associated losses. However, the curve also demonstrates that there is substantial latitude for temporary excursions towards the saturation region of the iron core if necessary to extract higher torques from the motor.



(0437)

AT STANDSTILL:

 $\mathbf{X}^{\mathbf{\ell}\mathbf{r}}$ = .0108 Ω

R^r = .0048Ω

Figure 3.3

Identified 36V Induction Motor Parameters at 60Hz Excitation Frequency





No Load Magnetization Saturation Test Curve

Measured electrical performance characteristics of the rewound induction motor during 60 Hz six-step excitation are presented in Figure 3.5 as a function of rotor slip. Plotted motor performance parameters include measured phase current (I^S), shaft torque (T^e), and motor efficiency (n_m). In addition, predictions for the phase current and torque generated by the equivalent circuit of Figure 3.3 are also included with the measured curves in Figure 3.5. Measured and predicted torque values agree quite well over the full tested slip range (0 to 4% slip). However, predicted currents are several percent lower than measured currents due in large part to the additional current harmonics resulting from the nonsinusoidal six-step excitation which are not reflected in the predictions.

Measured motor efficiency values presented in Figure 3.5 hover in the vicinity of 80% for most of the slip operating regime. These values are several percent lower than typical efficiency values for standard industrial induction motors with 60 Hz sinusoidal excitation.³ Clearly, this loss of motor efficiency due to harmonic currents directly impacts overall system efficiency in an undesirable manner. Although techniques do exist for specifically designing the induction motor to minimize the effects of nonsinusoidal excitation,⁴ such work fell outside the scope of the present program. In the absence of that degree of freedom, attention has been focused on reducing the harmonic content of the controller voltage output waveforms, as will be described later in this report.

3.2 Control Strategy

Desired Characteristics

The fundamental requirement for the selected control strategy is that it give the overall system the characteristics of a torque controller. That is, the system must respond to torque requests delivered to the propulsion system by the operator through the accelerator and brake pedal positions. The control strategy has responsibility for converting these torque requests into the appropriate inverter commands to control the excitation of the ac motor. Specifications for the response time of the propulsion system to step changes



(0439)

Figure 3.5

36V Induction Motor Load Test Performance

in the torque command are not explicitly defined in the contract system requirements. However, the rather sluggish response characteristics of the human operator make a response time on the order of 100 ms a reasonable goal for the EV controller. This response time goal applies over the full range of propulsion system output shaft speeds.

In addition, the control strategy is responsible for protecting the propulsion system components from operator torque requests which exceed system capabilities. This is particularly true at low speeds where component current capabilities could be exceeded if the operator torque requests were not suitably limited as part of the control strategy. The locus of system torque-speed operating points required to meet system performance specifications have been discussed previously in Section 2.3 and summarized graphically in Figure 2.4 On the basis of these minimum requirements, a decision was made early in the design process to require at least 60 N-m from the propulsion system at all vehicle speeds less than 48.3kph (30 mph) for improved acceleration. As shown in Figure 2.4, peak torque production requirements then fall off gradually as the vehicle speed increases beyond 30 mph towards the 55 mph maximum.

Basics of AC Motor Control

The nature of the EV propulsion system application requires that the ac induction motor deliver substantial steady-state torque over a wide speed range. If restricted to fixed-frequency excitation (e.g., 60 Hz line excitation), a high-efficiency induction motor is not capable of meeting this requirement. Inspection of the motor shaft torque versus speed characteristic for an induction motor during fixed-frequency excitation at frequency f_{ex} clarifies the source of this limitation (see Figure 3.6). Steady-state operation is limited to a narrow range of shaft speeds adjacent to the electrical excitation frequency corresponding to the negatively-sloped portion of the Figure 3.6 torque-speed characteristic. Note that the induction motor produces no steady-state torque when the rotor rotates exactly at the excitation frequency; braking (negative) torque is generated and power is fed back to the source when the rotor shaft frequency exceeds f_{ex} .

Excitation frequency and excitation voltage amplitude provide two important degrees of freedom in varying the operating speed of the induction motor. As shown in Figure 3.6, the steady-state operating point is determined by the intersection of the motor generated torque versus speed characteristic and the load torque versus speed characteristic. Since the amplitude of the motor torque-speed curve is proportional to the square of the applied excitation voltage, $(V^{\ell\ell})^2$, the steady-state operating point can be varied over a limited speed range by adjusting the excitation voltage at a fixed excitation frequency. This technique of induction motor speed control is illustrated in Figure 3.7.

In contrast, if the excitation source is designed such that the motor excitation frequency can be varied while holding the excitation voltage fixed, a continuous family of induction motor torque speed curves in produced as shown in Figure 3.8. A different curve corresponds to each excitation frequency value. All of these curves have virtually identical shapes although their amplitudes decay as the curves shift to the right (higher rotor speeds) for increasing excitation frequency values. The torque-speed curve amplitude scaling factor is proportional to the square of the air-gap flux $(\lambda_{ag})^2$, where the air-gas flux, λ_{ag} , can be approximated as well as

$$\lambda_{ag} = K_0 = \left(\frac{V^{ll}}{f_{ex}}\right)$$
[3.3]

where K_0 is a machine constant. Thus, for fixed excitation voltage amplitude (fixed V^{ll}), the torque-speed curves scale as the inverse square of the excitation frequency, $(1/f_{ex})^2$.

Since the machine air-gap flux magnitude gradually increases as $1/f_{ex}$ for decreasing values of excitation frequency when the motor voltage is fixed, the motor iron becomes magnetically saturated during low frequency operation. In order to avoid this undesirable operating mode while retaining the advantages of variable-frequency operation, it is necessary to consider control techniques which simultaneously vary the excitation voltage and frequency.



(0440)





(0441)

Figure 3.7

Principle of Shaft Speed Control by Means of Variable Stator Voltage

One of the most popular techniques for coordinating the machine voltage and frequency excitation to avoid saturating the motor's iron core consists of adjusting the voltage so that the air-gap flux magnitude stays constant as the frequency is varied. When the air-gap flux is held constant, the locus of torque-speed curves for variable-frequency operation all have the same magnitude and shape, as shown in Figure 3.9. In this manner, the machine's full useful torque-producing capability becomes available over the entire speed range. As shown in Equation 3.3, regulating the air-gap flux to be constant requires that the voltage amplitude be varied in direct proportion to the excitation frequency. This scheme, commonly referred to as constant Volts-per-Hertz (V/Hz) operation, plays a role in the implemented control However, the approximate nature of Equation 3.3 as well as basic algorithm. system constraints have made it necessary to adopt a voltage algorithm which differs from the basic constant V/Hz relation in several important ways. Details of these differences will be provided in the following sections of this report.

Variable-Frequency Implementation Fundamentals

Having reviewed several of the available techniques for achieving variable speed control of ac motors, discussion in this section will be devoted to how these techniques have been incorporated into the final EV controller. At the heart of this implementation is an array of semiconductor switches illustrated schematically in Figure 3.10. This inverter power conversion stage generates the ac voltage waveforms needed to excite the induction motor using energy supplied by the dc battery source.

In its simplest operating mode, the two switches in each of the three legs of the inverter operate as a complementary pair, one switch closing as soon as the complementary switch opens. In this manner, the line-to-line motor terminal voltages are constrained at any time instant to take on one of three values, $+V_{bat}$, $-V_{bat}$ or 0, where V_{bat} is the battery terminal voltage. By properly coordinating the switching instants as shown in Figure 3.10, a balanced three-phase set of voltage waveforms is developed at the motor terminals. Although these waveforms are nonsinusoidal, the largest proportion

III - 16

INDUCTION MOTOR EXCITATION CONTROL TECHNIQUES





Constant Source Voltage, Variable Excitation Frequency



Figure 3.9

Variable Source Voltage, Variable Excitation Frequency



(0443)

Figure 3.10 Inverter Switch Configuration and Associated Switch Sequencing Diagrams for Producing a Set of Balanced Three—Phase Line-to-Line Voltage Waveforms at Terminals A, B, and C

of their spectral energies are concentrated in their fundamental frequency components.

By simply varying the rate at which the switching sequence of Figure 3.10 proceeds, the frequency of the motor excitation can be varied over a wide continuous range. Thus, the basic requirement of variable-frequency speed control is satisfied. However, a second key requirement for variable-frequency speed control described in the preceding section is the capability of varying the applied motor voltage as the frequency is varied. Note that the simple waveforms displayed in Figure 3.10 do not satisfy this requirement since their amplitudes are fixed at the source voltage amplitude, V_{bat} .

One technique for providing this variable voltage capability is to add a power conversion stage between the battery source and inverter input to adjust to the dc bus voltage. Thus, the amplitudes of the Figure 3.10 waveforms become variable rather than fixed values. However, in order to avoid the cost of introducing this additional power stage, an alternate approach has been adopted which achieves this independent voltage control in the inverter stage itself. This is accomplished by increasing the sophistication of the inverter-stage switching algorithm using pulse-width modulation (PWM) techniques adapted from communications systems work. Such PWM algorithms provide the drive designer with a powerful tool for shaping the inverter output waveforms.

Since the voltage waveforms delivered by the inverter power stage are non-sinusoidal, undesirable harmonic components are present in the motor excitation waveforms of Figure 3.10. These harmonics produce pulsating torques and losses in the machine without contributing to the average torque, and hence reduce the system efficiency. Sufficient degrees of freedom are inherently provided by the pulse-width modulation algorithm to permit the concentration of the spectral energy of the generated voltage waveforms in the fundamental frequency component. The amplitude of the fundamental component is independently adjusted by means of a duty cycle control known as the modulation index. Further details about the implemented PWM voltage control algorithm are found in Section 4. Fundamental voltage component amplitudes provided by the PWM alogrithm are limited to a maximum value set by the source voltage, V_{bat} . In fact, under maximum output voltage conditions the motor terminal voltage waveforms are identical to the simple "six-step" waveforms as shown in Figure 3.10. As a result of this upper limit, the propulsion system has been designed to operate in two distinct regimes during a typical driving cycle. At all speeds below a base frequency f_b , the motor voltage is controlled to follow a modified constant V/Hz program designed to hold the motor air-gap flux constant at its rated value. The resulting torque-speed curves associated with excitation frequencies in this regime all have the same shapes and amplitudes as illustrated in Figure 3.11. This operating regime is commonly referred to as the "constant torque" regime, consistent with the terminology typically applied to separately excited dc motors during variable armature voltage, fixed field strength operation.

When the excitation frequency is increased to values exceeding the base frequency f_b, insufficient battery voltage is available to maintain the motor air-gap flux at its rated value. Instead, the inverter delivers six-step waveforms to the motor terminals, providing a "full-on" motor voltage directly proportional to the battery terminal voltage. As explained earlier in this section, increasing the excitation frequency with a constant motor voltage results in a set of torque-speed curves with decreasing amplitudes as shown in Figure 3.11. Although the torque amplitudes of these curves actually scale as $(1/f_{ex}^2)$ rather than $1/f_{ex}$, this operating regime is typically referred to as the "constant horsepower" regime; such terminology is consistent with that developed for separately excited dc motor drives to describe similar performance in the field-weakening operation regime. Note that a true constant horsepower operating locus can be achieved, i.e., $T^e \propto 1/f_{ex}$, provided that the rated operating point at the base frequency fb occurs at a slip less than the peak torque pullout slip. In this case, constant horsepower operation is achieved over a limited frequency range by gradually increasing the slip frequency until the peak torque value is reached at some elevated frequency, f₂ (see Figure 3.12). Above f₂, maximum available torque is limited to the $(1/f_{ex})^2$ locus described earlier.



(0444)

Figure 3.11 Adopted Voltage and Frequency Control Strategy

In response to this program for motor excitation as a function of frequency, the full torque-speed operating locus for the propulsion system covers an area with the approximate shape shown in Figure 3.12. The compatibility of this torque-speed locus with the performance requirements discussed in Section 2.3 is quite evident by a comparison of Figure 3.12 and Figure 2.4. As indicated in Figure 3.12, the torque-speed operating locus for regenerative operation (negative braking torque is essentially the mirror image of the motoring locus (positive propulsion torque) reflected about the speed axis. This property results from the fundamental symmetry of the induction motor's torque-speed curve (Figure 3.6) about the zero-torque synchronous speed point during fixed-frequency constant voltage operation.

Figure 3.12 represents a simplified and somewhat idealized sketch of the propulsion system's operating locus intended to illustrate the fundamental concepts. The actual operating locus for the assembled prototype system as presented in Section 6 of this report deviates somewhat from this idealized shape due to controller implementation details which will not be addressed until later in this report. Notwithstanding, Figure 3.12 contains sufficient detail to set the stage for the propulsion system control strategy description presented in the following sections.

Slip Control Strategy

The propulsion system control module must respond to operator torque requests by properly adjusting the motor excitation frequency and terminal voltage to produce the desired torque. Several different strategies for executing this coordinated voltage and frequency excitation control have been developed over the years, each distinguished by its particular performance and implementation characteristics. One implementation feature shared in common by nearly all of these candidate control strategies is the necessity of a motor shaft tachometer. The availability of shaft speed information provides a powerful feedback variable to the control module for achieving system performance objectives. Although the undesirability of a tachometer in the propulsion system is generally acknowledged because of its expense and fragility, a satisfactory strategy for eliminating this key component is not yet commercially available.

III - 22



Figure 3.12 Simplified Illustration of System Torque Speed Operating Locus

111-23

The principle of the chosen control strategy can be best described by referring to the expanded plot of the motor torque vs. motor speed relationship in the vicinity of the excitation frequency shown in Figure 3.13. Rotor speed in this figure is plotted as a difference frequency between the excitation and rotor frequencies $(f_{ex}-f_r)$, referred to henceforth as the slip frequency, $f_{s\ell}$. Note that the developed motor torque is very sensitive to slip frequency values for a high efficiency induction motor; motor torque increases from zero to its rated value as the slip frequency changes by approximately 1 Hz.

Provided that the motor magnetic air-gap flux is held constant, the developed motor torque as a function of slip frequency plotted in Figure 3.13 is independent of excitation frequency, fex. That is, the developed torque will remain constant as the vehicle speed varies, provided that the excitation frequency is adjusted to hold the difference frequency between the shaft speed and the excitation frequency constant, and the excitation voltage is adjusted to maintain the motor flux constant as well. This feature provides the basis for a powerful torque regulation scheme known generally as slip control. Since the instantaneous shaft frequency, fr, is available from the tachometer, the inverter excitation frequency, fex, is controlled by adding or subtracting an adjustable difference frequency, $f_{s,0}$ to the rotor frequency. A schematic drawing of the basic slip control configuration is quite straightforward, as shown in Figure 3.14. One of the desirable characteristics of this control scheme is the near-linear dependence of motor torque on slip frequency in both the motoring (positive torque) and regenerative braking (negative torque) regimes. This linearity becomes seriously degraded only if the slip frequency is increased to values in the vicinity of the peak torque pullout slip.

Independence of motor excitation frequency and motor torque during slip frequency control is dependent on the condition of constant amplitude of the rotating magnetic air-gap flux wave. This flux amplitude must be held constant despite changes in the machine excitation frequency and torque loading which would change the flux amplitude if the voltage were held constant. The dependence of flux on frequency and loading can be described most easily with the help of the machine steady-state equivalent circuit, shown in Figure 3.15. Air-gap flux magnitude can be expressed as the product



(0446)

Figure 3.13Induction Motor Torque vs. Slip Curve in the
Vicinity of the Excitation Frequency ($f_{s\ell} = 0$)
for Rated Air -Gap Flux Operation

111-25



Figure 3.14 Slip Frequency Control Block Diagram



(0448)

Figure 3.15Equivalent Circuit of Induction Motor HighlightingAir-Gap Flux Dependence on Frequency and Loading

of magnetizing inductance and the current through this circuit branch, That is,

$$\lambda_{ag} = L^{m} i_{m}$$
 [3.4]

As described earlier, the inductive nature of the motor equivalent circuit implies that, as a first-order approximation, motor voltage must be increased linearly with frequency to maintain constant flux. However, this simplified relation does not account for the effect of the machine loading: As the developed motor torque increases, the impedance of the rotor branch of the motor equivalent circuit decreases because of the increase in slip, s, which reduces R^r/s . For a given motor voltage amplitude and excitation frequency, an increase in the rotor current causes a decrease in the magnetizing current, i_m , because of increased stator resistance and leakage reactance voltage drops. Thus, the flux amplitude decreases as the motor loading increases, assuming constant voltage excitation. This phenomenon is exactly analogous to the speed regulation of a dc motor with loading caused by the armature resistive voltage drop.

Flux Regulation

Various strategies are available for regulating the magnitude of the air-gap flux. One class of flux regulation schemes relies on special flux transducers such as Hall effect probes and voltage-sensing coils installed inside the machine. By directly measuring the flux amplitude, a closed-loop regulator can be designed to adjust the motor excitation to hold the flux amplitude constant despite frequency and loading changes. Unfortunately, there are no manufacturers who produce standard industrial grade induction motors with flux sensors installed as standard equipment; rather, such sensors must be retrofitted into the motor at considerable expense. Consistent with the goal of designing an economical propulsion system based on the standard industrial grade induction motor, a decision was made to consider alternatives to internal flux sensors for flux regulation. Although alternative motor variables such as phase currents are available for closing a flux regulation loop, one of the most straightforward approaches to controlling flux amplitude uses an open-loop configuration based on a priori knowledge of the motor's eqivalent circuit. Although an open-loop scheme by its nature sacrifices some accuracy in the flux regulation, the EV propulsion system performance requirements provide sufficient flexibility to assure the scheme's viability in this application. In particular, the most important characteristic of the torque-to-input command signal relationship is monotonicity rather than precise linearity.

Although implementation details of the flux regulation scheme will be reserved for the following section, the nature of this scheme can be described here in a straightforward manner. The amplitude of the air-gap flux (λ_{ag}) during steady-state operation is a unique function of the excitation frequency (f_{ex}) , the excitation voltage amplitude (V^S) , and the generated torque (T^e) . That is

$$\lambda_{aq} = g_1 (f_{ex}, V^S, T^e).$$
 [3.5]

If we demand that the air-gap flux be held constant, then the excitation voltage can be expressed as a unique function of the other two variables, frequency and torque. That is

 $V^{S} = g_{2} (f_{ex}, T^{e}) \text{ for } \lambda_{ag} = \text{constant.}$ [3.6]

Although a direct measurement of the developed torque is not available in the implemented system, equality of the torque command, T^{e^*} , and the actual torque T^e is implicit in the regulating nature of the control circuitry. Thus the expression for the voltage can be rewritten as

$$V^{s} = g_{2} (f_{ex}, T^{e^{*}})$$
 [3.7]

III - 29

where both f_{ex} and T^{e^*} are explicitly available as control inputs. This calculation is displayed schematically in Figure 3.16. V^{s^*} is shown in the figure with an asterisk since the output of this block is a commanded value which is delivered to the pulse-width modulation circuitry.

The actual excitation voltage delivered to the motor is limited to a maximum value V_{max}^{s} which is directly proportional to the battery voltage. Hence, the PWM control circuitry simply saturates at this maximum value when the command signal V^{s*} exceeds V_{max}^{s} . This has the effect of causing the flux amplitude to fall off inversely with excitation frequency for further frequency increases. As described in a previous section, such operation corresponds to the "constant horsepower" regime since the amplitude of the torque-speed curve decreases for further increases in the excitation frequency. As a result of entering this operating regime, the slope of the torque vs. slip frequency increases above the transition value. In other words, the 'gain' of the system's accelerator pedal relating the torque to pedal position falls off at elevated speeds in the constant horsepower regime.

Dynamic Performance

Two issues which are of interest with respect to the dynamic performance of any candidate control alogrithm are the system stability, and dynamic response to input command changes. Dynamic characteristics of the slip frequency control system are generally quite compatible with the performance requirements for an electric vehicle propulsion system. General features of these dynamic characteristics will be described in the following paragraphs.

In the strictest sense, any torque controller is statically unstable at all operating points when driving a constant torque load which is independent of speed; specifically, any difference between the motor and load torque causes the motor to accelerate. Provided that this is the case, it has been shown that the dynamic stability of a slip-frequency controlled drive is superior to that of a conventionally excited motor with independent voltage

III - 30



(0449)



and frequency excitation.⁵ That is, the damping ratio of the dominant poles in the slip-frequency controlled system is generally higher than those of a comparable conventional system. This is of particular importance at low excitation frequencies in the range of 10 to 20 Hz where conventionally-excited induction motors typically operate under conditions of marginal dynamic stability.⁶

Transient response of the developed motor torque to step changes in the input torque command is the second important dynamic issue. During the course of the doctoral thesis work of A. Miles at the University of Wisconsin 5 , the dynamic response of the basic slip-frequency torque controller was investigated at a variety of operating points. Using the parameters of the EV propulsion system, analytical results derived from this work show that the small-signal transient torque response of the slip-frequency system is dominated by a decaying time constant of 100 ms or less over the full motor operating speed range. More detailed examination of the system natural frequencies indicates that the step transient torque response is adequately damped at all speeds, with a slightly oscillatory underdamped response occurring at excitation frequencies of 30 Hz (900 rpm) and lower. Experience with the actual system has generally borne out these calculations, although sampling delays introduced by the control logic implementation have extended the dominant time constant of the torque response to the range of 150-200 ms for most operating conditions. In addition, an adjustable RC circuit has been included in the torque control logic to allow the dominant time constant to be further extended by controlling the rise/fall time of the operator torque request.

Control System Implementation

As described in the last section, the propulsion system is given the characteristics of a torque controller by means of a slip-frequency control scheme requiring air-gap flux regulation. Implementation descriptions for this control system are presented in this section at the block diagram level, leaving detailed logic hardware and software presentations for later sections.

In order to place the control system in its proper perspective, Figure 3.17 provides a block diagram of the entire propulsion system. The voltage modulator logic prepares the thyristor gating signals according to a pulsewidth modulation algorithm. These signals are delivered to the inverter power stage where the actual dc to variable frequency, variable voltage power conversion takes place. Systems control functions are centralized in the system control module which gathers the necessary internal transducer signals as well as the operator torque request in order to perform the control functions. In addition, the system sequencing (e.g., start-up) and protection functions are performed in the system control module. At the heart of this module is a microprocessor which accomplishes many of these tasks via software real-time control.

A block diagram of the slip-frequency torque control algorithm performed in the system control module is presented in Figure 3.18. The lower half of this diagram consists of the induction motor slip-frequency control algorithm while the upper half executes the necessary flux regulation. Each of these two sections will be described in turn.

Slip Frequency Control Functions

The slip-frequency control functions are conceptually straightforward. First, the operator torque request, T^{e^*} , is converted into an equivalent slip frequency command, f^*_{Sl} . The relationship between the developed motor torque and applied slip frequency is nearly linear in the useful slip operating range between 3 Hz (motoring operation) and -3 Hz (regenerative braking). During rated flux operation this torque-slip relationship is essentially independent of the excitation frequency, with the motor torque increasing at a rate of 30 N-m per 1 Hz slip frequency in both the motoring and braking regions. This relationship has been plotted previously in Figure 3.13.

As a result of the simplicity of the actual motor torque-slip frequency relationship ($T^e = g [f_{sl}]$), the inverse of this relationship ($f_{sl} = g^{-1} [T^e]$) can be modeled very adequately as a linear function for both motoring and braking.



(0450)

Figure 3.17 AC Controller Configuration Block Diagram



(0451)

Figure 3.18

System Control Module Block Diagram

$$f_{sl} = KT^{e^*}, \quad | f_{sl} | < f_{sl_{max}}$$
 [3.8]

where the asterisks signify command values.

A reasonable choice for the gain constant, K, value is the reciprocal of the rated flux torque-slip curve slope, which is (1/30) Hz slip frequency per N-m torque request. That is,

K = .033 Hz/N-m

As a result of this implemented slip frequency algorithm, the overall system gain relating the actual developed motor torque (T^e) to the torque request (T^{e*}) remains nearly constant at 1 throughout the lower speed constant flux region. However, at speeds above roughly 3600 rpm the system enters its declining air-gap flux regime, causing the slope of the motor torque-slip curve to decrease as speed is increased. A decision was made to hold the value of gain constant K relating the slip and torque requests fixed at .033 Hz/N-m at all speeds. As a result, the over all system gain T^e/T^{e*} decays in the flux weakening region as $1/(f_b/f_{ex})^2$, where f_{ex} is the excitation frequency and f_b is the transition frequency value separating the constant flux and flux weakening regimes. Since the highest allowable excitation frequency value is approximately twice the transition value, the system gain decreases from 1 at lower frequencies ($f_{ex} < 3600$ rpm) to approximately 0.25 at the highest excitation frequencies.

A second task performed in the slip frequency algorithm block is a safe operating regime current limit function. Under steady-state operating conditions, the current drawn by the motor is uniquely determined by the slip frequency and air-gap flux. In fact, at any given flux level, the motor current is a monotonically increasing function of slip frequency which is symmetrical for the motoring and braking regimes. Thus, by limiting the slip frequency command magnitude, f_{Sl}^* , a current limit function is obtained. This functional relationship is known schematically in Figure 3.18 as part of the control system block diagram. The actions of the slip frequency algorithm block in this figure are summarized by the following equations:

$$f_{S\ell} = K T^{e^*}, \frac{f_{S\ell}}{K} < T^{e^*} < \frac{f_{S\ell}}{K}$$

$$= f_{S\ell}, T^* > \frac{f_{S\ell}}{K}$$

$$[3.9]$$

$$= f_{S\ell}, T^* < \frac{f_{S\ell}}{K}$$

$$[3.10]$$

$$f_{S\ell} = h_1 (f_{ex})$$

$$[3.12]$$

$$[3.13]$$

These relationships are illustrated in Figure 3.19. Note that the positive slip frequency limit, $f_{s\ell 1}$ and the negative limit, $f_{s\ell 2}$, are identical at each excitation frequency except at low speeds below 1200 rpm(40 Hz), where $f_{s\ell 2}$ is set at zero. As a result, regenerative braking is not permitted below 40 Hz in order to avoid undesirable current peaking in a speed regime where there is little kinetic energy available for regenerative recovery. This issue will be described in more detail later in this section.

The positive slip frequency limit is held at 3 Hz throughout the constant flux frequency range (0 to 120 Hz) corresponding to a maximum motoring torque of 90 N-m. At frequencies above 120 Hz corresponding to flux weakening operation, the slip limit is progressively relaxed since the motor current and torque developed at each slip frequency gradually decreases as the excitation frequency is raised. In this manner the steady-state motor rms phase current is held within a limit of approximately 350A at all speeds.

Of the various elements composing the system control block diagram in Figure 3.18, the only one accomplished using hardware rather than software is the slip frequency/shaft speed summation operator. <u>This opertion is critical</u> to the entire system since the quality of torque regulation depends directly on the accuracy of the slip frequency addition. Considering the fact that



(0452)

Figure 3.19

Control Algorithms (a) f_{st} vs. T^{e*}

(b) $f_{s\ell 1}$, $f_{s\ell 2}$ vs. f_{ex}

111-38

rated slip is less than 2% of the rated motor speed, there is an acute demand for techniques which permit a small frequency to be accurately summed with a much larger frequency. This goal has been achieved quite admirably in the designed system using special phase-locked loop techniques together with rotor speed information derived from a shaft-mounted optical encoder. Details of this hardware will be presented in a later section of this report. For this discussion it is only necessary to note that slip frequency values can be accurately summed with arbitrary rotor shaft frequency values at a slip frequency resolution of better than 0.1 Hz.

The result of this summation process is a pulse train which is delivered to the voltage modulator block of Figure 3.17, directly setting the fundamental frequency of the inverter power stage f_{ex} . In addition, the value of f_{ex} is an important parameter used internally in the system control module at two key points as shown in Figure 3.18. One of these calculations consists of setting the slip frequency limit as a function of the excitation frequency as described in the preceding paragraphs. In addition, the excitation frequency information is used in setting the voltage amplitude of the inverter output waveforms. This issue of motor flux regulation, which comprises the upper half of the system control module block diagram in Figure 3.18, is described in the following paragraphs.

Desired Terminal V/Hz Alogrithm

The role of the flux regulation algorithm is to control the amplitude of the inverter output fundamental frequency voltage component so that the machine's internal air-gap flux magnitude is maintained nearly constant, independent of operating conditions. This constant flux algorithm has an adverse effect on system efficiency under light-load conditions due to the losses associated with establishing this flux. However, the desire for a straightforward microprocessor-compatible control algorithm and the infrequency of light-load conditions during typical driving cycles, the constant flux algorithm represents a good compromise between system efficiency and complexity.

As discussed earlier in this section, a prior knowledge of the machine's equivalent circuit is used to calculate the necessary terminal voltage for constant air-gap flux as a function of excitation frequency and desired motor torque. Inspection of the equivalent circuit is sufficient to derive the expression for terminal volts/Hz, λ_t , as a function of rated air-gap flux λ_{ag} (in V/Hz), slip frequency, and excitation frequency. Strictly speaking, use of this expression requires one to assume that this system is continually operating under steady-state or quasi-steady-state conditions. The linearized expression for torque as a function of slip frequency during constant flux operation, (T^{e*} = K f^{*}_{Sl}), is used to eliminate the frequency variable in favor of torque, yielding the final desired relationship

where λ_{ag}_{rated} is the rated air-gap flux amplitude and λ_t is the motor terminal equivalent flux, both in V/Hz.

Using the measured parameters of the induction motor, the ratio of terminal volts per Hertz (line-to-neutral) to the desired constant air-gap flux (in V/Hz) is plotted in Figure 3.20 as a function of the desired torque for a family of excitation frequency values. This relationship has been linearized for microprocessor implementation and then adjusted empirically to improve torque/excitation frequency independence, yielding the following simplified expression in its final form

III - 40

This expression is plotted in Figure 3.21 in a form which permits easy comparison with the analytical expression derived directly from the equivalent circuit and plotted in Figure 3.20. Such a comparison indicates that the curves are quite similar in the motoring regime $(f_{sl} > 0)$, however, the implemented terminal V/Hz expression in the regenerative region $(f_{sl} < 0)$, departs from the calculated curves of Figure 3.20. This notable departure requires an explanation, and leads naturally into a discussion of the rationale for the closed-loop terminal V/Hz control configuration which follows the voltage control algorithm block in Figure 3.18.

Closed-Loop Flux Regulator Rationale

First, attention must be turned to the interaction of the pulse-width modulation algorithm and the inverter power stage. The effective amplitudes of the output voltage waveforms are adjusted by means of a duty cycle control parameter known as the modulation index which introduces "notches" of variable widths into the output voltage waveforms. Additional details on the implemented PWM algorithm are given elsewhere in this final report. For this discussion, the important point is, as a result of the implemented inverter thyristor gating strategy, the output voltage is dependent on load power factor in addition to the modulation index and the battery terminal voltage.

As described in Section 3.3, the thyristor gating strategy selected for implementation required trade-offs between the quality of the output PWM waveform and inverter efficiency. Thus, in each of the three inverter legs, only one of the thrystors is alternately gated on and then commutated during each half-cycle of PWM operation. During the "off" intervals, the inverter depends on current flow through the complementary free-wheeling diode to pull the motor terminal voltage to the opposite bus potential since the complementary thyristor is never triggered. This situation is shown in Figure 3.22a. This scheme was adopted because it results in one-half the number of thyristor commutations required by the conventional triggering scheme, leading to an important reduction in the inverter commutation losses.


(0453)

Figure 3.20Desired λ_t / λ_{ag} rated
Ratio as a Function of Excitation
Frequency and Slip Frequency for Constant Flux
Operation (calculated using motor equiv. circuit parameters
of Figure 3.3)



(0454)

Figure 3.21Implemented $\lambda_t / \lambda_{agrated}$ Ratio as a Function of ExcitationFrequency and Slip Frequency, Approximating ConstantFlux Operation

As long as the load power factor approaches 1.0 (motoring under load) so that each phase voltage and current is in phase, the adopted triggering scheme yields exactly the same results as when all of the thyristor gatings and commutations are performed. However, this is no longer true when the motoring load is decreased and reversed into a braking load so that the power factor exceeds 90° (phase voltage and current progressively more out of phase). During any interval in which the motor phase current is of opposite polarity to the associated fundamental frequency phase voltage (Figure 3.22b), the unavailability of the complementary thyristor for current conduction affects the voltage waveform. Instead, the current must flow through the free-wheeling diodes, forcing the motor terminal voltage to bus potentials opposite from those specified by the desired PWM algorithm. As illustrated in Figure 3.22b, notches disappear from the output voltage waveform, changing the fundamental frequency voltage amplitude.

This notch disappearance phenomenon results in the aforementioned sensitivity of the output voltage amplitude to load power factor. In addition, the output voltage is directly proportional to the propulsion battery voltage, reflecting its present state-of-charge. Clearly, the output voltage is not solely dependent on the PWM modulation index setting. Thus, the decision was made to adopt a closed-loop control scheme which regulates the modulation index in order to keep the motor terminal V/Hz setting as close to the desired value as possible, compensating for the other dependencies. Such regulation scheme is feasible because the output voltage amplitude has a monotonically increasing dependence on the modulation index.

The closed-loop V/Hz regulation scheme works very effectively throughout the motoring regime. However, as increasing regenerative braking torques are called for, the gradual disappearance of output voltage waveform PWM notches makes it more difficult for the modulation index to exert effective control of the motor terminal voltage. Thus, there was no need to develop a sophisticated algorithm for calclating the desired terminal V/Hz in the regenerative region (Figure 3.21, $f_{sl} < 0$) since, to a large extent, the motor sets its own operating voltage during regeneration. The resulting nonlinearity in the regenerative torque dependency on slip frequency, which is

MOTORING REGIME OPERATION (HIGH POWER FACTOR)



• SINCE MOTOR VOLTAGE AND CURRENT WAVEFORMS ARE IN PHASE, FWD B CONDUCTS PHASE CURRENT WHEN SCR A IS OFF DURING POSITIVE HALF CYCLE

B) REGENERATION REGIME OPERATION (POWER FACTOR ANGLE > 90°)



 DURING HALF CYCLE WHEN SCR A IS TRIGGERED, VOLTAGE WAVEFORM NOTCHES DISAPPEAR SINCE SCR B IS NEVER TRIGGERED TO DIVERT REGENERATIVE CURRENT FROM FWD A

(0455)

Figure 3.22 Basis for Influence of Load on Motor Terminal Voltage During PWM Operation

A)

not particularly severe, is part of the price paid for a substantial reduction in inverter commutation events and, hence, losses during motoring.

It is important to note that Volts per Hertz regulation is only an issue during PWM operation at vehicle speeds less than roughly 48.3Km/h (30mph), (f_{ex} = 140 Hz). At all higher speeds the motor calls for more terminal voltage than the propulsion battery/inverter combination can provide. Thus, the closed-loop regulator saturates with the modulation index at its maximum value, resulting in simple six-step voltage output waveforms throughout the flux weakening speed regime. Six-step excitation is fully compatible with regenerative motor operation, having no counterpart to the notch disappearance phenomenon which occurs during PWM operation at lower speeds. Thus, it was necessary to restrict regenerative operation by means of the slip frequency limit only for excitation frequencies of 40 Hz (1200 rpm) and under.

Flux Regulator Algorithm

At the heart of the terminal V/Hz regulator implementation is the modulation index control block of Figure 3.18 which converts the error signal, ε_V , representing the difference between the desired and measured motor V/Hz,into a modulation index command. This control function is executed by means of a proportional-integral (PI) algorithm implemented in the microcomputer's software. This digital algorithm has been designed to emulate the action of a PI controller in its more familar analog configuration according to the expression

$$m_{i} = A_{p} \epsilon_{v} + \int_{t_{o}}^{t} A_{I} \epsilon_{v} d\tau \qquad [3.16]$$

where m_i is the value of modulation index at time t, A_p is the proportional analog controller gain, A_I is the integral controller gain, and ε_v is the motor terminal V/Hz error. In its analog equivalent form, note that the presence of the integral term prevents the control loop from reaching a steady state condition ($dm_i/dt = 0$) until the error signal is forced to zero ($\varepsilon_v = 0$).

In the frequency domain, the PI controller law can be expressed in its Laplace transform form as

$$M_{i}(s) = \frac{A_{I} [1 + (A_{p}/A_{I}) s]}{s} \varepsilon_{v}(s)$$
[3.17]

where $M_i(s)$ and $\varepsilon_v(s)$ represent, respectively, the Laplace transforms of the modulation index and the V/Hz error, and s (= $j\omega$) is the complex frequency.

The adopted digital implementation of the PI controller law is expressed as a difference equation relating the new values of the control variables to their most recent values one control cycle earlier. Since the measured terminal Volts per Hertz is updated once per excitation frequency cycle, the digital controller cycle time is conveniently set equal to the excitation frequency period, $T_{ex} = 1/f_{ex}$. Thus the digital PI controller law can be written as

$$M_{i(new)} = M_{i(old)} + \Delta m_{1}$$
[3.18]

where, $\Delta m_1 = [D_p(new) \epsilon_v(new) - D_p(old) \epsilon_v(old)] + D_I(new) \epsilon_v(new)$

where the "new" subscript represents updated values of variables, whereas "old" subscripts represent variable values one cycle time earlier, D_p represents the gain of the digital proportional controller and D_I is the integral controller gain. Note that "new" and "old" subscripts are added to the gain values as well as to the modulation index and error values because these gains need not be constants. Provided that the dynamics of the controlled process are slow compared to the digital controller update frequency, the analog and digital controller update frequency, the analog and digital controller update frequency, the analog and the product $D_I f_{ex}$, where f_{ex} is the digital controller update frequency.

Based on a combination of analytical and empirical results, it was found necessary to adjust D_p and D_I , the digital proportional and integral

gains, as a function of the excitation frequency. The implemented functions for D_p and D_I are plotted in Figure 3.23 over the full PWM frequency range, with the D_p/D_I ratio held at a constant value of 2.0 over this full range. Heurisically, it makes sense that, over much of this range, the gains increase with frequency, since the terminal V/Hz becomes less sensitive to modulation index as the excitation frequency increases. At higher frequencies approaching the upper limit of PWM operation, the gains are gradually decreased in order to ease the transition between PWM and six-step excitation operation. A bit of the dynamic response speed is sacrificed as a result of decreasing these gains, but the resulting transition smoothness justifies the compromise.

One aspect of the digital PI controller operation which is not reflected in the analog version is digital quantitization error. For example, a finite deadband exists around zero error in the digital controller for which the integral controller does not respond at all because of the quantitization effect. The width of this deadband varies as $1/D_I$ V/Hz, preventing a hunting instability from occurring near zero error. This feature works very well except at very low frequencies where the deadband gets so wide that undesirable steady-state V/Hz errors occur, allowing motor iron saturation and torque inaccuracies. As a result, for excitation frequencies below 14 Hz a second integral controller gain term is introduced as follows

$$m_{i(new)} = m_{i(old)} + \Delta m_1 + \Delta m_2 \qquad f_{ex} < 14 \text{ Hz}$$
 [3.19]

 $\Delta m_2 = D_k \epsilon_v$ where $m_i(new)$, $m_i(old)$, and Δm_1 have been defined previously.
[3.20]

By implementing this auxiliary integral controller so that it has no deadband, the problem of steady-state V/Hz errors during low frequency operation is eliminated. The gain D_k in this second integral controller is purposely set at a constant value of 2.0 so that the system dynamics are dominated by the Δm_1 proportional-integral gain terms. In this manner acceptable regulator performance is achieved at all operating frequencies throughout the PWM excitation regime.



Figure 3.23 Gain Factors D_p and D₁ as a Function of Excitation Frequency

111-49

Motor Terminal V/Hz Transducer

The final topic which requires discussion in this section is the structure and operation of the motor terminal Volts per Hertz transducer. More specifically, the motor variable of interest is the ratio of rms fundamental frequency terminal voltage to excitation frequency, or V_1^{ln}/f_{ex} . Since the motor terminal voltages have nonsinusoidal PWM waveforms, extracting the V/Hz term of interest is not a trivial task. Although rms conversion integrated circuits do exist which could perform the task, they require a tunable filter to provide accurate readings with acceptable dynamic response over a wide excitation frequency operating range. After investigation, this approach was rejected.

Instead, a special V/Hz transducer circuit was designed and built which performs an on-line Fourier transform of the motor terminal voltage according to the expression

$$\frac{V_1 \ln}{f_{ex}} = \frac{1}{\sqrt{2}} \int_{0}^{1/f_{ex}} V^{S}(t) \sin(2\pi f_{ex}t) dt$$
 [3.19]

where $V^{S}(t)$ is the periodic line-to-neutral motor terminal voltage waveform varying at frequency $f_{ex} = 1/T_{ex}$. This expression yields the entire fundamental component of $V^{S}(t)$ as long as the fundamental component of $V^{S}(t)$ and $\sin(2\pi f_{ex}t)$ are exactly in phase. Fortunately, the fundamental component of the PWM line-to-neutral motor voltage waveforms are synchronized with reference sine waves generated inside the PWM modulator hardware. Thus, by multiplying an attenuated reproduction of one of the three motor line-toneutral voltage waveforms with the appropriate reference sine wave, and then integrating this product, a new reading of the desired quantity V_1^{n}/f_{ex} is available at the end of each excitation period.

A block diagram of the V/Hz transducer is provided in Figure 3.24. A fast differential amplifier configuration is used to produce the attenuated motor line-to-neutral voltage signal. Be feeding this analog signal and the reference sine wave digital signals as inputs to a multiplying D/A converter, the required product is formed in real time. An operational amplifier



(0457)

Figure 3.24

Block Diagram of the Fundamental Frequency Volts-per-Hertz Transducer

integrator circuit then integrates this product every cycle, being reset at the end of each cycle by an FET switch. Immediately preceding this reset pulse the integrated product value (an analog signal) is sampled by an IC sample-and-hold circuit; this level, representing the most recent reading of motor Volts per Hertz, is held until the next reading becomes available at the end of the cycle.

The gain of the V/Hz transducer varys little throughout the excitation frequency and loading operating ranges during motoring operation. On the other hand, gain falls off somewhat during regeneration due to a phase shift which develops between the reference sine wave and the fundamental component of the motor line-to-neutral voltage. This decay in gain, caused by the PWM notch disappearance phenomenon described earlier in this section, is compensated in the microcomputer software, assuring acceptable performance under all operating conditions.

3.3 Power Inverter Design

The power inverter is the physical implementation of the six switch array illustrated in Figure 3.10. Physically, each switch in the inverter is a thyristor, a semiconductor device which latches into conduction when a voltage is applied to its control or gate terminal. The device regains its voltage blocking capability when an external negative voltage is applied to the thyristor's anode-cathode terminals for a minimum time period determined by the device characteristics. If this reverse bias time is short, less than 15μ S, the device is considered an inverter grade SCR or thyristor. Thyristors were chosen to implement the inverter switch array because they are readily available at low cost with suitable power handling capabilities.

Although SCR's would appear to offer a superior implementation advantage when compared to transistors, the external circuitry required to turn-off the SCR, or reverse bias the anode-cathode terminals, complicates the SCR inverter circuit implementation. This additional circuitry is generally termed the main SCR commutation circuitry. It was a goal in this program to select an inverter circuit topology which required a minimum of additional circuit components to accomplish the commutation function. The topology which was selected to meet this goal is generally termed a bus-commutated inverter and requires a minimum of commutation components.

Figure 3.25 illustrates the schematic diagram of the inverter power stage. The components shown may be grouped into two sub-circuits, one consisting of the main conduction devices, and the second the commutation circuitry. Those components to the right of the dotted line in Figure 3.25 carry the three motor phase currents, and those to the left of the line are used to commutate the main SCR's. A description of the operation of the buscommutated inverter is useful to understand the advantages and limitations of this inverter topology.

Commutation Sequence Description

To set the stage for a commutation cycle, initial conditions of the inverter must be established. Figure 3.26 illustrates typical initial conditions. As shown in Figure 3.26, the motor phase terminals A and B are connected to the plus battery terminal via SCR's 1 and 3 and motor phase terminal C is connected to the minus battery terminal via SCR 2. The inverter is to be reconfigured such that motor terminal A is connected to the minus battery terminal. The polarities of the commutation capacitors C_1 and C_2 are as shown in Figure 3.26.

SCR7, which is blocking V_{C1} , is gated into conduction to initiate the commutation of upper bus thyristors. This places the top commutation capacitor voltage V_{C1} across the transformer windings T1A and T1B. If the voltage across T1A is greater than the battery voltage, then all three thyristors in the upper bus (SCR1,3,5) will be reverse biased. This can be shown by tracing a path in the circuit of Figure 3.26 from anode to cathode of each device. This path starts at the common anode connection, goes through T1A, the battery, and one of the lower bus diodes (D2, 4, or 6) to the cathode of either SCR1, 3 or 5. The only significant voltage drops encountered are those across T1A and the battery. This event allows all of the upper bus thyristors to regain their blocking state.



(0691)

Figure 3.25 EV Propulsion System Power Stage Configuration



Figure 3.26

Initial Power Circuit Current Paths

111-55

Capacitor C1 will now discharge through the two paths shown in Figure 3.27. The time constant of this discharge is determined by the inductance and capacitance of the commutation circuit components. For a successful commutation, the main devices must be reverse biased for some minimum turn-off time, $^{T}q_{min}$, a characteristic of the devices. For the devices used in the Gould inverter, $^{T}q_{min} \leq 10 \mu sec$. Thus, the voltage across T1A must remain greater than battery voltage for this time period.

During the commutation interval, the motor phase currents are carried by the freewheeling diodes D4-D6. In Figure 3.27, the current paths shown are those consistent with positive $I_A{}^S$ and $I_B{}^S$ phase currents immediately prior to the commutation.

Note that as shown in Figure 3.27, during the commutation interval, all three motor phases are connected to the negative battery terminal. Thus, during the commutation interval, the voltage applied to the motor is zero. Figure 3.28 shows the effect of this "notch" or zero voltage interval on a typical line to line motor voltage waveform.

After successfully turning off all conducting upper bus thyristors, the upper commutation capacitor C1 continues to discharge. At some point, after its voltage has reversed polarity, the transformed potential appearing across T1C (coupled to T1A and T1B) becomes greater than the battery voltage, forward biasing SCR9. When the capacitor C1 reaches a predefined negative voltage, SCR9 is gated into conduction. Since the transformed capacitor voltage was greater than the battery voltage now applied across T1C, the actual capacitor voltage, V_{C1} is greater than that across T1A, B. Thus, SCR7 is reverse biased, and turns off. For the rest of the interval, the commutation capacitor voltage remains constant. The energy that was contained in the transformer windings T1A and T1B is transferred to T1C, and is returned to the battery via the current path shown in Figure 3.29.

The clamp thyristor can be fired any time after the transformed potential across T1C is greater than the battery voltage. This allows limited control over the final commutation capacitor voltage, and, thus, over the



Figure 3.27 Currents Following the Initiation of a Commutation Cycle



SHAFT SPEED = 538.05 rad/s (5138rpm)

POWER = 15 kW

Figure 3.28 Inverter Six-Step Waveform. The Instants of Zero Voltage Correspond to Commutation Intervals



Figure 3.29

Energy Recovery Current Paths

initial voltages on C1 and C2 for the next commutation. The minimum attainable commutation voltage is determined by transformer parameters and the battery potential, while the maximum is limited only by circuit components.

After the clamp thyristor SCR9 is fired, the appropriate main devices may be enabled to reconnect the motor phases to the desired battery terminals. In the case examined here, SCR2 has remained in conduction, so only SCR3 and SCR4 need be triggered, completing the transfer of motor terminal A to the negative battery terminal illustrated in Figure 3.30.

If the upper bus main thyristors are enabled before the current in TIC goes to zero, the remaining energy in TIC will be transferred, through TIA, to the motor. This is usually the case, as it allows a shorter commutation "notch" in the motor voltage waveform. However, any transferred energy in excess of that necessary to attain the required dc bus current through TIA will be dissipated in the upper bus main semiconductors. The path of the excess current, for the case examined here, is shown in Figure 3.31. Thus, a compromise must be reached between the desire for a short voltage waveform notch, and the need to return a sufficient amount of energy to the battery before the main devices are re-enabled. After the main devices have been enabled, the commutation circuit is prepared exclusively for a lower bus commutation due to the voltage polarities on C1, C2.

Figure 3.32 shows an oscillograph of the major controller current waveforms during an upper bus commutation. The uppermost waveform is a logic signal. The other three waveforms in Figure 3.32 (from top to bottom) correspond to the currents through SCR7, SCR9, and the DC bus, respectively. The flow of energy through the controller can easily be traced with this diagram. In Figure 3.32, initially a current of about 100 Amps flows through the dc bus to the motor thru SCR1 and SCR3. Once the commutation begins, this current is diverted to the commutation circuit (part of the initial current through SCR7 is due to discharge of the snubber connected across it). The SCR7 current waveform is recognizably sinusoidal. When the energy recovery phase begins, this current is transferred to SCR9. The transfer takes several microseconds, due to leakage inductance in the T1A, T1B, and T1C windings.





Reconnected Motor Terminals After Commutation



Figure 3.31 Current Paths for Excess Commutation Energy Remaining After Main Devices are Enabled



20 µs/cm



Finally, when the upper bus main thyristors are re-enabled, the current in T1C is transferred back to the dc bus. The total commutation event duration is about 100μ sec.

The description of a typical commutation sequence emphasises several important features about the Gould inverter. First, due to the circuit topology, whenever it is desired to turn off a thyristor in either the upper bus (SCR's 1,3 or 5) or the lower bus (SCR's 2,4, or 6), all three thyristors connected to that bus must be commutated. Since the amount of stored energy required to turn off a thyristor with an LC oscillating circuit depends on the commutated current, turning off all of the conducting thyristors in a bus requires more stored energy than turning off one alone.

Secondly, during the commutation interval (about 100μ sec), the three motor phases are connected to the same battery terminal. When the excitation frequency f_{ex} is very high (260Hz) these intervals of zero applied voltage, which appear six times per cycle, have a significant effect on the maximum fundamental voltage which is applied to the motor.

A third restriction imposed by the bus-commutation circuit topology is the necessity of alternate top and bottom bus commutations to store energy in the commutation capacitors. This is not an important restriction when the inverter is delivering its maximum voltage since commutations are demanded alternately for top and bottom bus devices, but must be considered in designing PWM control logic.

Finally, the energy-recovery branch of the commutation circuit, including SCR's 9 and 10, as well as one winding on each transformer, allows control of the amount of energy used in turning off the main devices. Under light-load conditions, the circuit reduces its commutation capability and, thus, its losses. This allows the commutation circuit design to be optimized for efficient operation for cruising conditions, while the transient high loads encountered during startup and acceleration are handled by increasing the commutation voltage temporarily.

Inverter Power Stage Design Requirements

In this section, equations are presented which describe the constraints placed on the main and commutation circuit components by the operating requirements of the controller. These controller requirements are stated in terms of a battery current and voltage, $V_{\rm bat}$ and $I_{\rm bat}$, respectively, and a controller three-phase output power, P. In addition, it is assumed that the main thyristors have a given minimum required turn-off time, ${}^{\rm T}{\rm q}_{\rm min}$, and that the maximum commutation frequency, ${\rm f}_{\rm COM}$ (max) is known.

The commutation circuit design is addressed first. A mathematical analysis of the commutation sequence is used to determine component values for the resonant circuit which result in minimum stored energy while simultaneously meeting the reverse bias requirements for main thyristor turn-off. The actual component values are then used to derive current and voltage rating requirements for the thyristors and capacitors in the commutation circuit. It is shown that the topology of the Gould bus-commutated inverter, with its three-winding transformer, allows the designer a degree of freedom in adjusting either the peak current or voltage stress of the commutation circuit components.

The main device voltage and current ratings are functions of the peak commutation voltage and motor-controller performance requirements. These semiconductor stresses are shown to be within the limits of the devices selected. The gate drive requirements of the thyristors are specified. An analysis of the gate drive circuit employed shows that drive requirements are satisfied. Finally, the normal operating modes of the inverter are examined to determine those which necessitate semiconductor voltage protectors or snubbers.

Commutation Circuit Design

The function of the commutation circuit is to provide a reverse voltage across either the upper or lower bus of main thyristors for the specified turn-off time, ${}^{T}q_{min}$. The losses suffered by the commutation circuit are

empirically found to be proportional to the peak stored energy of the transformer, Up, defined as $(1/2) L^{A+B}I_p^2$ where L^{A+B} is the total inductance of the transformer A and B windings and I_p is the peak commutation circuit current. Thus, in order to minimize commutation losses, it is desirable to choose circuit component values to allow successful turn-off of the main devices with the minimum possible peak stored energy.

A detailed analysis of this problem is presented in Appendix II. Only the results are summarized here. Given a required battery current, I_{bat} , battery voltage, V_{bat} , and device turn-off time, T_q , the minimum peak stored inductor energy which will allow commutation of the main devices is Up_{min} .

$$Up_{min} = \underline{U}p_{min} \cdot U_{diverted}$$
 [joule] [3.22]

where

$$U_{diverted} \equiv V_{bat} I_{bat} T_{q}$$

and

<u>Up</u>min ≅ 3.80

 $U_{diverted}$ is defined as the diverted energy of the controller, and $\underline{U}p_{min}$ is a mathematically determined constant. Its derivation is included in Appendix II. Thus, within the constraints of the given circuit topology, it is impossible to commutate the main devices without having a peak stored inductor energy equal to about four times the diverted energy of the controller. In order to achieve successful commutation with this peak energy, the component values of the two coupled inductors and capacitor of each bus commutation circuit must satisfy the constraints:

$$L^{A} = \frac{V_{bat}}{I_{bat}} \cdot \frac{T_{q_{min}}}{K_{min}}$$

$$C^{T} = \frac{I_{bat}}{V_{bat}} \cdot \frac{T_{q_{min}}}{(1+x)^{2}} K_{min}$$
[3.24]
[3.25]

where L^A , the inductance of the "A" winding of the transformer alone, x, the

[3.23]

turns ratio of the "B" to "A" windings, and C^{T} , the total commutation capacitance, completely determine the three component values. K_{min} is another constant ($K_{min} = 0.5559$).

The commutation voltage necessary is

$$V_{c} = 1/Y_{min} \cdot (1+x)V_{bat}$$
 [3.26]

where $Y_{min} \cong 0.556$

 Y_{min} expresses a ratio between the battery voltage and the voltage across C1.

The peak current in the commutation circuit, ${\rm I}_{\rm p},$ is

$$I_p = (2K_{min} U_{p_{min}})^{1/2} I_{bat}/(1+x)$$
 [3.27]

Thus, with no transformer "B" winding (i.e., x=0), and optimum component values for the particular motor load and turn-off time, the commutation voltage should be about twice the battery voltage, and the peak current in the commutation thyristor is about twice the commutated motor line current. As the number of turns in the "B" winding rises, the commutation voltage goes up and the peak current goes down, according to eqs. 3.26 and 3.27.

It should be noted that the minimum energy requirement places only two constraints on the three parameters, L^A , x, and C^T . The parameter, x, can be considered a free variable, whose value is determined by the desired peak voltage or current rating of the commutation circuit. Either one, V_c or I_p can be lowered, at the expense of raising the other, by choosing appropriate values of x. Also, note that x can actually be made negative, if desired, by winding the "B" turns in a direction opposite to that of the "A" turns (as long as -1 < x).

The nominal battery voltage and current used in this calculation for the Gould controller were V_{bat} =120 v, I_{bat} =600 A. With a minimum reverse-bias time of $^{T}q_{min}$ =10µsec, L^{A} = 3.6µH, and if x is chosen as 0.67, peak voltages and currents compatible with available semiconductors are obtained.

 $V_{\rm C}$ = 360 v I_p = 750 A then CT = 33µF

The actual component values used were

$$L^{A} = 8\mu H$$

x = 0.67
 $C^{T} = 60\mu F$

These values give an $L^{A+B}C^T$ time constant of about 36 µsec, as opposed to 18 µsec for the "ideal" components. This larger time constant is essentially an extra margin of safety during commutation. In the actual implementation, the commutation voltage varies between 360 and 440 volts. The peak commutation current is about 800 Amps.

The maximum commutation frequency $f_{com}(max)$, encountered during motoring is 2400 repetitions per second, which occurs at vehicle speeds of ~88.5km/h. In regeneration, this rate can go as high as 3400 Hz. If the current in the commutation thyristor is assumed to consist of Fm halfsinusoids per second, each of duration Tcom and peak current I_p , the RMS thyristor current in SCR7 is

$$\frac{SCR7}{I_{RMS}} = \frac{1}{\sqrt{2}} (T_{com} F_m)^{1/2} I_p$$
 [3.28]

with

$$I_{p} = 800 \text{ A}$$

 $T_{\rm com} = 80 \mu S$

 $F_m = 1200 \text{ Hz}$ $I_{RMS}^{SCR7} = 175\text{A}$

Actually, the commutation thyristor current waveform is not a perfect half-

sinusoid, being "chopped off" at both the beginning and end. Thus, the 80μ sec pulse duration is used, rather than $\pi \sqrt{LA+B_{C}T} = 108 \mu$ sec.

The peak forward voltage across the commutation thyristor is nominally the commutation voltage, although some allowance must be made for over-ring. Thus, the commutation thyristor forward breakdown voltage must be greater than 440 volts by a sufficient margin of safety. The nominal reverse breakdown voltage requirement is somewhat smaller. The reverse recovery spike encountered when the thyristor turns off (see snubber analysis in this section) results in a 350 volt maximum reverse voltage. Since most thyristors have nearly equal forward and reverse voltage blocking capability, however, this is of little consequence.

To meet these criteria, a GEC184 thyristor rated at 600V and 250 ${\rm A}_{\rm RMS}$ was selected for SCR7 and SCR8.

From the C184 specifications, the maximum allowable peak on-state current, given a pulse width of 80 sec, repetition rate of 1.2 kHz, and a case temperature of 90 C, is about 830 Amps. During regeneration, when the commutation rate can go as high as 1700 repetitions per device per second, the device rated steady-state peak current of about 660 Amps at 90°C is below that required. Thus, heavy regenerative braking requires use of the transient thermal capability of the devices and associated heatsinks, and cannot continue indefinitely.

The clamping thyristor (SCR9 and SCR10 in Figure 3.25) must be able to withstand substantial reverse voltages. If N_a , N_b , and N_c are the number of turns in the T1A, T1B, and T1C windings of the commutation transformers, then the necessary clamp thyristor reverse voltage capability is

$$V_{R}^{SCR9} = V_{C} \left[\frac{N_{C}}{N_{a} + N_{b}} \right] + V_{bat}$$
[3.29]

The forward blocking requirement is less, determined by the following equation:

$$V_{F}^{SCR9} = V_{C} \frac{N_{C}}{N_{a}+N_{b}} - V_{bat} \left[\frac{N_{a}+N_{b}+N_{C}}{N_{a}+N_{b}} \right]$$
 [3.30]

substituting $N_a = 3$, $N_b = 2$, $N_c = 5$, the number of turns on each commutation transformer in this equation yields

$$V_R^{SCR9} = 630V.$$

The actual clamp thyristor reverse recovery voltage of 170 volts is much smaller than this due to leakage inductance of T1.

The calculation of RMS clamp current is more complex. Essentially, the energy introduced into the commutation circuit from (a) the motor current, through T1A, and (b) the battery, must be returned to the battery via T1C as pictured in Figure 3.29. The peak current I_p^{SCR9} is

$$I_{p}^{SCR9} = \left[\frac{L^{A}}{L^{C}}I_{bat}^{2} + \frac{C^{T}}{L^{C}}V_{bat}(2V_{C} - V_{bat})\right]^{1/2}$$
[3.31]

This is determined by the constraint that the energy initially contained in T1C be equal to the excess commutation energy. The duration, T_{clamp} , during which current flows in SCR9 can be written as

$$T_{clamp} = \frac{L^{C} I_{p} SCR9}{V_{bat}}$$
[3.32]

if it were not for the fact that the main devices are enabled before the energy-recovery phase is completed. The actual length of the interval, T_{Clamp} is the difference between the (pre-determined) main blanking time and the commutation time before the clamps are fired.

$$T_{clamp} = T_{blank} - T_{com}$$

For the present controller,

 $T_{blank} = 100 \mu s$

 $T_{com} = 80 \mu s$

Given the clamp current waveform shown in Figure 3.32, the RMS current is

I
$$\frac{SCR9}{RMS} = 87A$$

To fill the clamp device requirements, GE C164N thrysistors were selected with ratings of 800 V and 110 $A_{\rm RMS}.$

The C164 data sheets give a peak allowable on-state current of 840 Amps for 20 μ sec pulses at a 1.2 kHz rate. This corresponds to a 92 Amp RMS rating for sinusoidal pulses. Although the predicted RMS current is not much lower than this, it is a very conservative estimate, neglecting the effects of losses on the necessary initial clamp current.

Each commutation capacitor is subjected to current pulses whose magnitude is half that of the commutation thyristor pulses. However, both capacitors receive a pulse for every commutation. Thus, the RMS capacitor current is $1/\sqrt{2}$ times that of the commutation thyristors.

$$I_{RMS}^{C1} = 124A$$

The commutation capacitors (C1,C2) used are Sprague paper-polypropylene commutating capacitors. Each of the two capacitors actually consists of two 15 uF cans, having a terminal current rating of 50 Amps RMS current apiece. Thus, the 125 Amp RMS current encountered at the maximum motoring commutation frequency (62.5 Amps per can) is beyond their steady-state rating and again requires use of the transient capability of the controller.

MAIN THYRISTOR AND DIODE SELECTION

The primary controller specification which influences the main device current rating is the peak power requirement (35 HP at 30 mph). This constraint, combined with the battery voltage limit, determines the minimum RMS current rating of the devices. The voltage ratings are affected by both battery voltage and commutation voltage. If motor voltage and current waveforms are assumed sinusoidal, then the motor shaft power, P^e , is given by:

$$P^{e} = \sqrt{3} I^{s} V_{1}^{\ell \ell} \cos (\Theta) \eta_{m}$$
 [3.34]

where I^S is the fundamental RMS motor phase current, $V_1^{\ell\ell}$ is the fundamental line-to-line RMS motor voltage, cos (Θ) is the power factor, and η_m is the motor efficiency. In six-step operation, the fundamental RMS line-to-line voltage is related to the battery voltage

$$V_1^{\ell\ell} = \frac{\sqrt{6} V_{\text{bat}}}{\pi}$$
 [3.35]

Thus, with the selected battery voltage, shaft power, motor power factor, and efficiency, the RMS phase current requirement is

$$I^{S} = \frac{\pi}{3\sqrt{2}} \left[\frac{P^{e}}{V_{\text{bat}} \cos \theta \eta_{\text{m}}} \right]$$
 [3.36]

With a battery voltage (under load) of 100v, shaft power of 26.1 kW, power factor and efficiency both equal to 0.8,

 $I^{S} = 302 A$

Since every motor phase is fed by two thyristors, each device must have a current rating $1/\sqrt{2}$ times the per phase requirement.

I SCR1 RMS = 214 A

As the controller must be capable of operation with regenerative currents that are as large as those encountered during motoring, the RMS

current requirements of the main diodes D1-D6 are virtually the same as those of the main thyristors.

It should be noted that while, theoretically, the same phase currents are sufficient to obtain the peak torque at low frequencies, the RMS device currents are greater, due to the increased harmonic content of the waveform. At the same time, the RMS current rating of the main devices is slightly lower in this regime, due to the high thyristor switching frequency required to limit these harmonics.

The forward voltage blocking requirement of the main thyristors is set by the maximum forward voltage at the end of the commutation interval. Since the voltage across the corresponding capacitor is then $(V_c - V_{bat})$, the forward blocking voltage must be at least $V_F^{SCR1} = 340 V$.

The GE C184 thyristors are available with breakdown voltage ratings from 100 to 800 volts. It is seen from the previous analysis that 600 volt devices are sufficient. These have been selected for use as the main semiconductor devices. GE A198M diodes with ratings of 600V and 250A were employed as the free-wheeling diodes.

GATING REQUIREMENTS

The requirements for safe fast turn-on of a thyristor may be stated in terms of a minimum gate charge and limiting gate current. In the case of the GE C184 thyristor, it is recommended that 3 μ Coul be injected into the gate over a period of not less than 3 μ sec and not greater than 6 μ sec in order to insure turn-on into a high di/dt load. In addition, it is suggested that the gate-cathode voltage spike which results from the fast turn-on not be allowed to reverse the gate current. For turn-on into low di/dt phase currents, a longer pulse of current, of at least the dc gate trigger level, igt, is recommended. This is necessary to allow the thyristor current to attain the latching value. For the C184, igtm=300 ma (A typical value for igt is 150 ma).

The gate drive circuit shown in Figure 3.33 is designed to deliver a large pulse of current to the thyristor for several μ sec through an isolation transformer, then to supply a constant low current for the rest of the 10 μ sec turn-on interval. In most cases, the thyristor turns on within 2 μ sec. An oscillator repetetively triggers the gate circuit forming a picket fence drive to allow for variations in motor power factor. One pulse of this fence ultimately triggers the device.

Referring to Figure 3.33, the amount of charge delivered to the gate during the initial pulse is determined by the charge stored in Cg, and the transformer turns ratio N of the gate drive isolation transformer.

$$Q_{gate} \cong 2V_{s}CgN$$
 [3.37]

where $\pm V_{S}$ are the logic supply voltages in Figure 3.33.

With the components selected for the gate circuit implementation $Q_{\text{gate}} \cong 5\mu\text{coul}$.

COMMUTATION ENERGY CONTROL

The commutation voltage control capability of the Gould inverter gives the designer flexibility in selecting commutation circuit component values. The peak stored energy (and, hence, the loss) of the commutation circuit can be minimized for a standard set of operating conditions, and then the comutation capacitor voltage may be varied to accomodate extremely heavy or light loads.

The scheme used to control the peak commutation capacitor voltage is described in this section. It is shown that efficient commutation voltage modulation can be achieved through feedback control of the main thyristor reverse-bias time, T_q . The algorithm used to determine the desired commutation voltage from reverse-bias time measurements is outlined. Finally,





111-75

the actual circuit implementation of the control scheme is discussed, which controls the triggering of SCR 9, and SCR 10 respectively. The power circuit topology was previously presented.

It is shown in Appendix II that, given a particular set of commutation circuit component values, the commutation voltage required to turn off the main devices varies with both battery voltage and current, according to the relation

$$\frac{V_{c}}{V_{bat}} = \begin{bmatrix} \frac{1+x}{W_{min}} \end{bmatrix} \begin{bmatrix} \frac{V_{bat}}{V_{bat}} + 1 - W_{min}^{2} & \frac{I_{bat}}{I_{bat}} \end{bmatrix}$$
[3.40]

where V_{bat}' and I_{bat}' are the instantaneous battery voltage and current, respectively, V_c is the required commutation voltage, V_{bat} is the nominal battery voltage, I_{bat} is the nominal full load inverter current, and all other terms are defined in Appendix II.

Given the largest forseeable values of V_{bat} ' and I_{bat} ', a maximum necessary commutation voltage, $V_{c(max)}$, may be calculated. If V_c is simply set equal to $V_{c(max)}$, then the commutation circuit will always be able to turn off the main devices. The reverse bias time, T_q , will be at least $T_{q_{min}}$ with high power output levels, and much longer when the motor is unloaded.

Since a smaller voltage would be sufficient to obtain the required reverse-bias time at light loads, commutation circuit losses could be reduced by using only that voltage which is necessary to maintain $T_q > T_{q_{min}}$. The function of the commutation energy control circuit is, thus, to vary the commutation voltage so as to keep the reverse-bias time nearly equal to $T_{q_{min}}$.

The actual control algorithm can be best described as a two-stage process. In the first stage, the measured reverse-bias time for the last commutation is transformed into an intermediate voltage request for the next commutation, according to the relationship pictured in Figure 3.34. This request voltage is passed to a second stage, a non-linear low-pass filter. It


is non-linear in that it has different time constants for rising and falling signals. The output voltage will rise towards the input signal level with a time constant on the order of 100μ sec if it is lower. If the output level is above that of the input, then it will decay towards a minimum value with a 10 second time constant. Thus, if the measured reverse-bias time for a commutation is smaller than the desired time, the voltage for subsequent commutations is increased very quickly. If the reverse-bias time is longer than necessary, then the commutation voltage will fall slowly. This slow response to a long reverse-bias time is necessary for stable commutation voltage control.

Commutation voltage modulation occurs only when the controller is in the six-step mode (maximum motor voltage). For operation in the pulse width modulation regime, the commutation voltage is fixed at its maximum value. During six-step operation, the commutation voltage varies from 360 to 440 volts, depending on the motor load. The 37% reduction in initial stored energy has a significant impact on the circuit losses at light motor loads. The main device reverse-bias time measurement is provided by observation of the bus voltage, $V_{\rm ab}$ measured from the common anode of the upper bus thyristors to the cathode of the lower three (Figure 3.35). Whenever $V_{\rm ab}$ is negative, either the upper or lower main thyristors are reverse-biased.

The rectified bus voltage is passed through an isolation (step-down) pulse transformer to the control logic, where it is converted to a logic high value for the duration of the reverse-bias interval. This logic signal controls the charging of a timing capacitor whose voltage at the end of the interval is proportional to the latest reverse-bias time. The capacitor voltage is inverted, amplified, and sampled after the logic signal drops. This resulting voltage is the intermediate commutation voltage request, or, the first stage output. These stages are illustrated in Figure 3.35.

The non-linear low-pass filter is implemented with the circuit shown in Figure 3.36. The holding capacitor is charged through R_c , and discharged through Re. A factor of 10^5 between resistances allows rapid charge, but slow

III - 78



(1785)

Figure 3.35 Commutation Energy Control Block Diagram





discharge of C_4 . This stage is followed by a circuit which limits the maximum and minimum commutation voltage signal.

The actual commutation capacitor voltage is measured by a sense winding on each commutation transformer, and compared to the energy control circuit output. The clamp thyristors are fired when the commutation voltage reaches the desired value. The implementations of the sense windings installed on each commutation transformer, T1 and T2, are illustrated in Appendix IV.

INVERTER LOSSES

In this section, the three major sources of inverter loss, main conduction, main switching, and commutation circuit loss are examined. It is seen that the contribution made by switching losses is small enough to be neglected. Equations are presented which approximate the remaining losses as a function of the inverter operating point.

The inverter electrical losses are dominated by the main SCR on-state conduction losses and commutation circuit component loss. Main device switching losses are small in comparison to these two. The category of main SCR switching loss is further divided into the areas of turn-on and turn-off loss. For the calculation of thyristor turn-on loss, the voltage and current waveforms shown in Figure 3.37 are used. The thyristor is assumed, initially, to be in the off state, blocking a forward voltage, V_{bat}. During the rise time, Ton, the voltage falls linearly to zero, while the current rises to the value, I_{hat}. Due to finite power stage leakage inductances, the current normally does not reach its final value by the time that the voltage has fallen. Thus, the estimate made here is a conservative one. The energy loss is simply the time integral of the v.i product over the turn-on interval. The power loss is the product of this energy and the total circuit independent inverter switching rate, f_{com}.

 P^{SCR1} turn-on = 1/6 V_{bat}I_{bat}Tonfcom

[3.41]



(0697)



Actually, the battery current is sometimes distributed between two thyristors instead of one. But, since the loss is linear in I_{bat} , this does not affect the total loss estimate.

The turn-off loss is estimated by the use of data on the thyristor recovered charge, Q_r . Such data is normally supplied by manufacturers as a function of the peak thyristor current and rate of turn-off (di/dt). Figure 3.38 shows the idealized thyristor voltage and current waveforms. Again, the energy loss is simply the time integral of voltage and current.

$$P_{turn-off} \cong V_R^{SCR1} Q_r f_{com}$$
[3.42]

With a turn-off rate of 300 A/ μ sec, a junction temperature of 125C, and thyristor current of 600 Amps, the recovered thyristor charge is about 60 μ coul. V_R^{SCR1} has a maximum value of 190 volts (before reverse recovery), giving P_{turn-off} = 27 W.

The total main switching losses are less than 60 watts. An estimate of the on-state thyristor conduction loss, assuming two semiconductor voltage drops, V_d , in series with the motor, gives

$$P_{on-state} \sim 2I_{bat}V_d$$
 [3.43]

With an on-state voltage drop $V_{\rm d}$ of 1.3 volts, $P_{\rm On-state}$ \sim 1560 W

The main device switching losses are negligible in comparison. In Appendix III, the switching losses encountered in the main snubbers are examined. The estimated maximum main snubber loss is seen to be about 100 watts. During six-step operation, the maximum loss is closer to 45 watts.

A more accurate expression for the main device losses is obtained by accounting for reactive currents carried by the freewheeling diodes. The equation given below is derived in Appendix III. Given a semiconductor on-



(0698)



state voltage drop, V_d , battery voltage, V_{bat} , battery power, P_{bat} , and motor power factor, $cos(\theta)$,

$$P_{on-state} = \frac{2V_d}{V_{bat}} \cdot \frac{P_{bat}}{\cos\theta}$$
[3.44]

With the required shaft power, P^e , as well as motor and (estimated) inverter efficiencies, $P_{on-state} = 1530W$ when the battery is delivering approximately 36 kW, or full rated power.

The commutation circuit losses have been empirically found to be proportional to the peak stored energy of the commutation transformers. These losses are entirely due to the non-ideal nature of the commutation circuit elements (particularly the transformer). If V_c is the commutation voltage, C^T , the total commutation capacitance, L^A the transformer T1A winding inductance, I_{bat} the average dc bus current, this peak stored energy is

$$U_{\rm P} = \frac{1}{2} \, {\rm C}^{\rm T} {\rm V}_{\rm C}^2 + \frac{1}{2} \, {\rm L}^{\rm A} \, ({\rm I}_{\rm bat})^2 \qquad [3.45]$$

Thus, the commutation circuit loss is

$$P_{com} = K_m f_{com} [\frac{1}{2} C^T V_C^2 + \frac{1}{2} L^A I_{bat} 2]$$

= 820 W at 900 Hz

Km is an empirically determined constant, equal to about 0.17 for the Gould controller. The dc bus current is roughly $\sqrt{2}$ times the RMS phase current if the phase waveforms are sinusoidal.

IV. Controller Operation and Description

The controller for the ac induction motor coordinates the voltage and frequency applied to the motor terminals. To accomplish this task, the controller physically consists of five major functional blocks. These circuit blocks are the control logic power, excitation frequency logic, PWM voltage algorithm logic, the system control module (a microcomputer) and the power inverter. The organization and the operation of these five major circuit groups is presented in this section.

4.1 Control Logic Power

The function of the control logic power section is to generate the voltages required by the controller circuitry. Since most electric vehicles currently in use have both a 12 Vdc battery and a propulsion battery, the input power source to the control logic power section may be selected from these two choices. Tapping the series battery chain which forms the propulsion battery is not permissible because it preferentially discharges those batteries which supply both tractive power and logic power. In this controller design the propulsion battery with a nominal rating of 120V was chosen as the input power source for the control power.

The voltages required by the controller circuitry are listed in Table 4.1.

TABLE 4.1

CONTROL LOGIC VOLTAGE REQUIREMENTS

+	5V	dc	2A
+1	5۷	dc	1A
-1	5۷	dc	1A
+1	2۷	dc	2A
-1	2۷	dc	20mA

IV - 1

The design approach selected for the control logic power supply is a dc-dc switching converter in series with a linear voltage regulator. The linear regulator limits the maximum dc-dc converter input voltage to 85V. During regeneration, the propulsion battery voltage can exceed 140V and drop below 80V during motoring. Figure 4.1 is a block diagram representation of the control logic power. The logic system of the motor controller consumes approximately 50W. The electrical schematic can be found in Appendix IV.

4.2 Excitation Frequency Logic

As previously described, the control strategy selected for this ac propulsion system is one employing slip control. A major advantage of this particular control philosophy is that it is easily adapted to conventional ac induction motors with only the addition of a tachometer. This provides a general scheme which is completely motor independent while incorporating customary types of industrial transducers.

The function block diagram is illustrated in Figure 4.2. As shown in the figure, accelerator and brake commands are summed to determine the overall torque, and thus slip frequency, requested. This slip command is then summed with the shaft speed tachometer signal to derive the motor excitation frequency.

The digital tachometer itself is constructed of a stainless steel disk with two tracks of information and optical detectors. Each track contains 252 pulses/revolution with the two tracks etched in quadrature. The tachometer logic sums the two pulse trains to generate a base pulse train of 1008 pulse/revolution by detecting logic level transitions. This signal corresponds to an electrical frequency, at zero slip, of 504Hz per mechanical Hz since the motor has four electrical poles. The disk is seen in Figure 4.3a along with the tachometer logic PC board. Figure 4.3b is a detailed picture of the disk. The quadrature relationship of the tachometer pulse trains also provides rotation direction information by observing the phase relationship between the two pulse trains. The tachometer logic schematic is contained in Appendix IV.

IV - 2



(0704)





(SUPPLIED BY CONTROL MODULE)

(1786)

Figure 4.2 Excitation Frequency System Block Diagram



Figure 4.3(a) Motor Tachometer System

The tachometer is retrofitted onto the end of the induction motor. It consists of a stainless wheel and two optical detectors, one for each track. Tachometer electronics is included on the PC board to support the optical detectors.





The digital pulse train generated by the tachometer, f_{tach} , is algebraically summed with the slip frequency, f_{sl} , generated by the slip frequency VCO, to yield the voltage modulator clock frequency f_{vm} . f_{vm} is directly scaled to the inverter output frequency, f_{ex} . The output of the voltage modulator circuit is six parallel signals of frequency f_{ex} , each representing the desired state, off or on, of the six main thyristors in the power circuit. The following constants define the relationship among f_{tach} , f_{sl} , f_{vm} , and the mechanical shaft frequency f_{shaft} , f_{ex} , and the motor slip frequency f_{sl} . A complete schematic of the frequency excitation logic is included in Appendix IV.

 $f_{tach} = f_{shaft}/1008$

 $f_{s1}^{VCO} = \frac{f_{s1}}{4032}$

 $f_{vm} = f_{s1}^{VCO} + f_{tach}$

$$f_{ex} = \frac{f_{vm}}{504}$$

4.3 Voltage Modulator Logic

The objective of the voltage modulator is to provide a means of controlling the inverter output voltage so that a constant air gap flux (i.e. volts/hertz) can be maintained over a wide motor speed range. This capability is essential for the control philosophy selected. Primary design objectives included a 20:1 dynamic control range in the fundamental output voltage, symmetrical excitation waveforms between all three phases and circuit modularity. These objectives were all achieved primarily using discrete low power digital logic and some support analog circuitry.

The voltage modulation hardware implements a standard pulse width modulation strategy based upon the comparison of a sine function generated at the inverter electrical frequency, f_{ex} , and a triangle function of frequency n f_{ex} , where n is restricted to the integer values of 9, 27, 45, 63 and 81. A

IV - 7

schematic function diagram for the modulator circuit is illustrated in Figure 4.4 and the electrical schematic is included in Appendix IV.

The three sinusoidal waveforms originate from 8 bit PROMS which are clocked to generate a complete half cycle sinusoidal. These digital words are applied to multiplying D/A converters which result in discrete analog signals whose amplitudes are controlled by reference inputs set by the modulation index described in Section III. A similar technique is used for the triangle generation except that a simple up/down counter replaces the PROMS.

The digital data representing the sine wave is stored with 7 bit Half an electrical cycle is defined using magnitude resolution. 126 To complete a triangle, 56 clock pulses are successive memory locations. required. The triangle magnitude resolution is 4 bits. Table 4.2 illustrates the digital representations of the sine function and triangle functions. The gating of the main inverter power devices are determined by the intersections of the two functions as illustrated in Figure 4.5. Comparators with special debounce circuitry determine these points of intersection from the discrete analog waveforms. The relative amplitude of the sine and triangle therefore determine the points of intersection which in turn changes the PWM waveform and thus the voltage applied to the motor. The ratio of the sine and triangle reference amplitudes is known as the modulation index, m_i, as shown in Figure These amplitude controls are the only control inputs to the voltage 4.5. The ratio of the triangle wave frequency to the sine reference modulator. frequency, n, is always an odd integral value of 3 in order to achieve the desired symmetries among the three phase voltage and current waveforms. The value of n is adjusted as the excitation frequency is changed to control the harmonic content of the phase currents at all speeds without making unacceptable demands on the commutation circuit cycling frequency. The sine and triangle generators schematic is contained in Appendix IV.

Figure 4.6 illustrates the operation of the voltage modulation circuitry. Figure 4.6a displays the analog sine and triangle waveforms and 4.6b displays the output of the comparator circuitry. This logic signal provides the basis for controlling the SCR gating circuitry and commutation logic.

IV - 8





Voltage Modulator Function Schematic



(0707)

Figure 4.5







(b) COMPARATOR OUTPUT



(C) COMPARATOR OUTPUT MODIFIED BY COMMON BUS COMMUTATION REQUIREMENTS



PWM Algorithm Main Thyristor Gating Signals

TABLE 4.2

DIGITAL SEQUENCE REPRESENTING SINES AND TRIANGLES

(All Data Represented in Hexidecimal Notation)
(Bit 7 = Sign Bit 0 - Bit 6 = Magnitude)

Sine

Phase Prom

A Addresses

0000	FF	83	86	89	8C	8F	93	96	99	9C	9F	A2	A5	A8	AB	AE
0010	B1	B4	B7	BA	BD	C0	C2	C5	C8	CA	CD	CF	D2	D4	D7	D9
0020	DB	DD	DF	E2	E4	E6	E7	E9	EB	ED	EE	E0	F1	F3	F4	F5
0030	F7	F8	F9	FA	FB	FC	FC	FD	FE	FE	FF	FF	FF	FF	FF	FF
0040	FF	FF	FF	FF	FF	FE	FE	FD	FC	FC	FB	FA	F9	F8	F7	F5
0050	F4	F3	F1	F0	EE	ED	EB	E9	E7	E6	E4	E2	DF	DD	DB	D9
0060	D7	D4	D2	CF	CD	СА	C8	C5	C2	C0	BD	BA	B7	B4	B1	AE
0070	AB	A8	A5	A2	9F	90	99	96	93	8F	80	89	86	83	80	03
0800	06	09	00	0F	13	16	19	10	1F	22	25	28	2 B	2 E	31	34
0090	37	ЗA	3D	3F	42	45	48	4A	4D	4F	52	54	57	59	5B	5D
00A0	5F	62	64	66	67	69	6 B	6D	6E	70	71	73	74	75	77	78
00B0	79	7A	7B	7C	7C	7D	7E	7E	7F	7F	7F	7F	7F	7F	7F	7F
0000	7F	7F	7F	7E	7E	7D	7C	7C	7B	7A	79	78	77	75	74	73
00D0	71	70	6E	6D	6B	69	67	66	64	62	5F	5D	5B	59	57	54
00E0	52	4F	4D	4A	48	45	42	40	3D	ЗA	37	34	31	2E	2 B	28
00F0	25	22	1F	1C	19	16	13	0F	00	09	06	03	00	FF	FF	FF

Triangle

Counter Sequence 1 2 3 4 5 6 7 8 9 A B C D E F E D C B A 9 8 7 6 5 4 3 2 1 0 Since independent control of all SCR's connected to one battery bus is not possible with the bus commutation power circuit topology, the need to commutate one SCR affects the gating signals applied to all SCR's on that bus. Figure 4.6c illustrates the logic signal actually controlling the SCR main conduction periods. It differs from 4.6b by the introduction of logic zeros to inhibit the gating signals to all of SCR's on a common bus during commutation. For example if SCR 1, 2, and 3 were in conduction, and SCR 1 was to be commutated off, the gating signal would be removed from SCR 1 and inhibited on SCR 3 during the top-bus commutation interval. The inhibit signals are derived from the logic signals which trigger SCR 7 or SCR 8. The gate waveform generator schematic is contained in Appendix IV.

4.4 System Control Module

The system control module performs the actual voltage and frequency excitation coordination. This is accomplished directly by varying the analog inputs to the voltage modulator in response to commanded torques and excitation frequency. In the controller itself, the hardware selected to perform this coordination is a microcomputer based on the MC6802 microprocessor.

The primary task which is placed on the microprocessor in this systemm design is that of performing the volts/hertz regulation to keep the induction machine air gap flux constant. The sensed input is a volts/hertz weighted signal derived from measuring the excitation voltage and frequency. The implemented algorithm consists of a proportional plus integral type of control scheme with machine and load dependent factors. The algorithm is discussed in detail in Section III of this report. The algorithm's operation is slaved to the operating frequency of the inverter so as to calculate a new voltage correction factor on a once-per-cycle basis. The calculated error signal is used to control the sine-triangle amplitudes of the voltage modulator to maintain constant air-gap flux.

The software which accomplishes the voltage and frequency coordination is designed using an interrupt program structure in which execution of the voltage control algorithm is initiated once every electrical cycle. All the remaining microcomputer functions, for example, controller sequencing (powerup) and protection coordination (temperature limits), are performed sequentially at low priority as real CPU time is available with an executive program. The executive/interrupt program interaction is illustrated in Figure 4.7.

Figure 4.7 emphasizes that the voltage control algorithm execution can be initiated at any time by suspending execution of the executive algorithm until the control routine is complete. The interruption occurs once per electrical cycle (excitation frequency) and is triggered by the excitation frequency pulse train.

The algorithms for the microcomputer are implemented in Motorola 6802 assembly language. The detailed programs are included in Appendix V. Flow chart representations of both the executive code and the voltage control code is illustrated in Figures 4.8 and 4.9 respectively.

On the executive level, (Figure 4.8), specific sequencing operations performed under microprocessor supervision include system power-up initialization, enabling of the main and commutation thyristor gating signals, and controller interlocking to prevent invalid operation. The system monitors key controller components for dangerous operating conditions such as overtemperature and overvoltage, and sends warnings to the operator and/or shuts down the controller as the situation warrants. A watchdog timer is included to protect the system from processor malfunctions.

As shown in Figure 4.9, the voltage control flow chart, the microprocessor receives updated readings of the operator torque request, the excitation frequency and the measured motor volts/Hz at the beginning of each interrupt cycle. These inputs are used to calculate an error signal corresponding to the difference between the desired and measured instantaneous motor volts per hertz values. This error signal then generates commands to the voltage modulator logic to control the reference sine and triangle waveform amplitudes, and hence, the motor terminal voltage. Execution of this algorithm is slaved to the excitation frequency to produce updated commands to



(0709)







Figure 4.8

Executive Program Flowchart



Figure 4.9 Flowchart of Voltage Control Interrupt Routine

, IV-17

the voltage modulator once per cycle, which is the measurement period for the motor terminal voltage fundamental frequency component.

An additional task performed during the interrupt routine is the generation of a slip frequency limit command to override excessive torque requests by the operator. This function is illustrated in 4.10a. Below excitation frequencies of 120Hz, the slip limit is set to 3Hz, linearly increasing to 10Hz at the maximum excitation frequency of 266Hz. Finally, the interrupt routine also performs the selection of the desired triangle frequency multiplier based upon the instantaneous excitation frequency value. This function is shown in Figure 4.10b. Hysteresis is provided by the software to prevent oscillations in the multiplier value in the vicinity of the transition points.

The control functions which have been discussed are accomplished using a Motorola 6802 microprocessor with 2K words of external program memory. A block diagram of the microcomputer architecture is illustrated in Figure 4.11. As illustrated in the figure, the microcomputer system contains a system clock, digital I/O capabilities, and analog I/O capabilities. Programmable timers are connected directly to the computer's data bus to measure inverter excitation frequency. Complete electrical schematics are included in Appendix IV.

Safety

The system includes several types of safety features for both the operator and controller protection. Thermal protection of critical controller components constitutes the major source of system protection. Thermistors continuously monitor the operating temperatures of both the main and commutation SCR's in addition to the commutation capacitors. Battery safeguards exist by calculating the effective open circuit battery voltage from a measurement of battery voltage and current. A fixed internal impedance of $2m\Omega/cell$ is assumed The protection system functions at two levels for both over temperature and low battery. The first level results in a visual indication to the operator that an over temperature or low battery condition



(a)

Slip Frequency Limit vs. Excitation Frequency



(b)

Triangle Frequency Ratio vs. Excitation Frequency

(0712)

Figure 4.10 Control Functions Performed by the Microprocessor during the Interrupt Program



Figure 4.11 Microcomputer Hardware System

TABLE 4.3

SYSTEM RESPONSE TO FAULT CONDITION

	System Condit	System Condition					
	Stage 1	Stage 2					
Temperatures							
Commutation Capacitor	>75 C	>80 C					
Commutation SCR	>75 C	>80 C					
Bottom Bus - SCR	>75 C	>80 C					
Top Bus - SCR	>75 C	>80 C					
Battery Voltage, V _{OC}	<111 V (1.85V/cell)	<102V (1.70V/cell					
$V_{oc} = V_{bat} +$	I_{bat} * 120m Ω						
Current	>750A						
(Inverter Maxi	mum)						
	System Indicators/Response						
	Stage 1	Stage 2					
Temperature	"Overtemp" Indicator	"Emergency Shutdown"					
		Indication and Controller					
		Disable					
Voltage	"Low Battery"	п					
Current	Perform Commutation and "Overcurrent" Indication	n.a.					

exists. The second level will actually cause an orderly propulsion system shutdown (all main SCR's are commutated off) with a visual indication provided to the operator showing that emergency shutdown has occurred. Table 4.3 illustrates the thermal temperature limits and the resulting controller reaction.

Interlocks have been designed into the system to offer an additional degree of safety. Operational interlocks prevent the controller from being operated in an invalid manner. Console direction selection will only be recognized if the motor is operating below 60 RPM. This prevents possible controller damage from inadvertent plugging commands. A "neutral" position which can be selected at any time forces the slip command to zero hertz and thus forces the developed motor torque to also be zero. These features are included in the excitation frequency logic. It should also be noted that after a shutdown has occurred the system will inhibit any further attempts to operate the controller. This mode will continue until the fault conditions subside and the system is reset with a power down - power up sequence using the front panel key switch. These interlocks should prevent unexpected system operation which could endanger the operator.

Several hardware interlocks can also inhibit controller operation. These features require proper connections (sensed by connector jumpers) to be made to the tachometer and console modules before normal operation is permitted. The controller key switch provides an ultimate means for system control by forcing an immediate shutdown under all operating conditions.

4.5 Power Inverter

The operation of the bus commutation inverter was described earlier in Section III with the aid of Figures 3.26 thru 3.30. This section presents oscillographs of the voltage and the current waveforms seen by the power stage components.

The voltage across SCR1 and SCR3 during an upper bus commutation interval is shown in Figure 4.12. The time that the voltage across SCR1 and SCR3 is negative is the available SCR turn-off time.





The voltage and current seen by SCR8 (or SCR7) during the commutation interval is shown in Figure 4.13. The current in SCR8 increases sinusoidally as determined by the characteristics of the resonant LC circuit.

After a period of time, depending on the resonant frequency of the LC circuit and the initial current in winding T1A, the voltage across capacitor C1 will reach zero and the current in windings T1A, B and SCR7 will be a maximum. For no-load operation, the time required for the current in SCR7 to reach its maximum value is approximately 50 μ seconds. For operation under loaded conditions (i.e., an initial current in winding T1A), this time interval is reduced since the current in SCR8 will start the commutation cycle at a current proportional to that initially present in winding T1A. This is illustrated in Figure 4.13c and shows the current in SCR8 during a commutation cycle when current is initially present in winding T1A of the commutation transformer.

When the current in SCR7 has reached its maximum value capacitor C1 will begin to charge with a polarity opposite to that shown in Figure 3.25. At this point the voltage on capacitor C2 will also have a polarity opposite to that shown in Figure 3.25 and have a value equal to that of the propulsion battery.

When the voltage across capacitor C1 charges to a high enough value that SCR9 is forward biased, and assuming SCR9 is then gated, current will transfer to winding T1C, SCR9 and the propulsion battery. When this occurs the voltage across capacitor C1 will be higher than the relfected voltage across windings T1A, B and SCR7 will be reverse biased and thus turn-off. The voltage across commutation capacitor C1 is shown in Figure 4.14 and shows the voltage cycling between approximately 450 and 330 volts with a propulsion battery voltage of 120 volts. The transition time between these two extremes is the commutation interval.

The current paths during the energy recovery portion of the commutation interval are shown in Figure 3.29. The voltage and current stresses seen by SCR9 are illustrated in Figure 4.15.

IV - 24



(a) Voltage Across SCR 8 during Six - step Operation, f_{ex}=120Hz





1 ms/cm



10 μ s/cm

(0703)

(c)

Expanded View

of SCR 8 Current during Commutation

Figure 4.13 Commutation Thyristor Voltage and Current Waveforms during a Commutation







10 µs/cm

(a) Voltage Across SCR 9 during a Commutation Interval



(b) Current Through SCR 9 during the Commutation Interval



Clamp SCR Voltage and Current Waveforms during the Commutation Interval In Figure 4.15, the rate at which the current increases in SCR9 is determined by the leakage inductance of winding T1C and the voltage difference between winding T1C and the propulsion battery voltage. The rate at which the current decreases is determined by the magnetizing inductance of winding T1C and the propulsion battery voltage. The discontinuity in the current waveform of Figure 4.15 coincides with the renabling of the main bus thyristor devices.

The voltage and current stresses on a main thyristor (SCR's 1-6) are illustrated in Figure 4.16 during six step operations at 4000 RPM. During the 180° conduction period of each SCR, the impact of the bus commutation is visible in both the voltage and current waveforms. The voltage spikes appearing on the device are caused by the cycling of the commutation circuit.

Similarly, the voltage and current waveforms of a main thyristor are illustrated in Figure 4.17 during PWM operation. For this figure, the machine is operating at 2000 RPM in the first quadrant. The triangle-sine frequency ratio in the voltage modulator is 9. Again, the impact of bus commutation during PWM operation is clearly visible in the device current waveform as a series of current waveform discontinuities of approximately $100_{\mu}s$ duration.

4.6 Commutation and Gating Logic

The sequential bus commutation requirements of the Gould inverter topology requires the commutation logic to interpret the voltage modulation circuit gate drive logic waveforms. A computing circuit approach was elected whose inputs included turn-off or commutation requests from both the top-bus and bottom-bus groups of main thyristors and the present polarities of the commutation circuit capacitors. The polarities of these capacitors indicates whether the top or bottom bus is ready for commutation. A dc or battery overcurrent signal completes the list of commutation logic circuit input signals. A functional diagram of the logic system is illustrated in Figure 4.18. The output of the logic block directly controls the gating of the commutation thyristors SCR7 and SCR8. The logic truth table is contained in Table 4.4. The electrical schematic is contained in Appendix IV.
TABLE 4.4

	TOP BUS REQUEST	1	0	1	0	X	X	Х
LOGIC <	BOTTOM BUS REQUEST	0	1	0	1	X	X	Х
	OVERCURRENT	0	0	0	0	Х	1	1
	BUSY COMMUTATING	0	0	0	0	1	0	0
COMMUTATION	TOP BUS READY	1	0	0	1	Х	1	0
STATUS								
	BOTTOM BUS READY	0	1	1	0	X	0	1
OUTPUTS <	GATE SCR 7	1	0	01*	10*	X	1	0
	GATE SCR 8	0	1	10*	01*	X	0	1

COMMUTATION CIRCUIT TRUTH TABLE

* indicates two sequential commutations

X = Don't care



2ms/cm

(a) Voltage Across a Main Thyristor during Six - step Operation f_{ex} = 131.6 Hz

f_r = 4000 RPM



2ms/cm

(b) Current Through a Main Thyristor during Six - step Operation

(0717)

Figure 4.16





2ms/cm

2ms/cm

(b) Main Thyristor Current, PWM Operation

Instants of Zero Current are caused by Buse Commutation

(0718)

(a)

n = 9

Main Thyristor

Voltage Stress, f_{ex} = 66.6 Hz

f_r = 2000 RPM

Figure 4.17 Main Thyristor Voltage and Current Stresses during PWM Operation



(0719)

Figure 4.18 Commutation Sequencer Block Diagram

The control of the clamp SCR's, SCR9-10, is assigned to the commutation voltage control logic. As discussed in Section 3, the clamp SCR's are used to control the energy stored in the commutation capacitors. Figure 4.19 is a simplified schematic of the control circuitry for gating SCR9, 10. The circuit becomes enabled after the initiation of the commutation event as defined by the gating of SCR7 or SCR8. The time the main bus SCR's are reverse biased is compared to the desired reverse bias time. The error signal is used to increase or decrease the commutating voltage of the commutation capacitors.

When the desired voltage is achieved, the clamp thyristor which is forward biased is gated into conduction, effectively preventing the commutation capacitor from charging up to higher voltage. Circuit schematics are contained in Appendix IV.

The actual gating signals applied to the main SCR's form a "picket fence" drive. A series of pulses is generated with a local CMOS oscillator operating at 27kHz. The oscillator duty cycle is such that gate current flows for 9_{μ} s leaving 28_{μ} s to reset the gate pulse transformer. A series of pulses is necessary because the machine power factor alters the exact moment when a given main SCR becomes forward biased and can be gated into conduction. Figure 4.20 portrays the series of gate pulses applied to a main SCR during six-step operation. Again, detailed electrical schematics are contained in Appendix IV.

IV - 33



(0720)

Figure 4.19 Commutation Energy Control Circuit Schematic



500 μs/cm

Figure 4.20

Gate Oscillator Drive Waveform Six-Step Operation

V. Enclosure Design

5.1 Enclosure Design Approach

The mechanical layout of the controller is divided between two enclosures, one containing the power stage components and one containing the control electronics and logic power suplies. This division allows the control electronics to reside in the controlled environment of the passenger compartment away from the heat generated by the power stage components and from direct contact with the road environment. A moisture resistant enclosure was selected for the power stage to protect these components from road salt, dirt and other potential contaminants.

The two enclosures communicate with each other via twisted wire pairs residing in a flexible conduit. No connectors are used to terminate the conduit in order to avoid connector reliability problems.

5.2 Power Inverter Enclosure

The power inverter enclosure contains the power inverter circuit components, the device snubbers, and the transducers which are used to measure inverter operational parameters. The enclosure itself consists of two major structural parts. The first is an aluminum base extrusion which provides the mechanical rigidity required to hold the inverter components in place and also acts as the main heat exchanger between the inverter components and the ambient air. The second is an aluminum shell which forms the power inverter package sides and top. Figure 5.1a is a photograph of the main aluminum The slot in the middle of the enclosure is used for mounting the extrusion. commutation transformers. Figure 5.1b is a photograph of the component side of the aluminum extrusion. As seen in the photo, the stud type SCR's are mounted in aluminum blocks which are then secured to the aluminum baseplate Figure 5.2 summarizes both the mechanical with a two-part epoxy system. mounting technique and the resulting thermal impedance between the thyristor junction and ambient.







Figure 5.1b Component Side of Aluminum Extrusion



(1333)



SCR Junction to Ambient Thermal Resistance

Several aspects of the controller package design were influenced by the field experience obtained with the fleet of 350 DJ-5E electric vehicles supplied by AMG and Gould to the U.S. Postal Service in 1975. For example, clamping-related assembly and servicing problems associated with hockey-puck thyristors influenced the choice of stud-mounted devices for this controller. Stud mounted thyristors and rectifiers lend themselves well to single-side cooling and require less operator skill during installation.

All of the 16 power semiconductors are mounted in aluminum blocks which in turn are bonded to the base extrusion. Mounting of the aluminum blocks to the finned aluminum extrusion is accomplished using a two-layer epoxy bonding technique. A thin epoxy layer providing high dielectric strength between the device mounting block and extrusion is used in combination with a relatively thick high thermal conductivity layer to fill the gaps between the two Using this mounting technique, the SCR junction temperature was surfaces. calculated for the condition when the loss of main diode and main SCR semiconductor was fixed at 800W. These results are illustrated in Figure 5.3. At vehicle speeds of 10 mph, the SCR junction temperature will be approximately 100°C. This result does make the assumption that a ram air flow of 880 ft/min is available for cooling the main aluminum extrusion. This air flow would be provided by vehicle ram air at the 10mph speed.

The total weight of the power package, 135 lb, is distributed among the components, enclosure, and mechanical hardware. Table 5.1 summarizes the weight distribution among the power inverter components. Approximately half of the total weight is contained in the aluminum base extrusion, mounting blocks, and enclosure.



Figure 5.3



TABLE 5.1

AC CONTROLLER PACKAGE - PARAMETERS

o PROTOTYPE SIZE (POWER UNIT)28 x 21 x 8 inches

0

POWER UNIT WEIGHT	
ALUMINUM BASEPLATE	26 LBS.
ALUMINUM BLOCKS	24
ALUMINUM ENCLOSURE	14
FILTER CAPACITORS (14)	16
COMMUTATION TRANSFORMERS	15
SCRS (10) and DIODES (6)	8
COMMUTATION CAPACITORS (4)	4
SCR GATE DRIVE BOARD	3
BUS BARS	3
CABLE	8
HARDWARE and MISC.	14
	135 LBS.

terminals of the propulsion battery and the average battery current. The measured first quadrant controller efficiency is illustrated in Figure 6.4. This figure contains lines of constant controller efficiency plotted in the operating torque-speed envelope.

For operation in the fourth quadrant, the definition of controller efficiency is the inverse of the motoring definition, that is

$$\eta^{\text{IV}} \text{ controller} = \frac{P_{\text{battery}}}{P_{\text{controller}}}$$
[6.3]

It should be noted that this definition is only valid if the power delivered by the battery is negative, $P_{battery} < 0$. This distinction has been made to avoid efficiency definition ambiguity for the case when power is being absorbed by the controller from both the motor and the battery. This occurs when the fixed controller losses are greater than the regenerative power delivered by the motor, to the controller. The fourth quadrant regenerative efficiency of the controller is illustrated in Figure 6.5.

Since the power flow between the controller and motor consists of multiplying non-linear voltage and current waveforms, a comment regarding the performance of the Ohio-Semitronics wattmeter is appropriate.

The technical specifications of the wattmeter are impressive; accuracy to 0.5% FS and a bandwidth of 5kHz. Since it is difficult to generate a nonsinusoidal waveform for calibration, the high frequency accuracy of the meter is difficult to verify. During the test program at Gould, the wattmeter provided consistent and repeatable data which seemed reasonable when compared with the precise mechanical power measurement and the battery power measurement. The accuracy of the wattmeter in our opinion is $\pm 2\%$ of reading.

TABLE 5.2

AC CONTROLLER PACKAGE - LOGIC UNIT

- o SIZE 11 x 10 x 7 inches
- o WEIGHT

LOGIC POWER SUPPLY	10 LBS
LOGIC BOARDS	3
ENCLOSURE	3
HARDWARE and MISC	2
	18 LBS



Figure 6.5 SCR Controller Efficiency Data – 4th Quadrant Operation





AC Controller Logic Unit Diagnostics

VI. Motor Controller System Performance

6.1 Testing Methods

This section discusses the measured motor-controller performance. Motor phase currents generated by the inverter for discrete operating modes are presented as well as the resulting mechanical power produced at the shaft of the induction motor. The mechanical dimensions and weights of the motorcontroller system are tabulated to describe the system's physical parameters.

The measurement of the mechanical power produced at the shaft of the induction motor was obtained by loading the motor on a motoring dynamometer. A motoring dynamometer was required to provide both first and fourth quadrant loads at the shaft of the induction motor. First and fourth quadrant loads correspond to positive shaft torque and speed (vehicle motoring), and negative shaft torque and positive speed (regenerative braking), respectively. Figure 6.1 is presented to illustrate the four available load quadrants. Operation in quadrants II or III was not a system requirement, although operation in quadrant III is available to propel the vehicle in reverse.

The dynamometer system is illustrated in Figure 6.2. It consists of a GE dc dynamometer (Model 26G71 type TLC2462), a Lufkin gear (Model N600C), and an in-line torque/speed transducer manufactured by Himmelstein (Model MCRT9-02T). The mechanical power at the motor's shaft is the product of the shaft torque and speed, $P^e = T^e \omega^r$. The torque transducer is designed to measure 220 N-m full scale with an accuracy of 0.1% full scale. Speed information is obtained from a 60 tooth tachometer internal to the torque transducer. The specifications for the Himmelstein equipment are included in Appendix VI.

The electrical power delivered by the controller to the motor was measured with a 3-phase wattmeter manufactured by Ohio Semitronics. This wattmeter employs Hall sensors to measure both the individual phase currents and to compute the power in each of the three motor phases. Technical specifications for the wattmeter are also included in Appendix VI.



(1336)

Figure 6.1

Motor Load Quadrants



(ALL SHAFT COUPLINGS – THOMAS COUPLING DBZ SERIES)

(1337)

Figure 6.2 Motoring Dynamometer System Mechanical Schematic

Power delivered by the propulsion battery was measured with a Bell current meter (Model 103) and an integrating 3-1/2 digit Fluke voltmeter, their product representing the average battery power flow. This approximation is valid because of the low ac ripple battery voltage.

6.2 Controller Torque-Speed Operating Envelope

The maximum torque that the ac controller-motor system can produce is limited either by the RMS current rating of the controller thyristors or the commutating energy of the auxiliary thyristor-LC circuit. These limits imply a maximum controller operating temperature and a maximum peak battery or controller current. In the controller, the battery current is measured with a Hall current transducer and compared to a predetermined maximum current. This limit represents the maximum commutation capability of the commutation circuit. When that limit is exceeded, the main thyristors in the controller are commutated off and the voltage applied to the motor is decremented to reduce the main thyristor current. This event occurrence is indicated by the current limit LED on the front panel of the controller logic package and primarily determines the maximum torque envelope of the controller. At high speed, when the motor-controller system is operating in the constant horsepower regime, the limiting factor is not the torque capability of the machine but the integrity of the shaft speed transducer or tachometer signal. This limitation is discussed in Section 6.6 of this report and is designed to limit the maximum shaft speed to 816 rad/sec (7800 RPM).

The maximum torque limits of the controller, determined by the current limit criteria when operating from a 120V nominal propulsion battery, is illustrated in Figure 6.3 and tabulated in Table 6.1.

As illustrated in Figure 6.3, shaft torques of 64 N-m are available at stall and the system generates peak shaft torques of 100 N-m at shaft speeds of 315 rad/sec. The dip in the torque speed envelope at 259 rad/sec in Figure 6.3 is due to interaction of the PWM algorithm and the commutation circuit notches discussed in Section 3.3. At this operating point, the commutation circuit is significantly modifying the requested voltage waveform applied to

TABLE 6.1

MAXIMUM TORQUE-SPEED LIMITS 1ST QUADRANT OPERATION

	MOTOR TORQUE		MOTOR SHAFT	SPEED	
	(N-m)	(ft-lb)	(rad/S)	(RPM)	
64		(47.2)	0	(0)	
86.6		(63.81)	54.6		(521)
85.4		(62.9)	106.2		(1014)
97.0		(71.5)	157.1		(1500)
98.6		(72.7)	210.9		(2014)
65.2		(48.1)	259.4		(2477)
101.0		(74.5)	315.0		(3008)
76.8		(56.6)	367.5		(3509)
62.0		(45.7)	419.7		(4008)
54.6		(40.3)	471.2		(4500)
46.0		(33.9)	524.6		(5010)
38.8		(28.6)	581.4		(5552)
33.0		(24.3)	622.6		(5945)
27.0		(19.9)	683.2		(6524)



each motor phase. Since the spectral energy is no longer closely confined to the fundamental frequency, harmonic currents in the motor are produced which exceed the selected dc current limit. The comutations introduced by the high stantaneous bus currents further degrade the voltage waveform quality until the transition regime is complete. This transition is indicated by a change in the carrier fundamental frequency ratio as discussed in Section 4.

6.3 Calculated System Efficiency

Controller Efficiency

Of special interest in electric vehicle power trains is the electrical to mechanical energy conversion efficiency as well as the conversion efficiency of the ac controller alone. These efficiencies directly affect the range of an electric vehicle and can be measured in both the motoring mode of operation and the regenerative mode of operation, which is permissible at motor shaft speeds above approximately 125 rad/sec.

The efficiency of the controller when operating in the first quadrant, delivering positive torque, is defined simply as:

$$n_{\text{controller}}^{\text{I}} = \frac{P_{\text{controller}} \times 100}{P_{\text{battery}}}$$
[6.1]

 $P_{controller}$, the electrical power delivered by the inverter to the motor, was measured with the use of the Ohio-Semitronics 30 watt meter discussed earlier. This instrument performs the calculation

$$\frac{1}{T} \int_{0}^{T} (v_{AN}i_A + v_{BN}i_B + v_{CN}i_C) dt \qquad [6.2]$$

and outputs a dc voltage which is proportional to the result. The battery power was calculated from the product of the average voltage measured at the

5.3 Control Logic Enclosure

The logic enclosure contains an array of eight printed circuit boards and the logic power supplies described in Section 4. As discussed, the communication between the logic package and the power inverter is via a 3/4" flexible conduit. The enclosure itself is divided into two sections, one for the power supplies and the second which forms a card nest for the logic system. Table 5.2 summarizes the weight distribution of the logic enclosure components and the physical size of the unit.

The front panel of this enclosure contains LED's to indicate the controller's status and a key switch for activating the controller. The enclosure also has two "D" type connectors to accommodate the accelerator/brake potentiometer assembly/console selector and the tachometer cable connection. Figure 5.4 is a photograph of the logic enclosure in which the logic printed circuit boards are visible.

Controller diagnosis is simplified by the functional modularity of the printed circuit boards. The eight boards each contain discrete circuit functions which can be tested independently.

The eight circuit boards contain the following controller circuitry:

- 1. Micro computer (A8)
- 2. Digital-Analog I/O (A7)
- 3. Transducer Signal Conditioning (A6)
- 4. Slip Frequency Circuitry (A5)
- 5. Sine-Triangle Generator (A4)
- 6. Main Thyristor Gating Logic (A3)
- 7. Commutation and Clamp Thyristor Logic (A2)
- 8. Gate Drive Amplifiers (A1)

Access to all inter-circuit board connection is available via a card extender as pictured in Figure 5.5 or at the printed circuit card nest backplane.



Figure 6.4





Figure 5.4 Control Logic Enclosure (Printed Circuit Boards Visible)

Motor-Controller Efficiency

A similar definition to those previously discussed is employed to calculate the efficiency of the entire electrical to mechanical conversion system. Since the battery power and shaft power can be each accurately measured, the efficiency of the ac system consisting of the motor and controller can be acertained to high accuracy, $\pm 1\%$. The first quadrant efficiency of the motor controller system is defined by

$$n^{I}$$
 system = $\frac{P_{shaft}}{P_{battery}} \times 100$

Again, a similar definition is possible for operation in the regenerative regime, but again for the definition to be valid, the battery power, $P_{battery}$, must be < 0. This insures that the direction of the power flow is unidirectional throughout the system.

[6.4]

$$\frac{IV}{n \text{ system}} = \frac{P_{\text{battery}}}{P_{\text{shaft}}} \times 100$$
[6.5]

The calculated system efficiency in the first quadrant is plotted as a function of both torque and speed in Figure 6.6a, which also includes the vehicle load line for level ground. As can be seen in Figure 6.6a, system efficiency approaches 70% at a vehicle speed of 45mph. The peak system efficiency, 80%, is obtainable when the controller is delivering near peak power, approximately 26kW. This result is expected since at that operating point the fixed losses of the controller become the smallest fraction of the power processed by the motor-controller system. Figure 6.6b illustrates the system regeneration efficiency above shaft speeds of 150 rad/s.





Motor/Controller Efficiency Map – Fixed Transmission Ratio



Figure 6.6b

System Regeneration Efficiency

6.4 Pulse-Width Modulation Operation

The voltage modulator described in Section IV of this report has several distinct operating modes. These modes result from the selection of discrete triangle-sine frequency ratios as discussed earlier. Since the motor voltage waveforms in the time domain consist only of a series of pulses of magnitude $V_{\rm bat}$, this section presents the motor voltage waveforms generated by the ac controller in the frequency domain. This data is discussed for discrete motor shaft speeds, each representing a different triangle-sine frequency ratio.

The motor line-to-line and line-to-neutral voltages are shown in Figure 6.7 when the inverter is operating in the "six-step" mode and delivering maximum output voltage. The effects of bus commutation can be clearly seen in Figure 6.7, producing a series of zero voltages intervals or notches which correspond exactly to the duration and occurrance of a commutation event.

The corresponding time domain motor phase current and the frequency domain representation of the motor voltage is shown in Figure 6.8. As seen in 6.8(a), the harmonic spectrum consists only of odd harmonics which are nonmultiples of 3, which are suppressed in a 3-phase system. The suppression of the even harmonics is a measure of the waveform symmetry. As shown in Figure 6.8(a), the even harmonics are approximately -50db below the fundamental voltage component, demonstrating waveform symmetry. Figure 6.8(b) details the resulting time domain motor phase current. The shape of the current waveform is not controllable when the inverter is operating in the six-step regime.

Figure 6.9 shows the high speed PWM operation of the inverter. At this particular operating point, the inverter output voltage is just below the maximum obtainable in six-step operation. In Figure 6.9, the carrier frequency ratio is 9 but not all the triangles are intersecting the excitation frequency sine wave since the modulation index is greater than 1. The generated output voltage in the frequency domain is illustrated in Figure 6.9(a) while the corresponding time domain motor phase current is displayed in Figure 6.9(b). The commutation circuit is commutating each bus 9 times/cycle.



SHAFT SPEED = 5138 RPM POWER = 15kW

Figure 6.7 Inverter Output Voltage in the "Six-Step" Mode of Operation Showing Bus Commutation Interaction



ω = 4585 RPM (480.14 rad/s) τ = 20N - m



(a)



(b) Six-Step Motor Current in the Time Domain

When the modulation index becomes less than one, all triangles intersect the base frequency sine wave and the inverter waveforms undergo a discrete change again. This situation is shown in Figure 6.10. Figure 6.10a contains the frequency domain representation of the inverter output voltage and Figure 6.10b represents the respective motor phase current. Note that the additional intersections have suppressed the 5th, 7th, 11th and 13th harmonics compared with the voltage spectrum illustrated in Figure 6.9(a).

At a still lower excitation frequency, the triangle-sine frequency ratio is increased from 9 to 27. This generates another discrete step in the waveform characteristics. Figure 6.11(a) shows the frequency domain representation of the inverter output voltage for the conditions of $m_i < 1$ and the carrier frequency ratio of 27. Figure 6.11(b) shows the corresponding inverter phase current. The effect of the higher carrier frequency ratio is clearly seen in the suppression of harmonics up to the 53rd and 55th. This is the expected result in that the chosen modulation strategy should suppress harmonics below twice the carrier frequency ± 1 . For a carrier frequency rates of 27, this yields 54 ± 1 , the result evident in Figure 6.11(a).

Figure 6.12 illustrates the motor phase current time domain waveform when the modulator is operating with a carrier frequency ratio of 45. The oscillograph was recorded at a motor shaft speed of 245 RPM. The motor voltage represented in the frequency domain is not displayed due to limitations of the measurement equipment.

6.5 Thermal Performance

The steady-state capabilities of the motor-controller system are limited by the ambient temperature and the component cooling techniques employed in the package design. Since the motor and controller are designed to be cooled by vehicle ram air, cooling fans were used to simulate the vehicle air flow. The temperature of the controller components were monitored during the testing program to identify thermal management areas of concern which would limit the controller rating.







- Figure 6.9 (a) PWM Voltage Waveform, Frequency Domain Triangle Frequency Ratio = 9, m_i >1
 - (b) Motor Phase Current–Time Domain Triangle Frequency Ratio = 9, m_i >1


 ω = 2162 RPM (226.40 rad/s) τ = 40N --- m



(a)

Figure 6.10

- (a) PWM Voltage Waveform Frequency Domain Triangle Frequency Ratio= 9, $\rm m_{j} < 1$
- (b) Motor Phase Current—Time Domain Triangle Frequency Ratio = 9, $m_{j} < 1$

VI - 19



 ω = 776 RPM (81.26 rad/s) $\tau = 37 \text{N} - \text{m}$



Figure 6.11 (a)

PWM Voltage Waveform Frequency Domain Triangle Frequency Ratio = 27, $m_i < 1$ Motor Phase Current-Time Domain (b) Triangle Frequency Ratio = 27, $m_{\rm j} < 1$

VI - 20

(a)





 $\omega = 245 \text{ RPM} (25.66 \text{ rad/s})$ $\tau = 42\text{N} - \text{m}$

Figure 6.12 Motor Phase Current -- Time Domain Triangle Frequency Ratio = 45, m_j < 1

VI - 21

The blowers which were used to simulate the vehicle ram air were two Dayton Model 2C962A blowers each generating airflow at a rate of 490 CFM. A third blower, Dayton Model 2C989, provided airflow over the frame of the 215 frame induction motor. During the tests, the flow rate was held constant, independent of the operating frequency of the inverter.

During the testing, the temperature of the three types of aluminum SCR mounting blocks were monitored. The maximum temperature rise observed was 30°C, which, when added to the ambient temperature of 25°C, limited the device case temperatures to less than 55°C. These measurements verified the design conservatism of the thermal system. The details of a typical device mounting cross-section are included as Figure 6.13.

The temperature of the commutation capacitors and magnetics was also monitored during the electrical testing phase. The magnetics, which were fabricated to Class H standards, did not exceed 185°C coil temperature. However, it was possible, during extended PWM operation, to trip the thermal protection circuit which sensed the temperature of the commutating capacitors. The upper temperature limit of the commutating capacitor was set to 80°C. During PWM operation, the commutation circuit cycling frequency exceeds that which is required for motoring at 55 mph, the thermal design point. A low loss commutation capacitator, GE type 97F, can be substituted for the 26F style capacitors presently employed to increase the commutation circuit's ability to support extended PWM operation.

6.6 Physical Description

The ac controller-motor system physically consists of three segments: the motor, a control electronics package, and the power inverter package. These are illustrated in Figure 6.14. The weight of each of these components is tabulated in Table 6.2 and equals 270 lb. This weight reflects the controller's design approach which emphasizes component access and serviceability.



(1338)





Figure 6.14 Motor- Controller System The three major components are induction motor (left), the power circuit (center), and the control electronics (right)

The dimensions of the system are also summarized in Table 6.2, with the exact outline of each of the two controller packages illustrated in Figure 6.15 and 6.16 respectively.

Table 6.2

Controller Component Weights/Dimensions (Measured)

	WEIGHT (lbs)	DIMENSIONS
Motor	117 (53.18kg)	NEMA 215TENV
Inverter	135 (61.36kg)	21.5" x 28.5" x 8.75" (54.6cm x 72.4cm x 22.2cm)
Controller	18 (8.18kg)	12" x 11.28" x 8" (30.5cm x 28.7cm x 20.3cm)

The motor construction utilizes class H insulation, rated at 180°C. Although motor coil temperatures did not exceed 140°C, the performance of the optical detector mounted on the motor was affected by high motor ambient temperatures. Reliable tachometer operation at high speed (> 680 rad/s) is only possible when the tachometer enclosure remains below 50°C. This was ensured during the testing phase by not securing the protective tachometer end-bell. The redesign of the shaft speed transducer is an engineering task which should be addressed in the pre-production prototype redesign to increase the reliability of the motor tachometer.

VI - 25



25

7.68 7.81

L./25



 I^{\prime}

1

26



NOTES

1. MOUNT IN VERTICAL POSITION FOR BEST

CONVECTION COOLING.

2. APPROX. WEIGHT :

3. CONTROLLER-LOGIC WIRING HARNESS PROVIDED WITH 6 FT. OF 314" SEALTITE CONDUIT.

VENTILLATION SLOTS NEAR & FAR SIDE

Figure 6.15 Mechanical Outline Drawings of the Control Logic Enclosure



ure 6.16 Mechanical Outline Drawings of the Power Circuit Enclosure

VI - 27

VII. Controller Power Scaling and Cost Assessment

The controller developed during the contract period is formally defined as a 10hp controller. Design guidelines are presented in this section to scale the present controller design up to defined power levels of 50 hp. The higher power levels are applicable to heavier passenger vehicles, delivery vans, and trucks in urban service in accordance with the SAEJ227a Schedule D driving cycle. The discussion of the ac controller family and cost assessment is divided into four areas. These include available inverter thyristors, commutation components, packaging impacts, and the motor controller costs.

7.1 Scaled Family Definition

The present ac motor-controller system has a nominal rating of 10 hp derived from the traditional 60 Hz rating of a NEMA 215 size frame induction motor. The actual power capabilities of the motor controller system include a peak rating of 26kW (35hp) and a steady state rating of 11.2 kW (15hp). The scaled family consisting of 20, 30, 40 and 50 hp controllers then represent motor-controller systems having actual peak power capabilities of up to 130 kW. Table 7.1 summarizes the exact controller ratings for the complete family of controllers. The nominal propulsion battery voltage is limited to be less than 300V throughout the controller family.

7.2 Inverter Component Requirements

The inverter components which are affected in a scaling exercise are the main inverter thyristors, the commutation and clamp thyristors, and the commutation capacitors. To determine the feasibility of scaling the original controller design upwards to 50 hp, component specifications were determined as a function of propulsion battery voltage. These specifications were then compared to existing commercially available components to ascertain both price and power capabilities.

AC CONTROLLER FAMILY POWER LEVEL REQUIREMENTS

NOMINAL	PEAK POWER	CONTINUOUS
CONTROLLER/	RATING	RATING
MOTOR	(HP)	.(HP)
RATING		
10*	35	15
20	70	30
30	105	45
40	140	60
50	175	75

*Existing controller design

Using the analysis described in Section 3.3, the voltage and current ratings of the main inverter SCR's were derived for each member of the scaled family of controllers as a function of propulsion battery voltage. A criteria for determining the suitability of commercial SCR's included both their power capability and turn-off time. A maximum turn off time of 15μ s was assumed so that similar scaling techniques could be applied to the commutation circuit components.

Figure 7.1 contains the plot of main thyristor RMS current requirements as a function of battery voltage. Commercially available inverter grade SCR's are included in Figure 7.1. As can be seen, there are no component restrictions related to main thyristor availability if the propulsion battery voltage is greater than 200Vdc.

The commutation circuit thyristor requirements for both the commutation and clamp thyristors must also be derived to determine the availability of commercial devices. Using the analysis presented in Section 3.3 of this report, and fixing the commutation capacitance, inductance and turn-off time requirements to those values selected for the 10 hp design, the requirements of both the commutation and clamp thyristors were derived. These results are illustrated in Figure 7.2, which plots the voltage and current requirements of the commutation SCR and the voltage requirements of the clamp thyristor vs the defined controller rating. As shown in the figure, commutation thyristors are available with turn-off times of $20-30\mu$ s and voltage ratings of 1400-1500 volts. By readjusting the commutation transformer turns ratio, the voltage margin on the clamp thyristor can be improved so that there are no scaling restrictions derived from the commutation thyristors.

Commutation commercially available with type capacitors are paper/polypropylene or all polypropylene dielectric materials. The major difference between these two dielectric materials is the much lower dielectric losses of the all polypropylene (dissipation factor of 0.02%) versus the paper/polypropylene (dissipation factor of 0.3%). This allows the polypropylene capacitors to be operated at much higher RMS currents for the same capacitor volume. Paper/polypropylene commutation capacitors can be



Figure 7.1 Main Thyristor Current Requirement as a Function of Battery Voltage





obtained with maximum dc voltage ratings from 400 to 2000 volts and a maximum CV product of approximately 0.03 where V is expressed in dc volts and C in farads. All-polypropylene commutation capacitors are available with maximum dc voltage ratings of 350 to 800 volts and a maximum CV product of approximately 0.01. The voltage ratings of the paper/polypropylene capacitors are suitable for scaling the controller family up through the 50 hp rating.

Finally, industrial-grade induction motors similar to the Gould E^{+™} machine selected for the 10 hp controller are available up thru NEMA frame size 326, which would be rated at 50 hp at 60 Hz.

The results of the scaling exercise indicate that the present power stage inverter topology can be scaled to power levels of 50 hp. This controller would have a steady state power rating of 75 hp and be constructed with commercially available thyristors and commutation components.

7.3 Controller/Motor Cost Assessment

Estimated component cost (1979 dollars) for the nominal 10 hp ac controller is shown in Table 7.2 and is based on quoted component cost High volume cost estimates for the major power components is information. illustrated in Figure 7.3 and ac induction motor costs are illustrated in Shown in Table 7.3 is the estimated OEM and retail cost for both Figure 7.4. the ac controller and ac induction motor. OEM cost is defined as the expected selling price to a vehicle manufacturer with retail cost being the cost paid by the end user. Retail cost comparisons with state-of-the-art dc propulsion systems are shown in Table 7.4 where the ac controller/motor retail cost is compared to the estimated high-volume cost of Gould's second generation dc controller and motor and General Electric's SCR based dc controller/motor. Table 7-5 indicates the expected controller/motor life cycle cost including the estimated repair and maintenance cost.

AC CONTROLLER/MOTOR COMPONENT COST ESTIMATE (35 HP PEAK)

	<u>1000 VEH</u>	100,000 VEH
MAIN INVERTER DEVICES	\$ 270	\$ 180
COMMUTATION COMPONENTS	160	100
CONTROL ELECTRONICS (INL.TACH)	510	150
ENCLOSURE/HARDWARE/HEATSINKS	250	100
GEN.POWER CONDITIONING	185	70
(TILIER CAPACITORS, CONTROL FOWER SUFFLY	\$ 1375	\$ 600
AC MOTOR	300	150
TOTAL COMPONENT COST	\$ 1675	\$ 750





Main SCR Cost vs. K VA Rating (10µsec turn-off)





AC CONTROLLER MOTOR - COMPONENT/OEM/RETAIL COST

100,000 VEH/YR 35 HP PEAK

	COMPONEN	T OEM	RETAIL
CONTROLLER	\$ 600	\$ 1050	\$ 1310
MOTOR	150	150	190
TOTAL	\$ 750	\$ 1200	\$ 1500

EV CONTROLLER/MOTOR - RETAIL COST COMPARISON

100,000 VEH/YR. 35 HP PEAK

	GOULD AC	GOULD DC (MOD 1)	<u>GE-DC (EV-1)¹</u>
	SCR	SCR	SCR
CONTROLLER	\$ 1310	\$ 930	\$ 879
MOTOR	190	890	959
	\$ 1500	\$ 1820	\$ 1838

 $^{1}\text{NEAR-TERM}$ electric vehicle program, phase 1, final report, 1977

AC CONTROLLER/MOTOR LIFE CYCLE COST ESTIMATE

100,000 VEH/YR

100,000 CYCLES SAE J227A, D CYCLE (APPROX. ONE MILE/CYCLE)

10 HP NOMINAL

INITIAL COST	\$	1500
INTEREST (4 YRS at 14%)		500
REPAIR/MAINT.*	-	300

\$ 2300

LIFE CYCLE COST - 2.3¢/MILE (0.037/Km)

* It is assummed that the controller will be reparied once during its life. Labor and materials are estimated to be 300.

7.4 On Board Battery Charger Modification

The power circuit of the present controller has been found to uniquely lend itself to the incorporation of a charging function. No additional semiconductor devices are required nor are the present operational characteristics of the drive affected. Thus with minor modifications to the motoring control logic and the addition of a contactor for isolation, an isolated on-board charger suitable for providing an 8-hour recharge at 208/240 Vac can be obtained.

The proposed on-board charger can be incorporated into the controller by the addition of a three-pole contactor (or circuit breaker) to the present ac controller power stage. This modification is illustrated in Figure 7.5.

The existing rectifiers D1, D3, D4, and D6, are used to convert the ac line voltage into a dc voltage for charging the propulsion battery. Existing transformers, T1 and T2, used during motoring to commutate the main inverter SCR's, are used in combination with the commutation SCR's and the energy recovery SCR's to charge the propulsion battery from the ac line. Utilizing existing components in this manner provides an on-board charger with minimal additional cost, weight and volume.

Charger Operation

Operation of the proposed on-board charging approach is described with the aid of Figure 7.5. For single phase ac line operation, ac power is supplied to two of the three output terminals of the inverter. One pole of the three pole circuit breaker is used to remove the ac motor from its position across the ac line. Rectifiers D1, D3, D4, and D6 are used in a full bridge configuration to convert the ac line voltage to a full-wave rectified dc voltage which appears across filter capacitor C3B. Capacitor C3B is part of the main capacitor bank used during motoring which has been separated into two units (C3A and C3B) by the remaining two poles of the circuit breaker. In the present ac controller the maximum voltage rating of filter capacitor C3 is 200 volts. For charger operation from a 208 or 240 Vac line the voltage







rating of filter capacitor C3B will be increased to 400 volts. By operating the cricuit consisting of T1, T2, C1, C2, SCR7 and SCR8 in a manner similar to that used during motoring, energy is transferred from the ac line and filter capacitor (C3B) to the propulsion battery via transformer windings T1C, T2C and SCR9 and 10.

Circuit operation can be described assuming the circuit initial conditions shown in Figure 7.5. The voltages on capacitors C1, C2 and C3B have polarities as shown. When SCR7 is gated the initial voltage on capacitor C1, defined as V_{C1} , is placed across the transformer windings T1A, B and the current increases sinusoidally in windings T1A, B. The LC circuit formed will allow C1 to discharge and C2 to charge. After a period of time depending on the resonant frequency of the LC circuit, the voltage across C1 will be zero and the current in windings T1A, B will be a maximum. Assuming current continues to circulate in windings TIA, B capacitors C1 and C2 will charge up with polarities opposite those shown in Figure 7.5. When the voltage across capacitor C1 charges to a high enough value that SCR9 is forward biased, and assuming SCR9 is then gated, current will transfer to winding T1C, SCR9, and the propulsion battery. When this occurs the voltage across capacitor C1 will be higher than the reflected voltage across windings T1A, B so that SCR7 will be reverse biased and thus turn-off.

With current circulating in winding T1C, SCR9, and the propulsion battery, the voltage on capacitor C1 will remain fixed and the energy stored in the magnetizing inductance (L_{AB}) of winding T1A, B will be transferred to the propulsion battery. The circuit conditions are now such that SCR8 can be gated and the above cycle repeated. Power flow rate is controlled by the gating frequency of SCR7 and SCR8.

VIII. Conclusion

A recent program leading to the design and construction of a prototype ac motor controller for electric vehicle applications has been described in this report. Design objectives laid out at the beginning of the program included low cost, excellent ruggedness/reliability characteristics, and high system efficiency. A desire to use readily-available technology dictated the choice of an industrial-grade squirrel-cage induction motor in this system so that development efforts focused on the electronic motor controller.

These efforts have led to the successful development of a 35 hp peak (26kW) ac motor propulsion system appropriate for use in a 3500 lb (1590kg) commuter vehicle. Voltage and frequency of the applied motor excitation waveforms are coordinated by the microprocessor-based controller in response to operator torque requests. This prototype controller in combination with a fixed-ratio gearbox drivetrain provides sufficient torque to complete the SAE J227a, Schedule D driving cycle with the simulated commuter vehicle. Controller testing has been conducted on a laboratory dynamometer.

The controller package consists of two separate modules; a larger enclosure for the power stage electronics and a smaller housing for the control electronics to be mounted in the passenger compartment. Combined weight of the ac motor and prototype controller is 270 lb which compares favorably with the weight of similarly-rated dc systems. Analysis of this first-generation controller prototype has indicated that at least a 30% reduction in both volume and weight are feasible by packaging improvements.

The bus-commutated inverter configuration adopted at the program's outset is responsible for providing both the controller's major advantages as well as its shortcomings. Low-cost thyristors possess the desired ruggedness while the bus-commutated topology provides additional cost advantages by requiring fewer power stage components than most alternative configurations. However, the bus-commutated topology produces some unique constraints on the switching algorithm, particularly during low-speed pulse-width-modulation operation. As a result, controller efficiency which exceeds 90% at crusing speeds drops to the vicinity of 70% for operation at 10 mph.

Experience gained during the development of the first-generation controller has suggested techniques for circumventing the shortcomings while retaining the advantages of the present power stage configuration. These include methods for optimizing the switching modulation strategy specifically for the bus-commutated configuration, and improvements in the inverter commutation magnetics for lower losses. Time limitations prevented their inclusion in the first-generation controller prototype.

In conclusion, this development program has successfully demonstrated the viability of ac electric vehicle propulsion systems using present technology. Future improvements in power semiconductor and controller technology can be expected to further enhance the attractiveness of ac motors over their dc counterparts for EV applications.

IX. References

- J. A. Ross and G. A. Wooldridge, "Preliminary Power Train Design of a State of the Art Electric Vehicle", Rohr Industries, prepared for NASA. (NAS 3-20592) April 1978.
- Test Procedures for Polyphase Induction Motors and Generators, IEEE No. 112A, New York, 1964.
- 3. E. Klingshirn and H. Jordan, "Polyphase Induction Motor Performance on Nonsinusoidal Voltage Sources", IEEE Transaction Power Apparatus and Systems, Vol. PAS-87, Mar 1968, pp. 624-631.
- 4. F. DeBuck, "Leakage Reactance and Design Considerations for Variable-Frequency Inverter-Fed Induction Motors", Proc. of the 1979 IEEE Inc. Appl. Soc. Mtg., Cleveland, pp. 757-769.
- A Miles and D. Novotny, "Transfer Function of the Slip-Controlled Induction Machine", IEEE Trans. on Industry Applications, IA-15, No. 1, Jan/Feb 1979, pp. 54-62.
- R. Nelson, T. Lipo, and P. Krause, "Stability Analysis of a Symmetrical Induction Machine", IEEE Trans. on Power Appratus and Systems, Vol. PAS-88, No. 11, November 1969, pp. 1710-1717.
- W. McMurray, "Optimum Snubbers for Power Semiconductors", IEEE Transactions on Industry Applications, IA-8, No. 5, Sept/Oct 1972, pp. 593-600.

List of Abbreviations/Definitions

А	- ampere
ac	- alternating current
AI	- proportional controller gain
С	- Centigrade
с ^т	- equivalent parallel capacitance, commutation capcitors
dc	- direct current
DI	- digital integral controller gain
D _K	- low frequency auxiliary integral controller gain
Dp	- digital proportional controller gain
EV	- electric vehicle
f _b	- base excitation frequency
f _{com}	- commutation circuit cycling frequency
f _{ex}	- motor excitation frequency
f [*] ex	- excitation frequency command
fr	- rotor frequency
fsl	- rotor slip frequency
f* _{sl}	- slip frequency command
fsel	- positive slip frequency limit
f _{s &2}	- negative slip frequency
f _{slmax}	- pullout slip frequency
ft	- foot
ft-1b	- foot-pound
hp	- horsepower
Hz	- Hertz
I _{bat}	- battery current

Iр	- peak commutation circuit current
Inp	- component n peak current
Ir	- rotor current
n I _{RMS}	- component n RMS current
Is	- stator current
i _m	- stator magnitizing current
j	- V-1
kg	- kilograms
km/h	- kilometers/hour
kW	- kilowatt
1b	- pound
L ^{ls}	- stator leakage inductance
L ^{lr}	- rotor leakage inductance
۲	 stator magnitizing inductance
m	- meter
^m i	- modulation index
m _i *	- modulation index command
mph	- miles/hour
N-m	- Newton - meter
PC	- controller output power
P _{com}	- power dissipated in the comutation circuit
Р ^е	- motor shaft power
P _{bat}	- battery power
PWM	- pulse width modulation
Q _r	- semiconductor recovered charge
rad	- radians
rpm	- revolutions per minute

rms	- root means square
Rr	- rotor winding resistance
R ^s	- stator winding resistance
S	- % slip
SAE	- Society of Automotive Engineers
SCR	- silicon controlled rectifier
Tcom	- conduction interval of SCR7 (SCR8)
[⊤] clamp	- conduction interval of SCR9 (SCR10)
Te	- motor shaft torque
Te*	- torque command
TENV	- Totally enclosed nonventillated
T _{ex}	- motor excitation frequency period
Тq	- thyristor reverse bias time
Up	- peak energy stored in the comutation circuit
٧	- volts
V _{ab}	- inverter bus voltage defined across the main thyristors
V _{bat}	- battery terminal voltage
٧ _C	- comutation capacitor voltage
٧ _d	- on-state semiconductor voltage drop
v_{F}^{SCRn}	- foreward voltage SCRn
٧٤٤	- motor line - line voltage
٧1 ^{ℓℓ}	- fundamental motor line - line voltage
V _R SCRn	- reverse voltage - SCRn
۷s	- line-neutral motor voltage
۷ ^{s*}	- commanded line - neutral motor voltage
V ^s max	- maximum available line - neutral motor voltage
x	- N _{B/NA} comutation transformer turns ratio

χ ^{ℓs}	- stator leakage reactance
X ^{lr}	- rotor leakage reactance
x ^m	- stator magnitizing reactance
Ev	- V/Hz error signal
ηm	- motor efficiency
^λ ag	- air gap flux
λt	- machine terminal volts/Hz
ωb	- angular base frequency
ω ^e	- angular excitation frequency
ωr	- angular rotor frequency

APPENDIX I

VEHICLE ACCELERATION PREDICTION PROGRAM (VAPP)

Page Number

Acceleration Program Equations AI - 2

FORTRAN Program Listings

AI - 5

Acceleration Program Equations:

The torque required at the drive wheels of a vehicle can be written as:

$$\tau_{\rm D} = (F_{\rm R} + F_{\rm A} + F_{\rm I} + F_{\rm g})R$$
[1]

where

 F_R = rolling resistance (force) F_A = aerodynamic drag force F_I = inertial force F_g = gravitational force due to grade R = tire radius

These forces can be expressed as:

 $F_{R} = Mg (k_{1} + k_{2}V) \cos \alpha$ [2]

$$F_{A} = .500\rho \ AV^{2}C_{D}$$

$$F_{I} = \frac{MdV}{dt}$$
[4]

$$F_g = Mg (sin \alpha)$$
 [5]

Where

M = vehicle mass (kg)

k₁ = tire rolling resistance (dimensionless)

k₂ = tire hysteresis coefficient (sec/m)

- α = road grade (radians)
- ρ = air density (kg/m³)
- V = vehicle velocity (m/s)
- A = vehicle frontal area (m^2)
- g = acceleration due to gravity (m/s²)
- C_{D} = drag coefficient (dimensionless)

The torque at the motor shaft is:

$$\tau_{s} = \tau_{D}/r \cdot eff$$

[6]

r = drivetrain gear ratio Where eff = drivetrain efficiency

The combination of equations [1] through [6] gives

$$\tau_{s} = \frac{\cdot 5\rho C_{D}AR}{r \cdot eff} \quad \sqrt{2}$$

$$+ \frac{k_{2}\cos \alpha MgR}{r \cdot eff} \quad \sqrt{2}$$

$$+ \frac{MR}{r \cdot eff} \frac{dV}{dt}$$

$$+ \frac{Mg(k_{1}\cos \alpha + \sin \alpha)R}{r \cdot eff}$$

which is an equation of the general form:

$$\tau_{s} = A_{1}V^{2} + A_{2}V + A_{3}\frac{dV}{dt} + A_{4}$$
[8]

If τ_s is constant, then the time required to accelerate from V_1 to V_2 is:

$$t = \int_{V_1}^{V_2} \frac{A_3}{\tau_s - A_1 v^2 - A_2 v - A_4} dv$$
 [9]

This is the equation used for the constant torque acceleration calculation in the program.

Since motor output power, $P_{\text{S}},$ is related to the motor shaft speed, $\omega_{\text{S}},$ by:

$$P_{S} = \tau_{S} \omega_{S}$$
[10]

[7]

the shaft torque can be related to motor output power and vehicle speed by:

$$\tau_{s} = \frac{P_{s}}{k_{3}V}$$
[11]

[12]

where

 $k_3 = \frac{r}{R}$

With the use of eq. [11], eq. [9] can be written for the constant motor shaft power case as:

$$t = \int_{V_1}^{V_2} \frac{k_3 A_3 v}{P_s - k_3 A_1 v^3 - k_3 A_2 v^2 - k_3 A_4 v} dv$$
[13]

This is the equation used for the constant power acceleration calculations in the program.

FORTRAN IV VO2.1-1

PACE 001

```
VAPP+FOR PDP-11/RT11
     C
                                           TSL:23-0CT-1978
     С
     С
           COPYRIGHT (C) 1978, GOULD INC,, ROLLING MEADOWS, ILL.
     С
               INFORMATION CONTAINED IN THIS LISTING
     С
               IS THE PROPERTY OF GOULD, INC. AND IS
     C
              HIGHLY PROPRIETARY. REPRODUCTION,
     С
              DISCLOSURE, OR ANY USE OF ANY PORTION
     C
              OF THIS LISTING IS PROHIBITED WITHOUT
     C
              EXPRESS WRITTEN CONSENT OF GOULD, INC.
     С
     C WRITTEN BY - Thomas S. Latos
                                           23-001-1978
              GOULD LABS, ELECTRONIC RESEARCH
     С
     С
              ROLLING MEADOWS, ILL.
     С
             312/640-4472
     С
     C MODIFICATIONS:
     С
     C
              Vehicle acceleration performance VER 1.0
     С
     C DESCRIPTION:
     C
     С
           This program caculates the time to accelerate
     С
           to a given velocity. The transistion from constant
     C
           power to constant torque is accounted for.
     С
           Input parameters are entered via an array of
     С
           subroutines.
     С
     C INPUTS:
     С
          All inputs are via subroutines.
     С
     C OUTPUTS:
           Time to accelerate
     C
     С
     С
     C SUBROUTINES CALLED:
     CVDP1
     С
           EVRON
     С
           DDP1
     С
           MP1
     C
           QATR
     С
     С
     C FOR> VAPP=VAPP
     C LINK>VAPP=VAPP
     C
     C STANDARD FORMATS:
0001
    11
         FORMAT(80A1)
0002 12
          FORMAT(1018)
0003 13
           FORMAT(X, 80A1)
         FORMAT(6F12.0)
    14
0004
0005 18
           FORMAT(1008)
    19
          FORMAT(4E20.8)
0006
```
0007 22 FURMAT(40A2) 24 FURMAT(20A4) 25 FURMAT(20A4) 26 C EECLARATIONS: 010 IMPLICIT REAL(M) 011 JIMENSION RATID(5) 012 REAL 013 LUBICAL*1 HBAT(9)+HTIH(8) C 014 EXTERNAL TOROUE,POWER 015 COMMON A1,A2,A3,A4,MTRTD,MTPW,K3,HEDVEL 016 DATA RATID(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,	FORTR	AN IV	V02.1-1	PAGE 002
0009 28 FORMAT(20A4) 0009 28 FORMAT(10A8) 01 IMPLICIT REAL(M) 011 DIMENSION RATIO(5) 012 REAL K3 0013 LOBICAL%1 HUAT(9)+HIM(8) 014 CHMENSION RATIO(5) 015 COMMON A1,A2,A3,A4,MTRT0,MTPW,K3,HEDVEL 0016 DATA RAILO,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0	0007	22	FORMAT(40A2)	
<pre>0009 28 FDRMAT(10A8) C DECLARATIONS: C DECLARATIONS: C DECLARATIONS: C C C DECLARATIONS: C K K K K K K K K K K K K K K K K K K K</pre>	0008	24	FORMAT(20A4)	
C DECLARATIONS: C DECLARATIONS: TMPLICIT REAL(M) 0011 DIMENSION RATIO(5) 0012 REAL K3 K3 0013 LOBICAL*1 HDAT(9).HTIK(8) C 0014 EXTERNAL TORQUE.POWER 0015 CUMHON A1;A2;A5;A4;ATRTG,MTPW,K3;HEDVEL 0016 DATA RATIO(0,0,0,0,0,0,0,0) 0017 DATA ANS1;ANS2/0,0,0,' 0018 DATA CRAV/9,815/ 0019 DATA CRAV/9,815/ 0020 DATA CRAV,9,815/ 0021 DATA UEHHT,VEHFA;DC/1590,91;1:858061;0.3/ 0020 DATA TRAD,VK1;VK2/,2667,012;6.7E-5/ 0021 DATA DIFRAT,DEFF/9.8;.80/ 0022 DATA HEDVEL:GRADE/0,0,0,' C MAIN BODY: 0024 DATA DIFRAT,DEFF/9.8;.80/ 0024 DATA IR,IW/5;5/;10/5/ C MAIN BODY: 0025 CALL DATE(HDAT) C INPUT PARAMETER CDDE 0026 WRITE(1W,100) 0027 100 FORMAT(15X,' REQUEST DESIRED INPUTS PER THE FOLLOWING CODE') 0030 WRITE(1W,102) 0031 002 FORMAT(15X,' VEHICLE DESIGN = 1') 0033 WRITE(1W,104) 0033 103 FORMAT(15X,' VEHICLE DESIGN = 1') 0034 WRITE(1W,104) 0035 104 FORMAT(15X,' MOTOR DESIGN = 4') 0036 WRITE(1W,106) 0037 105 FORMAT(15X,' VEHICLE SUMMARY = 5',//) 0038 WRITE(1W,106) 0039 106 FORMAT(15X,' VEHICLE SUMMARY = 5',//) 0044 IF (IW,106) 0037 105 FORMAT(15X,' VEHICLE SUMMARY = 5',//) 0044 IF CIW,106) 0037 105 FORMAT(15X,' VEHICLE SUMMARY = 5',//) 0045 WRITE(1W,106) 0037 105 FORMAT(15X,' VEHICLE SUMMARY = 5',//) 0044 IF CIW,106) 0037 105 FORMAT(15X,' VEHICLE SUMMARY = 5',//) 0045 WRITE(1W,106) 0044 IF CIMARA,EG,9) STOP 0045 IF ARA,EG,9) STOP 0046 IF OF ALL UVE!(VEHT,VEHFA,DC,TRAD,VK1,VK2) 0055 IF OC CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0056 IF O 999 0051 IF OF CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0009	28	FORMAT(10A8)	
C DECLARATIONS: IMPLICIT REAL(M) ONID INFERSION RATIO(5) C C C C C C C C C C C C C		С		
0010 IMPLICIT REAL(M) 0011 IMMESION RATIO(5) 0012 REAL K3 0013 LDGICALX1 HDAT(9)+HIM(8) C 0014 EXTERNAL TORQUE,POWER 0015 CUMMON A1:A2:A3:A4:ANTRTG.MTPW.K3:HEDVEL 0016 DATA RATIO/0.:0.*0.*0.*0.* 0017 DATA ANS1;ANS2/0.*0.* 0018 DATA GRAV/9.815/ 0019 DATA UPHHT,VEHFA:DC/1590.91:1.858061:0.3/ 0020 DATA TRAD.VK1;VK2/.2667.*012:6.7E-5/ 0021 DATA DIFRAT.DEFF/9.8.80/ 0022 DATA TRAD.VK1;VK2/.2667.*012:6.7E-5/ 0021 DATA MEJVEL.GRADE/0.*0.* 0022 DATA TRAD.VK1;VK2/.2667.*012:6.7E-5/ 0021 DATA METOTATERS. 0022 DATA METOTATERS. 0023 DATA METOTATERS. 0024 DATA IR.IW/5.5/.10/5/ C C MAIN BODY: 0025 CALL DATE(HDAT) C INPUT PARAMETER CDDE 0026 WRITE(IW.100) 0027 100 FORMAT('INPUT PARAMETERS') 0027 WRITE(IW.101) 0029 101 FORMAT(15X: YENUTRONMENT - 2') 0031 022 FORMAT(15X: VEHICLE DESIGN - 1') 0032 WRITE(IW.103) 0033 103 FORMAT(15X: VEHICLE DESIGN - 1') 0034 WRITE(IW.103) 0035 104 FORMAT(15X: VEHICLE DISTED INFUTS PER THE FOLLOWING CODE') 0036 WRITE(IW.103) 0037 105 FORMAT(15X: VEHICLE DESIGN - 1') 0038 WRITE(IW.104) 0039 WRITE(IW.104) 0039 WRITE(IW.105) 0037 105 FORMAT(15X: VEHICLE DRIVETRAIN - 3') 0038 WRITE(IW.105) 0039 104 FORMAT(15X: VEHICLE SUMMARY - 5',//) 0039 WRITE(IW.105) 0031 105 FORMAT(15X: VEHICLE SUMMARY - 5',//) 0034 WRITE(IW.105) 0037 105 FORMAT(15X: VEHICLE SUMMARY - 5',//) 0034 WRITE(IW.105) 0037 105 FORMAT(15X: VEHICLE SUMMARY - 5',//) 0034 WRITE(IW.105) 0039 104 FORMAT(15X: VEHICLE SUMMARY - 5',//) 0040 979 WRITE(IW.105) 0041 110 FORMAT(15X: VEHICLE SUMMARY - 5',//) 0042 FIF(IPARA.EG.9') STOP 0043 IF(IPARA.EG.9') STOP 0045 IF(IPARA.EG.9') STOP 0045 IF(IPARA.EG.9') STOP 0046 GD TD (1000:01010:020:0103:01040;0150) IPARA 0047 097 WRITE(IW.105) 005 1030 CALL DPF(UFIRAT.RATIO.PEFF) 005 0104 CALL MPI(MITRO.MTFW.TPTRM.RATIO.MSFPT) 005 0104 CALL MPI(MITRO.MTFW.TPTRM.RATIO.MSFPT) 005 0104 CALL MPI(WITRO.MTFW.TPTRM.RATIO.MSFPT) 005 0100 CALL SUMARY(VEHWT.VEHFA.DC.TRAD.VK1:VK2,		C DEC	LARATIONS:	
0011 DIMENSION RATIO(5) 012 REAL K3 013 LOGICAL#1 HDAT(9),HTIM(8) C 014 EXTERNAL TORQUE,FOWER 015 COMMON A1;A2;A3;A4;MTRTQ.MTPW;K3;HEDVEL 016 DATA RATIO/0,0.,0.,0.,0., 017 DATA ANS1;ANS2/0.,0./ 018 DATA RATIO/0,0.,0.,0.,0., 019 DATA CENTY,C.,2637,012;6.7E-5/ 0201 DATA TRAD,VK1;VK2;JESS061;0.3/ 022 DATA DIFKAT;DEFF/9,8;80/ 023 DATA DIFKAT;DEFF/9,8;80/ 024 DATA IR;IW/5;5/;IO/5/ C C MAIN BODY: C CALL DATE(HDAT) C INPUT FARAMETER CDDE 025 CALL DATE(HDAT) C INPUT FARAMETER CDDE 026 WRITE(IW,100) 027 100 FORMAT(15X; VEHICLE DESIGN - 1') 033 UNITE(IW,102) 033 102 FORMAT(15X; VEHICLE DESIGN - 1') 044 WRITE(IW,104) 055 104 FORMAT(15X; VEHICLE DRIVETAIN - 3') 053 104 FORMAT(15X; VEHICLE DRIVETAIN - 3') 054 WRITE(IW,105) 055 104 FORMAT(15X; VEHICLE DRIVETAIN - 3') 055 104 FORMAT(15X; VEHICLE DRIVETAIN - 3') 054 WRITE(IW,105) 055 104 FORMAT(15X; VEHICLE DRIVETAIN - 3') 054 WRITE(IW,105) 055 104 FORMAT(15X; VEHICLE DRIVETAIN - 3') 056 WRITE(IW,105) 057 105 FORMAT(15X; VEHICLE DRIVETAIN - 3') 058 WRITE(IW,105) 059 106 FORMAT(15X; VEHICLE DRIVETAIN - 3') 050 007 105 FORMAT(15X; VEHICLE SUMMARY - 5',//) 054 WRITE(IW,105) 055 104 FORMAT(15X; VEHICLE SUMMARY - 5',//) 054 UNITE(IW,105) 055 104 FORMAT(15X; VEHICLE SUMMARY - 5',//) 054 UNITE(IW,105) 055 104 CALL VDPI(VEHIT; VEHICLE SUMMARY - 5',//) 054 UNITE(IW,105) 055 104 CALL VDPI(VEHIT; VEHICLE SUMMARY - 5',//) 054 UNITE(IW,105) 055 1040 CALL DDPI(DIFRAT,RATIO,DEFF) 055 1030 CALL DDPI(DIFRAT,RATIO,DEFF) 055 1040 CALL MPI(WINTWH,TPTRPM;RATIO,MSFFT) 055 1050 CALL SUMARY(VEHIT; VEHIFA; TATIO,MSFFT) 055 1050 CALL SUMARY(VEHIT; VEHIFA; TATIO,MSFFT) 055 1050 CALL SUMARY(VEHIT; VEHIFA; TATIO,MSFFT) 055 1050 CALL SUMARY(VEHIT; VEHIFA; TRAD; VX1; VX2;	0010		IMPLICIT REAL(M)	
0012 REAL N3 0013 LOBICAL*1 HDAT(9).HTIM(8) C C 014 EXTERNAL TORQUE,FOWER 0015 COMMON A1,A2,A3;A4,MTRT0,MTPW.K3;HEDVEL 0016 DATA RATID/0,0,0,0,0,0,0,0,0,0 0017 DATA ANSI;ANS2/0,0,0,7 0018 DATA RATID/0,0,0,0,0,0,0,0,0 0019 DATA RATID/0,0,0,0,0,0,0,0 0020 DATA RATID/0,0,0,0,0,0,0,0 0021 DATA DEFECTION OF CONSTRUCTION OF CON	0011		DIMENSION RATIO(5)	
C C C C C C C C C C C C C C C C C C C	0012		REAL	K3
<pre>014 EXTERNAL TURQUE,POWER 0015 CUMMUN A1,A2,A3,A4,MTRT0,MTPW,K3,HEDVEL 0016 DATA RATID/0.0,.0,.0,.0,.0,.0,.0,.0,.0,.0,.0,.0,.0,</pre>	0013	c	LUGIUAL*1 HUAI(S	() • M11M(8)
<pre>Cols CALEARNEL TOROUT SUME COMMON A1,A2;A3;A4;MTRT0,MTPW,K3;HEDVEL Cold LATA RATID/O.,O.,O.,O.,O.,O.,O.,O.,O.,O.,O.,O.,O.,O</pre>	0014	L.	EVTEDNAL TODDUE.DO	1.11° ID
0016 DATA RATID/0.,0.,0.,0.,0.,0. 0017 DATA RATU/0.,0.,0.,0.,0.,0. 0018 DATA GRAV/9.815/ 0019 DATA VEHUT,VEHFA,DC/1590.91:1.858061:0.3/ 0020 DATA TRAD,VK1,VK2/.2667.012.6.7E-5/ 0021 DATA HEDVEL.GRADE/0.,0./ 0022 DATA DIFRAT.DEFF/9.8:.80/ 0023 DATA MRT0.MTPW.TPTRPM.MSFPT/0.,0.,0.,0.,0./ 0024 DATA IR.;IW/5,5/:I0/5/ C C CALL DATE(HUAT) C INPUT PARAMETER CODE 0024 WRITE(IW,100) CO22 0025 CALL DATE(HUAT) C INPUT PARAMETER CODE 0026 WRITE(IW,100) 0027 100 FORMAT(15X,' VEHICLE DESIGN - 1') 0038 WRITE(IW,103) 0039 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0031 102 FORMAT(15X,' VEHICLE DESIGN - 4') 0033 103 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0034 WRITE(IW,103) 0035 104 FORMAT(15X,' VEHICLE SUMMARY - 5',//)	0015		- COMMON 61.62.63.62	WER MTRTD.MTRU.KX.HENUEI
0017 DATA ANS1,ANS2/0.,0./ 0017 DATA GRAV/9.815/ 0019 DATA VEHWT,VEHFA,DC/1590.91,1.858061,0.3/ 0020 DATA TRAD,VK1,VK2/.2667.012.6.7E-5/ 0021 DATA HEDVEL,GRADE/00./ 0022 DATA HEDVEL,GRADE/00./ 0023 DATA MIRTG,MIPW,TPTRPM,MSFPT/0.,0.,0.,0./ 0024 DATA IR,IW/5,5/.10/5/ 0025 CALL DATE(HUAT) C 0026 WRITE(IW,100) 0027 0027 100 FORMAT(INPUT PARAMETER CDDE 0028 WRITE(IW,100) 0029 0021 FORMAT(INPUT PARAMETERS') 0020 0021 FORMAT(ISX,* KEQUEST DESIRED INPUTS PER THE FOLLOWING CODE') 0030 WRITE(IW,102) 0031 0031 102 FORMAT(ISX,* VENURONMENT - 2') 0033 103 FORMAT(ISX,* VENURONMENT - 2') 0034 WRITE(IW,104) 0035 104 FORMAT(ISX,* VENICLE DESIGN - 4') 0036 WRITE(IW,106) 0037 105 FORMAT(ISX,* VENICODE (1-4); *) 0038	0014			$(0, \pi), \pi), \pi), \pi), \pi), /$
0018 DATA GRAV/9.815/ 0019 DATA VEHWT,VEHFA,DC/1590.91,1.858061,0.3/ 0020 DATA TRAD,VK1,VK2/.2667,.012,6.7E-5/ 0021 DATA HEDVEL,GRADE/0.,0./ 0022 DATA DIFRAT,DEFF/9.8,80/ 0023 DATA IRTIG/MTPW,TPTRPM,MSFPT/0.,0.,0.,0./ 0024 DATA IR,JW/5,5/,10/5/ C C C C CALL DATE(HDAT) C C CALL DATE(HDAT) C 0025 CALL DATE(HDAT) C 0026 WRITE(IW,100) 0027 0027 100 FORMAT(100) 0028 WRITE(IW,101) 0020 0030 WRITE(IW,102) 0031 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0033 103 FORMAT(15X,' VEHICLE DRIVETAIN - 3') 0033 104 FORMAT(15X,' VEHICLE DRIVETAIN - 3') 0034 WRITE(IW,105) 0035 0035 104 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0036 WRITE(IW,106) 0037 0037 105	0017		DATA ANS1.ANS2/0.	0./
0017 DATA VEHWT,VEHFA,DC/1590.91,1.858061,0.3/ 0020 DATA TRAD,VK1,VK2/.2667.012/6.7E-5/ 0021 DATA DIFFRAT,DEFF/9.8,.80/ 0022 DATA DIFFRAT,DEFF/9.8,.80/ 0023 DATA MIRTG,MTPW,TPTRPM,MSFPT/0.,0.,0.,0./ 0024 DATA INFUK,S/,JO/5/ C C CALL DATE(HDAT) C INFUT PARAMETER CODE WRITE(IW,100) 0027 100 FORMAT(' INPUT PARAMETERS') 0028 WRITE(IW,100) WRITE(IW,100) 0029 101 FORMAT(10,* REQUEST DESIRED INFUTS PER THE FOLLOWING CODE') 0030 WRITE(IW,103) WRITE(IW,103) 0031 102 FORMAT(15X,* VEHICLE DESIGN - 1') 0033 103 FORMAT(15X,* VEHICLE DRIVETRAIN - 3') 0034 WRITE(IW,105) 0037 105 FORMAT(15X,* VEHICLE DRIVETRAIN - 3') 0038 WRITE(IW,106) 0039 104 FORMAT(15X,* VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,106) 0037 105 FORMAT(15X,* VEHICLE SUMMARY - 5',//) 0038 WRITE(IW,106)	0018		DATA	GRAV/9.815/
0020 DATA TRAD, VK1, VK2/.2667,.012,6.7E-5/ 0021 DATA HEDVEL.6RADE/0.,0./ 0022 DATA DIFRAT.DEFF/9.8.80/ 0023 DATA MIRT0, MTPW, TPTRPM, MSFPT/0.,0.,0.,0./ 0024 DATA IFRAT.DEFF/9.8.80/ 0025 CALL DATE (HDAT) C 0026 WRITE(IW,100) C 0027 100 FORMAT(/ INPUT PARAMETERS CDDE 0028 WRITE(IW,100) CO27 0029 101 FORMAT(10X, ' REQUEST DESIRED INFUTS PER THE FOLLOWING CODE') 0030 WRITE(IW,101) 0032 WRITE(IW,102) 0033 102 FORMAT(15X, ' VEHICLE DESIGN - 1') 0034 WRITE(IW,103) 0035 104 FORMAT(15X, ' VEHICLE DESIGN - 4') 0036 WRITE(IW,104) 0037 105 FORMAT(15X, ' VEHICLE DENVETRAIN - 3') 0038 WRITE(IW,106) 0039 104 FORMAT(15X, ' VEHICLE SUMMARY - 5',//) 0040 GPORMAT(15X, ' VEHICLE SUMMARY - 5',//) 0041 10 FORMAT(15X, ' VEHICLE SUMMARY - 5',//) 0042 GOTGAUR	0019		DATA	VEHWT, VEHFA, DC/1590.91, 1.858061, 0.3/
0021 DATA HEDVEL,GRADE/0.,0./ 0022 DATA DIFRAT,JEFF/9.8,80/ 0024 DATA MTRT0,MTPW,TPTRPM,MSFPT/0.,0.,0.,0./ 0024 DATA IR,IW/5,5/,I0/5/ C C C 0025 CALL DATE(HDAT) C 0026 WRITE(IW.100) 0027 0027 100 FORMAT('INPUT PARAMETERS') 0028 WRITE(IW.100) 0027 0029 101 FORMAT(10X,' REQUEST DESIRED INFUTS PER THE FOLLOWING CODE') 0030 WRITE(IW.102) WRITE(IW.103) 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0033 MRITE(IW.103) WRITE(IW.103) 0033 103 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0034 WRITE(IW.104) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0034 WRITE(IW.105) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 5',//) 0036 WRITE(IW.106) 0037 105 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 WRITE(IW.100) 0041 110 <td< td=""><td>0020</td><td></td><td>DATA</td><td>TRAD, VK1, VK2/.2667,.012,6.7E-5/</td></td<>	0020		DATA	TRAD, VK1, VK2/.2667,.012,6.7E-5/
0022 DATA DIFRAT, DEFF/9.8, 80/ 0023 DATA IRTRU, MIRTU, MIRTU, MISTOR, MI	0021		IATA	HEDVEL, GRADE/0.,0./
0023 DATA MTRTQ.MTFW.TPTRPM.MSFPT/0.,0.,0.,0.,0.,0.,0.,0.,0.,0.,0.,0.,0.,0	0022		DATA	DIFRAT, DEFF/9.8, 80/
0024 DATA IR,IW/5,5/;10/5/ C MAIN BODY: 0025 CALL DATE(HDAT) C INPUT PARAMETER CODE 0026 WRITE(IW,100) 0027 100 FORMAT(' INPUT PARAMETERS') 0028 WRITE(IW,101) 0029 101 FORMAT(10x,' REQUEST DESIRED INFUTS PER THE FOLLOWING CODE') 0030 WRITE(IW,102) 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') WRITE(IW,103) WRITE(IW,103) 0033 103 FORMAT(15X,' VEHICLE DESIGN - 1') 0034 WRITE(IW,104) 0035 104 FORMAT(15X,' WEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,106) 0037 105 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0044 WRITE(IW,106) 0045 HORMAT(15X,' VEHICLE SUMMARY - 5',//) 0046 GRMAT(15X,' VEHICLE SUMMARY - 5',//) 0047 I010 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0048 GU TU (100,1010,1020,1030,1040,1050) IPARA 0044 IF (IPARA.EQ,9) STOP 0045 IFARA=IPARAH1 0046 GU TU (00	0023		DATA	MIRTQ,MTPW,TPTRPM,MSFPT/0.,0.,0.,0./
C MAIN EODY: C MAIN EODY: CALL DATE(HDAT) C INPUT PARAMETER CDDE 0026 WRITE(IW,100) 0027 100 FORMAT('INPUT PARAMETERS') 0030 WRITE(IW,101) 0029 101 FORMAT(10X,' REQUEST DESIRED INFUTS PER THE FOLLOWING CODE') 0030 WRITE(IW,102) 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0032 WRITE(IW,103) 0033 103 FORMAT(15X,' VEHICLE DESIGN - 1') 0034 WRITE(IW,104) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,106) 0037 105 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0038 WRITE(IW,106) 0039 106 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 999 WRITE(IW,106) 0041 100 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0045 IPARA-IPARA+1 0046 G0 TD (1000.1010.1020.1030.1040.1050) IPARA 0047 1010 CALL VIP1(VEHWT,VEHFA.DC.TRAD.VK1.VK2) 0048 G0 TD 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 050 G0 TD 999 055 1030 CALL DDP1(DIFRAT.RATIO.DEFF) 055 G0 TD 999 055 1050 CALL SUMARY(VEHWT,VEHFA.DC.TRAD.VK1.VK2,	0024		DATA IR,IW/	5,5/,10/5/
C MAIN BODY: O025 CALL DATE(HDAT) C INPUT PARAMETER CODE 0026 WRITE(IW,100) 0027 100 FORMAT('INPUT PARAMETERS') 0028 WRITE(IW,101) 0029 101 FORMAT(10X,' REQUEST DESIRED INFUTS PER THE FOLLOWING CODE') 0030 WRITE(IW,102) 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0032 WRITE(IW,103) 0033 103 FORMAT(15X,' VEHICLE DESIGN - 1') 0034 WRITE(IW,104) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0035 WRITE(IW,105) 0037 105 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,105) 0039 106 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 979 WRITE(IW,106) 0041 10 FORMAT('\$INPUT CODE (1-4); ') 0042 READ(IR,12) IPARA 0043 IF(IPARA=IEQRAH1 0044 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0045 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0046 GO TO 979 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0050 GO TO 979 0051 1030 CALL DDP1(MIFRAT,RATIO,DEFF) 0052 GO TO 979 0053 1040 CALL MP1(MTRTQ,MTFW,TFTRPM,RATIO,MSFFT) 0054 GO TO 979 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,		C		
CALL DATE(HDAT) C INPUT PARAMETER CODE 0026 WRITE(IW:100) 0027 100 FORMAT(' INPUT PARAMETERS') 0028 WRITE(IW:101) 0029 101 FORMAT(10x,' REQUEST DESIRED IN!'UTS PER THE FOLLOWING CODE') 0030 WRITE(IW:102) 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0032 WRITE(IW:103) 0033 103 FORMAT(15X,' VEHICLE DESIGN - 1') 0034 WRITE(IW:103) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW:104) 0037 105 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0038 WRITE(IW:105) 0039 106 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 979 WRITE(IW:100) 0041 110 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0043 WRITE(IW:100) 110 0044 IF(FPARA.E0.9) STOP 0045 IPARA=IPARA+1 0047 0046 GO TO (1000,1010,1020,1030,1040,1050) IFARA 0047 IO10 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) <		C MAI	N BODY:	
C INPUT FARAMETER CODE 0026 WRITE(IW,100) 0027 100 FORMAT(' INPUT FARAMETERS') 0028 WRITE(IW,101) 0029 101 FORMAT(10X,' REQUEST DESIRED INPUTS PER THE FOLLOWING CODE') 0030 WRITE(IW,102) 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0032 WRITE(IW,103) 0033 103 FORMAT(15X,' VEHICLE DESIGN - 1') 0034 WRITE(IW,104) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,105) 0037 105 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0038 WRITE(IW,106) 0039 106 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 979 WRITE(IW,100) 0041 110 FORMAT('\$INPUT CODE (1-4): ') 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0044 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0045 IPARA=IPARA+1 0046 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VUP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GO TO 999 0051 1030 CALL DUP1(DIFRAT,RATIO,DEFF) 0052 GO TO 999 0053 1040 CALL MP1(MTRU,MTPW,TPTRPM,RATIO,MSFPT) 0054 GO TO 999	0025		CALL DATE(HDAT)	
0022 WRITE(IW,100) 0023 100 FORMAT(' INPUT PARAMETERS') 0028 WRITE(IW,101) 0029 101 FORMAT(10X,' REQUEST DESIRED INFUTS PER THE FOLLOWING CODE') 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0032 wRITE(IW,102) 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0032 wRITE(IW,103) 0033 103 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0034 wRITE(IW,104) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0035 104 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0036 wRITE(IW,106) 0037 0037 105 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0038 wRITE(IW,106) 0039 0039 106 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 999 wRITE(IW,100) 0041 110 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0044 GO TO (1000,100,1020,1030,1040,1050) IPARA 0045 IPARA=IPARA+1 <		C	INPUT PARAMETER CC	ШЕ.
0027 100 FORMAT(' INPUT PARAMETERS') 0028 WRITE(IW,101) 0029 101 FORMAT(10X,' REQUEST DESIRED INFUTS PER THE FOLLOWING CODE') 0030 WRITE(IW,102) 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0032 WRITE(IW,103) 0033 103 FORMAT(15X,' ENVIRONMENT - 2') 0034 WRITE(IW,104) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,105) 0037 105 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0038 WRITE(IW,105) 0039 106 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 999 WRITE(IW,106) 0041 110 FORMAT('\$INPUT CODE (1-4); ') 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0045 IPARA=IPARA+1 0046 G0 T0 (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 G0 T0 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 G0 T0 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 G0 T0 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRFM,RATIO,MSFPT) 0054 G0 T0 999	0026		WRITE(IW,100)	
0028 WRITE(1W,101) 0029 101 FORMAT(10X,' REQUEST DESTRED INFUTS PER THE FOLLOWING CODE') 0031 102 FORMAT(15X,' VEHICLE DESIGN - 1') 0032 WRITE(1W,103) 0033 103 FORMAT(15X,' VEHICLE DESIGN - 1') 0034 WRITE(1W,104) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0036 WRITE(1W,104) 0037 105 FORMAT(15X,' MOTOR DESIGN - 4') 0038 WRITE(1W,106) 0039 106 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 999 WRITE(1W,110) 0041 10 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0042 READ(1R,12) IPARA 0043 IF(IPARA,EQ.9) STOP 0044 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0045 IPARA=IPARA+1 0046 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GO TO 999 0051 1030 CALL EVRON(HEDVEL,GRADE) 0052 GO TO 999 0053 1040 CALL MP1(MTRT	0027	100	FORMAT(' INPUT PAP	AMETERS()
0029 101 FURMAI(10X,* REQUEST DESTRED INPOTS PER THE FULLOWING CODE*) 0030 WRITE(IW,102) 0031 102 FORMAT(15X,* VEHICLE DESIGN - 1') 0032 WRITE(IW,103) 0033 103 FORMAT(15X,* VEHICLE DESIGN - 1') 0034 WRITE(IW,104) 0035 104 FORMAT(15X,* VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,105) 0037 105 FORMAT(15X,* VEHICLE SUMMARY - 5',//) 0038 WRITE(IW,106) 0039 106 FORMAT(15X,* VEHICLE SUMMARY - 5',//) 0040 979 WRITE(IW,110) 0041 110 FORMAT(*\$INPUT CODE (1-4): *) 0042 READ(IR:12) IPARA 0043 IF(IPARA.EQ.9) STOP 0044 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0045 IPARA=IPARA+1 0046 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GO TO 999 0051 1030 CALL EVRON(HEDVEL,GRADE) 0052 GO TO 999 0053 1040 CALL MP1(MTRTQ	0028		WRITE (IW, 101)	መናሳይ ምርቦታምናም ምርም ምና ምናገር በማግለ የርጉምምና ማኅገገሥ ምርምና በ ምናገኘ የርጉምና ምናገም እ
0030 WRITE(IW,102) 0031 102 FORMAT(15X, / VEHICLE DESIGN - 1') 0033 103 FORMAT(15X, / VEHICLE DESIGN - 2') 0034 WRITE(IW,104) 0035 104 FORMAT(15X, / VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,105) 0037 105 FORMAT(15X, / VEHICLE DRIVETRAIN - 3') 0038 WRITE(IW,105) 0037 105 FORMAT(15X, / VEHICLE SUMMARY - 5',//) 0040 999 WRITE(IW,100) 0041 10 FORMAT(15X, / VEHICLE SUMMARY - 5',//) 0042 READ(IR,12) IPARA 0043 IF(IFARA.EQ.9) STOP 0044 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0045 IPARA=IPARA+1 0046 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GO TO 999 0049 1020 CALL BUP1(DIFRAT,RATIO,DEFF) 0050 GO TO 999 0051 1030 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0055	0029	101	FURMATCIOX / REQUE	SI DESIKED INCOLS MER IME FULLOWING CODE.)
0031 102 FORMAT(15X) / VENICLE DESIGN = 1 / 0032 WRITE(IW,103) 0033 103 FORMAT(15X, / ENVIRONMENT = 2') 0034 WRITE(IW,104) 0035 104 FORMAT(15X, / VEHICLE DRIVETRAIN = 3') 0036 WRITE(IW,105) 0037 105 FORMAT(15X, / VEHICLE DRIVETRAIN = 3') 0038 WRITE(IW,106) 0039 106 FORMAT(15X, / VEHICLE SUMMARY = 5',//) 0040 979 WRITE(IW,106) 0037 106 FORMAT(15X, / VEHICLE SUMMARY = 5',//) 0040 979 WRITE(IW,106) 0041 10 FORMAT('\$INPUT CODE (1=4): ') 0042 READ(IR,12) IFARA 0043 IF(IFARA.EG.9) STOP 0044 GD TO (1000,1010,1020,1030,1040,1050) IFARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GD TO 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GO TO 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GO TO 999 0053 1040 CALL MP1(MTRTQ,	0030	100	WALLEALWILVE/ Coomattaevi/ Hehte	IE DECTON I/A
0032 103 FORMAT(15X,' ENVIRONMENT - 2') 0034 WRITE(IW,104) 0035 104 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,105) 0037 105 FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 0038 WRITE(IW,105) 0039 106 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 979 WRITE(IW,100) 0041 100 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0044 GO TO (100,1010,1020,1030,1040,1050) IPARA 0045 IPARA=IPARA+1 0046 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,BC,TRAD,VK1,VK2) 0048 GO TO 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GO TO 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GO TO 999 0053 1040 CALL MP1(MTRTQ,MTFW,TFTRFM,RATIO,MSFFT) 0054 GO TO 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,BC,TRAD,VK1,VK2, </td <td>0030</td> <td>.1. V x:</td> <td>CONTRACTOR CENTE</td> <td>re neorox</td>	0030	.1. V x:	CONTRACTOR CENTE	re neorox
0033 WRITE(IW,104) 0035 104 FORMAT(15X,* VEHICLE DRIVETRAIN - 3*) 0036 WRITE(IW,105) 0037 105 FORMAT(15X,* VEHICLE DRIVETRAIN - 3*) 0038 WRITE(IW,106) 0039 106 FORMAT(15X,* VEHICLE SUMMARY - 5*,//) 0040 999 WRITE(IW,106) 0041 100 FORMAT(15X,* VEHICLE SUMMARY - 5*,//) 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0044 GO TO (100,1010,1020,1030,1040,1050) IPARA 0045 IPARA=IPARA+1 0046 GO TO (100,0101,020,1030,1040,1050) IPARA 0044 GO TO (100,01010,1020,1030,1040,1050) IPARA 0045 GO TO (100,01010,1020,1030,1040,1050) IPARA 0046 GO TO (100,01010,020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 0047 1020 CALL EVRON(HEDVEL,GRADE) 0050 GO TO 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GO TO 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RA	0032	103	FORMAT(15X.4 FNUTE	(INMENT - 21)
<pre>0035 104 FORMAT(15X, / VEHICLE DRIVETRAIN - 3') 0036 WRITE(IW,105) 0037 105 FORMAT(15X, / MOTOR DESIGN - 4') 0038 WRITE(IW,106) 0039 106 FORMAT(15X, / VEHICLE SUMMARY - 5',//) 0040 999 WRITE(IW,110) 0041 110 FORMAT('\$INPUT CODE (1-4); ') 0042 READ(IR,12) IPARA 0043 IF(IFARA.EG.9) STOP 0045 IPARA=IPARA+1 0046 G0 T0 (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 G0 T0 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 G0 T0 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 G0 T0 999 0053 1040 CALL MP1(MTRTQ,MTFW,TFTRPM,RATIO,MSFPT) 0054 G0 T0 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,</pre>	0034		WRTTF(TW+104)	(WEYTER) / OF C
<pre>0036 WRITE(IW,105) 0037 105 FDRMAT(15X,' MOTOR DESIGN - 4') 0038 WRITE(IW,106) 0039 106 FDRMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 999 WRITE(IW,110) 0041 110 FDRMAT('\$INPUT CODE (1-4): ') 0042 READ(IR,12) IFARA 0043 IF(IFARA.EQ.9) STOP 0045 IFARA=IFARA+1 0046 GD TD (1000,1010,1020,1030,1040,1050) IFARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GD TD 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GD TD 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GD TD 999 0053 1040 CALL MP1(MTRTQ,MTFW,TFTRPM,RATIO,MSFPT) 0054 GD TD 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,</pre>	0035	104	FORMAT(15X, / VEHIC	LE DRIVETRAIN - 3')
<pre>0037 105 FDRMAT(15X, / MOTOR DESIGN - 4') 0038 WRITE(IW,106) 0039 106 FDRMAT(15X, / VEHICLE SUMMARY - 5',//) 0040 999 WRITE(IW,110) 0041 110 FDRMAT('\$INPUT CODE (1-4): ') 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0045 IPARA=IPARA+1 0046 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GO TO 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GO TO 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GO TO 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 GO TO 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,</pre>	0036		WRITE(IW,105)	
0038 WRITE(IW,106) 0039 106 FORMAT(15X,1 VEHICLE SUMMARY - 51,//) 0040 999 WRITE(IW,110) 0041 110 FORMAT(1\$INPUT CODE (1-4): 1) 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0044 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0045 IPARA=IPARA+1 0046 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GO TO 999 0050 GO TO 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GO TO 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 GO TO 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0037	105	FORMAT(15X, MOTOR	DESIGN - 4')
<pre>0039 106 FORMAT(15X,' VEHICLE SUMMARY - 5',//) 0040 999 WRITE(IW,110) 0041 110 FORMAT('\$INPUT CODE (1-4): ') 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0045 IPARA=IPARA+1 0046 GD TD (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GD TD 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GD TD 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GD TD 999 0053 1040 CALL MP1(MTRTQ,MTFW,TPTRPM,RATIO,MSFPT) 0054 GD TD 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,</pre>	0038		WRITE(IW,106)	
0040 999 WRITE(IW,110) 0041 110 FORMAT('\$INPUT CODE (1-4): ') 0042 READ(IR,12) IPARA 0043 IF(IFARA.EQ.9) STOP 0045 IFARA=IPARA+1 0046 GD TD (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GD TD 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GD TD 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GD TD 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 GD TD 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0039	106	FORMAT(15X) / VEHIC	LE SUMMARY - 5/,//)
0041 110 FORMAT('\$INPUT CODE (1-4): ') 0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0045 IPARA=IPARA+1 0046 GD TD (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GD TD 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GD TD 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GD TD 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 GD TD 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0040	999	WRITE(IW,110)	
0042 READ(IR,12) IPARA 0043 IF(IPARA.EQ.9) STOP 0045 IPARA=IPARA+1 0046 GD TD (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GD TD 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GD TD 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GD TD 999 0053 1040 CALL MP1(MTRTQ,MTFW,TPTRPM,RATIO,MSFPT) 0054 GD TD 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0041	110	FORMAT('\$INFUT COI	E (1-4): /)
0043 IF(IFARA.EQ.9) STOP 0045 IFARA=IPARA+1 0046 GO TO (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GO TO 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GO TO 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GO TO 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 GO TO 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0042	· ·	READ(IR,12) IPARA	
0045 IPARA=IPARA+1 0046 GD TD (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GD TD 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GD TD 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GD TD 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 GD TD 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0043		IF(IFARA.EQ.9) STO	P
0046 GU TU (1000,1010,1020,1030,1040,1050) IPARA 0047 1010 CALL VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0048 GO TD 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 GO TD 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 GO TD 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 GO TD 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0045		IPARA=IPARA+1	ама алион адах алинах чихана
0047 1010 CALL ODP1(VEHWT, VEHFA, DC, TRAD, VK1, VK2) 0048 GO TD 999 0049 1020 CALL EVRON(HEDVEL, GRADE) 0050 GO TD 999 0051 1030 CALL DDP1(DIFRAT, RATIO, DEFF) 0052 GO TD 999 0053 1040 CALL MP1(MTRTQ, MTFW, TPTRPM, RATIO, MSFPT) 0054 GO TD 999 0055 1050 CALL SUMARY(VEHWT, VEHFA, DC, TRAD, VK1, VK2,	0046		GU 1U (1000,1010,1	020,1030,1040,1050) IFARA
0048 G0 T0 999 0049 1020 CALL EVRON(HEDVEL,GRADE) 0050 G0 T0 999 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 G0 T0 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 G0 T0 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0047	1010	CALL VUP1 (VEHWI VE	HFAYDCYTRADYVR17VR27
0047 1020 CHEL EVRORCHEDVEL; GRHDE7 0050 GO TO 999 0051 1030 CALL DDP1(DIFRAT, RATIO, DEFF) 0052 GO TO 999 0053 1040 CALL MP1(MTRTQ, MTPW, TPTRPM, RATIO, MSFPT) 0054 GO TO 999 0055 1050 CALL SUMARY(VEHWT, VEHFA, DC, TRAD, VK1, VK2,	0048	1000	00 IU 777 CALL EUDON/UEDUED	αρλητι
0050 00 10 777 0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 0052 G0 TO 999 0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 G0 TO 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0047 00£0	TORO	CHLL EVRUNTEDVELS	CENTRE /
0052 GO TO 999 0053 1040 0054 GO TO 999 0055 1050 COLL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 GO TO 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0000	1020	- 00 10 777 - - CALL - NND17NTEDAT-0	ATTO.DEFF)
0053 1040 CALL MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT) 0054 GO TO 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0050	1090	- 0544 001 1 101 1191 91	in i di Saiz Anton Eli F
0054 GO TO 999 0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	0052	1040	CALL MP1/MTPT0.MTP	W.TETÉRM.RATIO.MSERT)
0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2,	005A	* ^ "	- GO TO 999	we zo processe processes and we zo 1921 to the zo
	0055	1050	CALL SUMARY (VEHWT,	VEHFA,DC,TRAD,VK1,VK2,

A-I Page 6

FORTR	AN IV	V02.1-1	PAGE	003
		<pre>1 HEDVEL,GRADE,DIFRAT,RATIO,DEFF,MTRTQ, 2 MTPW,TFTRPM,MSFFT)</pre>		
0056		GO TO 999		
0057	1000	CONTINUE		
	С			
0058		TEMP=TRAD/(DIFRAT*DEFF)		
0059		A1=.6*DC*VEHFA*TEMP		
0060		A2=VK2*COS(GRADE)*TEMP*VEHWT*GRAV		
0061		A3=VEHWT*TEMP		
0062		A4=(VEHWT*GRAV*(VK1*COS(GRADE)+SIN(GRADE)))*TEMP		
0063		CALL SHFTSP(1.,DIFRAT,TRAD,M)RSPD)		
0064		K3=MTRSPD		
	С			
0065		WRITE(IW,120)		
0066	120	FORMAT(//,\$,10X,'TEST SPEED (M/S): ')		
0067		READ(IR,14) VEHSPD		
0068		SPEED=VEHSPD		
	С			
	С	CACULATE RELATIONSHIP BETWEEN VEHICLE SPEED AND MO	TOR SPI	EED
	С			
0069		CALL SHFTSP(VEHSPD,DIFRAT,TRAD,MTRSPD)		
0070		IF(MTRSPD.G1.TPTRPM) SPEED=TPTRPM*TRAD/DIFRAT		
0072		IF(SPEED.EQ.O.) GO TO 500		
	C .	CACULATE ACCELERATION TIME		
	С			
0074		CALL QATR(0,,SPEED,1000,TORQUE,ANS1)		
0075		IF(SPEED.EQ.VEHSPD) GO TO 2000		
0077	500	CALL QATR(SPEED,VEHSPD,1000,POWER,ANS2)		
0078	2000	ANS1=ANS1+ANS2		
0079		WRITE(IW,130) ANS1		
0080	130	FORMAT(' VEHICLE ACCELERATION TIME = ',F10.4)		
0081		<pre>POW=(VEHSPD*(VEHWT*GRAV*VK1+VK2*VEHSPD)*COS(GRADE)</pre>		
		1 +.6*VEHFA*DC*(VEHSPD+HEDVEL)**3		
		<pre>2 +VEHWT*GRAV*SIN(GRADE)*VEHSPD)/DEFF</pre>		
0082		WRITE(IW,150) POW		
0083	150	FORMAT(' POWER TO MAINTAIN SPEED =',F10,1,' WATTS	()	
0084		CALL SHFTSP(VEHSPD,DIFRAT,TRAD,MTRSPD)		
0085		MTRSPD=MTRSPD*60/(2*3.1416)		
0086		WRITE(IW,160) MTRSPD		
0087	160	FORMAT(' MOTOR SPEED (RPM) @ SPEED =',X,F6.0)		
0088		GO TO 999		
0089		END		

FORTRAN	VI.	Stor	`ase	Mar fo	r Pros	ram Unit	•MA	IN.		
Local	Variabl	les, .Pe	SECT	\$DATA,	Size	= 000176	۲	63. W	ords)	
Name ANS1 DEFF GRAV IR MTRSPD TEMP VEHFA VK1	Tupe R*4 R*4 R*4 R*4 R*4 R*4 R*4 R*4 R*4	Offset 000046 000122 000056 000136 000152 000146 000066 000102		Name ANS2 DIFRAT IO IW POW TPTRPM VEHSPD VK2	T==== R*4 R*4 I*= R*2 R*2 R*4 R*4 R*4 R*4 R*4	Offset 000052 000116 000142 000140 000166 000126 000156 000106		Name DC GRADE IPARA MSFPT SPEED TRAD VEHWT	Tupe R*4 R*4 R*4 R*4 R*4 R*4 R*4	Offset 000072 000112 000144 000132 000162 000076 000062
COMMON	Block	1	/ 🖌 8	ize = (000040	(16.	wor	ds)		
Name A1 A4 K3	Tupe R*4 R*4 R*4	Offset 000000 000014 000030		Name A2 MTRTQ HEDVEL	T⊌₽€ R*4 R*4 R*4	Offset 000004 000020 000034		Name A3 MTPW	T986 R*4 R*4	Uffset 000010 000024
L. U. C. as I. e	sing COP	nitin etti	000	•						

Name	Туре	Section	Offset	Size		Dimens	ions
НРАТ	1*1	\$DATA	000024	000011 (5.)	(9)	
HTIM	L*1	\$DATA	000035	000010 (4.)	(8)	
RATIO	秋米 4	\$DATA	000000	000024 (10.)	(5)	

Subroutines, Functions, Statement and Processor-Defined Functions:

Name	Type	Name	Type	Name	Type	Name	Type	Name	Туре
COS	R*4	DATE	民米4	DDP1	R * 4	EVRON	R *4	MP 1	R*4
POWER	R*4	QATR	R*4	SHFTSP	R*4	SIN	R *4	SUMARY	农米 4
TORQUE	R * 4	VDP1	民本為						

```
FORTRAN IV
                                                          PAGE 001
            V02.1-1
         DDP1.FOR PDP-11/RT11
                                    TSL:20-0CT-1978
     С
     С
          COPYRIGHT (C) 1978, GOULD INC., ROLLING MEADOWS, ILL.
     С
              INFORMATION CONTAINED IN THIS LISTING
     С
              IS THE PROPERTY OF GUULD, INC. AND IS
     C
     С
              HIGHLY PROPRIETARY. REPRODUCTION,
     С
              DISCLOSURE, OR ANY USE OF ANY PORTION
     С
              OF THIS LISTING IS PROHIBITED WITHOUT
     C
              EXPRESS WRITTEN CONSENT OF GOULD, INC.
     С
                     Thomas S. Latos
     C
      WRITTEN BY -
                                          20-001-1978
             GOULD LABS, ELECTRONIC RESEARCH
     C
              ROLLING MEADOWS, ILL.
     С
     С
              312/640-4472
     С
     C MODIFICATIONS:
     C
     Drivetrain parameter subroutine VER 1.0
     Ĉ
     С
     C DESCRIPTION:
     C
     C
          This is an I/O routine for entering vehicle
     C
         drivetrain parameters. Up to five transmission
     С
          ratios are permissible.
     C
          SUBROUTINE DDF1(DIFRAY, RATIO, DEFF, STIM)
0001
     C INPUTS:
     C
         DIFRAT
                            DIFFERENTIAL GEAR RATIO
                            ARRAY CONTAINING THE TRANSMISSION RATIOS
     C
          RATIO
     C
         DEFF
                            THE DRIVETRAIN EFFICIENCY
     С
     C OUTPUTS:
     С
        OUTPUTS - The outputs of this subroutine are the user inputs
     С
     C
     C SUBROUTINES CALLED:
     C
        NONE
     С
     C
             DDP1=DDP1
     C FOR>
     С
     C STANDARD FORMATS:
0002
    12 FORMAT(1018)
0003
    14
         FORMAT(6F12.0)
     С
     C DECLARATIONS:
0004
          LOGICAL*1
                     HDAT(9),HTIM(8)
0005
          DIMENSION RATIO(5)
    С
0006
          DATA
                     ITR/0/
0007
          DATA
                            IR, IW/5, 5/, IO/5/
     С
```

FORTR	AN IV	V02.1-1	PAGE	002
	C MAIN	N BODY:		
0008		WRITE(IW,100)		
0009	100	FORMAT(' DRIVETRAIN DESIGN PARAMETERS(*/)		
0010		WRITE(IW,110)		
0011	110	FORMAT(\$,10X,' DIFFERENTIAL RATIO: ')		
0012		READ(IR,14) DIFRAT		
0013		WRITE(IW,120)		
0014	120	FORMAT(\$,10X,' NUMBER OF TRANSMISSION RATIOS: ')		
0015		READ(IR,12) ITR		
0016		IF(ITR.EQ.0) GO TO 200		
0018		WRITE(IW,142)		
0019	142	FORMAT(\$,10X,' SHIFT TIME (SEC): ')		
0020		READ(IR,14) STIM		
0021		DO 150 I=1,ITR		
0022		WRITE(IW,130) I		
0023	130	FORMAT(\$,10X,' RATIO ',12,X,':')		
0024		READ(IR,14) RATIO(I)		
0025		IF(I.EQ.5) GO TO 200		
0027	150	CONTINUE		
0028	200	WRITE(IW,140)		
0029	140	FORMAT(\$,10X, / DRIVETRAIN EFFICIENCY(%): /)		
0030		READ(IR,14) DEFF		
0031		DEFF=DEFF/100.		
0032		WRITE(IW,145)		
0033	145	FORMAT(//)		
0034		RETURN		
0035		END		

A-I Page 10

FORTRAN IV Storage Map for Program Unit DDP1

Local Variables, .PSECT \$DATA, Size = 000046 (19. words)

Name	Type	Offset	Name	Туре	Offset	Name	Туре	Offset
DEFF	R*4 @	000004	DIFRAT	R*4 @	000000	I	1*2	000044
10	1*2	000040	IR	1*2	000034	ITR	I*2	000032
ΙW	1*2	000036	STIM	R*4 @	000006			

Local and COMMON Arrays:

Name	Туре		Section	Offset		ize		Dimensions
HDAT	L*1		\$ÜATA	000010	000011	(5	i.)	(9)
HTIM	L.*1		\$DATA	000021	000010	(4	+)	(8)
RATIO	R* 4	6	\$DATA	000002	000024	(10	•••	(5)

```
PAGE 001
FORTRAN IV
              V02.1-1
      C
           EVRON.FOR PDP-11/RT11
                                             TSL:23-0CT-1978
      С
           COPYRIGHT (C) 1978, GOULD INC., ROLLING MEADOWS, ILL.
      С
      С
               INFORMATION CONTAINED IN THIS LISTING
      С
               IS THE PROPERTY OF GOULD, INC. AND IS
      С
               HIGHLY PROPRIETARY.
                                      REPRODUCTION,
      C
               DISCLOSURE, OR ANY USE OF ANY PORTION
      С
               OF THIS LISTING IS PROHIBITED WITHOUT
               EXPRESS WRITTEN CONSENT OF GOULD, INC.
      C
      C
      C WRITTEN BY -
                      Thomas S. Latos
                                             23-0CT-1978
               GOULD LABS, ELECTRONIC RESEARCH
      С
     С
               ROLLING MEADOWS, ILL.
     C
               312/640-4472
     С
     C MODIFICATIONS:
     С
     С
               Environment ssubroutine VER 1.0
     С
     C DESCRIPTION:
     С
     С
           This is an I/O routine to enter vehicle operating
     C
           environment to the main routine.
     С
0001
           SUBROUTINE EVRON(HEDVEL, GRADE)
     C INPUTS:
                              Headwind velocity (M/S)
     C
           HEDVEL
     С
                              Road slope from horizontal (degrees)
           GRADE
     C
     С
       OUTPUTS:
     С
           Outputs are the same as the inputs
     С
     С
     C SUBROUTINES CALLED:
     C
           NONE
     C
     C
     C FOR>
              EVRON=EVRON
     С
     C STANDARD FORMATS:
0002
     14
          FORMAT(6F12.0)
     £.
     C DECLARATIONS:
0003
           LOGICAL*1 HDAT(9),HTIM(8)
     С
0004 -
          DATA
                      IR, IW/5, 5/, 10/5/
     C
     C MAIN BODY:
0005
           WRITE(IW,100)
0006
     100
           FORMAT(' OPERATING ENVIRONMENT',/)
0007
           WRITE(IW,110)
           FORMAT($,10X,' HEADWIND VELOCITY (M/S): ')
0008
     110
```

FORTRAN IV V02.1-1

0009		READ(IR,14) HEDVEL
0010		WRITE(IW,120)
0011	120	FORMAT(\$,10X,' GRADE (DEGREES): ')
0012		READ(IR,14) GRADE
0013		GRADE=GRADE*2.*3.14159/360. !RADIANS
0014		WRITE(IW,130)
0015	130	FORMAT(//)
0016		RETURN
0017		END

FORTRAN IV Storage Map for Program Unit EVRON

Local Variables, .PSECT \$DATA, Size = 000034 (14. words)

Name	Туре	Offset	Name	Type	Offset	Name	Туре	Offset
GRADE	R*4 @	000002	HEDVEL	R*4 @	000000	ΊO	1*2	000032
IR	1*2	000026	IW	1*2	000030			

Local and COMMON Arrays:

Name	Туре	Section	Offset	Si	ze	Dimensions
HDAT	L. * 1	\$DATA	000004	000011 (5.)	(9)
HTIM	L. * 1	\$DATA	000015	000010 (4.)	(8)

FORTRAN IV V02.1-1

PAGE 001

```
С
           MP1.FOR PDP-11/RT11
                                            TSL:20-0CT-1978
     С
           COPYRIGHT (C) 1978, GOULD INC., ROLLING MEADOWS, ILL.
     C
               INFORMATION CONTAINED IN THIS LISTING
     C.
     С
               IS THE PROPERTY OF GOULD, INC. AND IS
     С
               HIGHLY PROPRIETARY.
                                     REPRODUCTION,
     С
               DISCLOSURE, OR ANY USE OF ANY PORTION
               OF THIS LISTING IS PROHIBITED WITHOUT
     С
     С
               EXPRESS WRITTEN CONSENT OF GOULD, INC.
     С
     C
       WRITTEN BY --
                      Thomas S. Latos
                                             20-001-1978
               GOULD LABS, ELECTRONIC RESEARCH
     С
     С
               ROLLING MEADOWS, ILL.
     С
               312/640-4472
     С
     C MODIFICATIONS:
     C
     С
               Motor Parameter Subroutine VER 1.0
     С
     C DESCRIPTION:
     С
           This program is an I/O routine to input motor
     С
     С
           parameters to the main program via subroutine
     С
           arguements.
     С
0001
           SUBROUTINE MP1(MTRTQ,MTPW,TPTRPM,RATIO,MSFPT)
     C
       INPUTS:
     С
           MTRTQ
                              Low speed motor torque
     C
           TPTRPM
                              TORQUE/POWER transistion speed (RPM)
     C
           RATIO(1) ARRAY CONTAINING GEAR RATIOS FOR TRANSMISSION
     C
                              MAXIMUN MOTOR POWER
           MTPW
     C
           MSFPT
                              MOTOR SHIFT SPEED
     С
     C
      OUTPUTS:
     C
           Outputs: the outputs of this program are the arguements
     C
           of the subroutine.
     С
     С
     С
       SUBROUTINES CALLED:
     С
           NONE
     С
     С
     C FOR> MP1=MP1
     C
     C STANDARD FORMATS:
0002
     12 FORMAT(1018)
0003
           FORMAT(6F12.0)
     14
     C
     C DECLARATIONS:
0004
          IMPLICIT REAL(M)
LOGICAL*1 HDAT(9),HTIM(8)
0005
0006
          DIMENSION RATIO(5)
```

A-I Page 15

FORTRAN IV V02.1-1

	С	
0007		DATA IR, IW/5, 5/, IO/5/
	C	
	C MAIN	N BODY:
0008		WRITE(IW,100)
0009	100	FORMAT(' MOTOR PARAMETERS')
0010		WRITE(IW,110)
0011	110	FORMAT(\$,10X,' MAXIMUM SHAFT TORQUE (N-M): /)
0012		READ(IR,14) MTRTQ
0013		WRITE(IW,115)
0014	115	FORMAT(\$,10X,' MAXIMUM SHAFT FOWER (W): ')
0015		READ(IR,14) MTPW
0016		WRITE(IW,120)
0017	120	FORMAT(\$,10X,' TORQUE/POWER TRANSISSION SPEED(RPM): ')
0018		READ(IR,14) TPTRPM
0019		TPTRPM=TPTRPM*2.*3.1416/60. !RADIANS/SEC
0020		IF(RATIO(1).EQ.O) GO TO 135
0022		WRITE(IW,130)
0023	130	FORMAT(\$,10X,' MOTOR SHIFT POINT(RPM): ')
0024		READ(IR,14) MSFPT
0025		MSFPT=MSFPT*2.*3.1416/60. !RADIANS/SEC
0026	135	WRITE(IW,140)
0027	140	FORMAT(//)
0028		RETURN
0029		END

FORTRAN IV Storage Map for Program Unit MP1

Local Variables, .PSECT \$DATA, Size = 000042 (17. words)

Name	Туре	Offset	Name	Type	Offset	Name	Туре	Offset
10	1*2	000040	IR	1*2	000034	TΨ	1*2	000036
MSFPT	R*4 @	000010	MTPW	R*4 @	000002	MTRTQ	R*4 @	000000
TPTRPM	R*4 @	000004						

Local and COMMON Arrays:

Name	Type		Section	Offset)ize		Dimensions
HDAT	L*1		\$DATA	000012	000011	(5.)	(9)
HTIM	L*1		\$DATA	000023	000010	(4.)	(8)
RATIO	R*4	0	\$DATA	000006	000024	(10.)	(5)

FORTRAN IV V02.1-1

0002 IMPLICIT REAL(M)

0003 MTRSPD=(VEHSPD*DIFRAT)/TRAD !RADIANS/SEC

0004 RETURN

0005 END

С

FORTRAN IVStorage Map for Program Unit SHFTSPLocal Variables, .PSECT \$DATA, Size = 000010 (4. words)Name Type OffsetName Type OffsetName Type OffsetDIFRAT R*4 @ 000002MTRSPD R*4 @ 000006TRAD-R*4 @ 000004

VEHSPD R*4 @ 000000

FORTRAN	IV	V02+:	1 1	
0001		FUNCTION	TORQUE(V)	
0002		IMPLICIT	REAL(M)	
0003		REAL KR	· .	

0003REALK30004COMMONA1,A2,A3,A4,MTRTQ,MTPW,K3,HEDVEL0005TORQUE=A3/(MTRTQ-A1*(V+HEDVEL)**2-A2*V-A

TORQUE=A3/(MTRTQ-A1*(V+HEDVEL)**2-A2*V-A4)

0006 RETURN

0007 END

A-I Page 20

FORTRAN	1 IV	Stor	`sse	Map fo	r Pros	ram Unit	TORQUE		
Local \	/ariab]	les, .PS	ECT	\$DATA,	Size :	= 000006	(3.	words)	
Name TORQUE	Ture R*4	Offset 000002	Eav	Name V	Тыре R*4 @	Offset 000000	Name	Туре	Üffset
COMMON	Block	/	/, 9	Size =	000040	(16.	words)		
Name Al A4 K3	T970 R*4 R*4 R*4	Offset 000000 000014 000030		Name A2 MTRTQ HEDVEL	Ture R*4 R*4 R*4	Offset 000004 000020 000034	Name A3 MTPW	Tupe R*4 R*4	Offset 000010 000024

0001	FUNCTION POWER(V)
0002	IMPLICIT REAL(M)
0003	REAL K3
0004	COMMON A1,A2,A3,A4,MTRTQ,MTPW,K3,HEDVEL
0005	POWER=(A3*K3*V)/(MTPW+K3*(-A1*(V+HEDVEL)**3-A2*V**2-A4*V))
0006	RETURN
0007	END

FORTRA	VIV	Stora	ase Mar for	r Prosi	ram Unit	POWER		
Local V	Variab:	les, .PSI	ECT \$DATA,	Size =	= 000006	3.	words)	
Name POWER	Туре R*4	Offset 000002 B	Name Eqv V	Туре R *4 @	Offset 000000	Name	Туре	Offset
СОММОN	Block	1	/, Size = (000040	(16.	words)		
Name A1 A4 K3	Tupe R*4 R*4 R*4	Offset 000000 000014 000030	Name A2 MTRTQ HEDVEL	T980 R*4 R*4 R*4	Offset 000004 000020 000034	Name A3 MTFW	Тыре R*4 R*4	Offset 000010 000024

PAGE 001 FORTRAN IV V02.1-1 VDP1.FOR PDP-11/RT11 TSL:20-0CT-1978 C С C COPYRIGHT (C) 1978, GOULD INC., ROLLING MEADOWS, ILL. INFORMATION CONTAINED IN THIS LISTING С С IS THE PROPERTY OF GOULD, INC. AND IS HIGHLY PROPRIETARY. REPRODUCTION, C DISCLOSURE, OR ANY USE OF ANY PORTION С OF THIS LISTING IS PROHIBITED WITHOUT С EXPRESS WRITTEN CONSENT OF GOULD, INC. С C Thomas S. Latos 20-0CT-1978 C WRITTEN BY -GOULD LABS, ELECTRONIC RESEARCH С ROLLING MEADOWS, ILL. С С 312/640-4472 C C MODIFICATIONS: C C Vehicle Design Subroutine VER 1.0 С C DESCRIPTION: C. С This program is an I/O routine to input vehicle С design parameters. С SUBROUTINE VDP1(VEHWT,VEHFA,DC,TRAD,VK1,VK2) 0001 C INPUTS: C VEHWT Vehicle weisht(ks) С Vehicle frontal area(m2) VEHFA Dras coefficient С DC C TRAD Tire radius(m) C. VK1,VK2 Rolling resistance tire coefficients C C OUTPUTS: С Outputs are the inputs to the main program С С C SUBROUTINES CALLED: С NONE С С C FOR> VDP1=VDP1 С C STANDARD FORMATS: 0002 12 FORMAT(1018) 0003 14 FORMAT(6F12.0) С C DECLARATIONS: LOGICAL*1 HDAT(2),HTIM(8) 0004 С IR,IW/5,5/,10/5/ 0005 DATA С C MAIN BODY:

FORTRAN IV	V02.1-1
0006	WRITE(IW,100)
0007 100	FORMAT(' VEHICLE DESIGN PARAMETERS',/)
0008	WRITE(IW,110)
0009 110	FORMAT(\$,10X,' VEHICLE WEIGHT(ks): ')
0010	READ(IR,14) VEHWT
0011	WRITE(IW,120)
0012 120	FORMAT(\$,10X,' VEHICLE FRONTAL AREA(m2): ')
0013	READ(IR,14) VEHFA
0014	WRITE(IW,130)
0015 130	FORMAT(\$,10X,' DRAG COEFFICIENT: ')
0016	READ(IR,14) DC
0017	WRITE(IW,140)
0018 140	FORMAT(\$,10X,' TIRE RADIUS(m): ')
0019	READ(IR,14) TRAD
0020	WRITE(IW,150)
0021 150	FORMAT(\$,10X,' TIRE COEFFICIENTS (k1,k2): ')
0022	READ(IR,14) VK1,VK2
0023	WRITE(IW,160)
0024 160	FORMAT(//)
0025	RETURN
0026	END

PAGE 002

FORTRAN IV Storage Map for Program Unit VDP1

Local Variables, ,PSECT \$DATA, Size = 000044 (18. words)

Name	Туре	Offset	Name	Type	Offset	Name	Type	Offset
DC	R*4 @	000004	IO	1*2	000042	IR	1*2	000036
τw	1*2	000040	TRAD	R*4 @	000006	VEHFA	R*4 @	000002
VEHWT	R*4 @	000000	VK1	R*4 @	000010	VK2	R*4 0	000012

Local and COMMON Arrays:

Name	Type	Section	Offset		ize		Dimensions
НЏАТ	L.*1	\$DATA	000014	000011	(5.)	(9)
HTIM	L.*1	\$DATA	000025	000010	(4.)	(8)

FORTR	AN IV	V02.1-1	PAGE 001
0001		SUBROUTINE SUMARY (VEHWT,VEHFA,DC,TRAD,V	K1,VK2,
		1 HEDVEL, GRADE, DIFRAT, RATIO, DEFF, MTRTQ	<pre>,MTPW,TPTRPM,MSFPT)</pre>
0002		IMPLICIT REAL(M)	
0003		DIMENSION RATIO(5)	
0004		DATA IW,IR/5,5/	
	C		
	С		
0005		WRITE(IW,100)	
0006	100	FORMAT(/, / VEHICLE SUMMARY',/)	
0007		WRITE(IW,110)	
8000	110	FORMAT(8X,'BODY',15X,'TIRES')	
0009		WRITE(IW,120)	
0010	120	FORMAT(2X, 'MASS', 4X, 'FA', 4X, 'DC', 3X, 'RAD	IUS/#3X#/K1/#
•		1 (6X+ (K2')	
0011		WRITE(IW,130) VEHWT,VEHFA,DC,TRAD,VK1,VK	2
0012	130	FORMAT(X,F6.1,2X,F4.2,2X,F3.1,3X,F5.3,2X	,F5.3,3X,E8.1,//)
0013		WRITE(IW,140)	
0014	140	FORMAT(2X,'GRADE',2X,'HEADWIND')	
0015		WRITE(IW,150) GRADE,HEDVEL	
0016	150	FORMAT(3X,F3.1,5X,F4.1,//)	
0017		WRITE(IW,160)	
0018	160	<pre>FORMAT(2X, 'REAR END', 3X, 'TRANSMISSION', 3)</pre>	X, (EFFECIENCY()
0019		DO 10 I=1,5	
0020		ITR=I-1	
0021		IF(RATIO(I),EQ.O.) GO TO 20	
0023	10	CONTINUE	
0024	20	WRITE(IW,170) DIFRAT,ITR,DEFF*100.	
0025	170	FORMAT(5X,F3,1,12X,I1,10X,F4,1,/)	
0026		WRITE(IW,180)	
0027	180	FORMAT(16X, 'MOTOR')	
0028		WRITE(IW,190)	
0029	190	<pre>FORMAT(4X, TORQUE', 4X, POWER', 3X, TRANSS</pre>	10N',3X,'SHIFT')
0030		WRITE(IW,200) MTRTQ,MTPW/1000.,TPTRPM,MS	FFT
0031	200	FORMAT(3X,F5.1,5X,F4.1,5X,F6.1,5X,F6.1,7	/ >
0032		RETURN	
0033		END	

FORTRAN IV Storage Map for Program Unit SUMARY

Local Variables, .PSECT \$DATA, Size = 000060 (24. words)

Name	Туре		Offset	Name	Type	3	Offset	Name	Type	,	Offset
DC	R*4 (9	000004	DEFF	R*4	0	000024	DIFRAT	R*4	0	000020
GRADE	R*4 (Э	000016	HEDVEL	R*4	0	000014	r	1*2		000044
IR	1*2		000040	ITR	1*2		000046	IW	1*2		000036
MSFPT	R*4 (9	000034	MTPW	R*4	0	000030	MTRTQ	R*4	0	000026
TPTRPM	R*4 (9	000032	TRAD	R*4	@	000006	VEHFA	R*4	@	000002
VEHWT	R*4 (9	000000	VK1	R*4	@	000010	VK2	R*4	0	000012

Local and COMMON Arrays:

Name	Type		Section	Offset		ize-		Dimensions
RATIO	R#4	@	\$DATA	000022	000024	(10.)	(5)

A-I Page 28

FORTRAN IV	V02.1-1
0001	SUBROUTINE GATR(XL,XU,NDIM,FCT,ANS)
0002	TEMP=0.
0003	H=(XU-XL)/NDIM
0004	IF(H.EQ.O.) GO TO 20
0006	ANS=FCT(XL)+FCT(XU)
0007	DO 10 I=1,NDIM-1
0008	TEMP=TEMP+FCT(XL+(I*H))
0009 10	CONTINUE
0010	ANS=(ANS+TEMP*2.)/2.*H
0011	RETURN
0012 20	ANS=0.
0013	RETURN
0014	END

FORTRAN IV Storase Map for Prosram Unit QAIR

Local Variables, .PSECT \$DATA, Size = 000032 (13. words)

Name	Туре	Offset	Name	Type	Offset	Name	Туре	Offset
ANS	R*4 @	000010	H	R*4	000016	I	1*2	000022
NDIM	1*2 0	000004	TEMP	R*4	000012	XL	R*4 @	000000
XU	R*4 @	000002						

Subroutines, Functions, Statement and Processor-Defined Functions:

Name Type Name Type Name Type Name Type Name Type FCT R#4

APPENDIX II

COMMUTATION CIRCUIT DESIGN ANALYSIS

This appendix presents an analysis of the inverter commutation sequence. Expressions are derived for the peak current, I_p^{SCR7} flowing in a commutation thyristor (SCR7-SCR8), the maximum commutation capacitor voltage V_C , and the stored energy, U_p , of the commutation circuit as functions of the battery voltage, V_{bat} , battery current, I_{bat} , thyristor turn-off time, T_{qmin} , and circuit component values L_a , C_1 , and $x \equiv N_b/N_a$. The peak energy is then minimized with respect to normalized component values to determine "ideal" values for these components depending on I_{bat} , V_{bat} , and T_{qmin} . It is seen that this analysis yields only two constraints on the three components. The free parameter may be used to lower the peak current at the expense of raising the commutation capacitor voltage, or vice-versa.

The circuit is modeled as shown in Figure A2-1. The coupled inductors, L^A and L^B are characterized by two parameters L_a and x. L_a is the inductance of the L^A winding (L^B terminals open-circuited), and x^2 is the ratio of the L^B and L^A inductances.

$$x^2 = \frac{L_b}{L_a}$$

The effective inductance of the coupled inductors in series is thus

$$L_{c} = L_{a} (1+x)^{2}$$
 [2]

 C^{T} is defined as the total commutation capacitance, or twice the value of either commutation capacitor alone.

 $C^{T} = 2C_{1}$

[1]

[3]



(1340)

Figure A2–1

This figure contains the commutation circuit for the bus commutated inverter. The design analysis concentrates on determining the value of commutation inductance, capacitance, and energy stored prior to commutating the main SCR's. The clamp windings are not included in this figure.

A-II Page 2

The initial conditions at the initiation of the commutation sequence are:

$${}^{i}L^{B} \begin{vmatrix} t = 0 & \frac{I_{bat}}{1+x} \\ v_{c_{1}} \end{vmatrix} = V_{0}$$
[5]

where I_{bat} is the dc bus or motor current before initiation of the commutation, and V_0 is the (as yet undefined) initial commutation capacitor voltage. The initial commutation current is smaller than the motor current, due to the added inductance of the L^B winding.

 V_{out} is defined as the voltage across the thyristor bus to be commutated. It is assumed here that the thyristor was conducting before commutation, and that the motor phase current remains positive (negative, in the case of a bottom bus commutation) during the commutation interval, so that the thyristor reverse bias time is defined here as the interval of time over which V_{out} remains negative.

The analysis will proceed as follows. An expression for the reverse bias time will be derived, and set equal to T_{qmin} . This constraint will determine V_{C_1} , the commutation capacitor voltage. Given V_{C_1} and the original parameters of L_a and x, the peak stored energy will be evaluated and minimized.

Application of Kirchoff's voltage and current laws to the circuit of Figure A2-1 yields a second-order constant-coefficient differential equation in $i_{1,B}$.

$$\frac{\mathrm{d}^{2} \mathrm{i}_{\mathrm{L}^{\mathrm{B}}}}{\mathrm{d}\mathrm{t}^{2}} + \frac{1}{\mathrm{L}_{\mathrm{C}} \mathrm{C}^{\mathrm{T}}} \left(\mathrm{i}_{\mathrm{L}^{\mathrm{B}}}\right) = 0$$

[6]

The initial condition on v_{C1} can be restated in terms of i_{T1B}

$$\frac{L_{c}}{dt} = V_{0}$$

$$[7]$$

The differential equation and initial conditions form a closed set. The solution is valid up to the point when the clamp thysistor (SCR 9-10-not considered here) is fired. Until that time,

$${}^{i}L^{B} = \frac{I_{bat}}{(1+x)} \left[\frac{1+y^{2}}{y^{2}} \right] {}^{1/2} \sin (\omega t + \alpha)$$
[8]

$$\alpha \equiv \cos^{-1} \left[\frac{1}{(1+y^2)} \frac{1}{2} \right]$$
 [9]

$$\omega^2 \equiv \frac{1}{L_c \ C^T}$$
[10]

$$y \equiv \left(\frac{L_a}{C^T}\right)^{\frac{1}{2}} \left(\frac{I_{bat}}{V_o}\right)$$
[11]

This expression for $i_{\mbox{T1B}}$ can be used with Kirchoff's voltage law to determine $v_{\mbox{out}}$ as a function of time.

$$V_{out} = V_{bat} - \frac{\left(\frac{L_a}{C^T}\right)^{\frac{1}{2}} I_{bat}}{(1+x)} \left[\frac{1+y^2}{y^2}\right]^{\frac{1}{2}} \cos(\omega t + \alpha)$$
[12]

The time, $t_{RB},$ when v_{out} <0 is thus given by

$$\omega t_{RB} = \cos^{-1} \left[q \frac{y}{\sqrt{1+y^2}} \right] - \cos^{-1} \left[\frac{1}{\sqrt{1+y^2}} \right]$$
[13]

A-II Page 4

where

$$q \equiv \frac{1+x}{z}$$

$$z = \frac{I_{bat}}{V_{bat}} \left(\frac{L_a}{C^T}\right)^{\frac{1}{2}}$$
[15]

Now, t_{RB} is set equal to ${\rm T}_{\rm q_{min}}$, and the cosine of both sides is taken. Use of a trigometric identity yields

$$W \equiv \cos(\omega T_{q_{min}})$$

$$W = \frac{qy}{1+y^2} + \frac{y}{1+y^2} \left(1 + (1-q^2)y^2\right)^{\frac{1}{2}}$$
[17]

Eq. 17 has four solutions for y, two imaginary roots, $\pm j$, and two real roots.

$$y = \frac{W}{q \pm (1 - W^2)} \frac{1}{2}$$
 [18]

It can be shown that the "-" solution corresponds to a non-physical root of the equation, and that the "+" solution is the correct one.

The peak stored energy is defined as the energy stored in ${\rm L}^{\rm A}$ and ${\rm L}^{\rm B}$ when i $_{1\,\rm B}$ is at its peak value.

$$U_{p} = \frac{1}{2} L_{c} I_{p}^{2}$$
$$= \frac{1}{2} L_{a} I_{bat}^{2} \left(\frac{1+y^{2}}{y^{2}} \right)$$

[19]

where the peak current, I_p , is obtained from Eq. 8. It is useful to normalize this peak stored energy to a quantity defined as the diverted energy, U_d , \underline{U}_p is this normalized diverted energy. Then

$$\underline{U}_{p} \equiv \frac{U_{p}}{U_{d}} \equiv \frac{U_{p}}{V_{bat} I_{bat} t_{q_{min}}}$$
[20]

Where ${\rm U}_{\rm d}$ is the product of battery voltage, dc bus current, and minimum thyristor turn-off time. Thus

$$\underline{U}_{p} = \frac{1}{2} \left(\frac{1+y^{2}}{y^{2}} \right) \left(\frac{1}{q \cos^{-1}W} \right)$$
[21]

Substitution for y yields

$$\frac{U_{\rm p}}{2 \, \rm q} = \frac{W^2 + [q + (1 - W^2)^{1/2}]^2}{2 \, \rm q \, W^2 \cos^{-1} W}$$
[22]

The peak normalized energy of the commutation circuit is seen to depend on the two normalized parameters, q and W. Minimization with respect to q gives

$$\frac{U_{p}}{Q=1} = \frac{W^{2} + [1 + (1 - W^{2})^{1/2}]^{2}}{2W^{2} \cos^{-1} W}$$
[23]

A value of 1 for q yields the minimum energy for any particular W. Minimization with respect to W is done numerically. A plot of U_p (W) is shown in Figure A2-2. The minimum value of \underline{U}_p is seen to occur for W=W_{min}=0.8494. The significance of \underline{U}_p is that the peak stored energy in the commutation circuit must be greater than 3.81 times the diverted energy, U_d .



Figure A2-2Plot of \bigcup_{-p} vs. W, q = 1Minimum Value, $\bigcup_{-p} \cong 3.81$, occurs at W $\cong 0.849$

A-II Page 7

At this point, using $q \equiv 1$ and $W_{min} \equiv 0.8494$, then

$$\underline{y} = 0.556 = Y_{min}$$
$$\underline{\omega}_{qmin} = 0.5559 = K_{min}$$

The actual inductances, capacitance, and voltage corresponding to these normalized values are determined as follows. The normalized circuit time constant, K_{min} , is used to calculate the ideal inductance L_a .

$$L_{a} = \left(\frac{T_{q_{\min}}}{K_{\min}}\right)^{2} / (1+x)^{2} C^{T}$$
[24]

At the minimum peak energy $q \equiv 1$, therefore

$$L_{a} = \frac{V_{bat} T_{q_{min}}}{I_{bat} K_{min}}$$
[25]

$$V_{0} = \frac{(1+x) V_{bat}}{Y_{min}}$$
[26]

$$C^{T} = \left(\frac{I_{bat}}{V_{bat}}\right) \left(\frac{T_{q_{min}}}{(1+x)^{2}}\right) \left(\frac{1}{K_{min}}\right)$$
[27]

The peak current, \mathbf{I}_p is given by

$$i_{LB} = \frac{I_{bat}}{(1+x)} \left[\frac{1+\gamma^2_{min}}{\gamma^2_{min}} \right]^{1/2}$$
[28]

Thus, the main winding inductance for minimum peak stored commutation energy is given by Eq. 25. Then Eqs. 26 and 28 are used to determine a value of x which best suits the commutation thysistor voltage and current ratings.

APPENDIX III

INVERTER LOSS ANALYSIS

Page Number

III.1 Main Semiconductor On-State Loss Analysis

A-III-2

III.1 Controller Main Semiconductor On-State Loss Analysis

An expression for the on-state conduction loss of the controller main devices is derived in this appendix. First, the average battery power is calculated as a function of the peak motor phase current (assuming sinusoidal waveforms) and motoring power factor. Then, an assumption of constant semiconductor on-state voltage drop is used to compute the main device conduction loss. The two equations for battery power, and semiconductor conductor losses are then combined to yield a prediction of main semiconductor losses normalized to battery power as a function of the power factor and ratio of semiconductor on-state voltage drop to battery voltage.

Figure A3-1 gives a schematic illustration of the three (fundamental) phase currents in the motor during operation of the inverter. The motor is assumed to be a set of three ideal current sources, and the battery is assumed an ideal voltage source.

The lighter lines in Figure A3-1 show the phase currents as a function of time. Underneath the plot are markings which indicate the time intervals during which each motor phase (ϕ 1, ϕ 2, and ϕ 3) is fed from its upper bus thyristor or diode. Six step operation is assumed, so that one of the SCR's associated with any particular phase is on at any specific time. The solid line represents the sum of current in the bus as a function of time (i.e., the actual battery line current).

The voltage and current are out of phase by the power factor angle, as indicated in the Figure. The average battery line current is

$$i_{\text{bat}} = \frac{1}{\pi/3} \int_{\theta+\pi/3}^{\theta+2\pi/3} I_0 \sin_{\mu}d_{\mu} = \frac{3}{\pi} I_0 \cos \theta \qquad [1]$$

Since the motor phase current is always passing through a semiconductor, be it a diode or thyristor, an assumption of equal and constant on-state voltage




Figure A3-1 This figure illustrates the three motor phase currents as a function of time. The motor is operating with a power factor angle θ and it requires a peak phase current of I₀.

The heavy line in this figure is the resulting dc link current flowing in the inverter.

A-III Page 3

drops, $\rm V_d$, for both gives a simple approximation for the main semiconductor conduction loss, $\rm P_{\rm C}$

$$P_{c} = \frac{V_{d}}{\pi} \int_{0}^{\pi} I_{o} \sin \mu d\mu = \frac{2}{\pi} V_{d} I_{o}$$
[2]

There are six SCR-Diode pairs, each on for a 50% duty-cycle. So, the total time average main conduction loss is

$$P_{c}^{T} = \frac{6}{\pi} V_{d} I_{0}$$
[3]

Thus, the fraction of battery power (during motoring) that is lost to the mains is

$$\frac{P_{c}^{T}}{P_{bat}} = \frac{2V_{d}}{V_{bat}\cos\theta}$$
[4]

Note that as $\theta \rightarrow \pi/2$, $\cos(\theta) \rightarrow 0$, and $(P_{LOSS}/P_{bat}) \rightarrow \infty$. This is due to the fact that $\theta=90$ corresponds to no battery power out, while there still exists finite semiconductor losses.

The motor power factor is sometimes defined as

$$P.F. = \frac{P_{Motor}}{3V_{\ell-n}I_{RMS}}$$
[5]

Caution should be exercised in using this definition of $\cos(\theta)$ in the formula of eq. 5, as the two definitions coincide only when the semiconductor voltage drops are negligible. In fact, the power factor, defined in terms of the motor power, will go to zero before θ reaches 90°. This is due to the fact that, for $\theta = 0$, the motor accepts current form the battery at a voltage that is less than the battery voltage by one diode drop, but returns it at a voltage that is greater by as much. When the net current out of the battery is small, this difference can become significant.

APPENDIX IV

CONTROLLER ELECTRICAL SCHEMATICS

		Page Number
1.	Power Circuit	A-IV-2
2.	Micro Processor	A-IV-3
3.	I/O Board	A-IV-4
4.	Signal Interface Circuit	A-IV-5
5.	Frequency Control	A-IV-6
6.	Sine-Triangle Generator	A-IV-7
7.	Main Thyristor Gating Circuit	A-IV-8
8.	Commutation and Clamp Logic	A-IV-9
9.	Gate Drive Amplifiers	A-IV-10
10.	Gate Firing and Snubber Circuits	A-IV-11
11.	Tachometer Logic	A-IV-12
12.	Logic Power Supplies	A-IV-13
13.	External Wiring	A-IV-14



NOTES.

1/ CONNECT GATE AND CATHODE LEADS TO DRIVERS. SEE SCHEMATIC DIAGRAM SK-111979

TOLERANCES: UNLESS OTHERWISE SPECIFIED	DRAWN J.R.W.BA
FRACTION = : ANGLES :	CHECKED G.
XX = 1	
XXX = ±	
SCALE	
GOULD INC. HAS PROPRIETARY RIGHTS IN THIS MATERIAL	🗍 🎝 GOU
DO NOT SCALE THIS DRAWING	-

+

Ł

Ł

ISSUE	DESCRIPTION	DATE APPROV
•		· · · · ·
DATE 7/21/90 DATE 7/22/80	SCHEMATIC DIAGRA	M
DATE 7/21/90 DATE 7/22/80	POWER CIRCUIT	M 💿
DATE 7/21/90 DATE 7/22/80	TITLE SCHEMATIC DIAGRA POWER CIRCUIT DRAWING NUMBER	M (issue
DATE 7 /21/90 DATE 7 /22 80 GOULD LABORATORIES	TITLE SCHEMATIC DIAGRA POWER CIRCUIT DRAWING NUMBER D SK 172280	M () () () () () () () () () () () () ()

REVISIONS







		REVISIONS	
	A REPS	2 AWN 2-8-80 KB	UAIL APPROVAL
	A 2	•	i
	2-18-8	TO COMPLY WITH ARTWORT	3-20-80 200
	A REVISED	7-28-80 F.CID.	
	· · · · ·		
- TOØ (AI	.16)		
			İ
- 701 (AI	13)		
TO 2 (AI14))		
·03 (AI 15)	1		
BAT.(AI 2)			
/#3			
BAT. (AI3)		
ATE			
L			
RESIST	ORS ARE %	1W., 5%.	
		- 	
ARE IS	37, C29, R51, OLATED DN	DI, F3, LED1. BOARD	
د.			
5 WHICH	CANNOT BE	HANGTO	
L.			
<u>د</u>	4		
<u> </u>			
د أ) us 010		
, Î	-		
<u> </u>	F		
10			
RTS	LIST :	PL-5K-3238	0
	DATE 2- Q. QA	TITLE	
	DATE	SCHEMATIC	DIAGRAM
		SIGNAL INTE	RFACE
ш.,	GOULD LABORATORIES	DRAWING HUMBER	ISSUE
ROLLIN	IL MEADOWS, ILL.60008	D 3K- 22380	





4-IV-7

.











A-IV-11

REVISIONS ISSUE DESCRIPTION DATE APPROVAL 2 COMPONENT CHANGEES 7 19:







		ASVISIONS	
	ISSUE	DESCRIPTION DATE	APPROVAL
		-	
1	SACCEL.	BRK.	
5 FWD.		∑ 10К	
O NEU.		w	ļ
P REV.			
l			
	~		
	-		
		_	
AUNICC	DATE	TITLE	
JANIO ES	DATE	SCHEMATIC DIAGRAM	
			ISSUE
	GOULD LABORATORIES	D	
			1

APPENDIX V

MICROCOMPUTER PROGRAMS

PAGE	ØØ1	ACDRIV	***	AC	DRIVE	- ENGINE	ERING PRO	OTOTYPE - VERSION 1.0
00010	00001					NAM	ACDRIVE	
00015	00002					OPT	REL, CRE, I	P=58,U,G,LLE=82
00020	00003					TTL	*** A(C DRIVE - ENGINEERING PROTOTYPE
00025	00004				*			
00030	00005				* ·	7/30/80	ASSEMBLY	DATE: J.R.M.
00035	00006				*			
00040	00007				* 1	DISK #6	(BAC	CKUP DISK #7)
00045	00008				* ;	ACDRIV10	.SA SOUR	RCE FILE
00050	00009				* 7	ACDRIV10	.RO OBJE	ECT FILE
00055	00010				* 7	ACDRIV10	.LO MEMO	ORY IMAGE FILE
00060	00011				*			
00055	00012		ØØ1Ø	A	FILE	EQU	\$10	PROGRAM VERSION 1.0
00070	00013				*			
00075	00014				*]	BSCT = \$	54Ø	
00080	00015				* 1	PSCT = \$	C800	
ØØØ85	00016				* I	DSCT = \$	SCFFF : SE	ET END OF DSCT
ØØØ9Ø	ØØØ17				* 9	STACK =	\$(ØØ-3F)	
ØØØ95	00018				*			
00100	000197	. øøøø				ASCT		
00105	000204	E400				ORG	\$E400	
ØØ11Ø	ØØØ21		E400	Α	ASCT	EQU	SE 400	MOTOROLA MICROMODULE MMØ1B
ØØ115	00022				*			
ØØ12Ø	00023				*	PARALLE	L INTERFA	ACE ADAPTER
ØØ125	00024				*			
ØØ13Ø	00025		E4ØØ	Ą	PIAIAD	EQU	ASCT	DATA DIRECTION REGISTER - ADDR
00135	00026		E4Ø1	A	PIAIAC	EQU	ASCT+1	CONTROL REGISTER - ADDRESS
00140	00027		E402	A	PIA1BD	EQU	ASCT+2	DATA DIRECTION REGISTER - DATA
00145	00028		E403	Ą	PIAIBC	EÕO	ASCT+3	CONTROL REGISTER - DATA
00150	00029				÷			
00155	020000				*	PRUGRAM	MADLE TI"	1 EK
00165	00031		E410	Δ	PTMICX	EOU	ASCT+16	CONTROL #1 AND 3 / NOP
00170	00033		E411	A	PTM 2CS	EOU	ASCT+17	CONTROL #2 / STATUS
ØØ175	00034		E412	A	PTM1LC	EÕU	ASCT+18	MSB BUFFER / COUNTER #1
00180	00035		E413	Α	PTMIXX	EÕU	ASCT+19	LATCH #1 / LSB BUFFER
ØØ185	00036		E414	A	PTM 2LC	EQU	ASCT+20	MSB BUFFER / COUNTER #2
ØØ19Ø	00037		E415	Α	PTM 2XX	EQU	ASCT+21	LATCH #2 / LSB BUFFER
ØØ195	00038		E416	A	PTM 3LC	EQU	ASCT+22	MSB BUFFER / COUNTER #3
ØØ2ØØ	ØØØ39		E417	Α	PTM 3XX	EQU	ASCT+23	LATCH #3 / LSB BUFFER
ØØ2Ø5	00040				*			
00210	00041				*	MULTIPL	EXER ADD	RESSES
00215	00042				*	(LABEL)	INDIC	CATES LABEL'S MUX ADDRESS
00220	00043			_	*		_	
00225	00044		ØØØØ	Ą	AI	EQU	Ø	
00230	09045		0000	A	REGV.	EQU	AI	REGENERATION CONTROL
00235	00045		0001	A	SLIPM.	EQU	AI+1	SLIP MAGNITUDE
00240	00047		0002	A	VBAT.	EQU	A1+2	BATTERY VOLTAGE
00245	00048		9003	A	IBAT.	EQU	A1+3	BATTERY CURRENT
00250	00049		0004	A 1	AL4.	EQU	A1+4	UNUSED
00200 aaoca	000000		0005	A	AIS.	EQU	AL+5	
00200	00051		0005	A 3	V34. NT7	EQU	AITO ATT7	
00203	00052		0000/ 00000	A A	ΔΤ9	FOIL	AT+9	UNUSED
00275	00055		00000		ΔΤ9	FOI	ΔΤ+9	UNUSED
00280	00055		0000 A	<u>А</u>	ATIØ.	EOU	AT+10	UNUSED
00285	00056		ØØØB	A	AI11.	EOU	AI+11	UNUSED
00290	00057		ØØØC	A	TOØ.	EOU	AI+12	TEMPERATURE Ø .COM. CAP.
ØØ295	00058		ØØØD	A	TO1.	EQU	AI+13	TEMPERATURE 1 , COM. SCR
						A-V	Page 2	

PAGE	002	ACDRIV	***	AC	DRIVE	- ENGIN	NEERING PR	OTOTYPE - VERSION 1.0
ØØ3ØØ	00059		ØØØE	A	то2.	EOU	AI+14	TEMPERATURE 2 .MAIN SCR BOTTOM
00305	00060		ØØØF	Α	тоз.	EÕU	AI+15	TEMPERATURE 3 . MAIN SCR TOP BU
00310	00061				*	~		
00315	ØØØ52E	3 0000				BSCT	,	
00320	00063				**			
00325	00054				**	VARTAB	LE STORAGE	LOCATION
00330	00055				**	NOTE:	FULLSCALE	(F.S.) INPUT = $10.000V$ INTO A/
00335	00066				**			
00340	ØØØ67E	3 0000	0001	Α	VBAT	RMB	1	BATTERY VOLTAGE : 180V F.S
00345	ØØØ588	8 0001	0001	A	TBAT	RMB	1	BATTERY CURRENT : 800A F.S
00350	ØØØ69P	3 0002	0001	A	VH7	RMB	ī	VOLTS/HERTZ : 860V/HZ F.S.
00355	00070F	8 0003	aaai	A	SLIPD	RMB	ī	SLIP DIRECTION : "1"=POS""
00360	00071P	aaa4	0001	A	SLIPM	RMR	ī	SLIP MAGNITUDE · 10H7 F S -
00365	300728	0005	0001	Δ	REGV	RMR	1	REGENERATION CONTROL VALUE . M
88378	000720	0005	0001	Δ	FREO	RMR	2	TIMER COUNT - SUS / BIT (COUNT
00375	88874	0000	0002	.,	*	IN ID	4	THER COURT SOUT BIT (COUNT
<i>aa</i> 38 <i>a</i>	000758	0000	0001	Δ	ΔΤΑ	RMR	1	DIGITAL INPUTS PORT & . BIT 7-
00385	000750	,,,,,,	0001	<u>a</u>		RDCIIDDI		FD UNUSED FMIN. TACH DEV
88308	00070	aaaa	0001	δ		DMB		DIGITAL INPUTS POPT B + BIT 7-
00390	000770	0000	0001	-	* 910	T. 1_7 I		TTA = MATN FNABLE
00595	00070	aaaa	aaal	λ	DOB		1	DIGITAL OHDERS DODT B . BIT 0-
00400	000790	הטפט ו	0001	G	*	NID	±	DIGINE ODIOIS FORT D . STI 0-
0040J	000000	AAAB	8883	λ	DFD	DMB	3	15T-DOUNDED SMSR. 2ND C 3DD DED
00410	000010	00000	0003	. <u>ה</u>	CMAYV	DMR	1	CITE MAY VALUE -DEDIVED
0041J	000020	1 0005	0001	λ	CGITDV	DMR	1	CONTROL SITE VALUE
00420			0001	7	KGATN	DMD	1 2	EDDOD * CAIN CONSTANT 16 DITE
00425	000040	0010	8882	<u>λ</u>	FDDA		2	16RTT FDDOD TFDM A
00430	0000000 0000000		0002	73. X	FDD	DMB	2	IGRIT TOTAL FORD TROM
aavaa	000030	0014	0002	a.	*	NAD	2	TODIT TOTAL BAROA TEAS
00440	<i> </i>	0016	0001	λ	CTD	DMD	1	STNE TRIANCLE RATIO CODE
00445	000000	0010	0001	л х	CUDE	DMD	1	SINE TRIANGLE RATIO CODE
00450	<i></i>		0001	л х	TNCT	DMD	2	TNTECONI CODDECTION TEDM 1601T
00455	0000000		0002	-3 - 7	INCI	CHO DMD	2	DECORAL CORRECTION TERM 10511
00400	000910		0002	7	INCP		2	DEODODUTIONAL SUM
00405	000920		0002	Ω λ		DMR	2	TOW SPEED CORRECTION TERM 1681
00470	00093C	0015	0002	ر م	INCO	DMR	2	IOW SPEED SIM
00475	0000040	0020	0002	Ω.	VI OOP	DMR	1	LOOPING COUNTER
00400	000950 000950	0022	0001	Δ	VECOP	RMR	1	VOLTAGE SIGN FLAG - (8BITS OF
aa19a	0000000 000078	0023	aaai	Δ	MODEE	RMB	1	EXECUTIVE MODE FLAG • "1"=CONTR
00490	0000000	0024	aaa1	Δ	TDIRE	RMB	1	INVERTER DIRECTION FLAG •"1"=F
00495 00500	000000	0025	ลัสสา	A	SLIPE	RMB	ī	ZERO SLIP FLAG :"0"=NORMAL :"]
00505	001000	aa27	aaa1	Δ	REGE	RMB	ī	REGEN. SLIP LIMIT FLAG. """=NO
aa51a	001000	0021	สัตส์เ	A	HOTE	RMB	1	THERMISTOR OVERTEMP FLAG :""
00515	00102B	0020	0001 0001	Δ	SHITE	RMB	ī	EMERGENCY SHUTDOWN DELAY FLAG
aa52a	001020	002A	ดดดา	A	TCOUNT	RMB	1	COUNTS INTERRUPTS BEFORE RETUR
00525	ØØ1048	002R	8881	Δ	COUNT	RMR	1	LOOP COINTER
00530	ØØ1058	aa2C	0001	Σ	TTME	RMR	1	DELAY COINTER
00535	adiach	0020	สตสา	Δ	MULT	RMB	ī	MULTPLICATION WORKSPACE
00540	00107P	ØØ2E	ØØØ2	A	DIVW	RMB	2	DIVIDER WORKSPACE
00545	00108B	0030	ดดดจ	Δ	TEMP	RMB	3	LOOK-UP TABLE WORKSPACE
00550	00100B	ดดวิจ	0000	À	CTEMP	RMB	2	CONTROL: WORKSPACE
00555	00110		5502	< 3	*	89:3 <i>14</i>	-	
00560	ØØ111B	0035	0001	Α	CPULSE	RMB	1	CONTROL: 2-PULSE VALUE
00565	ØØ112B	0036	0001	A	CSINE	RMB	1	CONTROL: SINE VALUE - 10.0V F.
ØØ57Ø	ØØ113B	0037	0001	A	CTRIA	RMB	ī	CONTROL: TRIANGLE VALUE - 10.0

—

.

PAGE	ØØ3	ACDRIV	7 **	**	AC	DRIVE .	- ENGINE	ERING PRO	DTOTYPE - VERSION 1.0
ØØ58Ø	ØØ115P	ØØØØ					PSCT		
00585	00116					**			
ØØ59Ø	ØØ117					**			
00595	00118					**	INITIALI	ZATION RC	DUTINE
00500	ØØ119					**			
00505	00120					**			
00510	ØØ121P	ØØØØ	7E	900F	Ρ	START	JMP	INIT	BRANCH AROUND CONSTANT STORAGE
00615	ØØ122					*			
00620	ØØ123					* C(ONSTANTS	STORAGE	LOCATION
ØØ625	00124					*			
00630	ØØ125P	0003		10	A		FCB	FILE	PROGRAM FILE NUMBER
00635	ØØ126P	0004		5C	Α	VHZM	FCB	92	.360 V/HZ MACHINE CONSTANT (37
ØØ64Ø	ØØ127P	0005		DC	A	KVHZ	FCB	220	255(.860)
00645	ØØ128P	0006		E6	Ą	KMOT	FCB	230	(1.56 V/HZ)/1.732
00650	ØØ129P	0007		E6	A	KREG	FCB	230	(1.56 V/HZ)/1.732
00655	ØØ13ØP	0008		Ø2	A	KLOW	FCB	2	2/("255") LOW SPEED GAIN CONST
00650	ØØ131P	0009		54	A	KFREQ	FCB	84	16(5.23)
00665	ØØ132P	000A		4C	A	KPOT	FCB	76	76/("255")
00570	00133			~ •	_	*			
00675	00134P	000B		64	A	1 POMAX	FCB	100	PROPORTIONAL SUM MAX. LIMIT <=
00580	001358	0000		90	A	I POM IN	FCB	-100	PROPORTIONAL SUM MIN. LIMIT >=
00085	001358	0000		18	A	DIRQ	FCB	91B	DISABLE INV LINE
00090	001378	OOOL		28	А	₩. ₩	ECB	90B	ENABLE INQ LINE
00090	00130					•			
00700	00139	aaar	05	<i>aa</i> 25	7	~ TNT (11)	r DC	#\$20	TNITUINITY & CUNCK BOINTED
מודדומוס	00140P	0005	0Ľ	0035	А	*	-D2	#40c	INITIALIZE STACK FOINTER
00710	00141					* D	דא דאדידי	-	I SFOURNCE
aa72a	00142					*		ablanito.	1 ODGORMCH
00725	00145 00144P	0012	7F	E401	Δ		CLR	PTAIAC	SELECT A-DDB
aa73a	ØØ145P	0012	75	E403	A		CLR	PTAIBC	SELECT B-DDB
00735	ØØ146P	0018	86	FF	A		LDAA	#SFF	
00740	ØØ147P	ØØIA	B7	E400	A		STAA	PTAIAD	CONFIGURE PAØ -PA7 AS OUTPUTS
00745	ØØ148P	ØØID	B7	E402	A		STAA	PIA1BD	CONFIGURE PBØ -PB7 AS OUTPUTS
00750	ØØ149P	0020	86	3E	A		LDAA	#80011111	Ø
00755	ØØ150P	0022	Β7	E4Ø1	A		STAA	PIAIAC	CONFIGURE CA1-IN; CA2-OUT (HIG
ØØ76Ø	ØØ151P	0025	86	3E	A		LDAA	#80011111	LØ
ØØ765	ØØ152P	ØØ27	Β7	E4Ø3	A		STAA	PIA1BC	CONFIGURE CB1-IN; CB2-OUT (HIG
ØØ77Ø	ØØ153P	ØØ2A	B6	E4Ø2	Α		LDAA	PIA1BD	CLEAR IRQ FLAG
ØØ775	ØØ154P	ØØ2D	B6	E4ØØ	A		LDAA	PIALAD	CLEAR IRQ FLAG
ØØ78Ø	00155					*			
ØØ785	00156					* PT	1 INITIA	LIZATION	SEQUENCE
00790	ØØ157				_	*			
00795	ØØ158P	ØØ3Ø	86	18	Ą		LDAA	#80001101	1 PULSE WIDTH COMPARISON MODE
00800	00159					* OUTPU	JT MASK,	IRO DISA	ABLE, X, X, X, 16BIT COUNT, INT
00805	00160	aa	N 7	D 4 1 0	•	* NOTE	: IRQ DI	SABLED ON	CONDICIDE TIMER #2
00810	001019	0032	87	6410	A		STAA	PIMICX	CONFIGURE TIMER #3
00815	00162P	0035	CE	FF9B	A		LDX	#SFF9B	FULL SCALE - 100 US
00820	001035	0030	06	6410 ao	A		STA	PIMSEC 4900000	INITIALIZE COUNTER VALUE
00023 00023	001045	סכשמ	00	63	А	+ 00000	LUAA		DIED Y Y Y SEDIM COMMENN
00030	00100	ממפח	B 7	F/11	λ	- OUTPO	оп анок, Стал	DTMOCS	CONFIGURE TIMER #2
MARAA	001670	0020	86	80 80	אי		LDVV	191011001	Ø SINGLE SHOT MODE
00000	001075	0090	00	54	a	* <u>()</u>	IT ENABI	ED. TRO P	TSARLED X X X IGRTT COUNT
00850	001690	0012	87	E410	Δ	JUIP	STAA	PTM1CX	CONFIGURE TIMER #1
00855	00170P	0045	ČE.	ØØRC	A		LDX	#\$ØØ3C	MIN. PULSE WIDTH - 60 US
00860	ØØ171P	0048	FF	E412	A		STX	PTMILC	INITIALIZE COUNTER VALUE
ØØ865	00172P	ØØ4B	86	Ø2	Ā		LDAA	#\$Ø2	SETUP TO WRITE TO CR #3
			-						

AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 PAGE ØØ4 ACDRIV *** PTM 2CS ØØ87Ø ØØ173P ØØ4D B7 E411 STAA A CHECK FOR POSSIBLE WATCHDOG RESET 00875 00174 + ØØ88Ø ØØ175P ØØ5Ø 86 LDAA #\$ØB PORT B MUX. ADDRESS - 17 B А ØØ885 ØØ176P ØØ52 BD JSR INPUT Ø473 Ρ ØØ89Ø ØØ177P ØØ55 C5 Ø1 BITB #\$Ø1 CHECK MAIN ENABLE BIT Α 00895 00178P 0057 26 0F 0068 BNE INIT1 NORMAL POWER-UP RESET SET-UP TO CLEAR IRQ FLAG PTM 2CS 00900 00179P 0059 F6 E411 LDAB Α ØØ9Ø5 ØØ18ØP ØØ5C FE E416 LDX PTM 3LC RESET IRO FLAG Ą ØØ91Ø ØØ181P ØØ5F B6 **RECONFIGURE TIMER #3** ØØØE Ρ LDAA EIRO ØØ915 ØØ182P ØØ62 B7 E41Ø А STAA PTM1CX ENABLE IRQ ØØ920 ØØ183P ØØ65 7E ØØEØ JMP MODE **RE-ENTER EXECUTIVE VIA MODE** Ρ ØØ925 ØØ184 MISC. INITIALIZATION 00930 00185 00935 00186 00940 00187P 0058 CE 0000 A INIT1 LDX #Ø INITIALIZE POINTER 00945 00188P 006B C6 80 LDAB #128 SET BYTES TO BE CLEARED A ØØ95Ø ØØ189P ØØ6D 6F aa A ZERO CLR CLEAR BYTE Ø,X ØØ955 ØØ19ØP ØØ6F Ø8 INX INCREMENT POINTER 00960 00191P 0070 5A DECB DECREASE COUNT 00965 00192P 0071 26 FA 006D BNE ZERO NEXT LOCATION 00970 00193 INITIALIZE A/D CONVERTER #\$Ø 00975 00194P 0073 86 00 LDAA A 00980 00195P 0075 BD 049B P JSR AIN8 00985 00196 TURN ON PANEL LITES AND WAIT 500MS 00990 00197 00995 00198 Ø1000 00199P 0078 86 81 #\$81 CODE TO ENABLE DOAØ LDAA A 01005 00200P 007A BD 0433 P JSR DOUTA TURN ON "EMERGENCY SHUTDOWN" 01010 00201P 007D 86 78 #\$78 A LDAA CODE TO ENABLE DOB3-DOB6 Ø1Ø15 ØØ2Ø2P ØØ7F BD Ø438 P JSR DOUTB TURN ON "LOW BAT", "OVERTEMP"," Ø1020 Ø0203P Ø082 86 ØA Ą LDAA #1Ø Ø1025 Ø0204P Ø084 97 2C В STAA TIME SET DELAY FOR 10 X 50MS 01030 00205P 0086 BD 04C4 P JSR WAIT 500MS - SERVICE WATCHDOG DELAY 01035 00206 01040 00207 PRESET DIGITAL OUTPUTS 01045 00208 CODE TO DISABLE "A" OUTPUTS Ø1050 Ø0209P Ø089 86 7F #\$7F LDAA A TURN ALL DRIVERS OFF DOAØ-DOA6 Ø1055 Ø0210P Ø08B BD Ø433 P JSR. DOUTA Ø1060 Ø0211P Ø08E 86 Ø8 LDAA #\$Ø8 CODE FOR STR=81 & REMAINING "B Α Ø1Ø65 ØØ212P ØØ9Ø 97 ØA В STAA DOB SAVE PRE-SET STATE Ø1070 Ø0213P Ø092 97 16 В STAA STR SAVE SINE-TRIANGLE RATIO Ø1Ø75 ØØ214P ØØ94 BD Ø438 JSR SET DRIVERS DOBØ-DOB6 Ρ DOUTB 01080 00215 ZERO VOLTAGE & INITIALIZE ENERGY CONTROL 01085 00216P 0097 BD 04F1 P JSR. ZVOLT 01090 00217 RESET CURRENT LIMIT INDICATOR 01095 00218P 009A C6 0C LDAB #\$ØC A Ø11ØØ ØØ219P ØØ9C BD Ø43D JSR. DEVSEL P 01105 00220 RUN SYSTEM SAFETY CHECK Ø111Ø ØØ221P ØØ9F BD Ø376 P JSR. SAFETY RING COMMUTATION CIRCUIT 01115 00222 Ø1120 ØØ223P ØØA2 BD Ø4DA Ρ JSR RCOM #\$10 COMM SELECT CODE Ø1125 ØØ224P ØØA5 86 1Ø A LDAA Ø1130 Ø0225P Ø0A7 BD Ø433 Ρ **JSR** DOUTA DISABLE COMM'S SERVICE WATCH DOG TIMER Ø1135 ØØ226 Ø114Ø ØØ227P ØØAA BD Ø496 Ρ JSR WDOG 01145 00228 ENABLE IRQ 01150 00229P 00AD F6 E411 LDAB PTM 2C S SET-UP TO CLEAR IRO FLAG A Ø1155 ØØ23ØP ØØBØ FE E416 LDX PTM 3LC RESET IRQ FLAG Ą

PAGEØØ5ACDRIV ***ACDRIVE - ENGINEERINGPROTOTYPE - VERSION 1.0Ø1160ØØ231PØØB3B6ØØØEPLDAAEIRQRECONFIGURETIMER #3Ø1165ØØ232PØØB6B7E410ASTAAPTM1CXENABLEIRQØ1170ØØ233*ENTEREXECUTIVEROUTINEØ1175ØØ234PØØB97EØØBCPJMPEXECA

•

PAGE	006	ACDRIN	7 **	** AC	DRIVE	- ENGINE	SERING	PROTOTYPE - VERSION 1.0
Ø1185	00236				**			
01190	00237				**]	EXECUTIV	VE ROUT	INE
Ø1195	00238				**			
01200	00239				*			
01205	00240				* 1	EXECUTIV	VE "A"	ROUTINE - CONTROLLER STANDBY STAT
a1210	00210				*	V	LTAGE	CONTROL DISABLED (MODEF=0)
01215	00242				*			
01220	ØØ243P	ØØBC	7F	ØØ24 B	EXECA	CLR	MODEF	FLAG STANDBY MODE
01225	ØØ244P	ØØBF	75	0025 B		CLR	TDIRE	RESET INVERTER DIRECTION FLAG
01230	ØØ245P		75	002A B		CLR	ICOUNT	RESET INTERRUPT COUNTER
01235	00246F	00C5	BD	04F1 P		JSR	ZVOLT	SET VOLTAGE CONTROLS TO FOR.MI
01240	ØØ247P	09008	85	26 A		LDAA	#\$25	FWD. REV. MAINS - SELECT CODE
01245	ØØ248P	ØØCA	BD	Ø433 P		JSR	DOUTA	DISABLE MAINS, FWD, REV
Ø1250	00249				* W	AIT 150	MS THE	N DISABLE COMM'S - WAIT IF DATA N
Ø1255	ØØ250P	ØØCD	вD	Ø376 P	EXECA1	JSR	SAFETY	RUN SAFETY CHECK
01260	ØØ251P	ØØDØ	86	Ø3 A		LDAA	#\$Ø3	
01265	ØØ252P	00D2	97	2C B		STAA	TIME	SET DELAY FOR 3 X 50MS
01270	ØØ253P	ØØD4	BD	Ø4C4 P		JSR	DELAY	
Ø1275	ØØ254P	ØØD7	86	10 A		LDAA	#\$10	COMM - SELECT CODE
Ø128Ø	ØØ255P	0009	ВD	Ø433 P		JSR	DOUTA	DISABLE COMM'S
Ø1285	ØØ255P	ØØDC	96	Ø6 B		LDAA	FREQ	CHECK TIMER READING
Ø129Ø	ØØ257P	ØØDE	27	ED ØØCD		BEO	EXECA1	DATA NOT VALID WAIT
Ø1295	ØØ258				*	-		
01300	00259				* E2	XECUTIVE	E - MOD	E SELECTION SEQUENCE
01305	ØØ26Ø				*			
Ø131Ø	ØØ261P	ØØEØ	96	Ø3 B	MODE	LDAA	SLIPD	READ DIRECTION OF TORQUE REQUE
Ø1315	ØØ262P	ØØE2	27	06 00EA		BEQ	MODE 1	TORQUE REQUEST NEGATIVE
Ø132Ø	ØØ263P	ØØE4	D5	Ø4 B		LDAB	SLIPM	READ MAGNITUDE VALUE
Ø1325	ØØ264P	ØØE6	C1	Ø5 A		CMPB	#\$Ø5	DOUBLE CHECK FOR VALID REQUEST
Ø133Ø	ØØ265P	ØØE 8	24	ØA ØØF4		BCC	MODE 2	VALID REQUEST
Ø1335	ØØ266P	ØØEA	96	ØB B	MODE 1	LDAA	PER	READ INVERTER PERIOD
Ø134Ø	ØØ267P	ØØEC	81	C3 A		CMPA	#\$C3	TEST FOR 2.5 H7
Ø1345	ØØ268P	ØØEE	22	CC ØØBC		BHI	EXECA	< 2.5 HZ; RETURN TO STANDBY MO
Ø135Ø	ØØ269P	ØØFØ	D6	24 B		LDAB	MODEF	CHECK PREVIOUS MODE
Ø1355	ØØ27ØP	ØØF2	27	C8 ØØBC		BEQ	EXECA	IF STANBY MODE; STAY THERE
01350	ØØ271P	00F4	96	Ø8 B	MODE 2	LDAA	DIA	READ DIGITAL INPUT "A" PORT
Ø1365	ØØ272P	ØØF6	85	10 A		BITA	#S1Ø	CHECK FMIN BIT
Ø137Ø	ØØ273P	ØØF8	26	20 011A		BNE	MODE 4	CIRCUIT ACTIVE ; FMOT < FMIN
01375	002749	ØØFA	85	08 A		BITA	#508	CHECK TACH BIT
01380	00275P	00FC	27	0/0105		8EQ Req	MODES	MOTOR - "REV"
N1385	002768	0055		0025 B		TST	IDIRE	TEST INVERTER DIRECTION
01390	002778	0101	25	1/ 011A		BGT	MODE 4	INV - "FWD"; MOTOR - "FWD"
01395 al 10a	002/08	0103 0105	20	05 0104	MODES	BRA		SIANDSI MUDE MECM INVERMER DIRECTION
01400 a) 405	002/98		70 20			15T DMT	MODRA	TEST INVERIER DIRECTION
01405	002008	0100	28	IN VIIA	+ UED			INV - "REV"; MOTOR - "REV"
01410	88383B	a103	96	27 0		TDAA		CHECK COUNTED FOR DEFUTOIS FNT
Ø1415	002020		26		MODESK	BNF	MODESE	DREVIOUS ENTRY
Ø1420	002031 00284P	ØIØE	70	00 01 13			TCOINT	PRESET COINTER TO 1
Ø143Ø	ØØ285P	0111	20			BRA	MODE 5	RE-ENTER CONTROL MODE
Ø1435	ØØ286P	0113	81	04 A	MODE 3B	CMPA	#\$4	WAIT FOR TWO $(4/2)$ INTERRUPTS
01440	ØØ287P	Ø115	25	Ø6 Ø11D		BCS	MODE 5	RE-ENTER CONTROL MODE
Ø1445	ØØ288P	Ø117	7E	ØØBC P		JMP	EXECA	ENTER STANDBY MODE
Ø145Ø	ØØ289P	Ø11A	7F	002A B	MODE 4	CLR	ICOUNT	RESET COUNTER
Ø1455	ØØ29ØP	Ø11D	Øl		MODE 5	NOP		ENTER CONTROL MODE
Ø146Ø	00291				*			
Ø1465	00292				* E	XECUTIVE	E "B" R	OUTINE - VOLTAGE CONTROL ENABLED
01470	ØØ293				*	Δν		
						A-V	raye /	

PAGE	007	ACDRIV	7 **	** AC	DRIVE -	- ENGINE	EERING PRO	OTOTYPE - VERSION 1.0
Ø1475 Ø1480	ØØ294P	Ø11E Ø12Ø	96 26	24 B ØB Ø12D	EXECB	LDAA	MODEF	CHECK PREVIOUS OPERATING MODE
Ø1485 Ø1490	00295P	Ø122 Ø122	BD 86	Ø4DA P		JSR	RC OM #SAØ	ENABLE & RING COMMS MAIN ENABLE CODE
Ø1495 Ø15ØØ	00293P	Ø127	BD	Ø433 P Ø568 P		JSR	DOUTA	ENABLE MAINS SET INVERTED DIRECTION & ENABL
Ø1500 Ø1505	00299F 00300P	012A 012D	7F	0026 B	EXECBI	CLR	SLIPF #\$Ø1	RESET SLIP FLAG
Ø1515 Ø1515	00302P	Ø130 Ø132	95 95	01 A 08 B				READ CONSOLE POSITION
Ø1525 Ø1525	00304P	Ø134 Ø136	26	ØA Ø142		BNE	EXECB2	CIRCUIT ACTIVE ; FMOT < FMIN CHECK "DEV" BIT 2 . "FWD" BIT
Ø1535 Ø1535	00305P	Ø13A Ø13A	9B	25 B		ADDA	HOIRF	"REV" $\emptyset 4+(-1)$ OR "FWD" $\emptyset 2+(1)$ ONLY VALLE RESULT =3
Ø1540 Ø1545	00307P 00308P	Ø13C	01 27	Ø2 Ø142		BEQ	*+4 CLIDE	INVERTER CONFIGURATION & CONSO
Ø1550 Ø1555	00309P 00310P	Ø140 Ø142	יט 7ס	20 B 24 B	EXECB2	STAB	MODEF	SET MODE FLAG FOR CONTROL
Ø1565 Ø1565	00311P 00312	0144	80	0495 P	* <u>R</u> I	JSR UN SYSTE	M SAFETY	CHECK - AND RETURN TO MODE SEL
01570 01575	00313P 00314P	0147 014A	вD 7E	0376 P 00E0 P		JSR JMP	MODE	

Ø1585	ØØ316					**			
Ø159Ø	00317					**	EMERGEN	CY SHUTDO	WN
Ø1595	00318					**			
01600	ØØ319P	Ø14D	86	91	A	ESHUTD	LDAA	#\$81	"EMERGENCY SHUTDOWN" LED CODE
Ø1605	ØØ320P	Ø14F	BD	Ø433	Ð		JSR	DOUTA	TURN LED ON
Ø161Ø	ØØ321					* *			
Ø1615	00322					** 1	NORMAL	SHUTDOWN	- DISABLE IRQ
Ø162Ø	ØØ323					**			
Ø1625	ØØ324P	Ø152	В6	000D	Ρ	SHUTD	LDAA	DIRQ	RECONFIGURE TIMER #3
Ø163Ø	ØØ325P	Ø155	Β7	E41Ø	Α		STAA	PTM1CX	DISABLE IRQ
Ø1635	ØØ326P	Ø158	96	ØA	В		LDAA	DOB	
Ø164Ø	ØØ327P	Ø15A	ВD	Ø438	Б		JSR	DOUTB	OUTPUT TO REQUIRED LED'S
Ø1645	ØØ328P	Ø15D	86	20	Ą		LDAA	#\$2Ø	MAIN'S SELECT CODE
Ø1650	ØØ329P	Ø15F	BD	Ø433	Ρ		JSR	DOUTA	DISABLE MAINS
Ø1655	ØØ33ØP	Ø162	ВD	Ø4DA	Ρ		JSR	RC OM	FORCE COMMUTATE MAINS DEVICES
Ø165Ø	ØØ331P	0165	86	10	Α		LDAA	#\$1Ø	COMM'S SELECT CODE
Ø1655	ØØ332P	Ø167	ВD	Ø433	Ρ		JSR	DOUTA	DISABLE COMM'S
Ø167Ø	ØØ333P	Ø16A	ВD	Ø4F1	Ρ		JSR	ZVOLT	ZERO VOLTAGE CONTROLS
Ø1675	ØØ334P	Ø16D	BD	Ø496	Ρ	SHUTD1	JSR	WDOG	SERVICE WATCHDOG TIMER
01680	ØØ335P	Ø17Ø	20	FB Ø16	5D		BRA	SHUTD1	LOOP FOREVER

PAGE	ØØ8	ACDRI	V *1	**	AC	DRIVE	- ENGINE	ERING PRO	OTOTYPE - VERSION 1.0
Ø169Ø Ø1695 Ø17ØØ	ØØ337 ØØ338 ØØ339					** **	INTERRUI	T SERVICI	E ROUTINE
01705	00340P	Ø172	в6	ØØØD	Р	TNT	LDAA	DIRO	DISABLE TRO CODE
01710	ØØ341P	Ø175	B7	E41Ø	Ā		STAA	PTMICX	DISABLE IRO
01715	ØØ342P	Ø178	FE	E411	Α		LDX	PTM 2CS	READ STATUS
Ø1720	ØØ343P	Ø17B	FE	E416	Α		LDX	PTM 3LC	READ TIMER AND CLEAR IRO FLAG
Ø1725	ØØ344P	Ø17E	DF	Ø5	В		STX	FREQ	SAVE RAW VALUE
Ø173Ø	ØØ345P	Ø18Ø	78	ØØ2A	В		ASL	ICOUNT	ADVANCE INTERRUPT COUNTER (IX2
01735	ØØ345P	Ø183	86	Ø5	Ą		LDAA	#VHZ.	V/HZ MUX ADDRESS
Ø174Ø	ØØ347P	Ø185	ΒD	Ø49B	Ρ		JSR	AIN8	READ LINE TO LINE VOLT/HZ SIGN
Ø1745	ØØ348P	Ø188	D7	Ø2	В		STAB	VHZ	SAVE RAW VALUE
Ø175Ø	ØØ349P	Ø18A	86	Ø1	Ą		LDAA	#SLIPM.	SLIP MAGNITUDE MUX. ADDRESS
Ø1755	ØØ35ØP	Ø18C	BD	Ø49B	Ρ		JSR	AIN8	READ ACCELERATOR/BRAKE POSITIC
Ø176Ø	ØØ351P	Ø18F	D7	Ø4	В		STAB	SLIPM	SAVE RAW VALUE
Ø1765	ØØ352P	Ø191	85	ØA	A			#SØA	DIGITAL INPUT SELECT CODE
01770	00353P	0193	BD	04/3	۲ •		JSR		READ SLIP DIRECTION
01//5	00354P	0195		81 a 2	A				MASK OFF SLIP DIRECTION BIT
01780	003558	N198	U /	05	D	* ~~	0140 10117 3 mp	CVCIE DEI	
01700	003555	Ø1 93	96	ØG	R	רייעד כא	LDAA	FREO	RAW SMSR
01705	003575	aloc	D6	Ø0 Ø7	B	11 4 1 1	LDAB	FREO+1	RAW SLSB
01/95	003500	0100	חפ	06D1	D		JSR	COMIS	FORM JEBTT 2'S COMPLEMENT
Ø1 80 5	00359F	ØIAI	97	ØC	B		STAA	PER+1	SAVE PERIOD 8MSB
01810	00361P	0123	D7	ØD	B		STAB	PER+2	SAVE PERIOD 8LSB
Ø1815	ØØ362P	Ø1A5	2A	Ø1 Ø1)	A 8		BPL	*+3	
Ø1820	ØØ353P	Ø1A7	4C				INCA		ROUND 8MSB
Ø1825	ØØ354P	Ø1A8	25	ØA Ø11	В4		BCS	INTIA	OVERFLOW
Ø183Ø	ØØ365P	Ølaa	97	ØВ	В		STAA	PER	SAVE ROUNDED 8MSB
Ø1835	ØØ366P	Ølac	81	FF	A		CMPA	#SFF	INVALID DATA (FREQ <= 2HZ)
Ø184Ø	ØØ367P	Ølae	27	Ø4 Ø1!	B 4		BEQ	INTIA	RETURN
Ø1845	ØØ368				_	* CH	ECK EXEC	UTIVE OPE	SRATING MODE
Ø185Ø	ØØ369P	Ø1BØ	95	24	В		LDAA	MODEF	READ MODE
Ø1855	ØØ370P	Ø182	26	03 01	87		BNE	*+5	CONTROL MODE
Ø186Ø	ØØ371P	Ø1B4	7E	Ø368	Ą	INT1A	JMP	INTE	STANDBY MODE
Ø1865	00372	a1 - 7		<i>ac</i> n n	D	* DE.	TERMINE	SINE TRIA	ANGLE RATIO AND UPDATE
01870	00373P	0187	BD	17	P			SINIK	CUECK DAMIO CUANCE PLAC
010/5	003742	Ø18A	27	17 010 0110	~7		BEO	51RC TNT2	NO CHANGE CONTINUE
01995	003736	ØIBE	<u>a</u> 6	01 01 V	R		LDAA	DOB	READ CHERENT STATUS OF "B" DOE
Ø1890	00370E 00377P	0100	84	70	Ā		ANDA	4\$70	RETAIN DOB4-DOB6
a1895	ØØ378P	Ø1C2	94	16	В		ORAA	STR	INSERT NEW RATIO VALUE
01900	ØØ379P	Ø1C4	BD	Ø438	P		JSR	DOUTB	UPDATE PORT WITH NEW RATIO VAL
01905	00380					* UP	DATE SLI	P MAXTMUN	V
Ø1910	ØØ381P	Ø1C7	BD	Ø 5 85	P	INT2	JSR	SMAX	
Ø1915	ØØ382P	Ølca	95	ØE	В		LDAA	SMAXV	READ SLIP MAX. VALUE
Ø192Ø	ØØ383P	ØICC	91	Ø4	В		СМРА	SLTPM	COMPARE REQUESTED VALUE TO LIM
Ø1925	ØØ384P	ØICE	25	02 01	D2		BCS	*+4	USE MAX. VALUE
01930	00385P	Ø1DØ	96	94 97	В			SLIPM	USE REQUESTED VALUE
01935	00385P	0102	97	ØF	в		STAA	CSLIPV	SAVE IN CONTROL VALUE
01945	ØØ388					*			
01950	00389					* 1	ERROR CA	LCULATION	15
01955	00390					*	ALL	CALCULATI	IONS 8BIT MAGNITUDE
Ø196Ø	ØØ391					*	SIGN	I INFORMA	FION IN CORRESPONDING UPPER BYT
Ø1965	ØØ392					*		ERROR =	VHZM - VHZ + KMOT (FSLIP/FINV)
Ø197Ø	00393					*	OR	ERROR =	VHZM - VHZ - KREG (FSLIP/FINV)
Ø1975	ØØ394					*	DEPE	NDING UPC	ON SIGN OF TORQUE REQUEST (SLIP
							A-V	Page 9	

PAGE	ØØ9	ACDRIV	7 **	** A	C	DRIVE -	- ENGINE	ERING PR	OTOTYPE - VERSION 1.0
Ø198Ø	ØØ395					*	FIN	/ LIMITED	TO 25HZ MAXIMUM FOR CALCULATIO
Ø1985	00395					*	RES	SULT: ERR	=SIGN BIT ; ERR+1 = MAGNITUDE
Ø199Ø	00397					*			•
Ø1995	ØØ398					* DET	TERMINE	NO LOAD	ERROR TERM "A"
02000	ØØ399P	Ø1D4	95	Ø2	в	CTRL	LDAA	VHZ	READ PRESENT V/HZ SIGNAL
02005	00400P	ØID6	F6	0005	P		LDAB	KVH7	SCALE FACTOR
a2a1a	00401P	Ø109	BD	0687	P		JSR	MP8	SCALE V/HZ (8MSB -"A" REG)
02015	ØØ4Ø2P	ØIDC	2A	Ø1 Ø1D	F		BPL	*+3	
a2a2a	ØØ4Ø3P	ØIDE	4C				INCA		ROUND 8MSB
02025	00404P	ØIDF	97	34	в		STAA	CTEMP+1	SAVE MAGNITUDE (VHZ * KVHZ)
02030	ØØ4Ø5P	ØIEI	7F	0033	в		CLR	CTEMP	SET POSITIVE SIGN
02035	ØØ4Ø6P	Ø1E4	F6	0004	Ρ		LDAB	VHZM	READ V/HZ MACHINE CONSTANT
02040	ØØ4Ø7P	Ø1E7	4F				CLRA		SET POSITIVE SIGN
Ø2Ø45	00408P	Øle8	DØ	34	В		SUBB	CTEMP+1	
02050	ØØ409P	ØIEA	92	33	в		SBCA	CTEMP	VHZM - (VHZ * KVHZ)
02055	ØØ410P	ØIEC	D7	13	В		STAB	ERRA+1	SAVE MAGNITUDE OF ERROR TERM "
Ø2Ø6Ø	ØØ411P	Ølee	97	12	В		STAA	ERRA	SAVE SIGN ERROR TERM "A"
02065	00412					* DE1	TERMINE	LOAD DEP	ENDENT ERROR TERM "B"
Ø2070	ØØ413P	ØlfØ	96	ØВ	В		LDAA	PER	
02075	ØØ414P	Ø1F2	81	14	Α		CMPA	#\$1 4	CHECK FOR 25HZ
02080	ØØ415P	Ø1F4	24	Ø2 Ø1F	8		BCC	*+4	IF FREQ < 25HZ , CONTINUE
Ø2Ø85	ØØ416P	Ø1F6	86	14	Α		LDAA	# \$14	SET FREQ TO 25H7 MAX.
02090	ØØ417P	Ø1F8	D6	ØF	в		LDAB	CSLIPV	CONTROL SLIP VALUE
Ø2Ø95	ØØ418P	Ølfa	ΒD	Ø687	P		JSR	MP8	CSLTPV*PER
02100	ØØ419P	Ølfd	2A	Ø1 Ø20	90		BPL	*+3	
Ø21Ø5	ØØ420P	Ølff	4C				INCA		ROUND 8MSB
Ø211Ø	ØØ421P	0200	F6	ØØØ9	P		LDAB	KFREQ	SCALE TO FREQ. RATIO WEIGHTING
Ø2115	ØØ422P	• Ø2Ø3	BD	Ø5A6	P		JSR	SCALE	SCALE : CSLIPV*PER* KFREQ = FS
Ø212Ø	ØØ423P	0205	4D		_		TSTA	.	TEST FOR MAGNITUDE OVERFLOW
Ø2125	ØØ424P	0207	27	Ø2 Ø2Ø	IB		BEQ	*+4	NO OVERFLOW - CONTINUE
02130	ØØ425P	0209	Ch	ff ad	A		LDAB	T SE E	SET MAX VALUE
Ø2135	00426P	020B	95	03	в		LDAA	SLIPD	
02140	004279	0200	2/	05 021	.4 		E E Q	VMOT	TORQUE REQUEST NEGATIVE
02145	004200	2020	ວດ	00000 33 333	7		BDAA	*+5	CONTINUE
02130	004275	0212	20	03 021	. / 	CTPT 1	גאמז	KREG	PEGENERATION CAIN CONSTANT
02155	004305	0214	DU D	0597	P	GINDI	JSR	MP8	EBRB = (FSLIP/FINV) * KMOT OR KR
02100	00431P	021) 021A	2A	Ø1 Ø21	'n		BPL	*+3	
a217a	004320	0210	Δ <u></u>				INCA		ROUND 8MSB
a2175	00430L	0210	16				TAB		MAGNITUDE IN B-REG.
a2180	00434C	021E	4F				CLRA		SET POSITIVE SIGN
Ø2185	ØØ436P	Ø21F	C1	8Ø	Α		CMPB	#\$80	(KVHZ-VHZM) (.850360) V/HZ
Ø219Ø	ØØ437P	Ø221	25	02 022	25		BCS	CTRLIA	OK, CONTINUE
Ø2195	ØØ438P	Ø223	C 6	70	А		LDAB	#\$70	(KVHZ-VHZM-16) SET MAX VALUE W
02200	ØØ439P	Ø225	7D	0003	в	CTRLIA	TST	SLIPD	
Ø22Ø5	00440P	Ø228	26	03 022	D		BNE	CTRL2	
Ø221Ø	ØØ441P	Ø22A	ВD	Ø6D1	Ð		JSR	COM16	FORM 16BIT 2'S COMPLEMENT
Ø2215	ØØ442					* CAI	LCULATE	TOTAL ER	ROR TERM: (ERRA+ERRB)=ERR
Ø222Ø	ØØ443P	Ø22D	DB	13	В	CTRL2	ADDB	ERRA+1	
Ø2225	ØØ444P	Ø22F	99	12	B		ADCA	ERRA	ADD A & B ERROR TERMS
Ø223Ø	ØØ445P	Ø231	ВD	Ø66F	Ρ		JSR	TRUNC	TRUNCATE 16BITS TØ 8BITS + SIG
Ø2235	ØØ446P	0234	97	14	В		STAA	ERR	SAVE SIGN
02240	ØØ447P	0235	D7	15	В		STAB	ERR+1	SAVE TOTAL SBIT ERROR (ABSOLU
はつうたの	aa110					*			
02230 00055	00447					* 0.076	RCURREN	T CORREC	TION SEQUENCE
02255	00451					*	PROCEDI	JRE FOR U	PDATED OF MODULATION INDEX
02265	ØØ452					*	WHEN AS	SYNCHRONO	US OVERCURRENT HAS BEEN ACTIVAT
							A-V	Page 10	

PAGE	Ø1Ø 8	ACDRIV	7 **	** A(С	DRIVE -	- ENGINE	ERING PRO	OTOTYPE - VERSION 1.0
02270	ØØ453					*			
Ø2275	ØØ454P	Ø238	86	ØA i	A	INTV	LDAA	#\$ØA	DEVICE SELECT CODE
Ø228Ø	ØØ455P	Ø23A	BD	Ø473	P		JSR	INPUT	
Ø2285	ØØ456P	Ø23D	C 5	80	A		BITB	#\$8Ø	TEST OVERCURRENT INPUT
Ø229Ø	ØØ457P	Ø23F	27	10 025.	1		BEQ	INTVl	NOT IN CURRENT LIMIT - CONTINU
02295	ØØ458P	Ø241	C6	ØC	A		LDAB	#\$ØC	CURRENT LIMIT DEVICE SELECT CO
02300	ØØ459P	Ø243	ΒD	Ø43D	Ρ		JSR	DEVSEL	RESET CURRENT LIMIT INDICATOR
02305	ØØ460P	Ø245	86	Ø1)	A		LDAA	#\$Ø1	CORRECTION MAGNITUDE
Ø231Ø	ØØ461P	Ø248	97	22	в		STAA	VLOOP	SET MODULATION INDEX UPDATE
Ø2315	ØØ462P	Ø24A	86	FF	A		LDAA	#SFF	
Ø232Ø	ØØ463P	Ø24C	97	23	В		STAA	VSIGNF	SET SIGN FOR DECREASE
Ø2325	ØØ464P	Ø24E	7E	Ø344 I	Ρ		JMP	INTV2	SKIP NORMAL CORRECTION SEQUENC
Ø2335	00465					*			
02340	00457					* C(ONTROL S	SEQUENCE	
Ø2345	00468					*	INTER	GRAL TERM	CALCULATION : ERR * GAIN/200
Ø235Ø	00469					*	TABLE	LOOK-UP U	USED TO DETERMINE MODULATION IN
Ø2355	00470					*.	CORREC	TION FACT	IOR
02360	ØØ471					*	RESULT	T: INCI =	SIGN OF CORRECTION
Ø2365	00472					*		INCI+1	= MAGNITUDE OF CORRECTION (IN
Ø237Ø	00473					*			
Ø2375	ØØ474P	Ø251	ΒD	Ø621	Ρ	INTVI	JSR	GAIN	DETERMINE CORRECT GAIN A-REG.
02380	ØØ475P	Ø254	C 5	64	A		LDAB	#100	
02385	ØØ476P	Ø256	D7	2E 1	В		STAB	DIVW	SET DIVISOR FOR 100
Ø239Ø	ØØ477P	Ø258	D5	15 1	В		LDAB	ERR+1	
Ø2395	ØØ478P	Ø25A	BD	Ø687 1	Ρ		JSR	MP8	(ERR+1) *GAIN
02400	ØØ479P	Ø25D	44				LSRA		
02405	ØØ480P	Ø25E	56				RORB		PREDIVIDE BY 2; (ERR+1)*GAIN/2
02410	ØØ481P	Ø25F	97	10	B		STAA	KGAIN	SAVE FOR PROPORTIONAL CALCULAT
Ø2415	ØØ482P	Ø261	D7	11 1	В		STAB	KGAIN+1	
02420	ØØ483P	Ø263	ВD	Ø6D8	Ρ		JSR	DIV	(ERR+1) *GAIN/200
Ø2425	ØØ484P	Ø266	17				TBA		
Ø243Ø	ØØ485P	Ø267	CE	0744	Ρ		LDX	#TB LC OR	IST TABLE LOCATION
Ø2435	ØØ486P	Ø26A	BD	Ø637 I	P		JSR	FUNC	CORRECTION LOOK-UP
02440	ØØ487P	Ø26D	17				TBA		SAVE CORRECTION IN A-REG.
02445	ØØ488P	Ø26E	D6	14 1	В		LDAB	ERR	
02450	ØØ489P	0270	D7	18 1	B		STAB	INCI	SAVE CORRECTION SIGN
Ø2455	ØØ490P	Ø272	2A	06 027	Α		BPL	INTVIA	
02460	ØØ491P	Ø274	40				NEGA		FORM 2'S COMPLEMENT
Ø2465	ØØ492P	Ø275	26	Ø3 Ø27	A		BNE	INTVIA	OK, CONTINUE
02470	ØØ493P	Ø277	7F	ØØ18 1	В		CLR	INCI	CORRECTION FACTOR=0, ZERO SIGN
02475	00494P	Ø27A	97	19 1	B	INTVIA	STAA	INCI+1	SAVE CORRECTION FACTOR
Ø2485	ØØ496					*			
02490	ØØ 49 7					* CI	HECK FOR	R VOLTAGE	CONTROL SATURATION
Ø2495	ØØ498					*	IF SAT	TURATED ZI	ERO PROPORTIONAL TERM
Ø25ØØ	ØØ 499					*			
02505	ØØ5ØØP	Ø27C	96	36 1	В		LDAA	CSINE	SINE AMPLITUDE
02510	ØØ501P	Ø27E	81	ØD	A		СМРА	#\$ØD	CHECK FOR MINIMUN LIMIT
Ø2515	ØØ5Ø2P	0280	23	06 028	8		RLS	CTLPI	AT LIMIT
02520	00503P	0282	D6	37 1	B		LDAB	CTRIA	TRIANGLE AMPLITUDE
Ø2525	ØØ5Ø4P	Ø284	C1	00	4 -		CMPB	#\$00	CHECK FOR MAX. LIMIT
Ø253Ø	ØØ5Ø5P	Ø286	22	05 028	D		BHI	CTLP2	OK, CONTINUE
02535	ØØ5Ø6P	0288	5F			CTLP1	CLRB		
02540	00507P	0289	4F		_			CMT DO	ZERO PROPORTIONAL TERM
02545	00208b	028A	/E	0264	۲		JWR	CTP8	SALP PROPORTIONAL CONTROL
a>===	00510					*			

Ø2555 ØØ51Ø

.

PAGE	Ø11	ACDRI	v *:	* *	AC	DRIVE	- ENGINI	EERING PRO	OTOTYPE - VERSION 1.0
02550	ØØ511					* C(ONTROL S	BEQUENCE	
02565	00512					*	PROPOR	TTONAL TI	ERM CALCULATIONS .
02570	00512					*	X = EI	RR * GAIN	- INCPO
02575	00510					*	TNCP	TRUNCAT	TON [X]
a259a	00515					*	TNCPO	= TNCPO -	+ INCP
a2500	00515					*	RESI	T. TNCP :	STON OF CORRECTION OF MODULAT
02000 00500	00510					*	NB001	TNCP+	= MACNITUDE OF CORDECTION (IN)
02590	00517					*	TOTA	SUM SAVE	ED AT INCOME THOOLIGHT (IN
N2333	00510					*	10151	5 004 DAV	TO HI INCLO & INCLOTI
02000 00605	00519	190 B	86	a7	λ	CTLD2	5.03.3	#\$7	2^7
02000 00610	005208	0200 00200	00	25	- n - R		ር ጥል እ		DEFERT DIVISOD FOD 108
02010	005215	0200	50	213	0		CLBB	DLV	7EDO OLCO
02010	000222	0291	06	חו	р			TNC DOLL	4 BRU 0655 TNCDO+256
02020	000205	0292	20	10	в		LDAA	INCPUTI	
02020	005248	9294 acor	4/				ASRA		MAINTAIN SIGN
02030	005258	0295	20	<u>.</u>	P		RURB	CORND	SCALE TO KGAIN ACCURACY
02535	00520P	0295	97	33	8		STAA	CTEMP	
02540	0052/P	0298	21	34	В		STAB	CTEMP+1	SAVE SCALED INCPU
02545	ØØ528P	Ø29A	96	10	В		LDAA	KGAIN	
02650	00529P	029C	D6	11	В		LDAB	KGAIN+1	RETRIVE MULTIPLIED ERROR
02655	00530P	029E	70	0014	8		TST	ERR	
02650	ØØ531P	02A1	2A	03 02	A6		BPL	CTLP2A	POSITIVE CORRECTION
02665	ØØ532P	Ø2A3	BD	Ø5D1	Ρ	_	JSR	COM16	FORM 16BIT 2'S COMPLEMENT
Ø267Ø	ØØ533P	Ø2A6	DØ	34	в	CTLP2A	SUBB	CTEMP+1	
Ø2675	00534P	Ø2A8	92	33	В		SBCA	CTEMP	COMPARE TO SCALED SUM, TERM
Ø268Ø	ØØ535P	Ø2AA	2B	Ø8 Ø2	B4		BMI	CTLP3	INCPO > GAIN * (ERR+1)
Ø2685	00536P	Ø2AC	СØ	ØØ	A		SUBB	#SØØ	
02690	ØØ537P	Ø2AE	82	ØØ	Ą		SBCA	#Ø	DEAD BAND ADJUSTMENT
Ø2695	ØØ538P	Ø2BØ	2B	Ø8 Ø2	BA		BMI	CTLP4	INCP < Ø
02700	ØØ539P	Ø2B2	20	Ø8 Ø2	BC		BRA	CTLP4+2	INCP > Ø, CONTINUE
02705	ØØ54ØP	Ø2B4	СВ	ØØ	Α	CTLP3	ADDB	#\$ØØ	
Ø271Ø	ØØ541P	Ø2B6	89	ØØ	Ą		ADCA	#Ø	DEAD BAND ADJUSTMENT
Ø2715	00542P	Ø288	2B	Ø2 Ø2	BC		BMI	*+4	INCP < Ø
02720	ØØ543P	Ø28A	4F			CTLP4	CLRA		ZERO INCP
Ø2725	ØØ544P	Ø2BB	5F				CLRB		ZERO INCP+1
02730	ØØ545P	Ø2BC	BD	Ø687	Р		JSR	QDIV	DIVIDE BY 128 (TRUNCATE) DIVIS
Ø2735	ØØ546P	Ø2BF	DB	1D	В		ADDB	INCPO+1	
Ø274Ø	ØØ547P	Ø2C1	99	1C	В		ADCA	INCPO	INCP + INCPO
Ø2745	ØØ548P	Ø2C3	2B	ØD Ø2	D2		BMI	CTLP6	INCP + INCPO < \emptyset
02750	ØØ549P	Ø2C5	26	Ø5 Ø2	CC		BNE	CTLP5	INCP + INCPO # Ø
Ø2755	ØØ55ØP	Ø2C7	Fl	000B	Ρ		CMPB	IPOMAX	CHECK FOR MAX. LIMIT
Ø276Ø	ØØ551P	Ø2CA	23	14 02	ΕØ		BLS	CTLP7	INCP + INCPO <= IPOMAX
Ø2765	ØØ552P	Ø2CC	4f			CTLP5	CLRA		
Ø277Ø	ØØ553P	Ø2CD	F6	ØØØB	Ρ		LDAB	IPOMAX	SET MAX. LIMIT
Ø2775	ØØ554P	Ø2DØ	2Ø	ØE Ø2	ΕØ		BRA	CTLP7	CONTINUE
Ø278Ø	ØØ555P	Ø2D2	81	FF	Α	CTLP6	CMPA	#\$FF	
Ø2785	ØØ556P	Ø2D4	26	Ø5 Ø2	DB		BNE	CTLP6A	8BIT OVERFLOW
02790	ØØ557P	Ø2D6	F1	ØØØC	P		CMPB	IPOMIN	CHECK FOR MIN. LIMIT
Ø2795	ØØ558P	Ø2D9	22	Ø5 Ø2	ΕØ		BHI	CTLP7	OK, CONTINUE
02800	ØØ559P	Ø2DB	86	FF	Α	CTLP6A	LDAA	#SFF	
02805	ØØ56ØP	Ø2DD	F6	000C	P .		LDAB	IPOMIN	SET MINIMUN
Ø281Ø	ØØ551P	Ø2EØ	DØ	1D	В	CTLP7	SUBB	INCPO+1	
Ø2815	ØØ562P	Ø2E2	92	1C	В		SBCA	INCPO	DETERMINE DIFFERENCE FROM LIMI
02820	ØØ563P	Ø2E4	D7	1B	В	CTLP8	STAB	INCP+1	SAVE
Ø2825	ØØ564P	Ø2E6	97	1A	В		STAA	INCP	PROPORTIONAL INCREMENT
Ø283Ø	ØØ565P	Ø2E8	DB	1D	в		ADDB	INCPO+1	CALCULATE
Ø2835	ØØ556P	Ø2EA	99	1C	в		ADCA	INCPO	PROPORTIONAL SUM
Ø284Ø	ØØ557P	Ø2EC	D7	1D	В		STAB	INC PO+1	
Ø2845	ØØ558P	Ø2EE	97	1C	в		STAA	INCPO	SAVE PROPORTIONAL SUM
							A 14		

PAGE	Ø12	ACDRIV	V *1	**	AC	DRIVE	- ENGINE	ERING PRO	OTOTYPE - VERSION 1.0
Ø2855	00570					*			
02860	ØØ571					* C	ONTROL S	SEQUENCE	
Ø2865	ØØ572					*	LOW SI	PEED (< :	13HZ) CORRECTION FACTOR
02870	00573					*	INCO =	= INCO + 1	KLOW * ERR
Ø2875	ØØ574					*	INC =	TRUNCATIO	ON [INCO]
Ø288Ø	ØØ575					*	INCO =	= INCO - 3	INC
Ø2885	00576					*	RESULT:	INCO = RI	EMAINDER
Ø289Ø	ØØ577					*		INC = SIC	GN
Ø2895	ØØ578					*		INC+1 = l	MAGNITUDE (IN COUNTS)
02900	ØØ579					*	REMAIN	IDER FROM	INCREMENT SAVED AT INCO & INCO
02905	00580					*			
72910	ØØ581P	Ø2FØ	96	ØB	в		LDAA	PER	READ PERIOD
82915	ØØ582P	Ø2F2	81	26	Ā		CMPA	#\$26	CHECK FOR 12.85HZ
72920	00583P	Ø2F4	23	30 03	25		BLS	CTLSI	FRED > 12 85
12925	005051 00584P	Ø2F6	RA	สสสล	D			KI.OW	GAIN CONSTANT
72923	ØØ595P	Ø2F9	D6	15	R		LDAR	EBB+1	ERROR TERM
12935	00505C	Ø2FB	an	1 687	D			MDR	KIOW *FPD
72970	005051 005970	02FF	70	aa14	Ŗ		757	EBB	CHECK ERROR SIGN
12015	005075	0200	22	NO 14	106		RDI	*+5	OK DOSITIVE
32945 32950	00500F	0301		Ø603	כישי			COMIE	CORRECT FOR SIGN OF MULTIPY
12055	00509E	0305	סח	2001	5		2001	TNC 0+1	CUM DEMAINDEDC
12050	005901	0300	aa	20	B		2000 2002	INCO	TNCO + KIOW * FPP
12990	005916	0200	27 77	21/	י ס		CTAR	INCO+1	CAVE DEMAINDED CHM
120070	00J92F	0300	07	24	0		STAD STAD	INCOLL	NCO - NCO + VION + EDD
12970	005958	0300	27	20 00 00	010		DDI		$\frac{1}{2} \frac{1}{2} \frac{1}$
129/5	000048				010			CILS	DODU CONDERNDUM
12980	005958	0310	80	0001	P		JSR	COMIS	FURM COMPLEMENT
12985	005968	0313	60	£. F.	A		LDAB	425.F.	SIGN EXTEND
12990	0059/P	0315	40	a. a.			NEGA	601011	TRUNCATE SESB AND CONVERT SIGN
12995	005989	0316	26	01 03	19		BNE	CTLS+1	CONTINUE, IF SIGN EXTEND VALID
13000	00599P	0318	55	•	-	CTLS	CLRB		SIGN EXTEND TO 8MSB
13005	00600P	0319	D7	1E	в		STAB	INC	SAVE INCREMENT
13010	ØØ5Ø1P	Ø31B	97	lF	В		STAA	INC+1	INC = TRUNCATION [INCO]
3015	ØØ6Ø2P	Ø31D	D6	21	В		LDAB	INCO+1	
13020	ØØ6Ø3P	Ø31F	96	20	В		LDAA	INCO	
13025	ØØ6Ø4P	Ø321	СØ	ØØ	A		SUBB	#SØ	SUBTRACT (INCREMENT X 255) FRO
3030	ØØ6Ø5P	Ø323	92	1 F	В		SBCA	INC+1	
13Ø35	ØØ6Ø5P	Ø325	D7	21	В		STAB	INCO+1	SAVE ADJUSTED REMAINDER
13040	ØØ6Ø7P	Ø327	97	2Ø	В		STAA	INCO	INCO = INCO - INC
3045	ØØ608P	Ø329	D6	1F	В		LDAB	INC+1	
13050	ØØ6Ø9P	Ø32B	96	1E	В		LDAA	INC	
3055	ØØ61ØP	Ø32D	2Ø	Ø6 Ø3	35		BRA	CTLS 2	
3060	ØØ611P	Ø32F	5F			CTLS 1	C LRB		CLEAR REMAINDER TERMS
3055	ØØ612P	Ø33Ø	4F				CLRA		
3Ø7Ø	ØØ613P	Ø331	D7	21	В		STAB	INCO+1	
3075	ØØ514P	Ø333	97	20	В		STAA	INCO	
3Ø85	00616					*			
3090	ØØ617					* C	ONTROL S	SEQUENCE	
3095	00618					*	COMBIN	IE ALL COP	RRECTION TERMS : VLOOP = INCI +
3100	ØØ619					*	RESULT	VSIGNE	= SIGN OF CORRECTION
31Ø5	00520					*		VLOOP =	= MAGNITUDE OF CORRECTION (IN
311Ø	ØØ621					*			
3115	ØØ622P	Ø335	DB	18	В	CTLS 2	ADDB	INCP+1	
3120	ØØ623P	Ø337	99	14	В		ADCA	INCP	INC + INCP
3125	ØØ624P	Ø339	DB	19	В		ADDB	INCI+1	ADD PROPORTIONAL AND INTEGRAL
313Ø	ØØ625P	Ø33B	99	18	в		ADCA	INCI	INC + INCP + INCI
3135	ØØ526P	Ø33D	BD	066F	Ρ		JSR	TRUNC	TRUNCATE TO 8BITS + SIGN
3140	ØØ627P	Ø34Ø	7ס	22	В		STAB	VLOOP	SET CORRECTION FACTOR
								_	

.

PAGE	Ø13	ACDRI	V *1	** AC	DRIVE	- ENGIN	EERING P	ROTOTYPE - VERSION 1.0
ø3145	ØØ628F	Ø342	97	23 B		STAA	VSIGNE	SET CORRECTION DIRECTION
Ø3155	ØØ63ØF	Ø344	7D	ØØ22 B	INTV2	TST	VLOOP	
Ø316Ø	ØØ631F	Ø347	27	1F Ø368		BEQ	INTE	NO, CORRECTION - RETURN
03165	ØØ632F	0349	ВD	Ø4FF P	INTV3	JSR	VCORR	VOLTAGE CORRECTION SUBROUTINE
03170	ØØ633P	Ø34C	7A	ØØ22 B		DEC	VLOOP	DECREMENT LOOP COUNTER
Ø3175	ØØ634P	Ø34F	26	F8 Ø349		BNE	INTV3	REPEAT UNTIL ZERO
03180	ØØ635				*			
03185	00535				* AV	OID POO	R OPERAT	ING REGION OF VOLTAGE MODULATOR
03190	00537				* H	ARDWARE	(BETWE	EN CSINE/CTRIA = $1.8 - 2.5$)
Ø3195	ØØ638				*	(TEMPO	RARILY S	ET FOR NO EFFECT: 8/26/80 J.R.M.
03200	ØØ639P	0351	85	ØØ A		LDAA	#ØØ	LOWER LIMIT $M.I. = 1.8$ (36)
03205	ØØ54ØP	Ø353	C 6	ØØ A		LDAB	#ØØ	UPPER LIMIT M.I. = 2.5 (25)
03210	ØØ641P	Ø355	91	37 B		CMPA	CTRIA	CHECK CURRENT SETTING OF M.I.
Ø3215	ØØ642P	0357	23	ØC Ø365		BLS	INTV4	CONTINUE, NOT IN POOR REGION
03220	ØØ643P	0359	D1	37 B		CMPB	CTRIA	
Ø3225	00644P	Ø35B	24	Ø8 Ø365		BCC	INTV4	CONTINUE, NOT IN POOR REGION
Ø323Ø	ØØ645P	Ø35D	7D	ØØ23 B		TST	VSIGNE	DETERMINE PROPER LIMIT
Ø3235	ØØ646P	Ø35Ø	27	Øl Ø363		BEQ	*+3	SELECT UPPER LIMIT
03240	ØØ647P	0362	16			TAB		SELECT LOWER LIMIT
Ø3245	ØØ548P	Ø363	7פ	37 B		STAB	CTRIA	CORRECT SETTING
Ø325Ø	ØØ649P	0365	BD	Ø53D P	INTV4	JSR	VOUT	OUTPUT NEW VOLTAGE
Ø3255	ØØ65ØP	0368	ØF		INTE	SEI		
03260	ØØ651P	Ø369	FΕ	E411 A		LDX	PTM 2C S	READ STATUS
Ø3265	ØØ652F	936C	FΕ	E416 A		LDX	PTM3LC	CLEAR IRQ FLAG
03270	ØØ653E	036F	B6	OØØE P		LDAA	EIRQ	IRQ ENABLE CODE
Ø3275	ØØ654E	Ø 372	87	E410 A		STAA	PTM1CX	ENABLE IRQ
Ø328Ø	006558	9 Ø375	3B	•		RTI		RETURN TO EXECUTIVE

PAGE	Ø14	ACDRI	V *:	** AC	DRIVE	- ENGINI	EERING PR	OTOTYPE - VERSION 1.0
Ø329Ø	00657				**			
03295	99658				** (SAFFTV 4	THRROUTIN	F
032300 03300	00650				**	VEDIE	TES SAFE	CONDITION OF INDUTS ON DODTS AS
03305	00055				**		100 0ACD -	ULTS IN EMEDGENCY SHUTDOWN
0330J	00000 00661				**	יפחפ	1 7 . ND3 7 8 . DF3	ULTS IN "WARNING" INDICATOR
03315	00001				**	FOR		OFID IN WANKING ENDICATOR
annaa	000002	a276	96	an 7		1 10 2 2	4¢07	DEVICE CODE - CRITICAL INDUTC
03320	000005	0370 8778	<u>ה</u> פ	0A73 E))	JSP		READ DORT & INDUTS
03323	00004	0370 9728	<u>л</u> 7	0197.5 E		STAR		CAVE VALUE
03330	000000	מלצוא	čά	0101 D	•	ANDR	#\$ØØ	MASK UN-TESTED INPUTS
0333 <u>3</u>	00000F	0375	C A	0101 A		EORB	#\$00	COMPARE TO SAFE STATE
03345	000071	0381	27	03 0386		BEO	CAFETI	OK IC DALE DUALE
03345	00000F	0301	2.7 7ም		,)		FSHITD	EMERGENCY SHUTDOWN
03355	00009F	0.305	86	0145 I	ፍልምምገ	r na a	#\$0B	DEVICE CODE - NON CRITICAL INC.
M336M	000702	0398	חפ	Ø 173 E) OULDIT			DEVICE CODE - NON SKITICAL ENF
03365	000711	01300	50	010 1	1	STAR	DTR	SAVE VATUE
03333 03370	000720	0300	c /	ממ ביו		ANDR	#\$0101	MACK UN-TECTED INDUTS
03370	000775	0300		00 m 001 m		FODB	#\$00 #\$0101	
M338M	000745	0301	27	05 0300 06 0300		BEO	5000 5055570	OK UNITE IO SHEE STATE
03300 03305	00075P	0303	06	10 0395			4¢10	ON CVCTEM "WADNINC" IED ON
03300 03300	00070F	0395	0.0	40 .º		ODAA	#340 DOB	CEM WARNING LEU UN
03390	000775	0395	20			DDA	±5	SET OTT #0
033333	00070P	0.397	20		, 		#¢pp	CVCTEM "WADNINC" IED OFF
03400	000/9P	0200	00		A DAFELZ	DDAA	#SDI DOP	ZEDO DIT 46 ONLY
03405	000000	0000	07	0-13 G		CTA A	800	
02410	000015	0390	51	va 0	′ *	DIGU	000	SAVE RESOLIS
03413	00002				* 07			
03420	000000				••	TUPDMIC		T CHECKING - TADIE . TRITEM
03423	00004				*	11153311	WO TEVEL	CUECKING - INDEE . IDEIEM
03430	00505				*	-	ICT IEVEL	
03410	ØØ0000 ØØ687				*		2ND IEVE	C . EMEDGENCY CHITDOWN
03440	00007				*			E : EMERGENCI SHOIDONN
a 3 1 5 a	000000	830F	86	ai n	TEMDØ	ג הח ז	# (
03455	00009F	0390	07	ר ציע יים פר	I LINE U	5033 577 A	COUNT	CAVE CTZE
03455	00090P	0373	יפ 75	20 D		CIP	HOTE	CIFAR OVERTEMPERATURE FIAC
03465	00001F	03276	CF	0020 D	,		40011 400010000M	CERT DOINTED TO 1CT TARIE FUNDA
0340J 03170	0000020	0340		2010 2010	TEMDI	CIP	CHIME	DEFERT SHUTDOWN FING
03470	000935 000035	03A9	76	0029 C	1 I GMEL			DEAD MUY ADDERS
03473 03473	00004F	Ø37E	a o	00 90 E)	TCD	λ τ Ν β	A/D CONVERT
03400	0000000 006060	0381	53	0490 1		COMB	ALUO	CORRECT FOR THERMISTOR VOLTAGE
NONEN	0000002	Ø382	รา	00 A		CMPB	2 X	CHECK FOR N TRID I THIT
Ø3495	00007F	0384	23	02 03C2		BIG	TEMDO	OK = CONTINUE
a 3 5 a a	00335F	0304 A226	96	20 8	•	גאתז	CHUTE	DELAN EMERCENCY SHUTDOWN (TO
03505	00099E	Ø 388	AC	29 0		TNCA	SHOLE	ADVANCE DELAV
03500 03510	00700F	0 9 2 0 0	07	20 8		STAA	CHUTE	CAVE NEW VALUE
03510	007010	Ø388	81	25 D		CMDA	#\$5	CHECK FOR DELAY SETTING
03520	007020	0380	25		•	BCS	TEMP1+3	REREAD INPUT VALUE AND CHECK A
73525	00703E	ØRE	7E	Ø140 E		TMP	ESHUTD	EMERGENCY SHUTDOWN
73530	00705P	0302	EI	Ø1 A	TEMP2	CMPB	1.X	CHECK FOR > WARNING LIMIT
73535	00706P	Ø3C4	23	03 0309		BLS	TEMPS	OK - CONTINUE
73540	00707P	0306	7C	ØØ28 B		INC	HOTE	SET OVERTEMPERATURE FLAG
03545	00708P	Ø3C9	Ø8		TEMP3	INX		
73550	ØØ7Ø9P	Ø3CA	Ø8			INX		ADVANCE TO
J 3555	00710P	Ø3CB	Ø8			TNX		NEXT MUX. ADDRESS
3356 Ø	ØØ711P	Ø3CC	7Ā	ØØ2B B		DEC	COUNT	DECREMENT LOOP COUNTER
13565	ØØ712P	Ø3CF	25	D8 Ø3A9)	BNE	TEMP1	CHECK NEXT THERMISTOR
33570	ØØ713P	Ø3D1	96	28 B		LDAA	HOTF	TEST OVER TEMPERATURE FLAG
33575	ØØ714P	Ø3D3	27	06 Ø3DB		BEQ	TEMP4	OK- CONTINUE

.

PAGE	Ø15	ACDRIV	7 **	** AC	DRIVE -	- ENGINE	ERING PRO	DTOTYPE - VERSION 1.0
Ø358Ø	ØØ715P	Ø3D5	86	20 A		LDAA	#\$2Ø	"OVERTEMPERATURE" LED ON - COD
Ø3585	ØØ716P	Ø3D7	9A	ØA B		ORAA	DOB	SET BIT #5
Ø359Ø	ØØ717P	Ø3D9	20	Ø4 Ø3DF		BRA	*+5	CONTINUE
Ø3595	ØØ718P	Ø3DB	86	DF A	TEMP4	LDAA	#\$DF	"OVERTEMPERATURE" LED OFF - CO
03600	ØØ719P	Ø3DD	94	ØA B		ANDA	DOB	RESET BIT #5
03605	00720P	Ø3DF	97	ØA B		STAA	DOB	SAVE RESULTS
03510	00721				*			
Ø3615	ØØ722				* SZ	AFETY:		
Ø362Ø	ØØ723				*	BATTER	Y VOLTAGE	E LIMIT TESTING
03625	00724				*	TWO) LEVEL CH	HECKING
Ø363Ø	00725				*	1	ST LEVEL	: "LOW BATTERY" INDICATOR
03635	ØØ726				*	2	ND LEVEL	: EMERGENCY SHUTDOWN
ø364ø	00727				*			
Ø3645	ØØ728P	Ø3E1	7F	ØØ29 B	BATT	CLR	SHUTF	PRESET SHUTDOWN FLAG
Ø365Ø	ØØ729P	Ø3E4	BD	0410 P		JSR	CALCVB	FIND OPEN CIRCUIT BATTERY VOLT
Ø3655	ØØ73ØP	Ø3E7	C1	91 A		СМРВ	#145	CHECK FOR < 102 VOLTS (1.70V/C
Ø366Ø	ØØ731P	Ø3E9	24	ØC Ø3F7		BCC	BATT1	OK - CONTINUE
Ø3665	ØØ732P	Ø3EB	95	29 B		LDAA	SHUTF	
ø367ø	ØØ733P	Ø3ED	4C			INCA		ADVANCE DELAY
Ø3675	ØØ734P	Ø3EE	97	29 B		STAA	SHUTE	SAVE NEW VALUE
03680	ØØ735P	Ø3FØ	81	02 A		СМРА	#52	CHECK FOR DELAY SETTING
03585	00/36P	Ø3F2	25	F0 03E4		BCS	BATT+3	REREAD INPUT VALUE AND CHECK A
03690	00737P	Ø3F4	7E	014D P		JMP	ESHUTD	EMERGENCY SHUTDOWN
03695	00738P	Ø3F7	C1	9E A	BATT1	СМРВ	#158	CHECK FOR < 111 VOLT WARNING (
03700	00739P	03F9	24	06 0401		всс	BATT2	OK - CONTINUE
03705	00740P	Ø3FB	86	10 A		LDAA	#\$10	"LOW BATTERY" LED ON - CODE
03710	00741P	Ø3FD	9A	UA B		ORAA	DOB	SET BIT #4
03715	00/42P	03FF	20	04 0405		BRA	*+5	CONTINUE
03720	00743P	0401	86	EF A	BATT2	LDAA	#\$EF	"LOW BATTERY" LED OFF - CODE
03/25	00/44P	0403	94	VA B		ANDA	DOR	RESET BIT #4
03/30	00/452	0405	01	74 2		SEI	またフロ	SET IRO MASK
03730 02710	00/452	0400	04 07	10 A		ANDA	井 ⊃ / Y ¹ CTTD	
03740	007476	0400 0100	07	10 B		5 1 2 2 2	DOR	CAVE VALUE
Ø3743 Ø3750	00740P	ØAØC	BD.	0438 P		JSR	DOUTB	
03755	00750P	040C	30	0450 1		BTS	00010	
Ø376Ø	00751	0400	37		**			
03765	00752				** St	IBROUT IN	E TO CALC	ULATE BATTERY
03770	00753				**	OPEN C	IRCUIT TE	RMINAL VOLTAGE : VALUE RETURNE
Ø3775	00754				**	"B" RE	G. = VBAT	r + IBAT * RBAT
03780	00755				**			
Ø3785	ØØ756P	0410	86	00 A	CALCVB	LDAA	#REGV.	REGENERATION CONTROL MUX. ADDR
Ø379Ø	ØØ757P	Ø412	BD	Ø49B P		JSR	AIN8	A/D CONVERT
Ø3795	ØØ758P	Ø415	C1	80 A		СМРВ	#\$80	CHECK FOR MAX LIMIT
03800	ØØ759P	Ø417	25	Ø2 Ø41B		BCS	*+4	OK
Ø38Ø5	ØØ76ØP	Ø419	C6	80 A		LDAB	#\$8Ø	SET MAX VALUE
03810	ØØ761P	Ø41B	D7	Ø5 B		STAB	REGV	SAVE VALUE
Ø3815	ØØ762P	Ø41D	86	Ø2 A		LDAA	#VBAT.	BATTERY VOLTAGE MUX. ADDRESS
Ø382Ø	ØØ763P	Ø41F	BD	Ø49B P		JSR	AIN8	A/D CONVERT
Ø3825	ØØ764P	Ø422	D7	ØØ B		STAB	VBAT	SAVE VALUE
Ø383Ø	ØØ765P	Ø424	86	Ø3 A		LDAA	#IBAT.	BATTERY CURRENT MUX. ADDRESS
Ø3835	ØØ766P	0426	BD	Ø49B P		JSR	AIN8	A/D CONVERT
03840	ØØ767P	0429	D7	Ø1 B		STAB	IBAT	SAVE VALUE
Ø3845	ØØ768P	Ø42B	54			LSRB		/2 CORRECT FOR BATTERY RESISTA
03850	ØØ769P	Ø42C	DB	ØØ B		ADDB	VBAT	CORRECT VALUE READ
03855	00770P	Ø42E	24	02 0432		BCC	CALCV1	OK - CONTINUE
03850	ØØ771P	0430	C6	FF A		LDAB	#SFF	MAGNITUDE OVERFLOW
03865	00772P	0432	39		CALCVI	RTS	_	

PAGE	Ø15	ACDRIV	*1	**	AC	DRIVE	- ENGIN	NEERING PR	OTOTYPE - VERSION 1.0
03875 03880 03885 03890 03900 03900 03910 03910 03920 03920 03925 03930 03940 03940	00774 00775 00777 00778 00779 00780 00780 00781 00781 00781 00783 00784 00785 00785 00785	> Ø433 > Ø435	C 6 7E	ØE Ø44E	AP	** ** ** ** ** ** ** ** ** ** DOUTA	LDAB JMP	OUTPUT SE' PORT "A" I DOA7 : LOGIC "1" DOA0 : DOA1 : DOA2 : DOA3 : DOA3 : DOA4 : DOA5 : DOA6 : #\$0E OUTPUT	T-UP ROUTINE - "A" REG OUTPUT DOAØ-DOA6 (SELECT BITS) (VALUE BIT) SELECTS APPRORIATE OUTPUT (DOA "EMERGENCY SHUTDOWN" INDICATOR FWD ENABLE REV ENABLE RING COMM'S COM ENABLE MAIN ENABLE ENERGY CONTROL DISABLE PORT "A" DEVICE SELECT CODE OUTPUT TO PORT
Ø3955 Ø3960 Ø3965 Ø397Ø Ø3975 Ø3985 Ø399Ø Ø3999 Ø4ØØØ Ø4ØØ5 Ø4Ø1Ø Ø4Ø15	00790 00791 00792 00793 00794 00795 00796 00796 00797 00798 00799 00800 00801 00802 00802	● Ø438 ● Ø43A	C 6 7E	ØD Ø44E	AP	** D: ** D: ** ** ** ** ** ** ** DOUTB	LDAB JMP	OUTPUT SE PORT "B" I LOGIC "1" DOBØ : DOB1 : DOB2 : DOB3 : DOB4 : DOB5 : #\$ØD OUTPUT	T-UP ROUTINE - "A" REG OUTPUT DOBØ-DOB6 (VALUE BITS) ENABLES THE FOLLOWING STR 27 STR 45 STR 63 STR 81 "LOW BATTERY" INDICATOR "OVERTEMP" INDICATOR PORT "B" DEVICE SELECT CODE OUTPUT TO PORT
04025 04030 04040 04040 04050 04055 04060 04065 04065 04065 04065 04085 04080 04085 04080 04085	00804 00805 00806 00807 00808 00809F 00819F 00819F 00812F 00814F 00815F 00816F 00817F	 Ø43D Ø43E Ø441 Ø443 Ø446 Ø448 Ø448 Ø448 Ø448 Ø442 Ø440 	ØF 767 867 867 867 867 87 87 87 87 87 87 87 87 87 87 87 87 87	E400 36 E401 3E E401	А А А А А	** ** ** DEVSEL	IA - SI RI SEI STAB LDAA STAA LDAA STAA NOP CLI RTS	ELECT CODE EG "A" ALTI DN - INTERI PIAIAD #8001101 PIAIAC #8001111 PIAIAC	OUTPUT (DEVICE SELECT) ERED; REG "B" DEVICE CODE RUPTIABLE (30 CYCLES) MASK IRQ SET DEVICE CODE 10 CONFIGURE A SIDE CA2 "LOW" (SELECT) 10 RE-CONFIGURE A SIDE CA2 "HIGH" (DESELECT) CLEAR MASK
34100 34105 34110 34115 34120 34125 34120 34125 34130 34135 34140 34140	ØØ819 ØØ820 ØØ821 ØØ823F ØØ824F ØØ825F ØØ826F ØØ827F ØØ828F	 Ø44E Ø44F Ø450 Ø452 Ø455 Ø457 	ØF 375 F76 F76	3A E 403 FF E 402	А А А	** ** OUTPUT	LA OUTI NON SEI PSHB LDAB STAB LDAB STAB	PUT - "A" (- INTERRU #%001110: PIA1BC #\$FF PIA1BD	OUTPUT; "B" DEVICE CODE PTIABLE (67 CYCLES) MASK IRQ SAVE TEMP. DEVICE CODE 10 SELECT DATA DIRECTION REGISTER CONFIGURE PB0-PB7 AS OUTPUTS

.

PAGE	Ø17	ACDRIV	V *:	* *	AC	DRIVE	- ENGINE	EERING PRO	OTOTYPE - VERSION 1.0
	00829P 00830P 00831P 00832P 00833P 00834P 00835P 00836P 00836P 00838P 00839P 00840P	045A 045C 045F 0462 0463 0466 0468 0468 0468 0460 0470 0471 0472	C673 F83 F867 8 B87 Ø1 8 9	3E E403 E402 E400 36 E401 3E E401	А А А А А А А А		LDAB STAB STAA PULB STAB LDAA STAA LDAA STAA NOP CLI RTS	#%0011112 PIA1BC PIA1BD #%0011012 PIA1AC #%0011112 PIA1AC	10 SELECT DATA REGISTER OUTPUT VALUE RETRIEVE DEVICE CODE SET DEVICE CODE 10 CA2 "LOW" (SELECT) 10 CA2 "HIGH" (DESELECT) CLEAR MASK
04215 04220 04225 04230 04240 04245 04245 04255 04260 04255 04265 04265 04275 04285 04285 04290 04295 04305 04310	00842 00843 00843 00845 00846P 00847P 00850P 00850P 00855P 00855P 00855P 00855P 00855P 00855P 00855P 00855P 00856P 00859P 00860P 00861P	Ø473 Ø474 Ø476 Ø478 Ø478 Ø478 Ø481 Ø483 Ø488 Ø488 Ø488 Ø488 Ø488 Ø488 Ø488	ØCFC FBCFCF8FBØØ3 F6767767677671E9	3A E403 00 E402 E400 3E E403 36 E401 3E E402 E401	ΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑ	** ** INPUT	PIA INPUT A-REC SEI LDAB STAB LDAB STAB LDAB STAB LDAB STAB LDAB STAB LDAB STAA NOP CLI RTS	F "B" SIDE #%0011101 PIA1BC #\$00 PIA1BD PIA1AD #%0011111 PIA1BC #%0011011 PIA1AC #%0011111 PIA1BD PIA1AC	E NON-INTERRUPTIABLE (56 CY CODE; B-REG. DATA READ SET IRQ MASK 10 SET CRB2=0 ;DDR CONFIGURE PB0-PB7 AS INPUTS DEVICE SELECT 10 SET CRB2=1; PDR 10 CA2 "LOW" (SELECT) 10 READ DATA CA2 "HIGH" (DESELECT) CLEAR MASK
94320 04325 04330 04335 04340 04345 04350 04365 04365	00853 00854 00855 00865 00867 00868P 00869P 00871 00871 00872 00873	Ø496 Ø498	С6 7Е	ØF Ø43D	AP	** ** ** WDOG **	WATCHDOO RESET TIMEN LDAB JMP I/O BOARN "B'	G TIMER RE TS HARDWAR R CYCLE T #\$ØF DEVSEL DEVSEL D INPUT ' REG. 8MS	ESET ROUTINE RE TIMER IME ~ 50MS WATCHDOG DEVICE SELECT CODE SELECT DEVICE AND RETURN "A" REG. MUX ADDRESS 5B (NON-INTERRUPTIABLE)
04375 04380 04385 04390 04395 04400 04405 04405 04410 04415 04420	00874 00875P 00876P 00877P 00878P 00879P 00880P 00880P 00881P 00882P 00883P	Ø49B Ø49C Ø49E Ø4A1 Ø4A3 Ø4A6 Ø4A8 Ø4AB Ø4AE	ØF С F 7 С F 7 С F 7 С F 7 С 7 С 7 С 7 С 6	3A E4Ø3 FF E4Ø2 3E E4Ø3 E4Ø3 E4Ø2 Ø1	А А А А А А А А	AIN8	SEI LDAB STAB LDAB STAB STAB STAA LDAB A-V	#%0011103 PIA1BC #SFF PIA1BD #%0011113 PIA1BC PIA1BD #\$01 Page 18	MASK IRQ 10 SELECT DATA DIRECTION REGISTER CONFIGURE PBØ-PB7 AS OUTPUTS 10 SELECT DATA REGISTER OUTPUT VALUE SAMPLE HOLD & CONVERT CODE

PAGE	Ø18	ACDRIV	7*	** <u>A</u>	١C	DRIVE	- ENGINE	ERING P	ROTOTYPE - VERSION 1.0
04425 04430 04435 04440 04445 04450 04455 04455 04460 04465	00884P 00885P 00885P 00887P 00888P 00888P 00889P 00890P 00890P 00891P 00392P	Ø4BØ Ø4B3 Ø4B5 Ø4B8 Ø4B8 Ø4BA Ø4BD Ø4BF Ø4C2 Ø4C3	F7 86 87 86 87 86 80 53 39	E400 36 E401 3E E401 02 0473	A A A A A A P		STAB LDAA STAA LDAA STAA LDAA JSR COMB RTS	PIA1AD #%00110 PIA1AC #%00111 PIA1AC #\$02 INPUT	SET DEVICE CODE 110 CA2 "LOW" (SELECT) 110 CA2 "HIGH" (DESELECT) 8 MSB INPUT CODE READ VALUE CONVERT TO STRAIGHT BINARY COD
Ø4475 Ø4480 Ø4485 Ø4499 Ø4495 Ø4500	00894 00895 00896 00897 00898 00898 00899					** ** **	ELAY SUE DELAY Note Watch	BROUTINE Y = 50 M : MIN. HDOG TIM	S X TIME Delay = 50 MS Er reset during delay
04505 04510 04515 04520 04525 04525 04530 04535 04540 04545	00900P 00901P 00902P 00903P 00904P 00905P 00905P 00906P 00908P	 Ø4C4 Ø4C7 Ø4CA Ø4CD Ø4D0 Ø4D2 Ø4D4 Ø4D7 Ø4D9 	CE FF BD 85 27 7A 2E 39	C 350 E414 Ø496 E411 Ø2 F5 Ø4C ØØ2C EB Ø4C	A A P A A A B 4	DELAY DELAY1	LDX STX JSR LDAA BITA BEQ DEC BGT RTS	#\$C350 PTM2LC WDOG PTM2CS #\$02 DELAY1 TIME DELAY	SET FOR 50 MS DELAY INITIALIZE TIMER - CLEAR FLAG READ STATUS TEST BIT #1 (TIMER #2 FLAG) WAIT FOR TIME OUT DECREMENT COUNT AGAIN
04555 14560 04565 04570 04575	00910 00911 00912 00913 00914					** ** R ** **	ING COMM ENAR Note	UTATION BLE COMM E: COMM'S	CIRCUIT - SUBROUTINE 5; RING FOR 1MS 5 LEFT ENABLED
14580 14585 14590 14595 14600 14605 14610 14615 14620	00915P 00916P 00917P 00918P 00919P 00920P 00921P 00922P 00923P	 Ø4DA Ø4DC Ø4DF Ø4E2 Ø4E5 Ø4E8 Ø4E8 Ø4EA Ø4EC Ø4EE 	86 BD FF 85 27 86 7E	98 Ø433 Ø395 E414 E411 Ø2 F9 Ø4E Ø8 Ø433	A P A A A A A 5 A P	RCOM	LDAA JSR LDX STX LDAA BITA BEQ LDAA JMP	#\$98 DOUTA #\$0395 PTM 2LC PTM 2CS #\$02 *-5 #\$08 DOUTA	RING COMM (BIT #3) COMM ENABLE ACTIVATE CIRCUIT & FORCE RING IMS - 83US (EXECUTION COMPENSA INITIALIZE TIMER - CLEAR FLAG READ STATUS TEST BIT #1 (TIMER #2 FLAG) WAIT FOR TIME OUT RING COMM CODE (BIT #3) DEACTIVATE FORCED RINGING & RE
1463Ø 14635 1464Ø 14645 1465Ø 14655	ØØ925 ØØ926 ØØ927 ØØ928 ØØ929 ØØ93Ø					** ** ** **	ERO VOLT SETS : AND OU RETURN	TAGE CON CPULSE JTPUTS V NS: FROM	TROLS - SUBROUTINE , CSINE , CTRIA - FOR MIN. MODU ALUE VOUT SUBROUTINE
14660 14665 14670 14675 14680 14685	ØØ931P ØØ932P ØØ933P ØØ934P ØØ935P ØØ936P	04F1 04F4 04F6 04F8 04F8 04FA 04FA	7F 86 97 86 97 7E	0035 9D 36 FF 37 053D	B A B A B A B P	ZVOLT	CLR LDAA STAA LDAA STAA JMP	CPULSE #\$ØD CSINE #\$FF CTRIA VOUT	SET 2-PULSE TO MIN VSIN = .508 VOLTS SET SINE AMPLITUDE TO MIN. VTRIA = 9.96 VOLTS SET TRIANGLE AMPLITUDE MAX. OUTPUT VALUES AND RETURN

. .

PAGE	Ø19	ACDRIV	v *:	** ;	AC	DRIVE	- ENGI	NEERING PR	OTOTYPE - VERSION 1.0
Ø4695	ØØ938					**			
04700	ØØ939					**	VOLTAG	SE CORRECTI	ON SUBROUTINE
04705	ØØ94Ø					**	CHE	CKS VSIGNF	: FOR INCREASE OR DECREASE
04710	00941					**	ALT	ERS: CPULS	E, CSINE, CTRIA
Ø4715	00942					**	СТБ	RIA IS UPDA	TED BY TABLE LOOK-UP TO APPROXI
04720	00943					**	LIN	IEAR CHANGE	IN MODULATION INDEX
04725	99944					**			
00730	ØØ945P	04FF	96	23	в	VCORE		VSIGNE	DETERMINE CORRECTION DIRECTION
Ø4735	00946P	0501	26	IB 05	1E		BNE	VDEC	VOLTAGE DECREASE
Ø1720	000101	0001	20	10 00.	* ~	* 1	OLTAGE	INCREASE	
Ø4745	00047	0503	96	36	R	VINC		CSINE	READ PRESENT SINE AMPLITUDE
Ø1750		0505	81	10	N	V LING	CMDA	#\$10	CHECK FOR 2 50V MAX POSTTION
04755	009495	0505	21	ae ae	ה. מוכי		BCC	TTNC 2	CINE ALDEADY MAY
MA760	009502	0507 0 0507	70	00 00V	ם וא ס		TNC	CEINE	THOPENCE CINE INDITEURE
04700	009518	0509 0509	20	מובי מובי	ס			VINC 2	DRANCH TO DETUDN
04700 	009528		20	כש זש. סק	10	117.110.0	DRA L L DAA	CODIN	DEAD DECENT MEINCLE ANDLIMUD
04770	00953P	050E	96	3/	в	VINCZ	LUAA	UTRIA	READ PRESENT TRIANGLE AMPLITUD
94//5	00954P	0510	81	00	A		CMPA	#500	TEST FOR MIN. POSITION
04780	00955P	0512	23	09 05.	1D		BLS	VINC 3	BRANCH TO RETURN
Ø4785	ØØ956P	Ø514	CE	Ø73C	P		LDX	#TBLVTR	SET POINTER TO 1ST LOCATION
Ø479Ø	ØØ957P	0517	BD	Ø637	P		JSR	FUNC	DETERMINE FUNCTION
Ø4795	ØØ958P	Ø51A	10				SBA		DECREASE TRIANGLE AMPLITUDE
04800	ØØ959P	Ø51B	97	37	В		STAA	CTRIA	SAVE NEW VALUE
Ø48Ø5	00960P	Ø51D	39			VINCE	B RTS		RETURN
Ø481Ø	ØØ961					* V	OLTAGE	DECREASE	
04815	ØØ962P	Ø51E	96	37	в	VDEC	LDAA	CTRIA	READ PRESENT TRIANGLE AMPLITUD
04820	ØØ963P	Ø52Ø	81	FF	Α		CMPA	#SFF	TEST FOR MAX. 10.0V LEVEL
Ø4825	ØØ964P	0522	24	ØF Ø5	33		BCC	VDEC 1	TRIANGLE ALREADY MAX.
Ø483Ø	ØØ965P	0524	CE	Ø73C	Ρ		LDX	#TBLVTR	SET POINTER TO 1ST TABLE LOCAT
Ø4835	ØØ965P	Ø527	ΒD	Ø637	Ρ		JSR	FUNC	DETERMINE FUNCTION
Ø484Ø	ØØ967P	Ø52A	1B				ABA		INCREASE TRIANGLE AMPLITUDE
Ø4845	ØØ968P	Ø52B	24	02 05:	2F		BCC	*+4	NO 8 BIT OVERFLOW
04850	ØØ969P	Ø52D	86	FF	Α		LDAA	#SFF	OVERFLOW - SET MAX. VALUE
Ø4855	ØØ97ØP	Ø52F	97	37	B		STAA	CTRIA	SAVE NEW VALUE
04860	00971P	0531	20	a9 a5	3Ĉ		BRA	VDEC 2	BRANCH TO RETURN
04865	00972P	0533	96	36	B	VDEC 1	LDAA	CSINE	READ PRESENT SINE AMPLITUDE
a 187a	009730	0535	81	an	Ă	10001	CMPA	#\$ØD	TEST FOR MIN. POSITION
Ø4875	98974P	0537	23	a3 a5	3Ċ		BLS	VDEC 2	SINE ALREADY MIN.
Ø489Ø	000750	0539	73	00 NJ.	R		DEC	CSINE	DECREASE SINE AMPLITUDE
04030	000755	0530	20	0000	0	VDECO) DUC	COIND	DECREMENTE DIRE AMELITODE
04000	זטוכעט	0330	22			VDECZ	, N 19		REIORN
Ø4895	00978					**			
04900	ØØ979					**	VOLTAG	E OUTPUT S	UBROUTINE
Ø49Ø5	ØØ98Ø					**	MODT	FIES MODUL	ATION INDEX BASED UPON VALUE AT
Ø491Ø	00981					**	CPUL	SE, CSINE,	CTRIA
Ø4915	ØØ982P	Ø53D	5F			TUOV	CLRB		ZERO 8 LSB
Ø492Ø	ØØ983P	Ø53E	96	35	в		LDAA	CPULSE	READ TIMER VALUE
Ø4925	ØØ984P	Ø54Ø	44				LSRA		/2 8 MSB
04930	ØØ985P	Ø541	56				RORB		/2 8 LSB
Ø4935	ØØ986P	0542	44				LSRA		/4 8 MSB
04940	ØØ987P	0543	56				RORB		/4 8 LSB
Ø4945	ØØ988P	0544	CB	3C	Α		ADDB	#\$3C	CORRECT FOR MIN. VALUE (50US)
04950	009890	0546	D7	34	В		STAB	CTEMP+1	SAVE TEMPORARY 8 LSB'S
04955	009900	0548	97	33	B		STAA	CTEMP	SAVE TEMPORARY 8 MSB'S
a496a	009910	0545	DF	33	B		LDX	CTEMP	
Ø4965	000000	0540	ਸਤ	E412	Ā		STX	PTMILC	
04070	00002	0040	- 4		* A	* ^	יווקידוו	STNE AMOTT	
04975	000000	Ø54F	96	36	в		LDAA	CSINE	READ VALUE
	202245	0.041		<i>~ ~</i>	-				

- 43C 20
| PAGE | 020 | ACDRI | v *: | ** AC | DRIVE | - ENGIN | EERING PRO | OTOTYPE - VERSION 1.0 |
|--|---|--|--|--|--------------------------|---|--|---|
| 04980
04985
04990
05000
05000
05010
05010
05020
05025
05030
05035 | 00995P
00996P
00997
00998P
00999P
01000P
01001
01002P
01003P
01004P
01005P
01006P | Ø551
Ø553
Ø556
Ø558
Ø558
Ø557
Ø557
Ø561
Ø563
Ø565 | C6
BD
96
BD
86
26
86
7E | Ø 5 A Ø 4 4E P 37 B Ø 8 A Ø 4 4E P CØ A 37 B Ø 2 Ø 565 4Ø A Ø 4 33 P | * 01
* CHEC | LDAB
JSR
JTPUT TI
LDAA
LDAB
JSR
CK FOR EI
LDAA
LDAB
BNE
LDAA
JMP | #\$06
OUTPUT
RIANGLE AM
CTRIA
#\$08
OUTPUT
NERGY CON
#\$C0
CTRIA
*+4
#\$40
DOUTA | DEVICE SELECT CODE
OUTPUT VALUE
MPLITUDE
READ VALUE
DEVICE SELECT CODE
OUTPUT VALUE
FROL ACTIVATION REGION
CODE TO DISABLE ENERGY CONTROL
CHECK FOR SIX-STEP
AMPLITUDE #0, NOT IN SIX-STEP
CODE TO ENABLE ENERGY CONTROL
OUTPUT VALUE AND RETURN |
| 05045
05055
05060
05065
05065
05075
05080
05085
05085
05090
05095
05100
05110
05115 | Ø1008
Ø1009
Ø1010
Ø1011
Ø1012
Ø1013P
Ø1014P
Ø1015P
Ø1016P
Ø1017P
Ø1018P
Ø1019P
Ø1020P
Ø1021P | Ø568
Ø56B
Ø56F
Ø571
Ø573
Ø575
Ø577
Ø57A | 7F
964
271
266
720
86 | ØØ25 B
Ø8 B
Ø6 A
13 Ø584
Ø4 A
Ø7 Ø57C
84 A
ØØ25 B
Ø5 Ø581
82 A | ** I
**
**
IROT | CHECKS
AND CO
CLR
LDAA
ANDA
BEQ
CMPA
BNE
LDAA
DEC
BRA
LDAA | ROTATION
5 CONSOLE
ONFIGURES
IDIRF
DIA
#\$Ø6
IROT2+3
#\$Ø4
IROT1
#\$84
IDIRF
IROT2
#\$82 | SUBROUTINE
POSITION : DIA
INVERTER ACCORDING
RESET INVERTER DIRECTION FLAG
READ DIGITAL INPUTS A PORT
MASK FWD & REV BITS
"NEUTRAL"- CONTINUE
CHECK REV BIT
FORWARD
CONFIGURE INVERTER FOR REVERSE
SET INVERTER FLAG (-1=REV)
CONFIGURE INVERTER FOR FORWARD |
| Ø5120
Ø5125
Ø5130 | 01023P
01024P
01025P | Ø57E
Ø581
Ø584 | 7C
BD
39 | 0025 B
0433 P | IROT2 | INC
JSR
RTS | IDIRF
DOUTA | SET INVERTER FLAG (1=FWD)
OUTPUT DIRECTION INFORMATION |
| Ø514Ø
Ø5145
Ø515Ø
Ø5155
Ø516Ø
Ø5165
Ø5170 | 01027
01028
01029
01030
01031
01032
01033
01034 | | | | * * * * * * * * * | SLIP MA
DETE
BASE
SLIP
IF S
OR N
TAB | XIMUM SUB
RMINES MAX
D UPON FRI
WILL BE
LIPF = 1
EGATIVE TO
LE: TBLSP | ROUTINE
XIMUN VALUE FOR SLIP
EQUENCY OR OVERRIDING CONDITION
FORCED TO ZERO
DRQUE IS REQUESTED BELOW 40 HZ |
| 05180
05185
05190
05200
05205
05210
05225
05225
05230
05235
05240
05255
05255 | 01035
01037P
01037P
01038P
01039P
01040P
01041P
01042P
01044P
01045P
01045P
01046P
01050P | 0585
0587
058A
058C
0591
0593
0596
0598
0598
0598
0598
0598
0598
0598
0598 | DC A F 2 A F 1 A F 2 A F 1 A F 2 A F 1 D B B D 2 D 6 6 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ØC B Ø71C P ØØ A Ø71A P ØD Ø59E 1Ø A Ø71B P Ø6 Ø59E ØD B Ø6447 P Ø5B8 P Ø3 B Ø6 Ø5AB ØC B | SMAX
SMAX1 | LDAB
LDX
LDAA
CMPB
BCS
LDAA
CMPB
BCC
TBA
LDAB
JSR
JSR
LDAB
BNE
LDAB | PER+1
#TBLSP
Ø,X
PERMIN
SMAX1
16,X
PERMAX
SMAX1
PER+2
TBL4
REG
SLIPD
SMAX2
PER+1 | READ PERIOD (8MSB)
SET POINTER TO 1ST TABLE LOCAT
COMPARE TO UPPER BREAK POINT
ABOVE CURVE'S RANGE
COMPARE TO LOWER LIMIT
BELOW CURVE'S RANGE
TRANSFER MSB'S TO A REG.
READ 8 LSB'S
LINEARIZE FROM TABLE
CHECK REGENERATION LIMIT
CHECK TORQUE REQUEST
OK, POSITIVE REQUEST
PERIOD 8MSB |

PAGE	Ø21	ACDRI	v *:	** AC	DRIVE	- ENGINE	EERING PRO	OTOTYPE - VERSION 1.0
05260 05265 05270 05275 05280	Ø1051P Ø1052P Ø1053P Ø1054P Ø1055P	0547 0549 0548 0548 0548	C1 24 7D 27 4F	ØC A Ø5 Ø5BØ ØØ26 B Ø1 Ø5B1	SMAX2	CMPB BCC TST BEQ CLBA	#\$ØC SMAX3 SLTPF *+3	<pre><=40.7 HZ INHIBIT REGENERATION BELOW 40. OVERRIDE COMMAND ACTIVE OK CONTINUE FORCE SLIP TO ZEBO</pre>
05285	Ø1056P	Ø5B1	97	ØE B		STAA	VXAMP	SAVE SLIP VALUE
a529a	01050C	Ø583	ć ƙ	00 A		TDAR	#\$ØQ	DEVICE CODE SITE I MIT DAC
Ø5295	Ø1058P	Ø585	7E	Ø44E P		JMP	OUTPUT	OUTPUT TO DAC AND RETURN
05305	01060				**			
05310	01051				**	REGENERA	ATION SLI	P CONTROL
05315	01062				**	REDUC	ES: PREV	IOUS SLIP LIMIT IN REG. "A"
05320	01063				**	IF VE	AT + (PO)	T SETTING) EXCEEDS PRESET LIMI
05325	01064				**	DEAD	BAND IS	INCORPORATED AROUND LIMIT
05330	01065				**	INCRI	SASES: SL	IP LIMIT TO NORMAL LIMIT IF VOL
05335	01066				**	BELOV	DEAD BAI	ND
05340	01067				**	RETU	JRNS WITH	SLTP IN "A"-REG
05345	01068				**			
05350	01069P	Ø588	97	33 B	REG	STAA	CTEMP	SAVE LIMIT
05355	01070P	058A	95	05 B		LDAA	REGV	REGENERATION SETTING
05350	01071P	05BC	FS	000A P		LDAB	КРОТ	SCALE FACTOR
05365	Ø1Ø72P	05BF	BD	0687 P		JSR	MP8	SCALE
Ø537Ø	Ø1Ø73P	Ø5C2	2A	Ø1 Ø5C5		BPL	*+3	
05375	Ø1Ø74P	Ø5C4	4C			INCA		ROUND 8MSB
05380	Ø1075P	05C5	16			TAB		
05385	Ø1076P	0506	96	UE B		LDAA	SMAXV	
05390	01077P	0508	CB	D2 A		AUUB	#210 MD D M	150V = 2.5V
05395	010/82	05CA	01	00 B		CMPB	VBAT	
05400	010/9P	0500	25	09 0507		BCS	REGØ	VBAT > (VLIM - 2.5)
05405	010805	05CE	70	002/ B		TST	REGE	TEST REGENERATION LUMIT
05410	010019	4593	20	10 0055		DNE	REG1	YES, ACTIVE
05415	010020	Ø505	20	33 B		EDAA BDA	DEC2	CONTINUE
0 J 4 2 0	0100JE	0505 7 d 5 0	20 CP	27 0 JE E	DECA	8000	#7	$150M \pm 25M$
05425	010046	0007	וח	07 A 007 B	NEGU	CMDB	ም / ህገዱ አጥ	1300 + 2.50
05430	0100JF	Ø509	25	Ø9 Ø5E6		BCS	REGØA	VRAT > (VIIM + 2 5)
Ø544Ø	01087P	Ø500	7D	0027 B		TST	REGE	TEST REGENERATION LIMIT
Ø5445	Ø1088P	05E0	26	13 0585		BNE	REGIA	VES ACTIVE
05450	01089P	Ø5E2	95	33 B		LDAA	CTEMP	USE NORMAL LIMIT VALUE
05455	Ø1090P	Ø5E4	20	18 Ø5FE		BRA	REG2	CONTINUE
05460	Ø1Ø91P	Ø5E6	D7	27 B	REGØA	STAB	REGF	SET REGENERATION FLAG
Ø5465	Ø1092P	Ø5E8	80	Ø1 A		SUBA	#\$Ø1	DECREASE SLIP LIMIT
05470	Ø1093P	Ø5EA	24	Ø1 Ø5ED		BCC	*+3	NO, OVERFLOW
Ø5 4 75	Ø1Ø94P	Ø5EC	4F			CLRA		SET MINIMUN
Ø548Ø	Ø1Ø95P	Ø5ED	2Ø	Ø6 Ø5F5		BRA	REGIA	
Ø5485	Ø1Ø96P	Ø5EF	8B	Ø1 A	.REG1	A DDA	#\$Ø1	INCREASE SLIP LIMIT
Ø549Ø	Ø1Ø97P	Ø5F1	24	Ø2 Ø5F5		BCC	*+4	
05495	Ø1Ø98P	Ø5F3	85	FF A		LDAA	#\$FF	SET MAXIMUN
Ø55ØØ	Ø1Ø99P	Ø5F5	D6	33 B	REG1A	LDAB	CTEMP	
Ø55Ø5	Ø11ØØP	Ø5F7	11			CBA		COMPARE TO NORMAL LIMIT VALUE
Ø551Ø	Ø11Ø1P	Ø5F8	25	Ø4 Ø5FE		BCS	REG2	SLIP(FREG) > SLIP(REG)
Ø5515	Ø11Ø2P	Ø5FA	7F	ØØ27 B		CLR	REGF	RESET FLAG
Ø552Ø	Ø11Ø3P	05FD	17			TBA		
Ø5525	Ø11Ø4P	Ø5FE	39		REG2	RTS		RETURN
ø553ø	01105				**			
Ø5535	01106				**	SINE /	TRIANGLE	RATIO SUBROUTINE
05540	Ø11Ø7				* *	SELE	CTS PROPE	ER SINE /TRIANGLE RATIO FROM TA
						Δ_V	Da aa	

A-V Page 22

age 22

PAGE	Ø22	ACDRIN	/ **	* AC	DRIVE -	- ENGINE	ERING PRO	OTOTYPE - VERSION 1.0
Ø5545 Ø555Ø Ø5555 Ø556Ø Ø5565 Ø557Ø	Ø1108 Ø1109 Ø1110 Ø1111 Ø1112 Ø1113				** ** ** **	BASI Hyst Pei Alt Tae	ED UPON PR TERISIS IN RIOD INFO TERS: STR BLE: TBLS	RESENT OPERATING FREQUENCY NCLUDED AT SWITCH POINTS AT : PER IN
05570 05575 05580 05590 05595 05595 05500 05610 05615 05625 05625 05625 05530 05535 05540 05540 05540	01113 01114P 01115P 01116P 01117P 01120P 01120P 01122P 01122P 01122P 01123P 01125P 01126P 01127P 01128P	05FF 0601 0604 0605 0605 0607 0609 0608 0608 0605 0611 0613 0615 0617 0619	96 Ø8 Ø8 A1 24 E6 D1 27 86 97	ØB B Ø72A P Ø2 A F9 Ø604 Ø1 A ØE Ø61D ØØ A 16 B Ø1 A 17 B	SINTR SINTR1	LDAA LDX INX INX CMPA BCC CMPA BCC LDAB CMPB BEQ STAB LDAA STAA	PER #TBLSIN-3 2,X SINTR1 1,X SINTR2 Ø,X STR SINTR2 STR \$\$01 STRF	READ PERIOD VALUE (8MSB) 3 SET TABLE POINTER ADVANCE POINTER TO NEXT THRESHOLD LEVEL CHECK RATIO THRESHOLD OUT OF RANGE - TRY NEXT LEVEL CHECK HYSTER. LIMITS DEAD BAND - RETAIN PREVIOUS RA FIND CORRECT RATIO CODE CHECK FOR RATIO CHANGE NO CHANGE SAVE NEW RATIO SET CHANGE FLAG
Ø565Ø Ø5655 Ø566Ø	Ø1129F Ø113ØP Ø1131P	Ø61B Ø61D Ø62Ø	20 7F 39	03 0620 0017 B	SINTR2	BRA CLR RTS	*+5 STRF	BRANCH TO RETURN RESET CHANGE FLAG RETURN
05670 05680 05680 05690 05695 05700 05705 05720 05720 05725 05720 05730 05735 05740 05745 05750	01133 01134 01135 01136 01137 01138 01139 01140F 01141F 01142F 01143F 01144F 01145F 01146F 01147F 01148F 01148F	0621 0623 0625 0627 0629 0627 0629 0627 0627 0627 0630 0634	966 81 200 200 200 200 200 200 200 200 200 20	ØC B ØD B 10 A Ø6 Ø62F Ø761 P Ø54B P Ø543 P Ø543 P	** SU ** ** ** GAIN GAIN]	UBROUTIN BASEI TABLE RETUF LDAA LDAB CMPA BCC LDX JMP TAB CLRA LDX JMP	NE : CONTR D UPON FRI S: TBLGLO S: TBLGHI NS FROM ' PER+1 PER+2 #\$10 GAIN1 #TBLGHI TBL #TBLGHI TBL #TBLGLO TBL16	ROL GAIN LOOK-UP EQUENCY AT PER+1 & PER+2 LOW FREQUENCIES < 30.5 HZ HIGH FREQUENCIES > 30.5 HZ TBL SUBROUTINE WITH GAIN IN A- 8MSB 8LSB < 30HZ USE LOW FREQ. TABLE USE HIGH FREQ TABLE LINEARIZE & RETURN USE LOW FREQ. TABLE LINEARIZE & RETURN
05760 05765 05770 05780 05780 05780 05790 05795 05800 05805 05810 05815 05820	Ø1151 Ø1152 Ø1153 Ø1154 Ø1155 Ø1155 Ø1157 Ø1158F Ø1159F Ø1160F Ø1161F Ø1162F Ø1163F	Ø637 Ø639 Ø63A Ø53C Ø63E	E6 11 24 Ø8 20	00 A 04 0640 F7 0537	** ** ** ** FUNC	DISCRETH "X"-F "A"-F RETURNS LDAB CBA BCC INX INX BRA A-V	E FUNCTION REG. POIN REG. ARGI S: "B"-RI "A"-RI Ø,X FUNC1 FUNC1 Page 23	N TRANSFORMATION ROUTINE NTING TO TABLE ADDRESS RUMENT EG. FUNCTION EG. UNALTERED READ REFRENCE ARG. CHECK RANGE ARG. RANGE FOUND ADVANCE POINTER TO NEXT ARGUMENT AGAIN

PAGE	Ø23	ACDRIV	J *:	* *	AC	DRIVE	- ENGI	NEERING	PROTOTYPE	- VERSIC	DN 1.Ø	
Ø5825 Ø583Ø	Ø1164P Ø1165P	Ø64Ø Ø642	Е6 39	Øl	A	FUNC 1	LDAB RTS	1,X	READ F Return	UNCTION V	ALUE	
Ø584Ø Ø5845 Ø585Ø	Ø1167 Ø1168 Ø1169					* * * * * *	LINEAF V=V	RIZING TA 9+(VØ-V1)	ABLE SUBRO	OUTINE: 256		
Ø5855	Ø117Ø					**	"X"-	-REG. = F	POINTER TO	TABLE		
Ø586Ø	Ø1171					**	"B"	= ARG.	A<16			
Ø5865	Ø1172	ac 4 2	- 0			**	RESU	.T: V<25	56 IN "A"-	REG.	- NUTE	
05870	01173P	0543	58			TRLID	ASLB		TABLE	LENGTH IS	BALES	
05880 05885	Ø1174P Ø1175P Ø1176P	Ø645 Ø646	49 58 49			TBL8	ASLB		TABLE	LENGTH 8	BYTES	
05890	Ø1177P	Ø647	58			TBL4	ASLB		TABLE	LENGTH 4	BYTES	
Ø5895	Ø1178P	0648	49				ROLA					
05900	Ø1179P	Ø649	58				ASLB					
Ø59Ø5	Ø118ØP	Ø64A	49	_			ROLA		ARGRUM	ENT "A",	"B" = (A-A)	Ø)16
05910	Ø1181P	Ø64B	DF	30	B	TBL	STX	TEMP	SAVE 1	ABLE ADDF	ESS	
05915	01182P	054D	98	31	0651		ADDA BCC	16MP+1 *+5		POINTER	PLACEMENT	
05920	01103P	004r 0651	70	ดดว	Ø0.54		TNC	TEMP	CARRY	BTT	•	
a593a	Ø1185P	Ø654	97	31	B		STAA	TEMP+1	SAVE A	DJUSTED V	ALUE	
Ø5935	Ø1186P	Ø656	DE	30	B		LDX	TEMP			.202	
Ø594Ø	Ø1187P	Ø658	A6	ØØ	A		LDAA	Ø,X	READ L	OWER VALU	JE (VØ)	
Ø5945	Ø1188P	Ø65A	AØ	Ø1	A		SUBA	1,X	-V1			
05950	Ø1189P	Ø65C	97	32	B		STAA	TEMP+2	2 SAVE D	DIFFERENCE	6	
05955	011909	0556	20	01	0001		NECA	*+3	EODM A	DCOT UTE		
05950 05965	011919	0000 0661	40, BD	Ø68	7 P		JSR	MP8) (A-AØ)) P	;	
05970	Ø1192F	Ø664	2A	Ø1	ø667		BPL	*+3	CHECK	(8LSB)	,	
05975	Ø1194P	Ø666	4C				INCA	_	ROUND	8 MSB		
Ø598Ø	Ø1195P	Ø667	D6	32	В		LDAB	TEMP+2	2			
Ø5985	Ø1196P	0669	2F	Øl	Ø66C		BLE	*+3	CHECK	FOR POS.	SLOPE	
05990	0119/2	0668	40	aa	2		NEGA	av		DRRECT FOR	SIGN OF M	ULTIP
05000	Ø1198P	Ø66E	39	00	n.		RTS	<i>.</i> ,,	RETURN	1		
8681 8	a1201					**						
06015	01202					**	16 TO	8 BIT +	SIGN TRUN	CATION		
06020	01203					**		ENTER: A	REG. 8MS	B B REG.	8LSB (2'S	COMP
Ø6Ø25	01204					**		EXIT: A	REG. SIGN	B REG.	8BIT MAG.	(ABS
06030	01205	a.c.c.n	0.1	aa	•		CMDA	#¢aa				
06035	012062	066F	81	12	A 8696	TRUNC	BEO	#SUU TRUNCS				116
06040	01207P	Ø673	81	FF	A 8000		CMPA	#SFF		I OVERCLO	W = CONTIN	06
06050	Ø1209P	0675	27	ØB	Ø682		BEQ	TRUNCI	1+4 NO 881	T OVERFLO	W - CONTIN	UE
06055	Ø121ØP	0677	2D	Ø5	Ø67E		BLŤ	TRUNC	L			
06060	Ø1211P	Ø679	4F				CLRA					
06065	Ø1212P	Ø67A	C6	FF	A		LDAB	#\$FF	SET MA	X. POSITI	VE VALUE	
06070	Ø1213P	067C	20	80	0686	mpinic 1	5 RA	TRUNC 2	2 CONTIN	UE		
00075	Ø1214P	00/E 01600	00	5° F Ø 1	A N	TRUNCI		# 3 2 2 # ¢ // 1	CET MA	Y NECAMI	VE VATIE	
06085	01215P	0682	50	νı	~~		NEGB	<u> </u>	FORM A	BSOLUTE V	ALUE	
Ø6Ø9Ø	Ø1217P	Ø683	25	Øl	Ø686		BCS	*+3	CHECK	FOR [-256	51	
06095	Ø1218P	Ø685	16	-			TAB		YES TH	IEN SET +2	255	
Ø61ØØ	Ø1219P	Ø686	39			TRUNC 2	RTS					
							A-1	Page 24				

PAGE	Ø24	ACDRIV	V *:	* *	AC	DRIVE	-	ENGINE	EERING	B PRO	DTOTYPE - VERSION 1.0
Ø6110 Ø6115 Ø6120 Ø6125 Ø6130	Ø1221 Ø1222 Ø1223 Ø1224 Ø1225					* * * * * * * *	ΕX	PANDE I	D LOOP Å*B : RESULT WORKS	MUL 2 U = (PACE	LTIPLY INSIGNED 8 BIT VALUES (A,B) E = MULT
Ø6135	01226					**			(114	CYC	CLES)
06140 06145 06150 06155 06160 06170 06175 06180 06190 06195 06200 06225 06210 06215	01227 01228P 01230P 01231P 01232P 01233P 01234P 01235P 01235P 01235P 01235P 01236P 01237P 01238P 01239P 01240P 01241P	Ø587 Ø589 Ø688 Ø688 Ø688 Ø688 Ø691 Ø692 Ø693 Ø693 Ø693 Ø693 Ø695 Ø695 Ø698 Ø698 Ø698 Ø698	97F6D49664 94664 94664 94664 946 946	2D ØØ Ø2 2D Ø2 2D Ø2 2D	B Ø68D Ø691 B Ø697 B Ø69D B	MP8	S C R B B A R B A R B A R R B A R	TAA LRA ORB SR CC DDA ORA ORB CC DDA ORB CC DDA ORA	MULT *+2 *+4 MULT *+4 MULT *+4 MULT		MULTIPLICAND CLEAR MS BYTE SHIFT L.S. BIT INTO CARRY FAST X2 LOOP BIT NOT SET OTHERWISE ADD MULT - CARRY CLE BIT2 (BIT6)
Ø622Ø Ø6225 Ø523Ø Ø6235 Ø624Ø Ø6245	Ø1243P Ø1244P Ø1245P Ø1246P Ø1247P Ø1248P	069E 069F 06A1 06A3 06A3 06A4 06A5	56 24 9B 46 55 39	Ø2 2D	Ø6A3 B		R B A R R R	ORB CC DDA ORA ORB TS	*+4 Mult		BIT3 (BIT7) BIT4 (BIT8)
06255 06260 06265 06270 06280 06280 06285 06290 06305 06305 06315 06315 06320 06335 06335 063340 06345	01250 01251 01252 01253 01254 01255 01256P 01257P 01258P 01260P 01261P 01262P 01264P 01265P 01266P 01266P 01266P	9 06A6 9 06A9 9 06A8 9 06AB 9 06AC 9 06AC 9 06AF 9 06B1 9 06B3 9 06B5 9 06B6	B 4 4 6 4 5 4 4 6 4 5 9 4 6 4 5 9 4 2 4 2 9 3 9	Ø69 ØØ Ø1	37 Р Ø6В6	** ** ** SCALE	SC JLRLRLRLRABIR	ALING SCAI VALU RESU SR SRA ORB SRA ORB SRA ORB SRA ORB DCB CC NCA TS	SUBRC LE X UE : ULT: MP8 #\$Ø *+3	DUTIN 16 : A OR B-RE	NE A OR B REG. R B REG. EG. ROUNDED TO 8MSB V(SCALE X 16) /2 /4 /8 DIVIDE BY 16 ROUND 8MSB TEST FOR OVERFLOW
Ø6355 Ø6360 Ø6365 Ø6370 Ø6375 Ø6380	Ø1270 Ø1271 Ø1272 Ø1273 Ø1274 Ø1275	<i>ac</i> = =	-			** ** ** **	SUB	ROUTIN (A,B) A,B DIVI	NE : Q) / 2^ 16BIT ISOR P	UICK (DIV SIG PRESA	K DIVIDER; TRUE TRUNCATION WW) GNED NUMBER AVED AT DIVW <=127
Ø6385	Ø1276P	Ø6B7	7F	002	er B	ÕDIV	Ç	ΓK	DI WH	* 1	CLEAR COMPLEMENT FLAG
								A-V F	age 25	i	

PAGE	025	ACDRIV	v *	** AC	DRIVE	- ENGIN	EERING	PROTOTYPE - VERSION 1.0
06390 06395 06400 06410 06415 06420 06425 06425 06430 06435 06440 06445	Ø1277P Ø1278P Ø1279P Ø1280P Ø1281P Ø1282P Ø1283P Ø1284P Ø1285P Ø1286P Ø1288P	06BA 06BB 06C0 06C2 06C3 06C4 06C7 06C7 06C9 06CC 06CE 06D0	4D 2A 7C 8D 47 56 7A 2E 7D 27 8D 39	05 06C2 002F B 0F 06D1 002E B F9 06C2 002F B 02 06D0 01 06D1	ÕDI AS ÕDI A3	TSTA BPL INC BSR ASRA RORB DEC BGT TST BEQ BSR RTS	QDIV1 DIVW+1 COM16 DIVW QDIV1 DIVW+1 QDIV2 COM16	OK, POSITIVE NUMBER SET COMPLEMENT FLAG 16 BIT 2'S COMPLEMENT DIVIDE 8MSB BY 2 SIGN EXTENDED DIVIDE 8LSB BY 2 DIVISOR AGAIN CHECK FLAG OK, NOT SET 16 BIT 2'S COMPLEMENT
06455 06460 06465 06470 06475 06480 06485 06490	Ø129Ø Ø1291 Ø1292 Ø1293P Ø1294P Ø1295P Ø1295P Ø1297P	06D1 06D2 06D3 06D5 06D7	43 53 CB 89 39	01 A 00 A	** ** COM16	16BIT 2 COMA COMB ADDB ADCA RTS	"S СОМЕ #\$Ø1 #Ø	PLEMENT OF (A,B) 1'S COMPLEMENT OF 8MSB 1'S COMPLEMENT OF 8LSB 1'S COMPLEMENT OF 8LSB 2'S COMPLEMENT OF 8MSB
06500 0651050 06551550 06551550 065520 065520 06555550 06555550 06555550 0655550 0655550 06550 0650 0650 06550 0600 0600 0600 0600 0600 0600 0600	Ø1299 Ø1300 Ø1301 Ø1302 Ø1303 Ø1304 Ø1305 Ø1306P Ø1307P Ø1308P Ø1308P Ø1308P Ø1310P Ø1312P Ø1312P Ø1312P Ø1315P Ø1316P Ø1316P Ø1316P Ø1322P Ø1322P Ø1322P Ø1322P Ø1326P Ø1326P Ø1328P	Ø6DDE135789BCEØ23468ABCEØ Ø66655789BCEØ23468ABCEØ Ø66555709 Ø66555700 Ø66555700 Ø6655700 Ø6655700 Ø665700 Ø665700 Ø665700 Ø665700 Ø665700	7779295995392954929549295492954929549295492	002F B 002F B 2E B F9 06DE 2E B 01 06EC 2E B 02 06F2 2E B 02 06FA 2E B 2E B 02 0702 2E B 2E B 02 0702 2E B	** 8 ** ** DIV DIV2	EXPANDED 15 BIT QUOTIEN 163 CYC CLR DEC INC SUBA BCC ADDA ROLB ROLA BSR COMB SUBA BCC ADDA ROLB ROLA SUBA BCC ADDA ROLB ROLA SUBA BCC ADDA	DIVW T<255 I LES: OV IF DIVW+1 DIVW+1 DIVW+1 DIVW+1 DIVW t+3 DIVW *+3 DIVW *+4 DIVW *+4 DIVW *+4 DIVW *+4 DIVW *+4 DIVW	TEST OVERFLOW YES, TALLY COUNT NO, RESTORE AND SET CARRY NO, RESTORE AND SET CARRY N.S. BIT INTO CARRY INTO L.S. OF A 1'S COMPLEMENT OF QUOTIENT TEST DIVISOR NOT DIVISABLE, CARRY=1 FORM 1'S COMPLEMENT OF QUOTIEN SECOND BIT
05550 06555 05660 05655	01329P 01330P 01331P 01332P	0702 0703 0704 0706	59 49 90 24	2E B 02 0704		ROLB ROLA SUBA BCC A-V	DIVW *+4 Page 26	FOURTH BIT

PAGE	Ø26	ACDRIV	7 **	* *	AC	DRIVE	-	ENGIN	EERING	PROTOTYPE	-	VERSIO	N	1.0
Ø667Ø Ø6675	Ø1333F	0708	9B 59	2E	В		;		DIVW					
Ø558Ø	Ø1335P	Ø70B	49				I	ROLA		2 (REMAI	INT	DER)		••••=
06585 06690	01336P 01337P	070C	53 39				i (LOMB RTS		1'S COM	IPI	LEMENT	OF	QUOT.

. .

06765 01349 ** 06715 01342 ** THERMISTOR TABLE: 06715 01342 ** IST BYTE - MUX.ADDRESS 06725 01343 ** 2ND BYTE - MUX.ADDRESS 06726 01346 ** 2ND BYTE - MUX.ADDRESS 06725 01346 ** 2ND BYTE - MUX.ADDRESS 06735 01346 ** 2ND BYTE - MUX.ADDRESS 06745 01346 0708 GR THERMISTOR TABLE: 06745 01346 0718 GR PCC 107 06756 01350 0713 GR PCC 107 75 C 06776 01359 0717 GR PCC 107 75 C 06778 01350 0718 GR ACC 107 75 C 06778 01362 0717 GR ACS 107<	PAGE	Ø27	ACDRIV	***	AC	DRIVE -	- ENGI	INEERING I	PROTOTYPE -	VERSION 1.0
*** TABLEM FCB IFO THERMISTOR #0 66740 01349P 6706 66 A TBLTEM FCB 117 80 C 66740 01349P 6710 75 A FCB 107 75 C 66755 01349P 6711 60 A FCB 107 75 C 66756 01351P 0713 75 A FCB 107 75 C 66776 01352P 0714 BE A FCB 107 75 C 66776 01352P 0714 BE A FCB 107 75 C 66786 01352P 0714 BE A FCB 107 75 C 66786 01354P 0716 GA FCB 107 75 C	Ø67Ø5 Ø671Ø Ø6715 Ø672Ø Ø5725 Ø573Ø	Ø134Ø Ø1341 Ø1342 Ø1343 Ø1344 Ø1345				** ** THE ** ** **	RMIS	TOR TABLE: IST BYTE - 2ND BYTE - 3RD BYTE -	: - MUX. ADDRE - WARNING LI - TRIP LIMIT	SS MIT
airige airige airige airige airige airige airige airige airige </td <td>Ø6735 Ø674Ø Ø6745</td> <td>01345F 01347F 01348F</td> <td>970E 970F 9710</td> <td>ØC 6B 75</td> <td>A A A</td> <td>tb ltem</td> <td>FCB FCB FCB</td> <td>тоØ. 107 117</td> <td>THERMISTO 75 C 80 C</td> <td>DR ₿Ø</td>	Ø6735 Ø674Ø Ø6745	01345F 01347F 01348F	970E 970F 9710	ØC 6B 75	A A A	tb ltem	FCB FCB FCB	тоØ. 107 117	THERMISTO 75 C 80 C	DR ₿Ø
06755 0132P Ø714 ØE A FCB TO2. THERMISTOR #2 06770 0135P Ø715 GB FCB 107 75 C 06770 0135P Ø716 75 A FCB 107 75 C 06778 0135P Ø718 GB A FCB TO3. THERMISTOR #3 06780 0135P Ø718 GB A FCB TO3. THERMISTOR #3 06780 0135P Ø718 GB A FEBLTE FCB 117 86 C 06805 01360 * SLIP CONSTANTS - USEFUL TABLE RANGE * 06805 01360 * SLIP CONSTANTS - USEFUL TABLE RANGE * 06805 01361 # PERMIN FCB S02 MAX. FREO. 24447 06805 01361 # PERMIN FCB S04 MIN. FREQ. 12247 06810 01365 ** MAXIMUM SLIP TABLE: SCALED FOR \$ ELEMENTS * 06810 01365 ** MAXIMUM SLIP TABLE: SCALED FOR \$ ELEMENTS * 06820 01372 0	Ø675Ø Ø6755 Ø676Ø	Ø1349F Ø135ØF Ø1351F	<pre>> Ø711 > Ø712 > Ø713</pre>	ØD 6B 75	A A A		FCB FCB FCB	TO1. 107 117	THERMISTO 75 C 80 C	DR #1
66780 01355P 0717 0F A FCB T03. THERMISTOR #3 06785 01356P 0718 6B A FCB 107 75 C 06790 01357P 0719 75 A ETBLTE FCB 117 80 C 06305 01350 * SLIP CONSTANTS - USEFUL TABLE RANGE 06815 01362P 0718 02 A PERMIN FCB \$02 MAX. FREQ. 244H7 06825 01362P 0718 04 A PERMIN FCB \$02 MAX. FREQ. 244H7 06825 01365 ** MAXIMUM SLIP TABLE: SCALED FOR 8 ELEMENTS 06826 01365P ** MAXIMUM SLIP TABLE: SCALED FOR 8 ELEMENTS 06830 01365P 071F FF A FCB SFF (1) 06840 01367P 071F FF A FCB SFF (1) 06840 01374P 0720 FF A FCB SFF (1) 06855 01374P 0723 FF A FCB SFF (1) <t< td=""><td>Ø6765 Ø677Ø Ø6775</td><td>Ø1352F Ø1353F Ø1354F</td><td>Ø714 Ø715 Ø716</td><td>ØE 5B 75</td><td>A A A</td><td></td><td>FCB FCB FCB</td><td>TO2. 107 117</td><td>THERMISTO 75 C 80 C</td><td>)R #2</td></t<>	Ø6765 Ø677Ø Ø6775	Ø1352F Ø1353F Ø1354F	Ø714 Ø715 Ø716	ØE 5B 75	A A A		FCB FCB FCB	TO2. 107 117	THERMISTO 75 C 80 C)R #2
06300 01359 * 06305 01360 * SLIP CONSTANTS - USEFUL TABLE RANGE 06815 01361 * SLIP CONSTANTS - USEFUL TABLE RANGE 06815 01362 071A 02 A PERMIN FCB \$02 MAX. FREQ. 244H7 06825 01363 071B 04 A PERMAX FCB \$04 MIN. FREQ. 122H7 06825 01365 ** MAXIMUM SLIP TABLE: SCALED FOR 8 ELEMENTS 06830 01365 ** MAXIMUM SLIP TABLE: SCALED FOR 8 ELEMENTS 06840 01370P 071C FF A FCB SFF (0) 06845 01369P 071E FF A FCB SFF (1) 06855 01370P 071C FF A FCB SFF (2) 06856 01370P 071C FF A FCB SFF (3) 06867 01370P 0712 FF A FCB SFF (3) 06868 01371P 0724 FF A FCB SFF (1) 06870 01376P 0725 B A FCB S98	Ø678Ø Ø6785 Ø679Ø	Ø1355P Ø1356P Ø1357P	Ø717 Ø718 Ø719	ØF 68 75	A A A	ETBLTE	FCB FCB FCB	TO3. 107 117	THERMISTO 75 C 80 C	PR #3
06695 01360 * SLIP CONSTANTS - USEFUL TABLE RANGE 06810 01361 * 06815 01362P 071A 02 A PERMIN FCB \$02 MAX. FREQ. 244H7 06825 01364 ** 06830 01365 ** 06840 01367P 071C FF A PERMAX FCB \$04 MIN. FREQ. 122H7 06840 01367P 071C FF A TBLSP FCB \$FF (0) 06845 01368P 071D FF A FCB \$FF (1) 06855 01370P 071C FF A FCB \$FF (2) 06845 01368P 071D FF A FCB \$FF (2) 06855 01370P 071F FF A FCB \$FF (3) 06856 01372P 0721 FF A FCB \$FF (4) 06850 01375P 0722 FF A FCB \$FF (5) 06870 01375P 0723 FF A FCB \$SPF (5) 06890 01375P 0724 FF A FCB \$SPF (5) 06890 01377P 0726 B8 A FCB \$S95 3.5847 (C) \$0340-15847 06930 01380P 0727 9F A FCB \$S95 <td>Ø68ØØ</td> <td>Ø1359</td> <td></td> <td></td> <td></td> <td>*</td> <td></td> <td></td> <td></td> <td></td>	Ø68ØØ	Ø1359				*				
06322 0 01363 0/16 0/1 0/4 A PERMAR FCB 50/4 MIN. FRED. 122H2 06825 01364 ** 06830 01365 ** MAXIMUM SLIP TABLE: SCALED FOR 8 ELEMENTS 06840 013670 071C FF A TBLSP FCB SFF (0) 06845 013690 071C FF A TBLSP FCB SFF (1) 06855 01370P 071C FF A FCB SFF (2) 06855 01370P 071F FF A FCB SFF (2) 06856 01372P 0721 FF A FCB SFF (5) 06970 01373P 0722 FF A FCB SFF (5) 06870 01373P 0723 FF A FCB SFF (6) 06855 01376P 0724 FF A FCB SPF (7) 06885 01376P 0725 D8 A FCB SD8 9.45H7. (9) \$0/240-217H7. 06980 01377P 0726 B8 A FCB SPF (2) 0.60/200-178H2 06990 01379P 0728 B9 A FCB S89 5.35H7. (C) \$0/30/0-163H2 06995 01380P 0729 76 A FCB S75 4.61H7. (D) \$0/340-159H2 06915 01381P 072A 67 A FCB S59 3.46H7. (F) \$0/30-163H2	Ø68Ø5 Ø681Ø Ø6815	Ø1360 Ø1361 Ø1362F	Ø71A	Ø2	A	* SLI * PERMIN	FCB	\$02	MAX. FREQ	E RANGE 2. 244H7
06840 01367P Ø71C FF A TBLSP FCB SFF (Ø) 06846 01367P Ø71C FF A FCB SFF (1) 06856 01369P Ø71E FF A FCB SFF (2) 06856 01370P Ø71E FF A FCB SFF (3) 06866 01371P Ø722 FF A FCB SFF (5) 06870 01373P Ø722 FF A FCB SFF (5) 06870 01373P Ø722 FF A FCB SFF (5) 06870 01374P Ø723 FF A FCB SFF (7) 06880 01377P Ø724 FF A FCB SD8 8,45H7 (9) \$0200-244H7 06880 01378P Ø727 9F A FCB SD8 7.19HZ (A) \$0280-127H7 06900 01380P Ø728 89 A FCB SD3 SD440 <td< td=""><td>06820 06825 06830 06835</td><td>01363P 01364 01365 01365</td><td>, 0/1B</td><td>94</td><td>A</td><td>** ** M/</td><td>XIMUN</td><td>SLIP TAP</td><td>BLE: SCALED</td><td>FOR 8 ELEMENTS</td></td<>	06820 06825 06830 06835	01363P 01364 01365 01365	, 0/1B	94	A	** ** M/	XIMUN	SLIP TAP	BLE: SCALED	FOR 8 ELEMENTS
06855 01370P 071F FF A FCB SFF (3) 06855 01370P 0720 FF A FCB SFF (4) 05855 01372P 0721 FF A FCB SFF (4) 05876 01373P 0722 FF A FCB SFF (5) 06876 01374P 0723 FF A FCB SFF (6) 06885 01375P 0724 FF A FCB SFF (7) 06886 01377P 0726 B8 A FCB SPF (2) S0200-244Hz 06895 01377P 0726 B8 A FCB SPF (2) S0200-178Hz 06895 01378P 0727 9F A FCB S9F 6.21Hz (B) S0200-178Hz 06900 01381P 0728 89 A FCB S9F 4.61Hz (D) S0300-163Hz 06910 01381P 072A 67 A FCB S59 <td>Ø684Ø Ø6845 Ø685Ø</td> <td>Ø1367F Ø1368F Ø1369F</td> <td>Ø71C Ø71D Ø71E</td> <td>FF FF FF</td> <td>A A A</td> <td>TBLSP</td> <td>FCB FCB FCB</td> <td>SFF SFF SFF</td> <td>(Ø) (1) (2)</td> <td></td>	Ø684Ø Ø6845 Ø685Ø	Ø1367F Ø1368F Ø1369F	Ø71C Ø71D Ø71E	FF FF FF	A A A	TBLSP	FCB FCB FCB	SFF SFF SFF	(Ø) (1) (2)	
06970 01373P 0722 FF A FCB \$FF (7) 06880 01375P 0723 FF A FCB \$FF (7) 06880 01375P 0724 FF A FCB \$FF (7) 06885 01375P 0724 FF A FCB \$FF (7) 06895 01377P 0726 B8 A FCB \$SD8 8.45HZ (9) \$0240-217HZ 06895 01378P 0727 9F A FCB \$SP5 6.21HZ (B) \$0220-178HZ 06900 01379P 0728 89 A FCB \$S95 5.35HZ (C) \$0300-163HZ 06905 01380P 0727 9F A FCB \$S76 4.61HZ (D) \$0340-150HZ 06905 01380P 0728 59 A FCB \$57 4.61HZ (D) \$0340-150HZ 06915 01381P 072C 4D A FCB \$59 3.46HZ (F) \$0320-120HZ </td <td>Ø6855 Ø686Ø Ø6865</td> <td>01370F 01371F 01372F</td> <td>Ø71F Ø72Ø Ø721</td> <td>FF FF FF</td> <td>A A A</td> <td></td> <td>FCB FCB FCB</td> <td>\$FF \$FF \$FF</td> <td>(3) (4) (5)</td> <td></td>	Ø6855 Ø686Ø Ø6865	01370F 01371F 01372F	Ø71F Ø72Ø Ø721	FF FF FF	A A A		FCB FCB FCB	\$FF \$FF \$FF	(3) (4) (5)	
06885 01376P 0725 D8 A FCB SD8 8.45HZ (9) \$0240-217HZ 06890 01377P 0726 B8 A FCB \$B8 7.19HZ (A) \$0280-195HZ 06895 01378P 0727 9F A FCB \$B8 7.19HZ (A) \$0280-195HZ 06900 01379P 0728 89 A FCB \$B9F 6.21HZ (B) \$02C0-178HZ 06905 01380P 0729 76 A FCB \$89 5.35HZ (C) \$0300-163HZ 06905 01380P 0729 76 A FCB \$75 4.61HZ (D) \$0340-150HZ 06915 01382P 072B 59 A FCB \$59 3.46HZ (F) \$03C0-130HZ 06920 01383P 072C 4D A FCB \$4D 3.00HZ (10) \$0400-122HZ 06935 01386 *** 1ST BYTE ACTIVATION CODE STR *** 2ND BYTE UPPER THRESHOLD 06950 01389 *** 3RD BYTE LOWER THRESHOLD ** 3RD BYTE LOWER THRESHOLD 06955 01390 ** 3RD BYTE LOWER THRESHOLD ** 3RD 9(X1 CODE) 06955 01392P 072E 11 A FCB \$11 28.7 HZ	Ø697Ø Ø6975 Ø688Ø	Ø1373F Ø1374F Ø1375F	Ø722 Ø723 Ø724	FF FF FF	A A A		FCB FCB FCB	SFF SFF SFF	(5) (7) 10.0HZ	(8) \$Ø2ØØ-244HZ
06900 01379P 0720 39 A FCB 339 5.33H2 (C) 30300-103H2 06905 01380P 0729 76 A FCB \$75 4.61H2 (D) \$0340-150H2 06910 01381P 072A 67 A FCB \$76 4.61H2 (D) \$0340-163H2 06910 01381P 072A 67 A FCB \$57 4.61H2 (D) \$0340-163H2 06910 01381P 072A 67 A FCB \$59 3.46H2 (E) \$0360-140H2 06920 01382P 072C 4D A FCB \$59 3.46H2 (F) \$03C0-130H2 06920 01383P 072C 4D A FCB \$40 3.00H2 (10) \$0400-122H2 06930 01387 ** 1ST BYTE ACTIVATION CODE STR ** 06945 01388 ** 2ND BYTE UPPER THRESHOLD ** 06950 01390 ** 3RD BYTE LOWER THRESHOLD ** 06965 01391P 072E 11 A FCB \$11 28.7 H2	Ø6885 Ø689Ø Ø6895	Ø1376F Ø1377F Ø1378F	0725 0726 0727	D8 B8 9F	A A A		FCB FCB FCB	\$D8 \$B8 \$9F	8.45HZ 7.19HZ 6.21HZ	(9) $50240-217H7$ (A) $50280-195H7$ (B) $$02C0-178H7$ (C) $$02C0-178H7$
Ø693Ø Ø1383P Ø72C 4D A FCB \$4D 3.ØHZ 10) \$Ø4ØØ-122HZ Ø693Ø Ø1385 ** TABLE: SINE / TRIANGLE RATIOS Ø693Ø Ø1385 ** TABLE: SINE / TRIANGLE RATIOS Ø694Ø Ø1387 ** IST BYTE ACTIVATION CODE STR Ø6945 Ø1388 ** 2ND BYTE UPPER THRESHOLD Ø6950 Ø1389 ** 3RD BYTE LOWER THRESHOLD Ø6960 Ø1391P Ø72D ØØ A Ø6965 Ø1392P Ø72E 11 A FCB \$11 28.7 HZ Ø697Ø Ø1393P Ø72F 12 A FCB \$12 27.1 HZ	06900 06905 06910 06915	01379P 01380P 01381P 01382P	9728 90729 9072A 9072B	89 76 67 59	A A A		FCB FCB FCB	\$75 \$67 \$59	4.61HZ 4.Ø3HZ 3.46HZ	(C) $$0300-1034\%$ (D) $$0340-150HZ$ (E) $$0380-140HZ$ (F) $$03C0-130HZ$
Ø693Ø Ø1385 ** Ø693Ø Ø1385 ** Ø6935 Ø1386 ** Ø694Ø Ø1387 ** Ø694Ø Ø1387 ** Ø694Ø Ø1387 ** Ø6945 Ø1388 ** Ø6950 Ø1389 ** Ø6950 Ø1389 ** Ø6960 Ø1391P Ø72D ØØ A TBLSIN FCB \$11 28.7 HZ Ø697Ø Ø1393P Ø72F 12 A FCB \$12 27.1 HZ	Ø692Ø	Ø1383F	Ø72C	4D	A		FCB	\$4D	3.00HZ	(10) \$0400-122Hz
06960 01391P 072D 00 A TBLSIN FCB \$00 SET STR TO 9 (X1 CODE) 06965 01392P 072E 11 A FCB \$11 28.7 HZ 06970 01393P 072F 12 A FCB \$12 27.1 HZ A-V Page 28	Ø693Ø Ø6935 Ø694Ø Ø6945 Ø695Ø Ø695Ø	Ø1385 Ø1386 Ø1387 Ø1388 Ø1389 Ø1390				** ** T2 ** **	ABLE:	SINE / TH 1ST BYTE 2ND BYTE 3RD BYTE	RIANGLE RATI ACTIVATION UPPER THRES LOWER THRES	OS Code STR Hold Hold
	Ø696Ø Ø6965 Ø697Ø	Ø1391F Ø1392F Ø1393F	072D 072E 072F	00 11 12	A A A	TBLSIN	FCB FCB FCB A-1	\$00 \$11 \$12 / Page 28	SET STR T 28.7 HZ 27.1 HZ	O 9 (X1 CODE)

PAGE	Ø28	ACDRIV	***	AC	DRIVE	- EN	GINEERING	PROTOTYPE	– VE	RSI	ON .	1.0
Ø6975	Ø1394F	0730	Ø1	A		FCB	\$01	SET STR	то	27	(X 3	CODE)
ø698ø	Ø1395P	Ø731	2C	A		FCB	\$2C	11.1 HZ				
Ø6985	Ø1396P	Ø732	2D	Α		FCB	\$2D	10.6 HZ				
Ø699Ø	Ø1397P	Ø733	Ø2	A		FCB	\$Ø2	SET STR	тo	45	(X5	CODE)
Ø5995	Ø1398P	0734	39	Α		FCB	\$39	8.57 HZ				
07000	Ø1399P	Ø735	3D	Α		FCB	\$3D	8.00 HZ				
07005	01400P	Ø736	Ø 4	Α		FCB	\$04	SET STR	TO	63	(X7	CODE)
07010	Ø14Ø1P	Ø737	4B	A		FCB	\$4B	6.51 HZ				
07015	Ø1402P	0738	51	A		FCB	\$51	6.Ø3 HZ				
07020	Ø1403P	Ø739	Øß	Α		FCB	\$Ø8	SET STR	то	81	(X9	CODE)
07025	Ø14Ø4P	Ø73A	FF	Α		FCB	\$FF				-	
07030	Ø1405P	Ø73B	FF	Α		FCB	\$FF					

07040 07045 07050 07055	01407 01408 01409 01410				** ** T; **	ABLE AS	: VOLTAGE CO A FUNCTION	RREC OF T	TIO RIA	N FACTO Ngle Vo	DR DL'	TAGE		
07060	Ø1411P	Ø73C	E6	Α	TBLVTR	FCB	230,4	9.0	<=	VTRIA	<	10.0	(4	COU
	Р	Ø73D	04	Α										
07065	Ø1412P	Ø73E	A6	Ą		FCB	165,3	5.5	<=	VTRIA	<	9.0	(3	COU
	P	Ø73F	Ø3	Α									•	
07070	Ø1413P	0740	59	A		FCB	89,2	3.5	<=	VTRIA	<	6.5	(2	COU
	P	Ø741	Ø2	Α				. *					• -	
07075	Ø1414P	Ø742	ØØ	Α		FCB	Ø,1	0.0	<=	VTRIA	<	3.5	(1	COU
	Р	Ø743	Øl	A										

07085 07090 07095	Ø1416 Ø1417 Ø1418				** ** T) **	ABLE:	ERROR	CORRECT	10	NI	look-	-U I)		
07100	Ø1419P	0744	CF	Α	TB LC OR	FCB	207,	5.8	1	<=	ERR	<	1.ØV/HZ	(5	COUNT
	Р	Ø745	Ø5	A										-	
07105	Ø1420P	0746	9C	Α		FCB	156,	4.6	1	<=	ERR	<	.81	(4	COUNT
	P	0747	Ø4	Α										•	
07110	Ø1421P	Ø748	59	A		FCB	105,	3.4	1	<=	ERR	<	.61	(3	COUNT
	Р	Ø749	Ø3	А											
Ø7115	Ø1422P	Ø74A	35	Α		FCB	54,2	.2	1 -	<=	ERR	<	.41	(2	COUNT
	P	Ø74B	Ø2	Α											
07120	Ø1423P	Ø74C	Ø3	Α		FCB	3,1	.0	1 ·	<=	ERR	<	.21	(1	COUNT
	P	Ø74D	Ø1	Α											
Ø7125	01424P	Ø74E	ØØ	Α		FCB	Ø,Ø	.0	ø	<=	ERR	<	.Øl	(Ø	COUNT
	Р	Ø74F	ØØ	Α											

Ø7135	01425				**					
07140	Ø1427				** T7	ABLE:	GAIN LOOK-U	P		
Ø7145	Ø1428				**	LOW F	REQUENCIES	< 3	0.5 HZ	
07150	Ø1429				**					
Ø 7 155	01430P	0750	6A	Α	TBLGLO	FCB	105	(Ø)		
Ø716Ø	Ø1431P	Ø751	63	A		FCB	99	(1)	30.52 HZ	\$1000
Ø7165	Ø1432P	Ø752	3Ø	Α		FCB	48	(2)	15.26 HZ	\$2000
07170	Ø1433P	Ø753	1F	A		FCB	31	(3)	10.17 HZ	\$3000
Ø7175	Ø1434P	Ø754	17	Α		FCB	23	(4)	7.63 HZ	\$4000
07180	Ø1435P	Ø755	12	A		FCB	18	(5)	5.10 HZ	\$5ØØØ

PAGE	Ø29	ACDRIV	***	AC	DRIVE	- ENG	INEERING	PROTOT	YPE -	VER	SION 1.0
ø7185	Ø1436E	Ø756	ØE	Ą		FCB	14	(6)	5.09	H7	\$5900
Ø719Ø	Ø1437F	Ø757	ØÇ	Α		FCB	12	(7)	4.35	ዛշ	\$7099
07195	Ø1439E	Ø758	ØA	A		FCB	10	(8)	3.81	H7	\$8900
07200	Ø1439F	Ø759	ØA	A		FCB	10	(9)			
07205	01440E	975A	ØA	А		FCB	10	(A)			
07210	Ø1441E	Ø75B	ØA	Α		FCB	10	(B)			
Ø7215	Ø14428	Ø75C	ØA	А		FCB	lØ	(C)			
07220	Ø1443E	Ø75D	ØA	A		FCB	10	(D)			
07225	91444E	Ø75E	ØA	Α		FCB	10	(E)			
07230	Ø1445	Ø75F	ØA	A		FCB	10	(F)			
07235	Ø14469	0750	ØA	А		FCB	10	(10))		

Ø7245	Ø1448				* *					
07250	Ø1449				** TA	ABLE:	GAIN LOOK-U	P		
Ø7255	Ø1450				**	HIGH	FREQUENCIES	> 1	30.5 HZ	
Ø7260	Ø1451				**					
07265	Ø1452P	0761	32	Ą	TBLGHI	FCB	50	(Ø)		
07270	Ø1453P	0762	32	Α		FCB	50	(1)		
Ø7275	Ø1454P	Ø763	32	A		FCB	59	(2)	244 HZ	\$0200
Ø728Ø	Ø1455P	Ø764	32	Ą	·	FCB	50	(3)	163 HZ	\$0300
07285	Ø1456P	0765	32	A		FCB	59	(4)	122 47	\$0400
07290	01457P	0765	32	Ą		FCB	50	(5)	98 HZ	\$0500
Ø7295	Ø1458P	0767	75	Α		FCB	117	(6)	81.442	50590
07300	91459P	Ø768	д4	Α		FCB	164	(7)	59.8HZ	\$0700
07305	Ø1450P	Ø769	C 8	A		FCB	209	(8)	61.ØHZ	\$9899
07310	Ø1461P	Ø76A	B2	λ		FCB	178	(9)	54.347	\$0990
07315	Ø1452P	0768	of	Α		FCB	159	(A)	48.847	50300
Ø732Ø	Ø1463P	Ø76C	91	A		FCB	145	(B)	44.492	\$ØBØØ
Ø7325	01454P	Ø76D	85	Ą		FCB	133	(C)	40.787	SØCØØ
07330	Ø1465P	Ø75E	74	Ą		FCB	122	(D)	37.647	SADAA
Ø7335	Ø1455P	Ø76F	71	ላ		FCB	113	(E)	34.947	\$9E 00
07340	Ø1457P	Ø779	5A	Α		FCB	106	(F)	32.647	SØFØØ
Ø7345	Ø1468P	0771	63	Ą		FCB	99	(10)30.547	\$1000

Ø7355	Ø147ØD	9090				DSCT				
07350	Ø1471				**					
07365	01472				** 1	JECTOR	LOCATIONS			
07370	01473				**					
07375	Ø1474D	ØØØØ	Ø172	Ρ		FDB	INT	IRQ	(INTERRUPT SERVICE ROUTIN
07380	Ø1475D	0002	0000	Ρ		FDB	START	SWI	(DEFAULT)
07385	Ø1475D	0004	Ø152	Ą		FDB	SHUTD	NMI	(STOP)
07390	Ø1477D	ØØØ6	0009	Ρ		FDB	START	RESI	ΞT	(POWER-UP)
	01478					END				
TOTAL	ERRORS	ØØ99Ø								

3000	AI	00044*00045	00046	00047	00048	00049	Ø9050	ØØØ51	ØØØ52	ØØØ53	00054
		00055 00056	00057	ØØØ58	ØØØ59	ØØØ6Ø					
ØØØA	AIIØ.	00055*									
ØØØB	AIII.	00056*									
Ø994	AT4.	00049*									
ØØØ5	A15.	ØØØ50*									
0007	AI7.	00052*									

AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 ACDRIV *** PAGE 030 00053* 0008 AI8. 00054* 0009 AI9. 00195 00347 00350 00695 00757 00763 00766 00875* P Ø49B AINS 00021*00025 00026 00027 00028 00032 00033 00034 00035 00036 00037 E400 ASCT 00038 00039 00728*00736 P Ø3E1 BATT P Ø3F7 BATTI 00731 00738* 00739 00743* Ø4Ø1 BATT2 Ρ P Ø432 CALCV1 ØØ77Ø ØØ772* 0410 CALCVB 00729 00756* Р 00359 00441 00532 00589 00595 01280 01287 01293* P Ø6D1 COM16 00104*00690 00711 B ØØ2B COUNT B 0035 CPULSE 00111*00931 00983 ØØ112*ØØ5ØØ ØØ933 ØØ948 ØØ951 ØØ972 ØØ975 ØØ994 B ØØ36 CSINE 000F CSLIPV 00083*00386 00417 B 00109*00404 00405 00408 00409 00526 00527 00533 00534 00989 00990 ØØ33 CTEMP В 00991 01069 01082 01089 01099 00502 00506* Ø288 CTLP1 Ρ 00505 00520* Ø28D CTLP2 Р P Ø2A6 CTLP2A ØØ531 ØØ533* 00535 00540* P Ø2B4 CTLP3 ØØ538 ØØ539 ØØ543* P Ø2BA CTLP4 P Ø2CC CTLP5 00549 00552* P Ø2D2 CTLP6 00548 00555* P 02DB CTLP6A 00556 00559* ØØ551 ØØ554 ØØ558 ØØ561* P Ø2EØ CTLP7 P Ø2E4 CTLP8 00508 00563* 00594 00598 00599* Ρ Ø318 CTLS 00583 00611* Ø32F CTLS1 Ρ 00510 00622* P Ø335 CTLS2 00113*00503 00541 00543 00648 00935 00953 00959 00962 00970 00998 ØØ37 CTRIA B 01003 Ø1D4 CTRL 00399* Ρ Ρ Ø214 CTRL1 00427 00430* Ø225 CTRL1A ØØ437 ØØ439* Ρ 022D CTRL2 00440 00443* Ρ 00205 00253 00900*00907 Ø4C4 DELAY Ρ 04CA DELAY1 00902*00905 P Ø43D DEVSEL ØØ219 ØØ459 ØØ8Ø9*ØØ869 p 00075*00271 00302 00555 01014 B ØØØ8 DIA 00077*00572 B ØØØ9 DIB 00136*00324 00340 P ØØØD DIRQ 00483 01305* P Ø5D8 DIV 01308*01310 P Ø6DE DIV2 00107*00475 00521 01275 01279 01283 01285 01305 01307 01308 01309 ØØ2E DIVW B 01311 01316 01318 01321 01323 01326 01328 01331 01333 ØØØ79*ØØ212 ØØ326 ØØ376 ØØ677 ØØ689 ØØ681 ØØ716 ØØ719 ØØ72Ø ØØ741 **Β ØØØA DOB** 00744 00748 00200 00210 00225 00248 00255 00298 00320 00329 00332 00787*00916 Р Ø433 DOUTA 00923 01005 01024 00202 00214 00327 00379 00749 00801* P Ø438 DOUTB 00137*00181 00231 00653 P ØØØE EIRO 00085*00446 00447 00477 00488 00530 00585 00587 B ØØ14 ERR 00085*00410 00411 00443 00444 ØØ12 ERRA R Ø14D ESHUTD ØØ319*ØØ669 ØØ7Ø4 ØØ737 Ρ Ø719 ETBLTE ØØ689 Ø1357* Ρ 00234 00243*00268 00270 00288 ØØBC EXECA Ρ 00CD EXECA1 00250*00257 Ρ A-V Page 31

AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 ACDRIV *** PAGE 031 P Ø11E EXECB 00294* P Ø12D EXECB1 ØØ295 ØØ3ØØ* 0142 EXECB2 00304 00310* 00012*00125 ØØ1Ø FILE ØØØ73*ØØ256 ØØ344 ØØ357 ØØ358 0005 FREO R 00486 00957 00966 01158*01163 Ø637 FUNC P 01160 01164* Ρ Ø640 FUNC1 ØØ474 Ø114Ø* P Ø621 GAIN P Ø62F GAIN1 01143 01146* 00101*00691 00707 00713 R ØØ28 HOTF ØØØ1 IBAT 00068*00767 R 00048*00765 0003 IBAT. ØØ2A ICOUNT ØØ103*00245 00282 00284 00289 00345 R 00098*00244 00276 00279 00306 01013 01020 01023 В ØØ25 IDIRF B ØØ1E INC 00093*00600 00601 00605 00608 00609 00090*00489 00493 00494 00624 00625 B ØØ18 INCI 00094*00590 00591 00592 00593 00602 00603 00606 00607 00613 00614 ØØ20 INCO В 00091*00563 00564 00622 00623 B ØØ1A INCP 00092*00523 00546 00547 00561 00562 00565 00566 00567 00568 B ØØ1C INCPO 00121 00140* P ØØØF INIT P 0068 INIT1 00178 00187* P Ø473 INPUT ØØ176 ØØ353 ØØ455 ØØ664 ØØ671 ØØ846*ØØ89Ø P Ø172 INT 00340*01474 P Ø19A INT1 00357* 00364 00367 00371* P Ø1B4 INTIA Ø1C7 INT2 00375 00381* p Ø368 INTE 00371 00631 00650* Ρ Ø238 INTV 00454* P 00457 00474* Ρ Ø251 INTV1 027A INTV1A 00490 00492 00494* p Ρ Ø344 INTV2 00464 00630* Ø349 INTV3 00632*00634 P Р Ø365 INTV4 00542 00644 00549* P 000B IPOMAX 00134*00550 00553 P ØØØC IPOMIN ØØ135*ØØ557 ØØ56Ø P Ø568 IROT 00299 01013* P Ø57C IROT1 01018 01022* 01016 01021 01024* P Ø581 IROT2 00131*00421 P 0009 KFREO B ØØ1Ø KGAIN 00084*00481 00482 00528 00529 ØØØ8 KLOW 00130*00584 P P 0005 KMOT 00128*00428 Ρ ØØØΑ ΚΡΟΤ 00132*01071 P ØØØ7 KREG 00129*00430 P ØØØ5 KVHZ 00127*00400 P ØØEØ MODE 00183 00261*00314 Ρ ØØEA MODE1 00262 00266* 00265 00271* P ØØF4 MODE2 Ø105 MODE3 00275 00279* P Ø1ØA MODE3A ØØ278 ØØ282* Ρ Ø113 MODE3B ØØ283 ØØ286* P ØØ273 ØØ277 ØØ28Ø ØØ289* P Ø11A MODE4 Ø11D MODE5 00285 00287 00290* P 00097*00243 00269 00294 00310 00369 ØØ24 MODEF B 00401 00418 00431 00478 00586 01072 01192 01228*01256 P Ø687 MP8 B ØØ2D MULT ØØ1Ø6*Ø1228 Ø1233 Ø1237 Ø1241 Ø1245 P 044E OUTPUT 00788 00802 00823*00996 01000 01058 00081*00266 00360 00361 00365 00413 00581 01036 01045 01050 01114 B ØØØB PER

AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 PAGE Ø32 ACDRIV *** 01140 01141 P Ø71B PERMAX Ø1Ø42 Ø1363* P 071A PERMIN 01039 01362* E401 PIA1AC 00026*00144 00150 00812 00814 00835 00837 00855 00858 00886 00888 E400 PIAIAD 00025*00147 00154 00810 00833 00851 00884 E403 PIAIBC 00028*00145 00152 00826 00830 00848 00853 00877 00891 E402 PIA1BD 00027*00148 00153 00828 00831 00850 00857 00879 00882 E410 PTM1CX 00032*00161 00169 00182 00232 00325 00341 00654 E412 PTM1LC 00034*00171 00992 E413 PTM1XX 00035* E411 PTM2CS 00033*00166 00173 00179 00229 00342 00651 00903 00919 E414 PTM2LC 00036*00901 00918 E415 PTM2XX 00037* E416 PTM3LC 00038*00163 00180 00230 00343 00652 E417 PTM3XX 00039* P Ø6B7 ODIV 00545 01276* P Ø6C2 ODIV1 Ø1278 Ø1281*Ø1284 01286 01288* P Ø6DØ ODIV2 00223 00295 00330 00915* P Ø4DA RCOM P Ø5B8 REG 01047 01069* 01079 01084* P Ø5D7 REGØ 01085 01091* P Ø5E6 REGØA 01081 01096* P Ø5EF REGI 01088 01095 01099* P Ø5F5 REGIA 01083 01090 01101 01104* P Ø5FE REG2 ØØ1ØØ*Ø1Ø8Ø Ø1Ø87 Ø1Ø91 Ø11Ø2 B ØØ27 REGF 00072*00761 01070 B ØØØ5 REGV 00045*00756 ØØØØ REGV. P Ø386 SAFET1 ØØ658 ØØ67Ø* P Ø399 SAFET2 ØØ675 ØØ679* P 0376 SAFETY 00221 00250 00313 00663* 00422 01256* P Ø6A6 SCALE P Ø152 SHUTD 00324*01476 P 016D SHUTD1 00334*00335 ØØ1Ø2*ØØ693 ØØ599 ØØ7Ø1 ØØ728 ØØ732 ØØ734 B ØØ29 SHUTF P Ø5FF SINTR 00373 01114* P Ø6Ø4 SINTR1 Ø1116*Ø112Ø P Ø61D SINTR2 Ø1122 Ø1125 Ø113Ø* 00070*00261 00355 00426 00439 01048 B ØØØ3 SLIPD 00099*00300 00309 01053 B ØØ26 SLIPF 00071*00263 00351 00383 00385 B ØØØ4 SLIPM 0001 SLIPM. 00046*00349 P Ø585 SMAX 00381 01036* 01040 01043 01047* P Ø59E SMAX1 01049 01053* P Ø5AB SMAX2 P Ø5BØ SMAX3 01052 01055* 00082*00382 01056 01076 ØØØE SMAXV В 00121*01475 01477 0000 START Ρ 00088*00213 00378 00747 01124 01126 ØØ16 STR В R ØØ17 STRF ØØØ89*ØØ374 Ø1128 Ø1130 Ρ Ø64B TBL Ø1145 Ø1181* Ρ Ø643 TBL16 01149 01173* Ρ Ø647 TBL4 01046 01177* Ø1175* P Ø645 TBL8 P Ø744 TBLCOR ØØ485 Ø1419* P Ø761 TBLGHI Ø1144 Ø1452* P Ø75Ø TBLGLO Ø1148 Ø143Ø* P Ø72D TBLSIN Ø1115 Ø1391*

AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 Ø33 ACDRIV *** PAGE P Ø71C TBLSP Ø1Ø37 Ø1367* P 070E TBLTEM 00589 00692 01346* P 073C TBLVTR 00956 00965 01411* 00108*01181 01182 01184 01185 01186 01189 01195 B ØØ3Ø TEMP 00689* P Ø39F TEMPØ 00593*00703 00712 P Ø3A9 TEMPI 00698 00705* P Ø3C2 TEMP2 00706 00708* P Ø3C9 TEMP3 P Ø3DB TEMP4 00714 00718* B ØØ2C TIME 00105*00204 00252 00905 00057*01346 ØØØC TOØ. ØØØD TO1. 00058*01349 00059*01352 ØØØE TO2. 00050*01355 ØØØF TO3. P Ø65F TRUNC 00445 00626 01205* P 057E TRUNC1 01209 01210 01214* P 0636 TRUNC2 01207 01213 01219* Β ØØØØ VBAT 00057*00764 00769 01078 01085 00047*00762 0002 VBAT. 00632 00945* P Ø4FF VCORR 00946 00962* P Ø51E VDEC P Ø533 VDEC1 00964 00972* 00971 00974 00976* P Ø53C VDEC2 0002 VHZ 00069*00348 00399 в 00051*00346 0006 VHZ. 00126*00406 P ØØØ4 VHZM 00948* P 0503 VINC 00950 00953* P Ø5ØE VINC2 00952 00955 00960* P Ø51D VINC3 00095*00461 00627 00630 00633 B ØØ22 VLOOP 00649 00936 00982* P Ø53D VOUT B ØØ23 VSIGNF ØØØ96*ØØ463 ØØ528 ØØ645 ØØ945 P Ø495 WDOG 00227 00311 00334 00868*00902 00189*00192 P ØØ5D ZERO 00216 00246 00333 00931* P Ø4F1 ZVOLT

APPENDIX VI

TEST INSTRUMENTATION SPECIFICATIONS

Page Number

Himmelstein Torque Transducer	A-VI-2
Ohio Semitronics Watt Meter	A-VI-6

MCRT®9-02T Non-Contact Torquemeter

MAX. TORQUE-10,000 lb.-in. SPEED - 0-7,500 rpm

GENERAL DESCRIPTION

The MCRT[®]9-02T is a general purpose, high accuracy shaft torquemeter ideal for continuous dynamometer readout and torque feedback applications. Six standard torque ranges provide maximum power capacities from 60 to 1200 horsepower. Performance is independent of speed from stall through 7,500 rpm.

The MCRT[®]9-02T uses a rotating strain gage torque bridge, temperature compensated for drift and modulus. The bridge is connected to a stationary electronic readout by integral, non-contact rotary transformers. The device is immune to water, lubricants, coolants, vibration, etc. and elimination of slip rings permits very low level measurements and long maintenance-free life. Thrust and bending loads are inherently cancelled by the transducer design. Factory options include an integral, non-contact speed pick-up and a foot mount.

Linearity: 0.1%

- *Temperature Effects:* From 75 to 175° F maximum drift is 0.2% of full scale and maximum error due to modulus change is 0.2% of reading.
- Maximum Operating Temperature: 220° F, assuming permanent lubrication. Above 175° F, the maximum shaft speed may have to be de-rated.
- *Readout:* Any carrier amplifier suitable for strain gage service may be used.

Excitation Voltage: 10 volts rms, maximum.

Nominal Output: 0.75 millivolts/volt (open circuit).

Standard Ratings:



MODEL	FULL SCALE TORQUE	TORSIONAL STIFFNESS	MAXIMUM ROTATING INERTIA	MAXIMUM WEIGHT
MCRT®9.02T	(lb. — in.)	(lb. – in./rad.)	(in. – oz. sec.2)	(lbs.)
-(5·2)	500	117,000	0.151	17
-(1-3)	1,000	197,000	0.152	17
-(2-3)	2,000	260,000	0.154	17
-(4-3)	4,000	427,000	0.186	22½
(6-3)	6,000	515,000	0.188	22½
-(1-4)	10,000	605,000	0.192	22½

Overload Capacity: 2 times full scale rating

Shaft Speed: 0 to 7,500 rpm bi-directional. Optional speed pick-up produces 60 pulses per shaft revolution. Construction: Load carrying member is 17-4 PH high strength stainless steel.

NOTES:

[1] Maximum speed rating assumes permanent lubrication. Consult factory for higher ratings.

[2] When mounted as a floating shaft, residual shaft mis-alignment to driving and driven shafts should be taken up with single flexible couplings and the stator assembly compliantly restrained. When a foot mount is used, double flexible couplings should be employed.

S. HIMMELSTEIN AND COMPANY

2500 ESTES AVENUE, ELK GROVE VILLAGE, ILLINOIS 60007 • TELEPHONE: (312) 439-8181

ι. Ι	3 5 8 H-010 H-010	E					5. 	DIA F (0	4, 4 F	IOLES MOU NAL)) – 3 OR OR DF	UNF 1 3/8 DFEP $2 \frac{1}{16}$ $2 \frac{1}{16}$	
	MODEL NC	TORQUE RANGE				0IM	ENSI	ON E						
	5-2	0-500	-	-	<u> </u>		-	_ <u>r</u>			-			
	1-3	0-1,000	52	13	Ē	00					8			
	2-3	0-2,000	, , , , , , , , , , , , , , , , , , ,	-	N	-	រ្ល	8		8	¥	n		
	4 - 3	2-4,000	_				26;	1.50	₹.	52		62		
	6-3	0-6,000	37	275	69	ŝ					27			
	1-4	0-10.000			n i	-					-			

MCRT[®]9-02T

•

A-VI Page 3

1-4

0-10,000

SYSTEM 6 Module Data Sheet

TRANSDUCER AMPLIFIER MODEL 6-201



- HIGH ACCURACY
- 100 MEG INPUT RESISTANCE
- RATIOMETRIC OPERATION
- UNSURPASSED NOISE IMMUNITY
- BESSEL RESPONSE OUTPUT FILTER
- NEGATIVE SPAN ADJUSTMENT

Description

The Model 6-201 is a truly universal Transducer Amplifier. It will handle directly-wired or transformer-coupled strain gage transducers or, LVDT's. No effort has been spared to provide the most stable, accurate and noise-free performance obtainable. When incorporated in a SYSTEM 6, the module is complete in all respects; it provides transducer excitation, transducer balance, zero set, span set, switchable low pass filtering, dual polarity shunt calibration and output buffering functions. Versatility and high accuracy are enhanced by provision for 4, 6 or 7 wire input connections.

A-c excitation yields extremely stable operation and high sensitivity while eliminating the effects of thermocouple and galvanic voltages, voltages induced by rotating machinery or a-c magnetic fields and other industrial noise sources. While such noise immunity is inherent in a carrier amplifier with phase sensitive detection, the Model 6-201 attains a new level of noise immunity that is especially meaningful in noisy industrial environments. Such immunity is achieved, in part, by the unique detector circuit which yields unsurpassed guadrature rejection, by the incorporation of low level active filtering and by the very high Common Mode Rejection (CMR). The use of low level filtering increases the effective CMR ratio and prevents large, normal mode, noise signals from overloading the amplifier and causing reading errors. Additional normal mode rejection is provided by an active, output filter with switch selectable bandwidths. This Bessel response filter avoids data distorting group delays and overshoot errors that occur with other types. The very low cut-off frequencies provide long term signal averaging and prevent roll-over of the last display digit, even in the presence of ultra low fremency variations.

The 6-201's very high input impedance eliminates errors from shunting type balance controls found in older instruments. Stable, internally generated balancing voltages are summed with the residual transducer unbalance after the high impedance, differential input amplifier. An independent, Negative Span Adjustment is available to compensate for transducer with imperfect symmetry. This provides correct system symmetry when several transducer channels share a digital display.

The 3 kHz oscillator is amplitude-locked to the ultra-stable SYSTEM 6 reference. Additionally, the actual bridge excitation voltage is feedback locked via 6 (or 7) wire sensing to the system reference thus providing ratiometric operation. In the unlikely event the system reference changes, both the sensitivity of the digital indicator and the bridge excitation voltage change in the same ratio. Hence, the displayed digitized output will remain unchanged i.e., the equivalent system gain is independent of the reference.

The module includes SYSTEM 6 address decoding circuitry and will generate legend, A/D Converter Scaling, 5th digit blanking and decimal point location commands in accordance with switch-programmed, field-changeable instructions. A front panel LED indicates when the module output is addressed for display on the digital indicator.

Specifications, Model 6-201

Transducer Type: Any strain gage transducer either directly
wired or transformer coupled. Will also handle
1/4 and 1/2 bridges and LVDT* Transducers.
Transducer Impedance:
Transducer Connections: Provision for 4, 6 or 7 wire circuits
Transducer Cable Length: up to 5000 feet
Transducer Excitation:
Amplitude:
Frequency:
"slaving" to other 6-201 modules
Calibration: Dual-polarity shunt calibration with
provision for CAL resistor feedback
Sensitivity: 0.1 my/y minimum
Sensitivity Dence Minimum SPAN editet rence from 5.0
to 0.1 mulu via multi-turn COADSE and EINE
to 0.1 my/ vie multi-turn, COArise and Fine
mont panel controls. Negative Sr Are Independently
aujustable over a 2.6 range
input impedance:
Independent of NULL control settings.
Normal Mode Rejection: At least 120 db at 60 nertz
with selectable filter in 500 hertz position
Quadrature Rejection:
Null Control Range:
quadrature (C) via multi-turn controls. COARSE and
FINE control provided for in-phase (R) adjustment.
Amplifier response is flat regardless of selected filter
bandwidth when in the NULL mode. Releasing the NULL
switch automatically re-engages the selected filter bandwidth.

Analog Output: ±£	volts full scale with 40%**
Output Impedance:	Less than 0.1 ohms
Bandwidth:	1, 1, 100 or 500 nertz, switch selectable***
Signal-To-Noise-Ratio: 0.0 in 500 h	5% rms or better except 0.1% ertz bandwidth filter position
Switchable Filter Response Time: the filter output will read	Assuming a step input, the tabulated percentage of
actual value in K/fc se	conds where fc is the selected cut-off frequency
<u>X of Ac</u>	tual Value K

					_		•							
								99	.9	%			2.0	
								99	0.0	%			1.5	
								90	.0	×			1.0	
								63	1.2	%			0.6	
Filter Attenuation:		•	 8	0 (dЬ	pe	r	de	ca	de	above	cut-off	frequency	
Overall Accuracy:						Ϊ.					0.05%	of full:	scale. ****	
Module Size:	•	•	 •			•	•		•	•		One star	dard width)

- The 6-203 LVDT amplifier is recommended for dedicated LVDT Applications.
 See Bulletin 601 for separate A/D overrange NOTES:
 - specifications.
 - Four individual pushbutton switches select desired response. When no filter switch is depressed, signal output is unfiltered.
 - ****** See Bulletin 601 for complete definition of operating conditions.





SPECIFICATIONS:

Model PTP-948

INPUTS:

Phase Voltage "fs" range overvoltage (continuous) burden (per phase) Current "fs" range

overcurrent burden Power factor range Frequency range Response time Isolation input/output/case Power ranges "fs"

Accuracy (including setpoint, linearity, pf and temperature) Instrument power Current transducer size

 3ϕ 3 wire, 30 4 wire 120 VAC 0 to 150 VAC 175 VAC .1VA 600 amperes ac 0 to 300 amperes ac 0 to 600 amperes ac 10 times fs <.1VA unity to 0 lead or lag DC to 5K Hz ±1db 20 μ sec to 90% fs 1500 VAC (300A) 0 to 108 KW (600A) 0 to 216 KW Analog ±0.5% fs Digital Meter ±1.0% fs 115VAC 10% 60 Hz 4 1/8" x 5" x 1 1/4" 2" dia.

1. Report No.	2. Government Accessio	n No. 3	Recipient's Catalog No.	· · · · · · · · · · · · · · · · · · ·						
NASA CR-167919	-		-							
4. Title and Subtitle		5	. Report Date							
Improved SCR ac Motor Con Urban Electric Vehicles	troller for Batte	ery Powered	December 1982							
		6	Performing Organizatio	n Code						
			-							
7. Author(s)		8	Performing Organizatio	n Report No.						
		• •	·							
Thomas S Latos			-							
		10	. Work Unit No.							
2. Defember Orrectedies News and Address	<u> </u>		-							
Gould Inc., Gould Researc	h Center	11	Contract or Grant No.							
Electrical & Electronics	Research									
40 Gould Center		10	DEN 3-60							
Rolling Meadows, Illinois	60008		. Type of Heport and Per	lod Covered						
12. Sponsoring Agency Name and Address			Contractor Rep	oort						
Office of Vehicle and Eng	y ine R&D	14	Sponsoring Agency Cer	Report No						
Washington, D.C. 20545				1						
			DUE/NASA/0060-	•1						
Manager, F. Gourash, Tran Center, Cleveland, Ohio	nder Interagency sportation Propu 44135	Agreement DE-AI	NASA Lewis Res	Project search						
16. Abstract A SCR ac motor controller for an electric vehicle application has been designed and constructed to excite a polyphase induction motor from a fixed 120-V dc propulsion battery source. The inverter, rated at 35-kW peak power, is fully regenerative and provides sufficient power to meet the SAE 227a Schedule d driving cycle if installed in a commuter style vehicle. Thyristors are employed for the bridge switching devices and the comutation devices and are arranged in a dc bus comutated topology to minimize the number of comutation circuit components required. The controller was measured to have a peak efficiency of 95% at peak power. Retail costs of the ac motor/motor controller package in 100K/year quantities is projected to be \$1500 (FY79).										
17. Key Words (Suggested by Author(s)) Electrical vehicle		18. Distribution Statement Unclassified	- unlimited							
Power electronics		STAR Category	85							
Thryistor		DOE Category	UC-96							
MOTOR CONTROLLER										
19. Security Classif, (of this report)	20. Security Classif (of this	page)	21. No. of pages	22. Price*						
		r-9-1	000	A10						
			299	A13						

*For sale by the National Technical Information Service, Springfield, Virginia 22161