

NVIDIA A100 Ampere GPU

NVIDIA's new generation Graphics Processing Unit (GPU) with CoWoS, 40GB Samsung HBM2, 2.5D and 3D packaging.

SP20579 - Advanced Packaging report by Belinda Dube
Laboratory Analysis by Véronique Le Trodec
February 2021 – Sample

SAMPLE

Table of Contents

[Overview / Introduction](#) 4

- Executive Summary
- Reverse Costing Methodology

[Company Profile](#) 8

- 2.5D & 3D Packaging Market
- High Bandwidth Memory
- TSMC CoWoS
- TSV Technology
- NVIDIA Company Profile
- NVIDIA Ampere A100 Characteristics
- GPU Supply Chain

[Physical Analysis](#) 31

- Summary of the Physical Analysis
- Physical Analysis Methodology
- NVIDIA Ampere A100 Teardown
- Package
 - ✓ Views & Dimensions
 - ✓ Passives Assembly
 - ✓ Laminate & IHS Cross-Section
- DRAM Die
 - ✓ View, Dimensions & Marking
 - ✓ μ Bumps & TSVs
 - ✓ HBM2 Stack Cross-Section
- GPU Die
 - ✓ View, Dimensions & Marking
 - ✓ μ Bumps
 - ✓ GPU Cross-Section
- Filler Die
 - ✓ View, Dimensions & Marking
 - ✓ Filler Cross-Section

- Interposer Die
 - ✓ View, Dimensions & Marking
 - ✓ μ Bumps & TSVs
 - ✓ Interposer Cross-Section
- Comparison with AMD Fury X including SK-Hynix HBM1

[Manufacturing Process Flow](#) 160

- Global Overview
- GPU Process Description & Foundry
- Interposer Process Flow & Foundry
- HBM2 Stack Process Flow & Foundry
- CoWoS Process Flow & Foundry

[Cost Analysis](#) 191


- Summary of the Cost Analysis
- Yields Explanation & Hypotheses
- GPU Front-End & Die Cost
- HBM2 Stack
 - ✓ TSV Manufacturing Cost
 - ✓ Micro-Bumping Manufacturing Cost
 - ✓ Dies Cost (DRAM + Logic)
 - ✓ HBM2 Stack Cost
- Interposer
 - ✓ TSV Manufacturing Cost
 - ✓ Microbumping Cost
 - ✓ Interposer Cost
- CoWoS Assembly Manufacturing Cost
- Final Component Cost

[Estimated Price Analysis](#) 213

- Manufacturer Financial Ratios
- Component Manufacturer Price

[Feedback](#) 216

[System plus Consulting Services](#) 218



OVERVIEW

METHODOLOGY

SAMPLE

Executive Summary

[Overview / Introduction](#)

- ▶ Executive Summary
- Reverse Costing Methodology
- Glossary

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)

[About System Plus](#)

- The high end electronic packaging market was worth more than \$880 million dollars in 2019. The biggest market for high end performance packaging comes from telecom and infrastructure. It has more than a 50% market share according to Yole Développement's report High-End Performance Packaging: 3D/2.5D Integration 2020.
- The NVIDIA Ampere A100 targets high performance data centers, artificial intelligence applications, data analytics, and High-Performance Computing (HPC). It uses advanced technologies, including TSMC's 7nm FinFET chip, 3D stacked memory with 2.5D integration on a silicon interposer in a Chip-on-Wafer-on-Substrate (CoWoS) process.
- The new generation GPU provides significantly higher performance compared to the previous generation. The NVIDIA Ampere A100 provides the consumer market with 40GB or 80GB of Samsung's high bandwidth memory (HBM2). Samsung's HBM2 is engineered to sustain and support high speed data transfer. The HBM2 DRAM solution satisfies the market need for high performance, energy efficiency, and compact integration. The NVIDIA Ampere A100 is characterized by GPU Memory Bandwidth of 1,555 GB/s. A 3D assembly process yields HBM2 stacks composed of eight 1GB memory dies and one logic die, connected with via-middle through-silicon vias and micro-bumps.
- More than 6,000mm² of silicon area is integrated in a single 55mm x 55mm 12-layer ball grid array (BGA) package of the NVIDIA Ampere A100. Two major semiconductor leaders, Samsung and TSMC, collaborate to deliver this much silicon in a single package. TSMC is the main provider for the NVIDIA Ampere A100. Using its 2.5D CoWoS platform, it manufactures the world's largest processor built on 7nm process technology. This GPU die features a 7nm FinFET transistor process and 54 billion transistors on a single chip. It also produces a large silicon interposer on which the GPU and HBM2 memory is assembled at the wafer-level.
- The report includes a complete physical analysis of the package, the GPU die, interposer die and the HBM2 DRAM. Along with the manufacturing process of the silicon dies, CoWoS process and final assembly, this report comes with a cost analysis and a price estimation of the NVIDIA Ampere A100. Finally, the report includes a comparison to highlight the similarities and differences between the NVIDIA Ampere A100 and NVIDIA's Tesla P100 and V100.



PHYSICAL ANALYSIS



SAMPLE

Graphic Card Teardown

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

- Summary
- ▶ Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- Package Opening
- Package Cross Section
- HBM Stack-Logic/DRAM Die
- HBM Stack Cross Section
- GPU Die
- Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)


[Cost Analysis](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)

[About System Plus](#)



NVIDIA Ampere A100 Teardown – PCB Front Side
©2021 by System Plus Consulting

NVIDIA Ampere A100 Teardown – PCB Back Side
©2021 by System Plus Consulting

NVIDIA AMPERE 100 Package - XRAY Images-

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

- Summary
- Graphic Card View & Teardown
- ▶ Package X-Ray Images
- Package Overview
- Package Opening
- Package Cross Section
- HBM Stack-Logic/DRAM Die
- HBM Stack Cross Section
- GPU Die
- Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)


[Cost Analysis](#)

[Selling Price Analysis](#)


[Feedback](#)

[Related Reports](#)

[About System Plus](#)



NVIDIA Ampere A100 X-Ray Image
©2021 by System Plus Consulting



NVIDIA Ampere A100 X-Ray Image
©2021 by System Plus Consulting

The Nvidia Ampere 100 package integrates:

- Interposer die
- GPU Die on die
- HBM memory packages assembled on die
- Filler Die

Package Opening

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

Physical Analysis

- Summary
- Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- ▶ Package Opening
- Package Cross Section
- HBM Stack-Logic/DRAM Die
- HBM Stack Cross Section
- GPU Die
- Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)


[Cost Analysis](#)

[Selling Price Analysis](#)


[Feedback](#)

[Related Reports](#)

[About System Plus](#)




Package Opening
©2021 by System Plus Consulting



TIM EDX Analysis
©2021 by System Plus Consulting

- A [redacted] is applied between the [redacted] memory and the top metal frame to ensure that there are so [redacted].
- The [redacted] helps [redacted] to avoid [redacted] of the active components.
- The [redacted] is made of an [redacted] compound.



TIM EDX Analysis
©2021 by System Plus Consulting

SAMPLE

Package Cross Section

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

- Summary
- Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- Package Opening
- ▶ **Package Cross Section**
- HBM Stack-Logic/DRAM Die
- HBM Stack Cross Section
- GPU Die
- Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)


[Cost Analysis](#)

[Selling Price Analysis](#)


[Feedback](#)

[Related Reports](#)


[About System Plus](#)



Package Cross Section
©2021 by System Plus Consulting



Package Opening Top View
©2021 by System Plus Consulting



Package Cross Section
©2021 by System Plus Consulting

SAMPLE

Board Cross-Section

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

- Summary
- Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- Package Opening
- ▶ Package Cross Section
- HBM Stack-Logic/DRAM Die
- HBM Stack Cross Section
- GPU Die
- Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)

[Cost Analysis](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)

[About System Plus](#)



Package Opening Top View
©2021 by System Plus Consulting

Package total mm



Package Cross Section
©2021 by System Plus Consulting

Package Cross-Section – HBM2 Stack

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

- Summary
- Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- Package Opening
- Package Cross Section
- ▶ HBM Stack Cross Section
- GPU Die
- Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)


[Cost Analysis](#)

[Selling Price Analysis](#)


[Feedback](#)

[Related Reports](#)

[About System Plus](#)



HBM Stack Cross-Section – SEM View
©2021 by System Plus Consulting



HBM Stack Cross-Section – Optical View
©2021 by System Plus Consulting

- The HBM stack is molded on the side.
- The side mold is 225-235µm wide.
- DRAM dies do not have the same exact size, they are diced before being bonded together.
- The top DRAM Die is thicker in size compared to the other DRAM dies. This could be a technic to provide mechanical stability and protect the DRAM dies from fracture.

Package Cross-Section – HBM2 Stack

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

- Summary
- Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- Package Opening
- Package Cross Section
- HBM Stack-Logic/DRAM Die
- ▶ HBM Stack Cross Section
- GPU Die
- Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)

[Cost Analysis](#)

[Selling Price Analysis](#)


[Feedback](#)

[Related Reports](#)

[About System Plus](#)



- HBM die thickness(Si substrate, capacitors & top metal layers) (except top die): $100 \mu\text{m}$
- HBM stack TSV & micro-bumps pitch: $100 \mu\text{m}$
- Underfill thickness: $10 \mu\text{m}$



HBM Stack Cross-Section – SEM View

©2021 by System Plus Consulting

Package Cross-Section – GPU – Interposer Bumps

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

Physical Analysis

- Summary
- Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- Package Opening
- Package Cross Section
- HBM Stack-Logic/DRAM Die
- HBM Stack Cross Section
- GPU Die
- ▶ **Cross-Section – GPU**
- Filler Die
- Cross-Section – Filler
- Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)


[Cost Analysis](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)

[About System Plus](#)



System Plus Consulting

Interposer Cross-Section – SEM View


©2021 by System Plus Consulting

layers

layers


based solder material

SAMPLE



EDX Analysis

©2021 by System Plus Consulting



EDX Analysis

©2021 by System Plus Consulting



EDX Analysis

©2021 by System Plus Consulting

Die Cross-Section – GPU

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

- Summary
- Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- Package Opening
- Package Cross Section
- HBM Stack-Logic/DRAM Die
- HBM Stack Cross Section
- GPU Die
- ▶ Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)


[Cost Analysis](#)

[Selling Price Analysis](#)

[Feedback](#)


[Related Reports](#)

[About System Plus](#)



GPU Cross-Section – SEM View
©2021 by System Plus Consulting

- The GPU Die process uses metal layers.
(Cu + 1 Al)



GPU Cross-Section – SEM View
©2021 by System Plus Consulting

Package Cross-Section – Interposer (under GPU Die)

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

- Summary
- Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- Package Opening
- Package Cross Section
- HBM Stack-Logic/DRAM Die
- HBM Stack Cross Section
- GPU Die
- Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- Interposer Die
- ▶ Cross-Section – Interposer

[Manufacturing Process Flow](#)


[Cost Analysis](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)


[About System Plus](#)




Interposer Cross-Section – SEM View
©2021 by System Plus Consulting

μbump Pitch: 180 μm
μbump diameter : 103 μm


μbump Pitch: 300 μm
μbump diameter : 157 μm



Interposer Cross-Section – SEM View
©2021 by System Plus Consulting



Interposer Cross-Section – SEM View
©2021 by System Plus Consulting



Interposer Cross-Section – SEM View
©2021 by System Plus Consulting

- The interposer die is connected to the package PCB using micro bumps. The micro bump pitch could be regrouped into two groups: one in the GPU region and one in the HBM region.
- The micro bump pitch in the GPU region is 180 μm and the micro bump diameter is 116 μm. The micro bump pitch in the HBM region is 300 μm and the micro bump diameter is 157 μm. We assume that the interposer-PCB micro bumps could be 180 μm in size.

SAMPLE

Package Cross-Section – Interposer

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

Physical Analysis

- Summary
- Graphic Card View & Teardown
- Package X-Ray Images
- Package Overview
- Package Opening
- Package Cross Section
- HBM Stack-Logic/DRAM Die
- HBM Stack Cross Section
- GPU Die
- Cross-Section – GPU
- Filler Die
- Cross-Section – Filler
- ▶ Interposer Die
- Cross-Section – Interposer

[Manufacturing Process Flow](#)


[Cost Analysis](#)

[Selling Price Analysis](#)


[Feedback](#)

[Related Reports](#)

[About System Plus](#)



Interposer Cross-Section – SEM View
©2021 by System Plus Consulting



Interposer Cross-Section – SEM View
©2021 by System Plus Consulting

- Interposer copper pillar diameter: $10 \mu\text{m}$

SAMPLE



**PHYSICAL
COMPARISON**

SAMPLE

Comparison NVIDIA Tesla V100, P100 and Ampere A100- Package Cross Section

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Comparison V100/ P100/ A100](#)

- Characteristics
- ▶ Package
- HBM Stack
- Interposer
- Summary

[Manufacturing Process Flow](#)

[Cost Analysis](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)

[About System Plus](#)




Tesla P100



Package Cross-Section – Optical View
©2021 by System Plus Consulting

Tesla V100





Package Cross-Section – Optical View
©2021 by System Plus Consulting

Ampere A100



Package Cross-Section – Optical View
©2021 by System Plus Consulting

- The package and die lay-out is [redacted] three packages.
- Ampere A100 HBM stack has [redacted] memory dies yet the Tesla V100 and Tesla P100 had [redacted] DRAM memory dies.



MANUFACTURING PROCESS FLOW

SAMPLE

HBM Stacking Process Flow (2/4)

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Comparison V100/ P100/ A100](#)

[Manufacturing Process Flow](#)

- Global Overview
- ▶ GPU Process
- GPU Wafer Fab Unit
- HBM Process
- HBM Wafer Fab Unit
- Interposer & CoW Process
- Interposer Wafer Fab Unit
- Final Assembly Process
- Final Assembly Unit



[Cost Analysis](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)

[About System Plus](#)



drawing not to scale

Interposer – CoW Process Flow (2/7)

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Comparison V100/ P100/ A100](#)

[Manufacturing Process Flow](#)

- Global Overview
- GPU Process
- GPU Wafer Fab Unit
- HBM Process
- HBM Wafer Fab Unit
- ▶ Interposer & CoW Process
- Interposer Wafer Fab Unit
- Final Assembly Process
- Final Assembly Unit



[Cost Analysis](#)


[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)

[About System Plus](#)





SAMPLE

GPU Wafer & Die Cost

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Comparison V100/ P100/ A100](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

- Summary
- Supply Chain
- Yields
- ▶ GPU Cost
- HBM Stack Cost
- Interposer Cost
- CoW Assembly Cost
- Component Cost

[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)

[About System Plus](#)

	Low Yield		Medium Yield		High Yield	
	Cost	Breakdown	Cost	Breakdown	Cost	Breakdown
Front-End Price						
Probe Test Cost						
μBump Cost						
Backgrinding and Dicing Cost						
Total Wafer Cost (including foundry margin)						
Nb of potential good dies per wafer						
Nb of good dies per wafer						
Front-End Cost						
Probe Test Cost						
μBump Cost						
Backgrinding and Dicing Cost						
Yield Losses Cost						
Die Cost (including foundry margin)						

The **wafer cost** for the GPU is estimated to [redacted] in low yield and [redacted] in high yield. This cost includes TSMC foundry overheads.

The number of **good dies per wafer** is estimated to range from [redacted] to [redacted] according to yield variations, which results in a **GPU die cost** ranging from [redacted] to [redacted].

Die Cost Breakdown (Medium Yield)



DRAM Microbumping Cost

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Comparison V100/ P100/ A100](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

- Summary
- Supply Chain
- Yields
- GPU Cost
- ▶ HBM Stack Cost
- Interposer Cost
- CoW Assembly Cost
- Component Cost

[Selling Price Analysis](#)


[Feedback](#)

[Related Reports](#)

[About System Plus](#)

DRAM Micro-Bumping Cost	Cost	Breakdown
Front-Side μ bump		
Temporary bonding		
Thinning		
TSV Via Reveal		
Back-Side UBM		
Debonding		
NCF Underfill		
DRAM Micro-Bumping Cost	\$100M/W	100%

DRAM Micro-Bumping Cost Breakdown



The DRAM micro-bumping manufacturing cost is estimated to \$100M/W per wafer.

DRAM Wafer & Die Cost

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Comparison V100/ P100/ A100](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

- Summary
- Supply Chain
- Yields
- GPU Cost
- ▶ HBM Stack Cost
- Interposer Cost
- CoW Assembly Cost
- Component Cost

[Selling Price Analysis](#)


[Feedback](#)

[Related Reports](#)

[About System Plus](#)

	Low Yield		Medium Yield		High Yield	
	Cost	Breakdown	Cost	Breakdown	Cost	Breakdown
Front-End Cost						
Middle-End Cost						
Probe Test						
Backgrinding & Dicing Cost						
Total Wafer Cost						
Nb of potential good dies per wafer						
Nb of good dies per wafer						
Front-End Cost						
Middle-End Cost						
Probe Test Cost						
Backgrinding & Dicing Cost						
Yield Losses Cost						
DRAM Die Cost						

DRAM Die Cost Breakdown (Medium Yield)



Total DRAM Wafer Cost is estimated to range between [] and [] between low and high yield.
 The number of good dies per wafer is estimated to ranges from [] to [] according to yield variations, which results in a die cost ranging from [] to [].

SAMPLE

HBM Stack Cost

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Comparison V100/ P100/ A100](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

- Summary
- Supply Chain
- Yields
- GPU Cost
- ▶ **HBM Stack Cost**
- Interposer Cost
- CoW Assembly Cost
- Component Cost

[Selling Price Analysis](#)


[Feedback](#)

[Related Reports](#)

[About System Plus](#)

	Low Yield		Medium Yield		High Yield	
	Cost	Breakdown	Cost	Breakdown	Cost	Breakdown
Logic Front-End Cost						
Logic Middle-End Cost						
Probe Test Cost						
Total Logic Wafer Cost						
DRAM Dies Cost						
HBM Stacking Cost						
Total HBM Wafer Cost						
Nb of potential good stack per wafer						
Nb of good stack per wafer						
Logic Die Cost						
DRAM Dies Cost (8)						
Stacking Cost per HBM						
HBM Stack Cost						
Samsung Gross Profit						
HBM Stack Price						

HBM Stack Cost Breakdown (Medium Yield)



The number of good HBM stack per wafer is estimated to ranges from **100** to **150** according to yield variations, which results in a HBM stack cost ranging from \$ **100** to **150** according to yield.

We estimate a gross margin of **50%** for Samsung, which results in a HBM stack price ranging from **100** to **150**. This corresponds to the selling price to NVIDIA.

Chip-on-Wafer (CoW) Stack Wafer Cost

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Comparison V100/ P100/ A100](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

- Summary
- Supply Chain
- Yields
- GPU Cost
- HBM Stack Cost
- Interposer Cost
- ▶ CoW Assembly Cost
- Component Cost

[Selling Price Analysis](#)

[Feedback](#)

[Related Reports](#)

[About System Plus](#)

	Low Yield		Medium Yield		High Yield	
	Cost	Breakdown	Cost	Breakdown	Cost	Breakdown
Interposer Wafer Manufacturing Cost						
CoW Cost						
Yield Losses Cost						
Total Interposer + CoW Wafer Cost						
Foundry Gross Profit						
Total Interposer + CoW Wafer Price						
HBM Stacks Cost						
GPU Dies Cost						
Filler Dies Cost						
Total CoW Stack Wafer Cost						

The manufacturing cost of the interposer including the Chip-on-Wafer assembly steps is estimated to range from [redacted] to [redacted] according to yield variations.

By considering a gross margin for TSMC (estimated to 50%), the interposer + CoW wafer price is estimated to range from [redacted] to [redacted] according to yield variations.

By adding the cost of the HBM Stacks (8) and the GPU die with fillers, the total Chip-on-Wafer stack wafer cost ranges from [redacted] to [redacted] according to yield variations.

SAMPLE

Related Reports

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Physical Comparison](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

[Selling Price Analysis](#)

[Feedbacks](#)

[Related Reports](#)


[About System Plus](#)



REVERSE COSTING ANALYSES - SYSTEM PLUS CONSULTING

ADVANCED PACKAGING


- [NVIDIA Tesla P100 GPU with HBM2](#)
- [Intel Foveros 3D Packaging Technology](#)



MARKET AND TECHNOLOGY REPORTS - YOLE DÉVELOPPEMENT

ADVANCED PACKAGING

- [Computing for Datacenter Servers 2021](#)
- [Processor Quarterly Market Monitor](#)





COMPANY SERVICES

SAMPLE

Our Core Activity : The Reverse Costing®

A Structure, Process and Cost Analysis

Reverse Costing® consists in disassembling a device or a system, in order to identify its technology and determine its manufacturing processes and cost, using in-house models and tools.



SAMPLE

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Physical Comparison](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

[Cost Comparison](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Analyses](#)

[About System Plus](#)

- ▶ Company services
- Contact

Fields Of Expertise

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Physical Comparison](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

[Cost Comparison](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Analyses](#)


[About System Plus](#)

- ▶ Company services
- Contact



Electronic System

- **Automotive**
 - ADAS
 - Infotainment
 - Telematics
 - Electrification
 - Safety
- **Consumer**
 - Smartphone
 - Smart Home
 - Wearable
- **Telecom**
 - Router/Set-Top Box
 - Base Station
- **Industrial**
- **Medical**



Semiconductor Device

- **Advanced Packaging**
 - WLP (Fan in, Fan out)
 - SiP
 - Embedded
 - 3D Packaging
- **Imaging**
 - Infrared
 - Visible
- **Integrated Circuit**
 - ASIC
 - SOC
 - MPU/GPU/MCU/DSP
- **MEMS & Sensors**
 - Inertial Sensor
 - Environmental Sensor
 - Fingerprint Sensor
 - Oscillator
 - Microphone
 - Inkjet
 - RF MEMS
 - Light / Optics
- **Memory**
 - NAND
 - DRAM
 - Emerging
- **Power Electronics**
 - Discrete
 - Module
 - Compound (GaN, SiC)
 - Power RF
- **RF**
 - Radar
 - Filter
 - Module (FEM, Wifi/BT)
 - Power Amplifier
- **Solid State Lighting**
 - LED
 - Laser / VCSEL
 - Photonics

SAMPLE

Business Model

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Physical Comparison](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

[Cost Comparison](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Analyses](#)

[About System Plus](#)

- ▶ Company services
- Contact



SAMPLE

Worldwide Presence

100+ collaborators in 8 different countries



Headquarters

- > Nantes – System Plus Consulting
- > Lyon – Yole Développement

[Overview / Introduction](#)

[Company Profile & Supply Chain](#)

[Physical Analysis](#)

[Physical Comparison](#)

[Manufacturing Process Flow](#)

[Cost Analysis](#)

[Cost Comparison](#)

[Selling Price Analysis](#)

[Feedback](#)

[Related Analyses](#)

[About System Plus](#)

- Company services
- ▶ Contact

Contacts

REPORTS, MONITORS & TRACKS

Western US & Canada

Steve Laferriere - steve.laferriere@yole.fr
+ 1 310 600 8267

Eastern US & Canada

Chris Youman - chris.youman@yole.fr
+1 919 607 9839

Europe and RoW

Lizzie Levenez - lizzie.levenez@yole.fr
+49 15 123 544 182

Benelux, UK & Spain

Marine Wybranietz - marine.wybranietz@yole.fr
+49 69 96 21 76 78

India and RoA

Takashi Onozawa - takashi.onozawa@yole.fr
+81 80 4371 4887

Greater China

Mavis Wang - mavis.wang@yole.fr
+886 979 336 809 +86 136 6156 6824

Korea

Peter Ok - peter.ok@yole.fr
+82 10 4089 0233

Japan

Miho Ohtake - miho.ohtake@yole.fr
+81 34 4059 204

Japan and Singapore

Itsuyo Oshiba - itsuyo.oshiba@yole.fr
+81 80 3577 3042

Japan

Toru Hosaka - toru.hosaka@yole.fr
+81 90 1775 3866

HEADQUARTER & CUSTOM PROJECT SERVICES

22 Bd Benoni Goullin
44200 Nantes, France
sales@systemplus.fr - +33 2 40 18 09 16

REPORTS & MONITORS WEBSITE

www.systemplus.fr

TRACKS WEBSITE

www.reverse-costing.com

MARKETING, COMMUNICATION & PR

Camille Veyrier, Marketing & Communication
camille.veyrier@yole.fr - +33 472 83 01 01

Sandrine Leroy, Public Relations
sandrine.leroy@yole.fr - +33 4 72 83 01 89

Follow us on

