

## Statement of Volatility - Dell PowerEdge R650xs

Dell PowerEdge R650xs contains both volatile and non-volatile (NV) components. Volatile components lose their data immediately upon removal of power from the component. Non-volatile components continue to retain their data even after the power has been removed from the component. Components chosen as user-definable configuration options (those not soldered to the motherboard) are not included in the Statement of Volatility. Configuration option information (pertinent to options such as microprocessors, remote access controllers, and storage controllers) is available by component separately. The following NV components are present in the PowerEdge R650xs server.

Non-Volatile	Quantity	Reference Designator	Size
or Volatile			
Non-Volatile	1	U_PCH1	256 Bytes
Non-Volatile	1	JP45	32 MB
Non-Volatile	1	U12	4 MB
Non-Volatile	1	JP4	4 MB
Non-Volatile	1	U9	8 GB
Volatile	1	U4	8Gb
Volatile	1	U_CPLD1	432 Kb
Non-Volatile	1	U_CPLD1	448 Kb
Volatile	Up to 8 per	CPU1: A1~A8,	Up to 64GB per DIMM
	CPU	CPU2: B1~B8	
Non-Volatile	1 for CPU1,	PU1	16KB
	1 for CPU2	PU13	
Non-Volatile	1 for CPU1,	PU25	16KB
	1 for CPU2	PU30	
Non-volatile	1	U2	8MB
S/SATA/PCIe Rea	Backplane		
Non-Volatile	1	U47	4Mbit in-chip SPI Serial
			Flash
Non-Volatile	1	U47	256 Bytes
ont Backplane	<u> </u>		
Non-Volatile	1	U46	4Mbit in-chip SPI Serial
			Flash
Non-Volatile	1	U46	256 Bytes
			,
ont Backplane			
Non-Volatile	1	U46	4Mbit in-chip SPI Serial
			Flash
Non-Volatile	1	U46	256 Bytes
AS/SATA/NVMe f	ront Backplane		
Non-Volatile	1	U14	4Mbit in-chip SPI Serial
	Non-Volatile Non-Volatile Non-Volatile Non-Volatile Non-Volatile Volatile Volatile Volatile Volatile Non-Volatile	Non-Volatile    Non-Volatile   1	Non-Volatile   1

Item	Non-Volatile or Volatile	Quantity	Reference Designator	Size
Backplane FRU	Non-Volatile	1	U14	256 Bytes
H745 fPERC (Internal	l Controller)			
SDRAM	Volatile	4	U1077~U1080	4GB
NV Flash	Non-volatile	1	U1100	32Gb
BMU	Non-Volatile	1	U1090	180KB
SPI Flash	Non-Volatile	1	U1086	128Mb
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2Kb
SPD	Non-volatile	1	U22	2Kb
CPLD	Non-volatile	1	U1088	64kb
MCU (Cordova)	Non-volatile	1	U1113	8KB
H755/H755N fPERC (	Internal Controlle	er)		
SDRAM	Volatile	9	U1077~U1085	8GB
NV Flash	Non-volatile	1	U1100	512Gb
BMU	Non-Volatile	1	U1126	180KB
SPI Flash	Non-Volatile	1	U1086	128Mb
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2Kb
SPD	Non-volatile	1	U22	2Kb
CPLD	Non-volatile	1	U1088	64kb
MCU (Cordova)	Non-volatile	1	U41	8KB
H345 fPERC (Internal	Controller)			
SPI Flash	Non-Volatile	1	U2	256Mb
NVSRAM	Non-volatile	1	U5	128KB
CPLD	Non-volatile	1	U7	24Kb
FRU	Non-volatile	1	U8	64Kb
RMC	Non-volatile	1	U9	64Kb
MCU (Cordova)	Non-volatile	1	U41	8KB
H840 Adapter PERC (	External Controll	er)		

SDRAM	Volatile	9	U1077~U1085	8GB
NV Flash	Non-volatile	1	U1100	64Gb
BMU	Non-Volatile	1	U1090	180KB
SPI Flash	Non-volatile	1	U1098	128Mb
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2Kb
SPD	Non-volatile	1	U22	2Kb
CPLD	Non-volatile	1	U1088	64kb
HBA355i fPERC (Inter	nal controller)			
SPI Flash	Non-Volatile	1	U2	128Mb
FRU	Non-volatile	1	U5	2Kb
CPLD	Non-volatile	1	U23	24kb
MCU	Non-volatile	1	U41	8KB
HBA355E Adapter PE	RC (External cont	roller)		
SPI Flash	Non-Volatile	1	U2	128Mb
			02	
FRU	Non-volatile	1	U5	2Kb
CPLD	Non-volatile	1	U23	24kb
Left Status CP				
Microcontroller	Non-Volatile	1	U_TINY	8KB
Left Titan2				
Microcontroller	Non-Volatile	1	USAM7	2MB Flash in chip
TPM				
Trusted Platform Module (TPM)	Non-Volatile	1	U2	128 Bytes
Right FIO 1U Packag	ge 1			
SPI Flash	Non-Volatile	1	U2	32 Mb
IDSDM				
iDSDM (uSD1, uSD2)	Non-Volatile	2	J1, J2	16GB, 32GB, 64GB
SPI Flash	Non-Volatile	1	U2	8Mb
BOSS-S1				
RAID controller	Non-Volatile	1	U17	8Mb
external SPI FLASH				
FRU	Non-Volatile	1	U_BOSS_EEPROM1	2Kb

LCD Bezel				
Microcontroller	Non-Volatile	1	IC1	256KB
PSU				
DELTA PSU				
MCU	Non-volatile	2	IC805, IC703	64KB
EEPROM	Non-volatile	1	IC601	2KB
ARTESYN PSU				
Primary MCU	Non-volatile	1	U317	64KB
Secondary MCU	Non-volatile	1	U315	128KB
DCDC MCU	Non-volatile	1	U301	32KB
Liteon PSU				
Primary MCU	Non-volatile	1	IC050	64K
Secondary MCU	Non-volatile	1	IC900	128K
Right Riser (R1, R1C)				
MCU	Non-volatile	1	U1	8kB
Butterfly Riser (R2A)				
MCU	Non-volatile	1	U2	8kB
SNAPI Riser (R2B)				
MCU	Non-volatile	1	U2	8kB

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
Planer			
PCH Internal CMOS RAM	Battery-backed CMOS RAM	No	Real-time clock and BIOS configuration settings
BIOS SPI Flash	SPI Flash	Yes	Boot code, system configuration information, UEFI environment, Flash Disceptor, ME
BIOS Data ROM SPI Flash	SPI Flash	No	4MB Data SPI ROM storage BIOS setting.
iDRAC SPI Flash	SPI Flash	No	iDRAC Uboot (boot loader), server management persistent store (i.e. iDRAC boot variables), and virtual planar FRU
BMC EMMC	eMMC NAND Flash	No	Operational iDRAC FW, Lifecycle Controller (LC) USC partition, LC service diags, LC OS drivers, USC firmware, IDRAC MAC Address, and

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
			EPPID, rac log, System Event Log, lifecycle log cache
iDRAC DDR4	RAM	Yes	iDRAC RAM
System CPLD RAM	RAM	No	Not utilized
System Memory	RAM	Yes	System OS RAM
Memory VDDQ, CPU Vcore and VSA Regulators	OTP (one time programmable)	No	Operational parameters
SPI FLASH	SPI Flash EEPROM	Yes	Firmware
2 x 2.5" Universal SAS/SATA 4 x 3.5"; 8 x 2.5" SAS/SATA;	•	TA/NVMe front Backplane	
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
Backplane External FRU	I2C EEPROM	No	FRU
H345/H745/H755/H755N fP H345/H745/H755/H840 Ada			
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information
SPD	EEPROM	No	Memory configuration data
NV Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
SPI Flash	SPI Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
MCU (Cordova)	EEPROM	No	PCIe Bifurcation information to system iDRAC
BMU	Integrated Flash+EEPROM	No	Battery Management control
HBA355i fPERC			
FRU	EEPROM	No	Card manufacturing information
SPI Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
MCU (Cordova)	EEPROM	No	PCIe Bifurcation information to system iDRAC
HBA355i/HBA355E Adapter	PERC		- System DIAC
FRU	EEPROM	No	Card manufacturing information
SPI Flash	SPI FLASH	No	Card firmware
CPLD	Flash	No	Power Sequencing
Left Status CP			
Microcontroller	Flash	No	Driving Health and Status LED

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
Left Titan2	_		
Microcontroller	SPI Flash	No	For field maintenance. Have License, Service Tag and system information. Driving health and status LEDs
TPM			
Trusted Platform Module (TPM)	EEPROM	Yes	Storage of encryption keys
Right FIO 1U Package 1			
SPI Flash	SPI Flash	No	EasyRestore functionality contains Service Tag, Copy of SEL logs
IDSDM			
iDSDM (uSD1, uSD2)	NAND Flash	Yes	Provides mass storage
SPI Flash	SPI Flash	SPI flash is only indirectly connected to iDRAC. iDRAC can read any address in the SPI flash, but may only write the primary firmware storage area as a part of a firmware update procedure.	Boot firmware storage, configuration and state data for IDSDM.
BOSS-S1			
SPI FLASH	FLASH EEPROM	No	Boot code, FW
FRU	FLASH EEPROM	No	Card manufacturing information
LCD Bezel			
Microcontroller	Internal Flash	No	bootloader and s/w implementation of LCD command set
PSU			
MCU	Internal Flash	Yes	Boot code, FW
FRU	EEPROM	No	PSU information
Right/Butterfly/SNAPI Rise	<u> </u>		
MCU	Flash ROM	No	Riser information

Item	How is data input to this memory?	How is this memory write protected?	How is the memory cleared?
Planer			
PCH Internal CMOS RAM	BIOS	N/A – BIOS only control	1) Set NVRAM_CLR jumper to clear BIOS configuration settings at boot and reboot system. 2) Power off the system, remove coin cell battery for 30 seconds, replace battery and then power back on.

Item	How is data input to this memory?	How is this memory write protected?	How is the memory cleared?
	-		3) Restore default configuration in F2 system
			setup menu.
BIOS SPI Flash	SPI interface via PCH	Software write protected	Not possible with any
5105 51 1 1 lasii	311 interface via 1 cm	Software write protected	utilities or applications
			and system is not
			functional if corrupted or
			removed.
BIOS Data SPI Flash	SPI interface via PCH	Software write protected	Not possible with any
			utilities or applications
			and the system is not
			functional if BIOS SPI is
			corrupted or removed.
iDRAC SPI Flash	SPI interface via iDRAC	Embedded iDRAC	The user cannot clear
		subsystem firmware	memory completely.
		actively controls sub area	However, user data,
		based write protection as	lifecycle log and archive,
		needed.	SEL, and fw image
			repository can be cleared
			using Delete
			Configuration and Retire
			System, which can be
			accessed through the
			Lifecycle Controller
			interface.
BMC EMMC	NAND Flash interface via	Embedded FW write	The user cannot clear
	iDRAC	protected	memory completely.
			However, user data,
			lifecycle log and archive,
			SEL, and fw image
			repository can be cleared
			using Delete
			Configuration and Retire
			System, which can be
			accessed through the
			Lifecycle Controller
	1		interface.
Memory VDDQ, CPU Vcore	Once values are loaded	There are passwords for	The user cannot clear
and VSA Regulators	into register space a cmd	different sections of the	memory.
System CPLD RAM	writes to nvm.  Not utilized	register space Not accessible	Not accessible
System CPLD RAIVI	Not utilized	Not accessible	Not accessible
System Memory	System OS	OS Control	Reboot or power down
			system
Internal USB Key	USB interface via PCH.	No write protected	Can be cleared in the
	Accessed via system OS		system OS
Trusted Platform Module	Using TPM Enabled	SW write protected	F2 Setup option
(TPM, TPM 2.0 only)	operating systems		
LOM SPI FLASH	The data is flash via Dell	Reserving write protection	User cannot clear the
	Update Package(DUP)	function for HW design.	memory.
2 x 2.5" Universal SAS/SATA,	·		
	10x2.5" Universal SAS/SATA/		
SEP internal flash	I2C interface via iDRAC	Program write protect bit	The user cannot clear memory.

Item	How is data input to this memory?	How is this memory write protected?	How is the memory cleared?
Backplane External FRU	Programmed at ICT during production.	No write protected	The user cannot clear memory.
H345/H745/H755/H755N f H345/H745/H755/H840 Ad			
NVSRAM	ROC writes configuration data to NVSRAM	no write protected. Not visible to Host Processor	User cannot clear the memory.
SPD	Pre-programmed before assembly	no write protected. Not visible to Host Processor	User cannot clear the memory.
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	no write protected. Not visible to Host Processor	User cannot clear the memory.
Backup Flash	FPGA backs up DDR data to this device in case of a power failure	no write protected. Not visible to Host Processor	Flash can be cleared by powering up the card and allowing the controller to flush the contents to VDs. If the VDs are no longer available, cache can be cleared by going into controller BIOS and selecting Discard Preserved Cache.
SDRAM	ROC writes to this memory - using it as cache for data IO to HDDs	no write protected. Not visible to Host Processor	Cache can be cleared by powering off the card
HBA355i fPERC			
NVSRAM	ROC writes configuration data to NVSRAM	no write protected. Not visible to Host Processor	User cannot clear the memory.
FRU	Programmed at ICT during production.	no write protected	User cannot clear the memory.
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	no write protected. Not visible to Host Processor	User cannot clear the memory.
Left Status CP			
Microcontroller	I2C via iDRAC	Hardware strapping	User cannot clear the memory.
<b>Left Titan2</b> Microcontroller	SPI interface via iDRAC	Hardware strapping	User cannot clear the
TPM			memory.
Trusted Platform Module (TPM)	Using TPM Enabled operating systems	SW write protected	F2 Setup option
Right FIO 1U Package 1			
SPI Flash	SPI interface from iDRAC to Right Cntl Panel	Embedded iDRAC subsystem firmware actively controls sub area based write protection as needed.	The user cannot clear memory.
IDSDM			
iDSDM (uSD1, uSD2)	device resides in host domain; they are exposed to the user via an internally connected, non-	physical write protect switch on ACE card	(1) card may be physically removed and destroyed or cleared via standard

Item	How is data input to this	How is this memory write	How is the memory
	memory?	protected?	cleared?
	removable USB mass		means on a separate
	storage device		computer OR
			(2)User has access to the card in the host domain
			and may clear it manually
SPI Flash	User can initiate a	There is no mechanism	iDRAC may issue a clear
	firmware update of the	provided to iDRAC to write	command to erase all
	IDSDM device.	any SPI NOR area outside	contents of the SPI NOR,
		of the primary IDSDM	but doing this will leave
		firmware region.	the IDSDM non-
POSS 54		minware regioni	functional.
BOSS-S1	T	T	
SPI FLASH	By programming the	N/A	Use Flash tool, type
	image via firmware update		"go.nsh w y"
	process		
TFRU	During Manufacturing, by	N/A	By writing to Flash
	programming the image		
	via firmware update		
	process.		
	During runtime, by I2C		
	Proprietary Command		
	Protocol		
LCD Bezel			
Microcontroller	Updated as part of secure	Writes are only allowed as	not user clearable.
	iDRAC software update.	part of secure iDRAC	
	Configuration parameters	update	
	can change only as part of		
	iDRAC update		
DCII			
PSU	The data is flash via Dell	SW write protected	Before firmware update,
MCU	Update Package(DUP)	3w write protected	the memory will be clear.
FRU	During Manufacturing, by	SW write protected	User cannot clear the
FNU	= :	SW write protected	memory.
	programming the image		memory.
	via firmware update		
Disk / Day and Joseph Di	process		
Right/Butterfly/SNAPI Risers (		No write protected Net	Hear cannot aleas the
MCU	The data is flash via	No write protected. Not	User cannot clear the
	iDRAC auto update	visible to Host Processor	memory.



**NOTE:** For any information that you may need, direct your questions to your Dell Marketing contact.

07 - 2021

© 2021 Dell Inc. or its subsidiaries. All rights reserved. Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners.