### The ring 0 façade: awakening the processor's inner demons

domas / @xoreaxeaxeax / DEF CON 2018

#### disclaimer:

The research presented herein was conducted and completed as an independent consultant. None of the research presented herein was conducted under the auspices of my current employer. The views, information and opinions expressed in this presentation and its associated research paper are mine only and do not reflect the views, information or opinions of my current employer.

### 

./b

k General-purpose-registers
 k Special-purpose-registers
 k FPU, MMX, XMM, YMM, ZMM
 k Control registers
 k Model-specific-registers

### **Processor registers**

- **&** Debugging
- k Execution tracing
- **&** Performance monitoring
- **& Clocking**
- **&** Thermal controls
- **&** Cache behavior

# Model-specific-registers

Undocumented debug features
 Unlock disabled cores
 Hardware backdoors
 *(project:rosenbridge)*

### k Accessing MSRs:

- g Ring 0
- 𝕫 Accessed by *address*, not *name* 
  - ষ 0x0000000 0xFFFFFFF
- $\ensuremath{\mathnormal{\sigma}}$  Only a small fraction are implemented
  - ର୍ଷ 10s few 100s
- $\varnothing$  64 bits
- g Read with rdmsr
- $\boldsymbol{\varnothing}$  Written with wrmsr

# Model-specific-registers

/\* configure fast strings and XD in MISC\_ENABLE \*/

movl \$0x1a0, %%ecx /\* load msr address \*/

rdmsr /\* read msr 0x1a0 \*/

/\* configure new values for msr \*/ orl \$1, %%eax orl \$4, %%edx

wrmsr /\* write msr 0x1a0 \*/

## Model-specific-registers

Additionally, accessing some of the internal control registers can enable the user to bypass security mechanisms, e.g., allowing ring 0 access at ring 3.

"

For these reasons, the various x86 processor manufacturers have not publicly documented any description of the address or function of some control MSRs.

- US 8341419

Nevertheless, the existence and location of the undocumented control MSRs are easily found by programmers, who typically then publish their findings for all to use.

"

The disclosure to the customer [OEMs] may result in the secret of the control MSRs becoming widely known, and thus usable by anyone on any processor.

- US 8341419

The microprocessor also includes a secret key, manufactured internally within the microprocessor and externally invisible.

"

...configured to decrypt a user-supplied password using the secret key to generate a decrypted result

in response to a user instruction instructing the microprocessor to access the control register.

- US 8341419

ℵ Could my processor have...

secret,

undocumented,

password protected

...registers in it, right now?

### ձ AMD K7, K8

 ${\ensuremath{\it \varpi}}$  Known password protected MSRs

- ø Discovered through firmware RE
- ${\it \varpi}$  32 bit password loaded into a GPR

movl \$0x12345678, %%edi /\* password \*/ movl \$0x1337c0de, %%ecx /\* msr \*/ rdmsr

/\* if MSR 0x1337c0de does not exist, CPU generates **#GP(0)** exception \*/

/\* if password 0x12345678 is incorrect, CPU generates **#GP(0)** exception \*/

#### & Challenge:

- Guessing either one wrong gives the same result:
   #GP(0) exception

 $\sigma$  32 bit address + 32 bit password = 64 bits

// naive password protected MSR identification

```
for msr in 0 to 0xffffffff:
    for p in 0 to 0xffffffff:
        p -> eax, ebx, edx, esi, edi, esp, ebp
        msr -> ecx
        try:
            rdmsr
        catch:
            // fault: incorrect password, or msr does not exist
            continue
```

// no fault: correct password, and msr exists
return (msr, p)

 Even in the simple embodiment (32 bit passwords)
 At 1,000,000,000 guesses per second
 Finding all password-protected MSRs takes 600 years

Now might we detect whether our processor is hiding password protected registers, without needing to know the password first?

# Speculation

Representation Representatio Representatio Representation Representation Repre

if msr == 0x1: ... // (service msr 0x1) elif msr == 0x6: ... // (service msr 0x6) elif msr == 0x1000: ... // (service msr 0x1000) else: // msr does not exist // raise general protection exception #gp(0)

passwo

```
& Possible pseudocode for
  protected microcoded MSR:
      if msr == 0x1:
       D... // (service msr 0x1)
      elif msr == 0x6:
       \dots // (service msr 0x6)
      elif msr == 0x1337c0de:
       // password protected register - verify password
       if ebx == 0xfeedface:
               ... // (service msr 0x1337c0de)
       else:
               // wrong password
               // raise general protection exception
               #gp(0)
      else:
       // msr does not exist
```

// raise general protection exception

#gp(0)

### k Microcode:

- $\boldsymbol{\varnothing}$  Then checks if supplied password is correct

ℵ Same visible result to the userℵ But...

Accessing a password-protected MSR
 takes a *slightly different* amount of time than accessing a non-existing MSR

### Speculation

### k Non-existing MSR path (0x12345678):

if msr == 0x1:  $\dots$  // (service msr 0x1) elif msr == 0x6:  $\dots$  // (service msr 0x6) elif msr == 0x1337c0de: // password protected register - verify password if ebx == 0xfeedface: ... // (service msr 0x1337c0de) else: // wrong password // raise general protection exception #gp(0) else: // msr does not exist // raise general protection exception

#gp(0)

### 

if msr == 0x1:  $\dots$  // (service msr 0x1) elif msr == 0x6:  $\dots$  // (service msr 0x6) elif msr == 0x1337c0de: // password protected register – verify password if ebx == 0xfeedface: ... // (service msr 0x1337c0de) else: // wrong password // raise general protection exception #gp(0) else:

// msr does not exist// raise general protection exception#gp(0)

 Password-protected MSR path is *different* than non-existent MSR path Ø So *timing* will *differ*

## Speculation

### Possible to craft each path to have identical execution time Complexities of microcode + no public research attacking MSRs = seems unlikely

# Speculation

mov %[\_msr], %%ecx

mov %%eax, %%dr0 rdtsc movl %%eax, %%ebx

rdmsr

rdmsr\_handler:

mov %%eax, %%dr0 rdtsc

subl %%ebx, %%eax

/\* load msr \*/

/\* serialize \*/ /\* start time \*/

/\* access msr \*/

/\* exception handler \*/

/\* serialize \*/ /\* end time \*/

/\* calculate access time \*/

 Attack executed in ring 0 kernel module
 #GP(0) exception is redirected to instruction following rdmsr
 System stack reset after each measurement to avoid specific fault handling logic

 Initial configuration routine measures execution time of a #GP(0) exception (by executing a ud2 instruction)
 Subtracted out of faulting MSR measurements
 Serialization handles out-of-order execution
 Simplicity: only track low 32 bits of timer
 Repeat sample, select lowest measurement

### k (Video demo)

300	I 	Ι	I	I	I	I	I	I	 _	300
250	_								_	250
200	_								-	200
150	_								-	150
100									_	100
50									Ξ	50
	I	I	I	I	I	I	I	I	I	
	0	114	ΤĻ	04	ŢŢ	18	00	00	ΤŢ	
A	MD K8	4	bffff	c00001	c000ff	c00101	c00110	c00200	fffff	



 Timing measurements let us speculate on a rough model of the underlying microcode
 Specifically, focused on variations in observed fault times.



### // possible k8 ucode model

```
if msr < 0x174:
          if msr == 0x0: ...
           elif msr == 0x1: ....
           elif msr == 0x10: ...
           . . .
           else: \#gp(0)
elif msr < 0x200:
          if msr == 0x174: ....
           . . .
           else: #gp(0)
elif msr < 0x270:
          if msr == 0x200: ...
           else: #gp(0)
elif msr < 0x400:
          if msr == 0x277: ...
           else: #gp(0)
```

elif msr < 0xc0000000: if msr == 0x400: ...

. . .

. . .

. . .

```
else: #gp(0)
elif msr < 0xc0000080:
#gp(0)
elif msr < 0xc0010000:
if msr == 0xc000080: ...
```

```
else: #gp(0)
elif msr < 0xc0011000:
if msr == 0xc0010000: ...
```

```
else: #gp(0)
elif msr < 0xc0020000:
#gp(0)
else:
#gp(0)
```

 Find the bounds checks that appear to exist for no purpose
 ø i.e. regions explicitly checked by ucode, even though there are no visible MSRs within them

### // possible k8 ucode model

```
if msr < 0x174:
          if msr == 0x0: ...
           elif msr == 0x1: ....
           elif msr == 0x10: ...
           . . .
           else: \#gp(0)
elif msr < 0x200:
          if msr == 0x174: ....
           . . .
           else: #gp(0)
elif msr < 0x270:
          if msr == 0x200:...
           else: #gp(0)
elif msr < 0x400:
          if msr == 0x277: ...
           else: #gp(0)
```

elif msr < 0xc0000000: if msr == 0x400: ...

. . .

. . .

. . .

```
else: #gp(0)
elif msr < 0xc0000080:
#gp(0)
elif msr < 0xc0010000:
if msr == 0xc000<u>080</u>: ...
```

```
else: #gp(0)
elif msr < 0xc0011000:
if msr == 0xc0010000: ...
```

```
else: #gp(0)
elif msr < 0xc0020000:
#gp(0)
else:
#gp(0)
```

 Timings show that there are explicit ucode checks on the regions:
 Ø 0xC000000 – 0xC00007F
 Ø 0xC0011000 – 0xC001FFFF
 ... even though there are

no visible MSRs in those regions



 Speculate that anomalies *must* be due to password checks
 *¤* Reduces MSR search space by 99.999%
 *¤* Cracking passwords is now feasible

#### **&** Simple embodiment:

- $\sigma$  32 bit password
- $\ensuremath{\mathnormal{\sigma}}$  Loaded into GPR or XMM register
- ${\ensuremath{\varnothing}}$  Use list of side-channel derived MSRs
- *σ* Continue until MSR is unlocked,
  - or all passwords are tried

// side-channel assisted password identification

for msr in [0xC000000:0xC000007F, 0xC0011000: 0xC001FFFF]: for p in 0 to 0xffffffff:

p -> eax, ebx, edx, esi, edi, esp, ebp

msr -> ecx

try:

rdmsr

catch:

// fault: incorrect password, or msr does not exist continue

// no fault: correct password, and msr exists

Preturn (msr, p)

### Cracked the AMD K8

- ${\it \varpi}$  One day, instead of 600 years.
- g Password 0x9c5a203a loaded into edi
- ø MSRs: 0xc0011000 0xc001ffff
- $\sigma$  Check on
  - 0xc000007f remains unexplained

0xc0000000

 This region and password were already known through firmware reverse engineering
 But this is the first approach to uncovering these MSRs without first observing them in use











### 

- $\varpi$  Write protected MSRs
- $\varnothing$  64 bit password in 2 32 bit registers
  - $\ensuremath{\mathfrak{A}}$  Accessible from real mode

## Advanced cracking

### & And...

 $\sigma$  Failed.

 $\ensuremath{\mathnormal{\ensuremath{\mathnormal{\ensuremath{\mathnormal{\ensuremath{\mathnormal{\ensuremath{\mathnormal{\ensuremath{\mathnormal{\it{n}}}}}}}}\xspace}}$  No new passwords uncovered.

# Advanced cracking

& Sometimes, that's research.

 How to explain the timing anomalies?
 More advanced password checks, as described in patent literature
 MSRs only accessible in ultra-privileged modes beyond ring 0

### $\& \dots$ or, something totally benign:

- $\sigma$  Microcode checks on processor family, model, stepping
  - ম Allow one ucode update to be used on many processors
- ☞ Timing anomalies in MSR faults on Intel processors seemed to accurately align with specific documented MSRs on related families

### $\otimes$ So, we're in the clear?

 $\boldsymbol{\varnothing}$  Sadly, no.

- *𝔅* Instruction grep through firmware databases
   reveals previously unknown passwords:

  - $\bowtie$  Hundreds of firmwares, variety of vendors
  - ম Windows kernel
  - $\ensuremath{\mathfrak{A}}$  Likely: unlocks processor I did not have

 We've raised more questions than we've answered
 But the stakes are high:
 MSRs control *everything* on the processor
 Research is promising

## The truth is out there...

github.com/xoreaxeaxeax
 project:nightshyft
 project:rosenbridge
 sandsifter
 M/o/Vfuscator
 REpsych
 x86 0-day PoC
 Etc.

k Feedback? Ideas?

& domas ଙ୍କ @xoreaxeaxeax ø xoreaxeaxeax@gmail.com

