

A decorative background pattern of a circuit board, consisting of thin grey lines and small circles, resembling a PCB layout, set against a black background.

# The ring 0 façade: awakening the processor's inner demons

{ domas / @xoreaxeaxeax / DEF CON 2018




*disclaimer:*

*The research presented herein was conducted and completed as an independent consultant. None of the research presented herein was conducted under the auspices of my current employer. The views, information and opinions expressed in this presentation and its associated research paper are mine only and do not reflect the views, information or opinions of my current employer.*




& Christopher Domas  
⌘ Cyber Security Researcher


`./bio`

- 
- A decorative background on the left side of the slide, consisting of a vertical column of thin lines that branch out into various patterns of circles and lines, resembling a circuit board or a tree structure.
- & General-purpose-registers
  - & Special-purpose-registers
  - & FPU, MMX, XMM, YMM, ZMM
  - & Control registers
  - & *Model-specific-registers*

# Processor registers

- 
- A decorative background pattern of a circuit board, consisting of thin white lines and small circles on a black background, primarily visible on the left side of the slide.
- & Debugging
  - & Execution tracing
  - & Performance monitoring
  - & Clocking
  - & Thermal controls
  - & Cache behavior

# Model-specific-registers

- 
- A decorative background pattern of white lines and circles on a black background, resembling a circuit board or a network diagram. The lines are vertical and horizontal, with small circles at various points, creating a grid-like structure.
- & Undocumented debug features
  - & Unlock disabled cores
  - & Hardware backdoors  
*(project:rosenbridge)*

Digging deeper...

## ↳ Accessing MSR:

- ⌘ Ring 0
- ⌘ Accessed by *address*, not *name*
  - ↳ 0x00000000 – 0xFFFFFFFF
- ⌘ Only a small fraction are implemented
  - ↳ 10s – few 100s
- ⌘ 64 bits
- ⌘ Read with rdmsr
- ⌘ Written with wrmsr

# Model-specific-registers

```
/* configure fast strings and XD in MISC_ENABLE */
```

```
movl $0x1a0, %%ecx /* load msr address */
```

```
rdmsr /* read msr 0x1a0 */
```

```
/* configure new values for msr */
```

```
orl $1, %%eax
```

```
orl $4, %%edx
```

```
wrmsr /* write msr 0x1a0 */
```

# Model-specific-registers



“

*Additionally, accessing some of the internal control registers can enable the user to bypass security mechanisms, e.g., allowing **ring 0** access at **ring 3**.*

...

*For these reasons, the various x86 processor manufacturers have **not publicly documented** any description of the address or function of **some control MSRs** .*

”

- US 8341419

# Digging deeper...

“

*Nevertheless, the existence and location of the undocumented control MSR are **easily found by programmers**, who typically then publish their findings for all to use.*

...

*The disclosure to the customer [OEMs] may result in the **secret of the control MSRs** becoming widely known, and thus usable by anyone on any processor.*

”

- US 8341419

# Digging deeper...

“

*The microprocessor also includes a **secret key**, manufactured internally within the microprocessor and **externally invisible**.*

...

*...configured to decrypt **a user-supplied password** using the secret key to generate a decrypted result*

*in response to a user instruction instructing the microprocessor to **access the control register**.*

”

- US 8341419

# Digging deeper...

A decorative background pattern of a circuit board, consisting of thin grey lines and small circles, resembling traces and components on a PCB, set against a black background.

& Could my processor have...

secret,

undocumented,

password protected

...registers in it, right now?

Digging deeper...

A decorative background pattern of white lines and circles on a black background, resembling a circuit board or a network diagram. The lines are vertical and horizontal, with small circles at various points, creating a grid-like structure.

## ⌘ AMD K7, K8

- ⌘ Known password protected MSRs
- ⌘ Discovered through firmware RE
- ⌘ 32 bit password loaded into a GPR

## ⌘ Let's start here, as a case study

- ⌘ Use a black box approach to develop  
a more generic method

# Password protections

```
movl $0x12345678, %%edi /* password */  
movl $0x1337c0de, %%ecx /* msr */  
rdmsr
```

```
/* if MSR 0x1337c0de does not exist,  
   CPU generates #GP(0) exception */
```

```
/* if password 0x12345678 is incorrect,  
   CPU generates #GP(0) exception */
```

# Password protections

## Challenge:

- ⌘ To detect a password protected MSR,  
must guess the MSR **address**  
*and* the MSR **password**
- ⌘ Guessing either one wrong gives the same result:  
**#GP(0)** exception
- ⌘ 32 bit address + 32 bit password = **64 bits**

# Password protections

```
// naive password protected MSR identification
```

```
for msr in 0 to 0xffffffff:
```

```
  for p in 0 to 0xffffffff:
```

```
    p -> eax, ebx, edx, esi, edi, esp, ebp
```

```
    msr -> ecx
```

```
    try:
```

```
      rdmsr
```

```
    catch:
```

```
      // fault: incorrect password, or msr does not exist
```

```
      continue
```

```
      // no fault: correct password, and msr exists
```

```
      return (msr, p)
```

# Password protections






⌘ Even in the simple embodiment  
(32 bit passwords)

⌘ At 1,000,000,000 guesses per second

⌘ Finding all password-protected MSRs  
takes 600 years

# Password protections

A decorative background pattern of white lines and circles on a black background, resembling a circuit board or a network diagram. The lines are vertical and horizontal, with small circles at various points, creating a grid-like structure.

& How might we detect whether our processor is **hiding** password protected registers, without needing to know the **password** first?

# Password protections

- 
- A decorative background pattern of white lines and circles on a black background, resembling a circuit board or a network diagram. The lines are vertical and horizontal, with some diagonal connections. The circles are of varying sizes and are placed at various points along the lines.
- ↳ Assembly is a high level abstraction
    - ↳ CPU micro-ops execute assembly instructions

# Speculation

& Possible pseudocode for  
microcoded MSR accesses:

```
if msr == 0x1:  
    ... // (service msr 0x1)  
elif msr == 0x6:  
    ... // (service msr 0x6)  
elif msr == 0x1000:  
    ... // (service msr 0x1000)  
else:  
    // msr does not exist  
    // raise general protection exception  
    #gp(0)
```

& Possible pseudocode for protected microcoded MSR:

```
if msr == 0x1:
    ... // (service msr 0x1)
elif msr == 0x6:
    ... // (service msr 0x6)
elif msr == 0x1337c0de:
    // password protected register – verify password
    if ebx == 0xfeedface:
        ... // (service msr 0x1337c0de)
    else:
        // wrong password
        // raise general protection exception
        #gp(0)
else:
    // msr does not exist
    // raise general protection exception
    #gp(0)
```

## ⌘ Microcode:

- ⌘ Checks if the user is accessing a password-protected register
- ⌘ Then checks if supplied password is correct

## ⌘ Same visible result to the user

## ⌘ But...

- ⌘ Accessing a password-protected MSR takes a *slightly different* amount of time than accessing a non-existing MSR

# Speculation


## & Non-existing MSR path (0x12345678):

```
if msr == 0x1:
    ... // (service msr 0x1)
elif msr == 0x6:
    ... // (service msr 0x6)
elif msr == 0x1337c0de:
    // password protected register – verify password
    if ebx == 0xfeedface:
        ... // (service msr 0x1337c0de)
    else:
        // wrong password
        // raise general protection exception
        #gp(0)
else:
    // msr does not exist
    // raise general protection exception
    #gp(0)
```


## & Password-protected MSR path (0x1337c0de):

```
if msr == 0x1:
    ... // (service msr 0x1)
elif msr == 0x6:
    ... // (service msr 0x6)
elif msr == 0x1337c0de:
    // password protected register – verify password
    if ebx == 0xfeedface:
        ... // (service msr 0x1337c0de)
    else:
        // wrong password
        // raise general protection exception
        #gp(0)
else:
    // msr does not exist
    // raise general protection exception
    #gp(0)
```



- 
- A decorative background pattern of a circuit board with various lines and circular nodes, rendered in a light gray color against a black background.
- ⌘ Password-protected MSR path is *different* than non-existent MSR path
  - ⌘ So *timing* will *differ*

# Speculation

- 
- A decorative background pattern of white lines and circles on a black background, resembling a circuit board or a network diagram. The lines are vertical and horizontal, with some diagonal connections. The circles are of varying sizes and are placed at various points along the lines.
- ⌘ Possible to craft each path  
to have identical execution time
  - ⌘ Complexities of microcode +  
no public research attacking MSRs =  
seems unlikely

# Speculation

```
mov %[_msr], %%ecx          /* load msr */
mov %%eax, %%dr0          /* serialize */
rdtsc                     /* start time */
movl %%eax, %%ebx
rdmsr                     /* access msr */
rdmsr_handler:           /* exception handler */
mov %%eax, %%dr0          /* serialize */
rdtsc                     /* end time */
subl %%ebx, %%eax         /* calculate access time */
```

# A timing side-channel


- & Attack executed in ring 0 kernel module
- & #GP(0) exception is redirected to instruction following rdmsr
- & System stack reset after measurement each to avoid specific fault handling logic

# A timing side-channel


- ⌘ Initial configuration routine measures execution time of a #GP(0) exception (by executing a ud2 instruction)
  - ⌘ Subtracted out of faulting MSR measurements
- ⌘ Serialization handles out-of-order execution
- ⌘ Simplicity: only track low 32 bits of timer
- ⌘ Repeat sample, select lowest measurement

# A timing side-channel






AMD K8




**AMD K8**




- 
- ⌘ Timing measurements let us speculate on a rough model of the underlying **microcode**
  - ⌘ Specifically, focused on variations in **observed fault times**.

# A timing side-channel



AMD K8




& Shows ucode identifies MSR *group*  
prior to checking specific MSRs.

# A timing side-channel

# // possible k8 ucode model


```
if msr < 0x174:
    if msr == 0x0: ...
    elif msr == 0x1: ...
    elif msr == 0x10: ...
    ...
    else: #gp(0)
elif msr < 0x200:
    if msr == 0x174: ...
    ...
    else: #gp(0)
elif msr < 0x270:
    if msr == 0x200: ...
    ...
    else: #gp(0)
elif msr < 0x400:
    if msr == 0x277: ...
    ...
    else: #gp(0)
elif msr < 0xc0000000:
    if msr == 0x400: ...
    ...
    else: #gp(0)
elif msr < 0xc0000080:
    #gp(0)
elif msr < 0xc0010000:
    if msr == 0xc0000080: ...
    ...
    else: #gp(0)
elif msr < 0xc0011000:
    if msr == 0xc0010000: ...
    ...
    else: #gp(0)
elif msr < 0xc0020000:
    #gp(0)
else:
    #gp(0)
```

- 
- ↳ Find the bounds checks that appear to *exist for no purpose*
    - ⌘ i.e. regions explicitly checked by ucode, even though there are *no visible MSRs* within them


# A timing side-channel

# // possible k8 ucode model

```
if msr < 0x174:
    if msr == 0x0: ...
    elif msr == 0x1: ...
    elif msr == 0x10: ...
    ...
    else: #gp(0)
elif msr < 0x200:
    if msr == 0x174: ...
    ...
    else: #gp(0)
elif msr < 0x270:
    if msr == 0x200: ...
    ...
    else: #gp(0)
elif msr < 0x400:
    if msr == 0x277: ...
    ...
    else: #gp(0)
elif msr < 0xc0000000:
    if msr == 0x400: ...
    ...
    else: #gp(0)
elif msr < 0xc0000080:
    #gp(0)
elif msr < 0xc0010000:
    if msr == 0xc0000080: ...
    ...
    else: #gp(0)
elif msr < 0xc0011000:
    if msr == 0xc0010000: ...
    ...
    else: #gp(0)
elif msr < 0xc0020000:
    #gp(0)
else:
    #gp(0)
```


- 
- ⌘ Timings show that there are explicit ucode checks on the regions:
    - ⌘ 0xC0000000 – 0xC000007F
    - ⌘ 0xC0011000 – 0xC001FFFF
    - ⌘ ... even though there are **no visible MSRs** in those regions

# A timing side-channel



AMD K8



- 
- A decorative background pattern of a circuit board with various lines and nodes, rendered in a light gray color against a black background.
- ⌘ Speculate that anomalies *must* be due to password checks
    - ⌘ Reduces MSR search space by 99.999%
    - ⌘ Cracking passwords is now feasible

# Cracking protected registers

A decorative background pattern of a circuit board with various lines and nodes, rendered in a light gray color against a black background.

## ⌘ Simple embodiment:

- ⌘ 32 bit password
- ⌘ Loaded into GPR or XMM register
- ⌘ Use list of side-channel derived MSRs
- ⌘ Continue until MSR is unlocked,  
or all passwords are tried

# Cracking protected registers

```
// side-channel assisted password identification


for msr in [0xC0000000:0xC000007F, 0xC0011000: 0xC001FFFF]:
    for p in 0 to 0xffffffff:
        p -> eax, ebx, edx, esi, edi, esp, ebp
        msr -> ecx
        try:
            rdmsr
        catch:
            // fault: incorrect password, or msr does not exist
            continue
        // no fault: correct password, and msr exists
        return (msr, p)
```

# Cracking protected registers


## & Cracked the AMD K8

- ⌘ One day, instead of 600 years.
- ⌘ Password `0x9c5a203a` loaded into edi
- ⌘ MSRs: `0xc0011000` – `0xc001ffff`
- ⌘ Check on `0xc0000000`
  - `0xc000007f` remains unexplained


# Cracking protected registers

- 
- A decorative background pattern of a circuit board, consisting of thin white lines and small circles on a black background, resembling a PCB layout.
- ⌘ This region and password were already known through firmware reverse engineering
  - ⌘ But this is the **first approach** to uncovering these MSR's without first observing them in use


# Cracking protected registers

- 
- A decorative background pattern of a circuit board, consisting of thin grey lines and small circles, resembling a PCB layout, set against a black background.
- ↳ Side-channels into **microcode**  
offer a new opportunity
  - ↳ ... so what else can we find?

**Digging deeper...**




**AMD E350**




VIA C3






VIA Nano

3fff  
4000  
40004000  
7fff  
80004000  
bfff  
c0004000  
ffff



Intel Atom N270



Intel Core i5

A decorative background pattern of a circuit board with various lines and circular nodes, rendered in a light gray color against a black background.

## ⌘ Cracking extensions:

- ⌘ Write protected MSRs
- ⌘ 64 bit password in 2 32 bit registers
  - ⌘ Accessible from real mode

# Advanced cracking



& And...

⌘ Failed.

⌘ No new passwords uncovered.

# Advanced cracking



& Sometimes, that's research.

**Conclusions**

A decorative background on the left side of the slide, consisting of a vertical column of thin white lines that branch out horizontally and vertically, ending in small white circles, resembling a circuit board or a tree structure.

⌘ How to explain the timing anomalies?

- ⌘ More advanced password checks,  
as described in patent literature

- ⌘ MSRs only accessible in  
ultra-privileged modes beyond ring 0

# Conclusions

A decorative background pattern of white lines and circles on a black background, resembling a circuit board or a network diagram. The lines are vertical and horizontal, with some diagonal connections. The circles are of varying sizes and are placed at various points along the lines.

↳ ... or, something totally benign:

- ⌘ Microcode checks on processor family, model, stepping
  - ↳ Allow one ucode update to be used on many processors
- ⌘ Timing anomalies in MSR faults on Intel processors seemed to accurately align with specific documented MSRs on related families

# Conclusions



❧ So, we're in the clear?

❧ Sadly, no.

❧ Instruction grep through firmware databases reveals previously unknown passwords:


❧ `0x380dcb0f` in esi register

❧ Hundreds of firmwares, variety of vendors

❧ Windows kernel

❧ Likely: unlocks processor I did not have

# Conclusions

- 
- ⌘ We've raised more questions  
than we've answered
  - ⌘ But the stakes are high:
    - ⌘ MSR's control *everything* on the processor
  - ⌘ Research is promising
    - ⌘ Entirely new approach to detecting *processor secrets*

The truth is out there...

& [github.com/xoreaxeaxeax](https://github.com/xoreaxeaxeax)

⌘ **project:nightshyft**

⌘ project:rosenbridge

⌘ sandsifter

⌘ M/o/Vfuscator

⌘ REpsych

⌘ x86 0-day PoC

⌘ Etc.

& Feedback? Ideas?

& domas

⌘ @xoreaxeaxeax

⌘ xoreaxeaxeax@gmail.com

