Abstract
This manuscript proposes a design approach of current starved stack voltage control oscillator (VCO) with DTMOS transistor technique for phase-locked loop (PLL) application with efficient switching energy and high frequency. The PLL is the critical component and plays a vital role in many communication systems such as satellite communication, GPS system, clock data recovery, and frequency synthesizer. An oscillator's oscillating frequency is controlled by the control voltage, known as the voltage control oscillator. Among all the oscillators, the current starved oscillator is the most popular oscillator due to the balancing nature between a wide tuning range and low area. In this manuscript, the stack delay with DTMOS transistor techniques is used in current starved VCO, which reduces delay and enhances the frequency. The cadence virtuoso EDA tool with 45 nm technology is used to design all the circuits. There is an improvement in the frequency and in the switching energy by 34.57% and 18.60%, respectively.
Similar content being viewed by others
Data availability
The authors declare that the data supporting the findings obtained during this research work is available within the paper.
References
Tao, R., & Berroth, M. (2003). The design of 5 GHz voltage controlled ring oscillator using source capacitively coupled current amplifier. IEEE Radio Frequency Integrated Circuits Symposium, RFIC, Digest of Technical Papers, 2, 623–626. https://doi.org/10.1109/rfic.2003.1214024
Kumar, S., Chauhan, R. K., & Kumar, M. (2022). Sensitivity enhancement of dual gate FET based biosensor using modulated dielectric for Covid detection. Silicon. https://doi.org/10.1007/s12633-022-01865-7
Dharani, B., & Nanda, U. (2021). Impact of sleepy stack MOSFETs in CS-VCO on phase noise and lock performance of PLL. Silicon. https://doi.org/10.1007/s12633-021-01446-0
Prithiviraj, R., & Selvakumar, J. (2018). A preliminary study of oscillators, phase and frequency detector, and charge pump for phase-locked loop (PLL) applications. Lecture Notes in Electrical Engineering, 469, 9–18. https://doi.org/10.1007/978-981-10-7251-2_2
Prithiviraj, R., & Selvakumar, J. (2018). Non-linear mathematical modelling for phase locked loop. International Journal of Engineering and Technology, 7(4), 81–84. https://doi.org/10.14419/ijet.v7i4.10.20710
Park, C.-H., & Kim, B. (2002). A low-noise 900 MHz VCO in 0.6 μm CMOS. IEEE Journal of Solid-State Circuits. https://doi.org/10.1109/vlsic.1998.687991
Jin, J. (2018). Novel quadrature voltage-controlled oscillator using capacitor coupling. IETE Journal of Research, 64(2), 263–269.
Hwang, I. C., Kim, C., & Kang, S. M. S. (2004). A CMOS self-regulating VCO with low supply sensitivity. IEEE Journal of Solid-State Circuits, 39(1), 42–48. https://doi.org/10.1109/JSSC.2003.820881
Ghosh, A., & Pamarti, S. (2015). Linearization through dithering: a 50 mhz bandwidth, 10-b enob, 8.2 mw vco-based adc. IEEE Journal of Solid-State Circuits, 50(9), 2012–2024.
Amin, M., & Leung, B. (2016). Design techniques for linearity in time-based ΣΔ analog-to-digital converter. IEEE Transactions on Circuits and Systems II: Express Briefs, 63(5), 433–437. https://doi.org/10.1109/TCSII.2015.2506004
Babaie-Fishani, A., & Rombouts, P. (2016). Highly linear VCO for use in VCO-ADCs. Electronics Letters, 52(4), 268–270. https://doi.org/10.1049/el.2015.3807
Askari, S., & Saneei, M. (2019). Design and analysis of differential ring voltage controlled oscillator for wide tuning range and low power applications. International Journal of Circuit Theory and Applications, 47(2), 204–216. https://doi.org/10.1002/cta.2582
Kumar, N., & Kumar, M. (2019). Design of CMOS-based low-power high-frequency differential ring VCO. International Journal of Electronics Letters, 7(2), 143–153. https://doi.org/10.1080/21681724.2018.1477181
Kabirpour, S., & Jalali, M. (2019). A highly linear current-starved vco based on a linearized current control mechanism. Integration, 69, 1–9.
Rajalingam, P., Jayakumar, S., & Routray, S. (2021). Design and analysis of low power and high frequency current starved sleep voltage controlled oscillator for phase locked loop application. SILICON, 13, 2715–2726.
Sun, L., & Kwasniewski, T. A. (2001). Based on a multiphase ring oscillator. IEEE Journal of Solid-State Circuits, 36(6), 910–916.
Jovanovi, G., Stojcev, M., & Stamenkovic, Z. (2010). A CMOS voltage controlled ring oscillator with improved frequency stability. Scientific Publications of the State University of Novi Pazar, Series A: Applied Mathematics, Informatics and Mechanics., 2(1), 1–9.
Gargouri, N., Issa, D. B., Kachouri, A., & Samet, M. (2015). A performance comparison of single ended and differential ring oscillator in 0.18 µm CMOS process. International Journal of Scientific Research & Engineering Technology, 3(2), 123–128.
Jang, S., Hu, C., & Chuang, Y.: A new current source temperature compensation circuit for ring VCO. Measurement, 3(1). (2015).
Funding
No funding was received to assist with the preparation of this manuscript.
Author information
Authors and Affiliations
Contributions
All authors contributed to the study, conception, and design. Balwant Singh, Saurabh Kumar, and R.K.Chauhan did material preparation, data collection, and analysis. Balwant Singh wrote the first draft of the manuscript and all authors commented on previous versions. All authors read and approved the final manuscript.
Corresponding author
Ethics declarations
Conflict of interest
The authors declare that they have no conflict of interest.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Singh, B., Kumar, S. & Chauhan, R.K. Design of energy efficient VCO for PLL application. Analog Integr Circ Sig Process 114, 31–40 (2023). https://doi.org/10.1007/s10470-022-02122-y
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-022-02122-y