CS 152 Computer Architecture and Engineering CS252 Graduate Computer Architecture

Lecture 10 – Complex Pipelines,
Out-of-Order Issue, Register Renaming

John Wawrzynek
Electrical Engineering and Computer Sciences
University of California at Berkeley

http://www.eecs.berkeley.edu/~johnw
http://inst.eecs.berkeley.edu/~cs152

Last time in Lecture 9

- Modern page-based virtual memory systems provide:
 - Translation, Protection, independent or shared address spaces, decoupling size of physical memory from process address space size.
- Translation and protection information stored in page tables, held in main memory
- Translation and protection information cached in "translation-lookaside buffer" (TLB) to provide single-cycle translation+protection check in common case
- Virtual memory interacts with cache design
 - Physical cache tags require address translation before tag lookup, or use untranslated offset bits to index cache.
 - Virtual tags do not require translation before cache hit/miss determination, but need to be flushed or extended with ASID to cope with context swaps. Also, must deal with virtual address aliases (usually by disallowing copies in cache).

CS152 Administrivia

- PS2 due today Feb 17
- Lab2 due on Tuesday March 1
- Midterm in class time slot next Tuesday Feb 22
 - In-person in 306 Soda Hall
 - Covers lectures 1 9, plus assigned problem sets, labs, book readings
 - closed book/notes
 - no cheat-sheet, no calculators

CS252 Administrivia

- Project Proposal due today
- Proposal should be one page PDF including:
 - Title
 - Team member names
 - What are you trying to do?
 - How is it done today?
 - What is your idea for improvement and why do you think you'll be successful
 - What infrastructure are you going to use for your project?
 - Project timeline with milestones
- Mail PDF of proposal to instructors

Complex Pipelining: Motivation

Pipelined instruction execution improves performance. Generally, instruction level parallelism (ILP) is exploited to boost performance.


Pipelining becomes complex in the presence of:

- Long latency or partially pipelined floating-point units
- Memory systems with variable access time
- Multiple arithmetic and memory units


Issues in Complex Pipeline Control

- Structural conflicts at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle
- Structural conflicts at the write-back stage due to variable latencies of different functional units


• Out-of-order write hazards due to variable latencies of different functional



Recap: Complex In-Order Pipeline




Recap: Complex In-Order Pipeline



Also ...

Complex Pipeline



Types of Data Hazards

Consider executing a sequence of

$$r_k \leftarrow r_i \text{ op } r_j$$

type of instructions Data-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 Read-after-Write $r_5 \leftarrow r_3 \text{ op } r_4$ (RAW) hazard

Anti-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 Write-after-Re $r_1 \leftarrow r_4 \text{ op } r_5$ (WAR) hazard

Write-after-Read

Output-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 Write-after-Wr
 $r_3 \leftarrow r_6 \text{ op } r_7$ (WAW) hazard

Write-after-Write

Register vs. Memory Dependence

Data hazards due to register operands can be determined at the decode stage, but data hazards due to memory operands can be determined only after computing the effective address


Store: $M[r1 + disp1] \leftarrow r2$


Load: $r3 \leftarrow M[r4 + disp2]$


Does (r1 + disp1) = (r4 + disp2)?


<i>I</i> ₁	FDIV.D	f6,	f6,	f4
<i>I</i> ₂	FLD	f2,	45(x3)	
I_3	FMUL.D	f0,	f2,	f4
I ₄	FDIV.D	f8,	f6,	f2
<i>I</i> ₅	FSUB.D	f10,	fO,	f6
<i>I</i> ₆	FADD.D	f6,	f8,	f2


DAIA/II amanda							
<i>I</i> ₆	FADD.D	f6,	f8,	f2			
I ₅	FSUB.D	f10,	f0,	f6			
14	FDIV.D	f8,	f6,	f2			
<i>I</i> ₃	FMUL.D	f0,	f2,	f4			
l ₂	FLD	f2,	45(x3)				
<i>I</i> ₁	FDIV.D	f6,	f6,	f4			


























RAW Hazards WAR Hazards




RAW Hazards WAR Hazards





RAW Hazards WAR Hazards WAW Hazards



RAW Hazards WAR Hazards WAW Hazards







Valid orderings:

in-order

*I*₁

12

13


 I_{Δ}


*I*₅

 I_{ϵ}


out-of-order


out-of-order














out-of-order










out-of-order


Out-of-order Completion In-order Issue



in-order comp 1

out-of-order comp 1 2

Out-of-order Completion In-order Issue




in-order comp

1 2 - - 1 2 3 4 - 3 5 4 6 5 6

out-of-order comp 1 2

Out-of-order Completion In-order Issue



in-order comp 1 2 - - <u>1</u> <u>2</u> 3 4 - <u>3</u> 5 <u>4</u> 6 <u>5</u> <u>6</u>

out-of-order comp 1 2 $\underline{2}$ 3 $\underline{1}$ 4 $\underline{3}$ 5 $\underline{5}$ $\underline{4}$ 6 $\underline{6}$

When is it Safe to Issue an Instruction?

Suppose a data structure keeps track of all the instructions in all the functional units

The following checks need to be made before the Issue stage can issue an instruction into execution

- Is the required function unit available?
- Is the input data available? (RAW?)
- Is it safe to write the destination? (WAR?WAW?)
- Is there a structural conflict at the WB stage?

A Data Structure for Correct Issue

Keeps track of the status of Functional Units

Name	Busy	Op	Dest	Src1	Src2
Int					
<u>Mem</u>					
Add1					
Add2					
Add3					
Mult1					_
Mult2					
Div					

The instruction i at the Issue stage consults this table

FU available? check the busy column

RAW? search the dest column for i's sources

WAR? search the source columns for i's destination

WAW? search the dest column for i's destination

An entry is added to the table if no hazard is detected; An entry is removed from the table after Write-Back

Simplifying the Data Structure Assuming In-order Issue

Suppose the instruction is not issued by the Issue stage if a RAW hazard exists or the required FU is busy, and that operands are registered by functional unit on issue:

Can the issued instruction cause a WAR hazard?

WAW hazard?

Simplifying the Data Structure Assuming In-order Issue

Suppose the instruction is not issued by the Issue stage if a RAW hazard exists or the required FU is busy, and that operands are registered by functional unit on issue:

Can the issued instruction cause a WAR hazard?

NO: Earlier instructions read their operands at issue

WAW hazard?

Simplifying the Data Structure Assuming In-order Issue

Suppose the instruction is not issued by the Issue stage if a RAW hazard exists or the required FU is busy, and that operands are registered by functional unit on issue:

Can the issued instruction cause a

WAR hazard?

NO: Earlier instructions read their operands at issue

WAW hazard?

YES: Out-of-order completion

Simplifying the Data Structure ...

- No WAR hazard
 - → no need to keep src1 and src2
- The Issue stage does not issue an instruction in case of a WAW hazard
 - → a register name can occur at most once in the dest column
- WP[reg#]: a bit-vector to record the registers for which writes are pending
 - These bits are set by the Issue stage and cleared by the WB stage
 - → Each pipeline stage in the FU's must carry the register destination field and a flag to indicate if it is valid

```
Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.
```

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set by Issue stage and cleared by WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) before issue

```
FU available?
RAW?
WAR?
WAW?
```

```
Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.
```

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set by Issue stage and cleared by WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) before issue

```
FU available? Busy[FU#] RAW? WAR? WAW?
```

Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set by Issue stage and cleared by WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) before issue

FU available? Busy[FU#]

RAW? WP[src1] or WP[src2]

WAR?

WAW?

Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set by Issue stage and cleared by WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) before issue

FU available? Busy[FU#]

RAW? WP[src1] or WP[src2]

WAR? cannot arise

WAW?

Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set by Issue stage and cleared by WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) before issue

FU available? Busy[FU#]

RAW? WP[src1] or WP[src2]

WAR? cannot arise

WAW? WP[dest]

	ional Ur Add(1)				Div	(4)		WB	Registers Reserved for Writes
I_1	FDIV.D	f6,					5,		4
I_2	FLD FMULT.D	f2, f0,					5(x 2,	3) f	7A
$I_3 \ I_4$	FDIV.D		f8,					f	
I_5	FSUB.D		f10,					f	
I_6	FADD.D		f	6,		f	3,	f	2

	ional Ur Add(1))iv	(4)	,	ıWB	Registers Reserved for Writes
t0				,	f6					f6
			\perp							
			_							
		\vdash	\dashv							
				+						
I_1	FDIV.D				6,		f			74
I_2	FLD		f2, f0					5(x)	-	:A
$I_3 \ I_4$	FMULT.D FDIV.D		f0, f8,					2, 5,	f f	
I_4 I_5	FSUB.D			f10,		f(f		
I_6	FADD.D			f6,		f8			2	

			onal Ur Add(1))iv	(4)		WB	Registers Reserved for Writes
t0	I_1					f6					f6
t1	I_2	f2					f6				f6, f2
I_1			FDIV.D		f	6,		f	5,	f	⁻ 4
I_2			FLD			2,			5(x		
I_3			FMULT.D		f0,				2,		⁵ 4
I_{4}			FDIV.D		f8,					f	
I_5			FSUB.D		f10,),		⁻ 6
I_6			FADD.D		f6,				3,	f	2

			onal Ur Add(1)				Div	(4)	•	WB	Registers Reserved for Writes
t0	I_1					f6					f6
t1	I_2	f2					f6				f6, f2
t2								f6		f2	f6, f2 <u>I</u> 2
I_1		ı	FDIV.D		f	6,		f	5,	f	⁵ 4
I_2			FLD	f2,					5(x	3)	
I_3			FMULT.D			0,			2,	f	
I_4			FDIV.D		f8,					f	
I_5			FSUB.D		f10,				•	f	
I_6			FADD.D		f	6,		f	3,	f	⁷ 2

			ional Ur Add(1)					Div	(4)	_	WB	Registers Reserved for Writes
t0	I_1						f6					f6
t1		f2						f6				f6, f2
t2									f6		f2	f6, f2 <u>I</u> ₂
t3	I_3			fO						f6		f6, f0
I_1			FDIV.D			f	6,		f	6,	f	4
I_2			FLD				2,			5(x	-	
I_3			FMULT.D			f0, f2						4
I_4			FDIV.D						f			
$egin{array}{c} I_5 \ I_6 \end{array}$				-	f f	2						

			onal Ur Add(1)					Div	(4)	- 	WB	Registers Reserved for Writes
t0	I_1						f6					f6
t1	I_2	f2						f6				f6, f2
t2									f6		f2	f6, f2 <u>I</u> ₂
t3	I_3			fO						f6		f6, f0
t4					f0						f6	f6, f0 \underline{I}_1
I_1			FDIV.D			f	6,		f	6,	f	4
I_2			FLD								3)	
I_3			FMULT.D		f0,					2,	f	
$I_{\mathcal{A}}$			FDIV.D			f8,				6,	f.	
I_5			FSUB.D			f10,				0,	f	
I_6			FADD.D			f6,			f	8,	f.	2

			onal Ur Add(1)					Div	(4)	- 	WB	Registers Reserved for Writes
t0	I_1						f6					f6
t1	I_2	f2						f6				f6, f2
t2									f6		f2	f6, f2 <u>I</u> ₂
t3	I_3			fO						f6		f6, f0
t4					f0						f6	f6, f0 <u>I</u> ₁
t5	I_4					f0	f8					f0, f8
I_1			FDIV.D			f	6,		f	6,	f	4
I_2			FLD				2,			15(x	-	
I_3			FMULT.D			f	0,		f	2,	f	4
$I_{\mathcal{4}}$			FDIV.D			f8,				6,	f.	
I_5			FSUB.D			f10,			f	0,	f	
I_6			FADD.D			f	6,		f	8,	f.	2

			onal Ur Add(1)					Div	(4)	- 	WB	Registers Reserved for Writes
t0	I_1						f6					f6
t1	I_2	f2						f6				f6, f2
t2									f6		f2	f6, f2 <u>I</u> ₂
t3	I_3			fO						f6		f6, f0
t4					f0						f6	f6, f0 \underline{I}_1
t5	I_4					f0	f8					f0, f8
t6								f8			fO	f0, f8 \underline{I}_3
I_1			FDIV.D			f	6,		f	6,	f	4
I_2			FLD		f2,					15(x	-	
I_3			FMULT.D		f0,					2,	f	
$I_{\mathcal{A}}$			FDIV.D		f8,					6,	f.	
I_5			FSUB.D		f10,					0,	f	
I_6			FADD.D			f	6,		f	8,	f.	2

			onal Ur Add(1)					Div	(4)	_	WB	Registers Reserved for Writes
t0	I_1						f6					f6
t1	I_2	f2						f6				f6, f2
t2									f6		f2	f6, f2 <u>I</u> ₂
t3	I_3			f0						f6		f6, f0
t4					f0						f6	f6, f0 <u>I</u> ₁
t5	I_4					f0	f8					f0, f8
t6								f8			f0	f0, f8 \underline{I}_3
t7	I_5		f10						f8			f8, f10
I_1			FDIV.D			f	6,		f	6,	f	4
I_2			FLD				2,			15(x		
I_3			FMULT.D				0,			2,	f	
$I_{\mathcal{A}}$			FDIV.D				8,			6,	f	
I_5			FSUB.D			f10			f	0,	f	6
I_6			FADD.D			f	6,		f	8,	f.	2


		tional Ui Add(1)					Div	(4)		WB	Registers Reserved for Writes
t0	I_1					f6					f6
t1	I_2 f	2					f6				f6, f2
t2								f6		f2	f6, f2 <u>I</u> ₂
t3	I_3		fO						f6		f6, f0
t4				f0						f6	f6, f0 \underline{I}_1
t5	I_4				f0	f8					f0, f8
t6							f8			fO	f0, f8 \underline{I}_3
t7	I_5	f10						f8			f8, f10
t8									f8	f10	f8, f10 <u>I</u> 5
		_									
I_1		FDIV.D				6,			6,		4
I_2		FLD				2,			5(x		
I_3		FMULT.D				0,			2,		4
I_4		FDIV.D FSUB.D				8, 10,			6, 0,	f. f	
$I_5 \ I_6$		FADD.D				6,			0, 8,		2

			ional Ur Add(1)					Div	(4)		WB	Registers Reserved for Writes
t0	I_1						f6					f6
t1	I_2	f2						f6				f6, f2
t2									f6		f2	f6, f2 <u>I</u> ₂
t3	I_3			fO						f6		f6, f0
t4					f0						f6	f6, f0 \underline{I}_1
t5	I_4					f0	f8					f0, f8
t6								f8			f0	f0, f8 \underline{I}_3
t7	I_5		f10						f8			f8, f10
t8										f8	f10	f8, f10 <u>I</u> 5
t9											f8	f8 <u>I</u> 4
I_1			FDIV.D				6,			6,		4
I_2			FLD		f2,					15(x		4
I_3			FMULT.D				0,			2,		4
$I_{\mathcal{A}}$			FDIV.D FSUB.D				8, 10,			<mark>6,</mark> 0,	f	2
$I_5 \ I_6$			FADD.D				6,			0, 8,		2

		tional Uı Add(1)					Div	(4)	_	WB	Registers Reserved for Writes
t0	I_1					f6					f6
t1	I_2 f	2					f6				f6, f2
t2								f6		f2	f6, f2 <u>I</u> ₂
t3	I_3		f0						f6		f6, f0
t4				f0						f6	f6, f0 <u>I</u> 1
t5	I_4				f0	f8					f0, f8
t6							f8			f0	f0, f8 \underline{I}_3
t7	I_5	f10						f8			f8, f10
t8									f8	f10	f8, f10 <u>I</u> 5
t9										f8	f8 <u>I</u> 4
<u>t10</u>	I_6	f6									f6
I_1		FDIV.D			f	6,		f	6,	f-	4
I_2		FLD				2,			15(x		
I_3		FMULT.D				0,			2,		4
I_4		FDIV.D				8,			6,	f.	
I_5				10,			0,	f			
I_6		FADD.D			f	6,		f	8,	f.	2


	Functional Unit Status Int(1) Add(1) Mult(3) Div(4)							WB	Registers Reserved for Writes		
t0	I_1					f6					f6
t1	I_2 f2)					f6				f6, f2
t2								f6		f2	f6, f2 <u>I</u> ₂
t3	I_3		fO						f6		f6, f0
t4				f0						f6	f6, f0 \underline{I}_1
t5	I_4				f0	f8					f0, f8
t6							f8			fO	f0, f8 \underline{I}_3
t7	I_5	f10						f8			f8, f10
t8									f8	f10	f8 , f10 <u><i>I</i></u> ₅
t9										f8	f8 <u>I</u> 4
t10	I_6	f6									f6
_t11										f6	f6 <u>I</u> 6
I_1		FDIV.D			f	6,		f	6,	f	4
I_2			² 2, 45(x			5(x	3)				
I_3			fO,			f2,		4			
I_4				f8,			6,	f.			
I_5		FSUB.D				10,			0,	f	
I_6		FADD.D			f	6,		f	8,	f.	2

In-Order Issue Limitations: an example



In-order: 1(2,1)......234435....566


In-Order Issue Limitations: an example




In-order: 1(2,1). 234435 . . . 566

In-order issue restriction prevents instruction 4 from being issued

Out-of-Order Issue



- Issue stage buffer holds multiple instructions waiting to issue.
- Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.
 - Note: WAR possible again because issue is out-of-order (WAR not possible with in-order issue and registering of input operands at functional unit)
- Any instruction in buffer whose RAW hazards are satisfied can be issued (for now, at most one issue per cycle). On a write back (WB), new instructions may get enabled.



In-order: 1(2,1)......234435....566

1	FLD	f2,	34(x2)	la	tency 1	1 2
2	FLD	f4,	45(x3)		long	
3	FMULT.D	f6,	f4,	f2	3	3
4	FSUB.D	f8,	f2,	f2	1	
5	FDIV.D	f4,	f2,	f8	4	5
6	FADD.D	f10,	f6,	f4	1	6

In-order: $1 (2,\underline{1}) \underline{2} 3 4 \underline{4} \underline{3} 5 . . . \underline{5} 6 \underline{6}$ Out-of-order: $1 (2,\underline{1}) 4 \underline{4} \underline{2} 3 . . \underline{3} 5 . . . \underline{5} 6 \underline{6}$

1	FLD	f2,	34(x2)	lat	ency 1	1 2
2	FLD	f4,	45(x3)		long	
3	FMULT.D	f6,	f4,	f2	3	4 3
4	FSUB.D	f8,	f2,	f2	1	
5	FDIV.D	f4,	f2,	f8	4	5
6	FADD.D	f10,	f6,	f4	1	6

In-order:
$$1(2,\underline{1}) \cdot ... \cdot \underline{2} \ 3 \ 4 \ \underline{4} \ \underline{3} \ 5 \cdot ... \underline{5} \ 6 \ \underline{6}$$

Out-of-order: $1(2,\underline{1}) \ 4 \ \underline{4} \cdot ... \cdot \underline{2} \ 3 \cdot ... \underline{3} \ 5 \cdot ... \underline{5} \ 6 \ \underline{6}$

Out-of-order execution did not allow any significant improvement!

How many instructions can be in the pipeline?

Which features of an ISA limit the number of instructions in the pipeline?

How many instructions can be in the pipeline?

Which features of an ISA limit the number of instructions in the pipeline?

Number of Registers

How many instructions can be in the pipeline?

Which features of an ISA limit the number of instructions in the pipeline?

Number of Registers

Out-of-order issue by itself does not provide any significant performance improvement!


Overcoming the Lack of Register Names

Floating-point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 floating-point registers


Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility?

Robert Tomasulo of IBM suggested an ingenious solution in 1967 using on-the-fly register renaming



Out-of-order: 1 (2,1) 4 4 5 . . . 2 (3,5) 3 6 6

> Any antidependence can be eliminated by renaming. (renaming \rightarrow additional storage) Can it be done in hardware?




Out-of-order: 1(2,1) 4 4 5 . . . 2(3,5) 3 6 6

Any antidependence can be eliminated by renaming.

(renaming → additional storage)

Can it be done in hardware? yes!

Register Renaming




- Decode does register renaming and adds instructions to the issue-stage instruction reorder buffer (ROB)
 - → renaming makes WAR or WAW hazards impossible
- Any instruction in ROB whose RAW hazards have been satisfied can be issued
 - → Out-of-order or dataflow execution

Renaming Structures

Renaming table & regfile

Reorder buffer




- Instruction template (i.e., tag t) is allocated by the Decode stage, which also associates tag with register in regfile
- When an instruction completes, its tag is deallocated

Renaming Structures

Renaming table & regfile


Reorder buffer

Replacing the tag by its value is an expensive operation



- Instruction template (i.e., tag t) is allocated by the Decode stage, which also associates tag with register in regfile
- When an instruction completes, its tag is deallocated

Reorder Buffer Management



ROB managed circularly


- "exec" bit is set when instruction begins execution
- •When an instruction completes its "use" bit is marked free
- ptr₂ is incremented only if the "use" bit is marked free

Instruction slot is candidate for execution when:

- It holds a valid instruction ("use" bit is set)
- It has not already started execution ("exec" bit is clear)
- Both operands are available (p1 and p2 are set)

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	р1	src1	pί	2 src2

1 FLD	f2,	34(x2))
<i>2</i> FLD	f4,	45(x3))
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
- When can a name be reused?

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	р1	src1	pί	2 src2	_
								$\begin{bmatrix} t_1 \\ t_2 \\ t_3 \end{bmatrix}$
								t_2
								t_3
								$\int t_4$
								t_5
] '5
] <i>*</i>
] ′

1 FLD	f2,	34(x2)
<i>2</i> FLD	f4,	45(x3)
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?

An example

Renaming table



Reorder buffer


In	s#	use	exec	с ор	р1	src1	pί	2 src2

1 FLD	f2,	34(x2))
<i>2</i> FLD	f4,	45(x3))
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data? Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	p 1	1 src1	p2	src2	_
1	1	0	LD					t_1
								$\begin{vmatrix} t_1 \\ t_2 \end{vmatrix}$
								t_3
								t_4
								$\begin{vmatrix} t_5 \end{vmatrix}$
								15
								•
								•
]

1 FLD	f2,	34(x2))
<i>2</i> FLD	f4,	45(x3))
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data? Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	р1	src1	p2	2 src2
1	1	0	LD				
	+						

1 FLD	f2,	34(x2)
<i>2</i> FLD	f4,	45(x3)
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data? Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	p 1	1 src1	p2	2 src2	_
1	1	1	LD					t_1
								t_2
								t_3
								t_4
								t_5
								' 5
								•
								•

1 FLD	f2,	34(x2)	
<i>2</i> FLD	f4,	45(x3)	
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	р1	src1	pί	2 src2	
	0							
								-
								-

1 FLD	f2,	34(x2))
<i>2</i> FLD	f4,	45(x3))
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	р1	src1	p2	2 src2
	0						

1 FLD	f2,	34(x2))
<i>2</i> FLD	f4,	45(x3))
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data? Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	p 1	<u> </u>	src1	p2	2 src2
	0							
2	1	0	LD					

1 FLD	f2,	34(x2)
<i>2</i> FLD	f4,	45(x3)
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data? Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	p 1	l src1	р2	src2
	0						
2	1	1	LD				
						H	

1 FLD	f2,	34(x2)	
<i>2</i> FLD	f4,	45(x3)	
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	р1	. src1	p2	src2
	0						
2	1	1	LD				
3	1	0	MUL	0	t2	1	v1

1 FLD	f2,	34(x2)	
<i>2</i> FLD	f4,	45(x3)	
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer

Ins#	use	exec	с ор	p 1	l src1	p2	2 src2
	0						
2	1	1	LD				
3	1	0	MUL	0	t2	1	v1
4	1	0	SUB	1	v1	1	v1


1 FLD	f2,	34(x2)	
<i>2</i> FLD	f4,	45(x3)	
3 FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
6 FADD.D	f10,	f6,	f4

data / t_i

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


use	exec	с ор	p 1	l src1	p2	2 src2
0						
1	1	LD				
1	0	MUL	0	t2	1	v1
1	1	SUB	1	v1	1	v1
	0 1 1	1 1	0	0	0	1 0 MUL 0 t2 1

1 FLD	f2,	34(x2)	
<i>2</i> FLD	f4,	45(x3)	
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	p 1	l src1	p2	2 src2
	0						
2	1	1	LD				
3	1	0	MUL	0	t2	1	v1
4	1	1	SUB	1	v1	1	v1
5	1	0	DIV	1	v1	0	t4

1 FLD	f2,	34(x2)	
<i>2</i> FLD	f4,	45(x3)	
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data? Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	p 1	l src1	p2	2 src2
	0						
2	1	1	LD				
3	1	0	MUL	0	t2	1	v1
4	1	1	SUB	1	v1	1	v1
5	1	0	DIV	1	v1	0	t4

1 FLD	f2,	34(x2)	
<i>2</i> FLD	f4,	45(x3)	
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
6 FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


use	exec	с ор	р1	src1	р2	src2
0						
1	1	LD				
1	0	MUL	0	t2	1	v1
0						
1	0	DIV	1	v1	0	t4
	0 1 1 0 1	0 1 1 1 0 0	0	0	0	1 0 MUL 0 t2 1 0

1 FLD	f2,	34(x2)	
<i>2</i> FLD	f4,	45(x3)	
3 FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
6 FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data? Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	p 1	l src1	p2	src2
	0						
2	1	1	LD				
3	1	0	MUL	0	t2	1	v1
4	0						
5	1	0	DIV	1	v1	0	t4

1 FLD	f2,	34(x2)	
<i>2</i> FLD	f4,	45(x3)	
3 FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
6 FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data? Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


	Ins#	use	exec	с ор	p 1	l src1	p2	src2
		0						
	2	1	1	LD				
	3	1	0	MUL	0	t2	1	v1
	4	0						
	5	1	0	DIV	1	v1	1	v4
4								

1 FLD	f2,	34(x2)
<i>2</i> FLD	f4,	45(x3)
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table



Reorder buffer


Ins#	use	exec	с ор	р1	src1	p2	src2
	0						
2	0						
3	1	0	MUL	0	t2	1	v1
4	0						
5	1	0	DIV	1	v1	1	v4

1 FLD	f2,	34(x2)
<i>2</i> FLD	f4,	45(x3)
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

An example

Renaming table




Reorder buffer

_	Ins#	use	exec	с ор	p 1	l src1	p2	2 src2
		0						
	2	0						
	3	1	0	MUL	1	v2	1	v1
	4	0						
	5	1	0	DIV	1	v1	1	v4
ľ								
_[

1 FLD	f2,	34(x2)
<i>2</i> FLD	f4,	45(x3)
<i>3</i> FMULT.D	f6,	f4,	f2
4 FSUB.D	f8,	f2,	f2
<i>5</i> FDIV.D	f4,	f2,	f8
<i>6</i> FADD.D	f10,	f6,	f4

- When are tags in sources replaced by data?
 Whenever an FU produces data
- When can a name be reused?
 Whenever an instruction completes

IBM 360/91 Floating-Point Unit



IBM ACS

- Second supercomputer project (Y) started at IBM in response to CDC6600
- Multiple Dynamic instruction Scheduling (DIS) invented by Lynn Conway for ACS
 - Used unary encoding of register specifiers and wired-OR logic to detect any hazards (similar design used in Alpha 21264 in 1995!)
- Seven-issue, out-of-order processor
 - Two decoupled streams, each with DIS
- Cancelled in favor of IBM360-compatible machines

CS252

Out-of-order processing implemented commercially in 1960s, but disappeared again until 1990s as two major problems had to be solved:

Out-of-order processing implemented commercially in 1960s, but disappeared again until 1990s as two major problems had to be solved:

- Precise traps
 - Imprecise traps complicate debugging and OS code
 - Note, precise interrupts are relatively easy to provide

Out-of-order processing implemented commercially in 1960s, but disappeared again until 1990s as two major problems had to be solved:

Precise traps

- Imprecise traps complicate debugging and OS code
- Note, precise interrupts are relatively easy to provide

Branch prediction

 Amount of exploitable instruction-level parallelism (ILP) limited by control hazards

Out-of-order processing implemented commercially in 1960s, but disappeared again until 1990s as two major problems had to be solved:

Precise traps

- Imprecise traps complicate debugging and OS code
- Note, precise interrupts are relatively easy to provide


Branch prediction

 Amount of exploitable instruction-level parallelism (ILP) limited by control hazards

Also, simpler machine designs in new technology beat complicated machines in old technology


- Big advantage to fit processor & caches on one chip
- Microprocessors had era of 1%/week performance scaling

In-Order Commit for Precise Traps




- In-order instruction fetch and decode, and dispatch to reservation stations inside reorder buffer
- Instructions issue from reservation stations out-of-order
- Out-of-order completion, values stored in temporary buffers
- Commit is in-order, checks for traps, and if none updates architectural state

In-Order Commit for Precise Traps



- In-order instruction fetch and decode, and dispatch to reservation stations inside reorder buffer
- Instructions issue from reservation stations out-of-order
- Out-of-order completion, values stored in temporary buffers
- Commit is in-order, checks for traps, and if none updates architectural state

In-Order Commit for Precise Traps




- In-order instruction fetch and decode, and dispatch to reservation stations inside reorder buffer
- Instructions issue from reservation stations out-of-order
- Out-of-order completion, values stored in temporary buffers
- Commit is in-order, checks for traps, and if none updates architectural state

Separating Completion from Commit

- Re-order buffer holds register results from completion until commit
 - Entries allocated in program order during decode
 - Buffers completed values and exception state until in-order commit point
 - Completed values can be used by dependents before committed (bypassing)
 - Each entry holds program counter, instruction type, destination register specifier and value if any, and exception status (info often compressed to save hardware)
- Memory reordering needs special data structures
 - Speculative store address and data buffers
 - Speculative load address and data buffers

Phases of Instruction Execution



Acknowledgements

- This course is partly inspired by previous MIT 6.823 and Berkeley CS252 computer architecture courses created by my collaborators and colleagues:
 - Krste Asanovic (UCB)
 - Arvind (MIT)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)