

Integrated Device Technology

RapidIO based Low Latency Heterogeneous Supercomputing

Devashish Paul, Director Strategic Marketing, Systems Solutions devashish.paul@idt.com

CERN Openlab Day 2015

© Integrated Device Technology



Agenda





- RapidIO Interconnect Technology Overview and attributes
- Heterogeneous Accelerators
- Open Compute HPC
- RapidIO at CERN OpenLabV

HPC Analytics Interconnect

Supercompute Clusters

Supercompute Clusters

Low Latency | Reliable | Scalable | Fault-tolerant | Energy Efficient




Supercomputing Needs Hetergeneous Accerators



- Chip to Chip
- Board to Board across backplanes
- Chassis to Chassis
- Over Cable
- Top of Rack
- Heterogeneous Computing

Rack Scale Fabric For any to any compute





WIRELESS INFRASTRUCTURE

SERVER

HPEC

IMAGING

AEROSPACE

INDUSTRIAL


- 20 Gbps per port / 6.25Gbps/lane in productions
- 40Gbps per port /10 Gps lane in development Embedded RapidIO NIC on processors, DSPs, FPGA and ASICs.
- Hardware termination at PHY layer: 3 layer protocol
- Lowest Latency Interconnect ~ 100 ns
- Inherently scales to large system with 1000's of nodes

- Over 13 million RapidIO switches shipped
- > 2xEthernet (10GbE)
 Over 70 million 10-20 Gbps
 ports shipped
- 100% 4G interconnect market share
- 60% 3G, 100% China
 3G market share



Clustering Fabric Needs

- Lowest Deterministic System Latency
- Scalability
- Peer to Peer / Any Topology
- Embedded Endpoints
- Energy Efficiency
- Cost per performance
- HW Reliability and Determinism




RapidIO Interconnect combines the best attributes of PCIe and Ethernet in a multi-processor fabric





RapidIO.org ARM64 bit Scale Out Group





10s to 100s cores & Sockets

Source - www.rapidio.org, Linley Processor conf

- ARM AMBA® protocol mapping to RapidIO protocols
 - AMBA 4 AXI4/ACE mapping to RapidIO protocols
 - AMBA 5 CHI mapping to RapidIO protocols
- Migration path from AXI4/ACE to CHI and future ARM protocols
- Supports Heteregeneous computing
- Support Wireless/HPC/Data Center Applications



NASA Space Interconnect Standard

Next Generation Spacecraft Interconnect Standard



Key Driving Differentiators

- Serial RapidIO has the following salient features among four protocols:
 - Transparent compatibility with wired and fiber-optic
 - Applicable to chip-to-chip, board-to-board, and box-to-box
 - Light-weight and modular (features are configurable)
 - Low power with less than 192 mW per node
 - Scalable fault tolerance with link-level error detection.
 - Scalable bandwidth up to 3.125 Gbps per lane
 - Real-time with sub-microsecond latency and jitter
 - Switch-based flexible topology
 - Built-in shared-memory support with low S/W overhead
 - Embedded provisions allow backward-compatible protocol extension



RapidIO selected from Infiniband / Ethernet /FiberChannel / PCIe

NGSIS members: BAE, Honeywell, Boeing, Lockheed-Martin, Sandia Cisco, Northrup-Grumman, Loral, LGS, Orbital Sciences, JPL, Raytheon, AFRL

NEXUS - 2011 ReSpace/MAPLD Conference

10 - 8/24/2011



Hyperscale Data Center Real Time Analytics Example

PayPal solves real-time analytics problems with HP Moonshot

Global online payment service analyzes complex event streams in real time using HP ProLiant m800 Server Cartridges









"The ProLiant m800's combination of ARM and multicore DSPs with high-speed, low-latency networking and tiered memory management creates a very energy-efficient, extremely capable parallel processing platform with a familiar Linux interface. It's a truly new approach to bringing scale-out design "inside the box," and breaks barriers between HPC and enterprise technology."

S. Ryan Quick, Principal Architect, Advanced Technology Group, PayPal


http://www.enterprisetech.com/2014/09/29/hp-arms-moonshot-servers-datacenters/

Market emerges for real time compute analytics in data center



Social Media Real Time Analytics – FIFA World Cup 2014

Analyze User Impressions on World Cup 2014






Why RapidIO for Low Latency


Bandwidth and Latency Summary						
System Requirement	RapidIO					
Switch per-port performance raw data rate	20 Gbps – 40 Gbps					
Switch latency	100 ns					
End to end packet termination	~1-2 us					
Fault Recovery	2 us					
NIC Latency (Tsi721 PCle2 to S-RIO)	300 ns					
Messaging performance	Excellent					



Peer to Peer & Independent Memory System

- Routing is easy: Target ID based
- Every endpoint has a separate memory system
- All layers terminated in hardware







HPC/Supercomputing Interconnect 'Check In'

Interconnect Requirements	RapidIO	Infiniband	Ethernet	PCIe	Intel Omni Path	The Meaning of
Low Latency			×			Switch silicon: ~100 nsecMemory to memory: < 1 usec
Scalability				×		Ecosystem supports any topology, 1000's of nodes
Integrated HW Termination		×	×			Available integrated into SoCs AND Implement guaranteed, in order delivery without software
Power Efficient		×	×			3 layers terminated in hardware, Integrated into SoC's
Fault Tolerant				×		Ecosystem supports hot swap Ecosystem supports fault tolerance
Deterministic			×			Guaranteed, in order delivery Deterministic flow control
Top Line Bandwidth				×		Ecosystem supports > 8 Gbps/lane



Heterogeneous HPC with RapidIO based Accelerators and Open Compute HPC



Open Compute Project HPC and Supercomputing



Project Charter Items

Fully open **heterogeneous computing**, networking and fabric platform

Optimized for multi-node **processor agnostic** any to any computing using x86, ARM, PowerPC, FPGA, ASICs, DSP, and GPU silicon on hardware platform

Enables rapid innovation in low latency high Performance Computing and Big Data analytics through open non-lock-in computing, interconnect, and software stack.

Energy efficient compute density

Distributed and central **storage** for large data manipulation (non spinning disk) with low latency

Operating System – Linux based operating systems and developer tools and open APIs

Path to **Open Silicon** and Open APIs, initially leveraging existing industry standards, later developing its own silicon

Re use developments from OCP Server group and Open Rack where appropriate

Leverage industry standard interconnects, no proprietary interconnects for main fabric and networking

Vendor Agnostic Low Latency Multi Processor Computing

Devashish Paul, co lead HPC Project

OCP HPC Project San Jose Summit - Mar 2015




Supports Opencompute.org HPC Initiative



Computing: Open Compute Project HPC and RapidIO

- Low latency analytics becoming more important not just in HPC and Supercomputing but in other computing applications
- mandate to create open latency sensitive, energy efficient board and silicon level solutions
- Low Latency Interconnect RapidIO submission










RapidIO Heterogenous switch + server

- 4x 20 Gbps RapidIO external ports
- 4x 10 GigE external Ports
- 4 processing mezzanine cards
- In chassis 320 Gbps of switching with 3 ports to each processing mezzanine
- Compute Nodes with x86 use PCIe to S-RIO NIC
- Compute Node with ARM/PPC/DSP/FPGA are native RapidIO connected with small switching option on card
- 20Gbps RapidIO links to backplane and front panel for cabling
- Co located Storage over SATA
- 10 GbE added for ease of migration
















X86 + GPU Analytics Server + Switch



- Energy Efficient Nvidia K1 based Mobile GPU cluster acceleration
 - 300 Gb/s RapidIO Switching
 - 19 Inch Server
 - **−** 8 − 12 nodes per 1U
 - 12 18 Teraflops per 1U

DCCN PCB fitted in 19" rack-mount enclosure & OCP 21" shelf






38x 20 Gbps Low Latency ToR Switching




- Switching at board, chassis, rack and top of rack level with Scalability to 64K nodes, roadmap to 4 billion
- 760Gbps full-duplex bandwidth with 100ns 300ns typical latency
- 32x (QSFP+ front) RapidIO 20Gbps fullduplex ports downlink
- 6x (CXP front) RapidIO 20Gbps ports downlink
- 2x (RJ.5 front) management I²C

Making your solutions more competitive

1x (RJ.5 front) 10/100/1000 BASE-T



Analytics Acceleration with GPU Clusters



Scalable Cluster of NVIDIA Mobile Tegra K1 GPUs Connected with RapidIO Interconnect Enables Thousands of Nodes, Offering Best-in-Class Compute-to-I/O Performance

- Announced at SC14 New Orleans
- Can be used in Data Center or edge of wireless network for analytics acceleration
- Proto cluster based on Jetson K1 PCIe boards
- NVIDIA K1 + RapidIO cluster using Tsi721 PCIe to S-RIO





Low Energy Mobile GPU + RapidIO for Analytics 16 Gbps per Node, 24 flops per bit I/O "Flux"





RapidIO with Mobile GPU Compute Node

- 4 x Tegra K1 GPU
- RapidIO network 140 Gbps embedded RapidIO switching
- 4x PCle2 to RapidIO NIC silicon
- 384 Gigaflops per GPU
- >1.5 Tflops per AMC
- 12 Teraflops per 1U
- 0.5 Petaflops per rack










Project Caldey Island Mezzanine Block Diagram rev 01

RapidIO at CERN OpenlabV



RapidIO at CERN LHC and Data Center



PRESS RELEASE

IDT Collaborates With CERN to Speed and Improve Data Analytics at Large Hadron Collider and Data Center




- RapidIO Low latency interconnect fabric
- Heterogeneous computing
- Large scalable multi processor systems
- Desire to leverage multi core x86, ARM, GPU, FPGA, DSP with uniform fabric
- Desire programmable upgrades during operations before shut downs





Data Center Analytics at CERN




PRESS RELEASE

IDT Collaborates With CERN to Speed and Improve Data Analytics at Large Hadron Collider and Data Center

- Low latency RapidIO Interconnect + multi core CPUs and RapidIO Top of Rack Switching
- Reduce overall batch time of analytics
- Improve overall depth of analytics per rack scale
- Path to scale to 10's, 100's or 1000's of processors in a cluster
- Intial work with x86 + RapidIO path to heterogeneous computing options



Data Acquisition at Experiments at CERN



PRESS RELEASE

IDT Collaborates With CERN to Speed and Improve Data Analytics at Large Hadron Collider and Data Center

- Use low latency Interconnect and multi core CPUs and accelerators to detect most meaningful frames in terms of acquisition
- Offers path to software upgrade algorithms, while supporting ASIC like real time performance
- Sub micro second end to end latency
- Mission critical reliability built into RapidIO



Summary Low Latency Data Center Analytics with RapidIO





HPC Analytics Interconnect

Data
Center
Acceleration



100% 4G market share,

all 4G calls worldwide go through RapidIO switches

- 2x market size of 10 GbE (70 million ports RapidIO)
- 20 Gbps per port in production
- 40 Gbps per port silicon in development, 100 Gbps in definition
- Low 100 ns latency, scalable, energy efficient interconnect
- Ideal for analytics, deep learning and pattern recognition
- 3 year collaboration IDT + CERN

Heterogeneous Compute Accelerations



Low Latency | Reliable | Scalable | Fault-tolerant | Energy Efficient

