


# Lithography for Wafer Level Packaging for LED Manufacturing

Tim McCrone  
Applications Engineer

SUSS MicroTec  
March 2013




Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2013/IPC/001253/2261067/2013dpc-wa33.pdf> by guest on 03 January 2013

# INTRODUCTION


LED designs trends toward higher efficiency and brightness at a lower cost.

The primary cost of LED electronics is found in the packaging of the material.



Downloaded from <http://imaps.allenpress.com/imaps-conferences/article-pdf/2013/IDPC/001253/2261067/2013dpc-wa33.pdf> by guest on 03 January 2023


# INTRODUCTION




Conventional LED device with patterned sapphire substrate (PSS) (essentially all LED chip makers)



- + Relatively inexpensive
- Up to 30% active surface lost to the Mesa
- Transparent or small contact needed on the p-side
- Current crowding due to poor conductivity of n-GaN increase total resistance




Thin-film vertical LED device with n-GaN texturing with substrate removal (Osram, Lumileds, Semileds, Cree, Luminus)



- Complexity and Cost
- + Good thermal properties
- + Larger active area (no MESA)
- + n-GaN can be thinned down to bring active layer close to the surface and improve light extraction (surface emitter)
- + Lower resistance

# INTRODUCTION




## Advantages of wafer level packaging:

- Small form factors
- Excellent scalability to larger wafer sizes



## Challenges with wafer level packaging:

- Conformal coating
- Exposure in deep vias and grooves
- TSV creation and isolation







# INTRODUCTION

Using vias in LED device structure and packaging introduces the challenge of being able to coat and pattern in high aspect ratio structures



# SPRAY COATING



Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2013/IPC/001253/253067/2013dpc-wa33.pdf> by guest on 03 January 2023



# SPRAY COATING: COMPARISONS

## Spin Coating over Topography:

Easy to set up for small topography steps

Higher throughput

High aspect ratio structures cannot be coated due to gravity and surface tension



Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2013/IPC/001253/2261067/2013dpc-wa33.pdf> by guest on 03 January 2023


# SPRAY COATING: COMPARISONS

## Spray Coating over Topography:

Reliable coverage at corners, in trenches and grooves

Higher material utilization fraction than spin coating

Great film uniformity due to application method



Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2013/IPC/001253/2261067/2013dpc-wa-033.pdf> by guest on 03 January 2023




# SPRAY COATING: AZ4999 DNQ/NOVOLAK



# SPRAY COATING NEGATIVE RESISTS: SU8-3050

## SU8-3050 (diluted)

Cavity depth (KOH etched):	100µm
Cavity width / length:	4,000µm
Film Thickness (top / bottom):	5µm
Softbake:	95°C, 180s
Exposure Dose:	100mJ/cm <sup>2</sup>
Post Exposure Bake (PEB):	95°C, 60s
CD of L/S Resolution Pattern:	30µm




SussMicro\_ 5.0kV 8.0mm x350 SE(M)

Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2013/IDPC/001253/2261067/2013dpc-wa33.pdf> by guest on 03 January 2023

# SPRAY COATING NEGATIVE RESISTS: SU8-3050

## SU8-3050 (diluted)

Cavity depth (KOH etched):	100µm
Cavity width / length:	4,000µm
Film Thickness (top / bottom):	5µm
<b>Exposure Dose:</b>	100mJ/cm <sup>2</sup>
Softbake (after exposure):	95°C, 180s
Post Exposure Bake (PEB)	95°C, 60s
CD of L/S Resolution Pattern:	30µm




downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2013/DFC/001253/2261067/2013dfpc-wa33.pdf> by guest on 03 January 2023

# SPRAY COATING NEGATIVE RESISTS: SU8-3050

## SU8-3050 (diluted)

Cavity depth (KOH etched):	100µm
Trench width:	800µm
Film Thickness (top / bottom):	5µm
Exposure Dose:	250mJ/cm <sup>2</sup>
Softbake (after exposure):	95°C, 180s
Post Exposure Bake (PEB)	95°C, 60s
CD of L/S Resolution Pattern:	Flood Exp.



Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2013/1/01/1001264/001264.pdf> by guest on 03 January 2023

# SPRAY COATING: EXAMPLE WHY NEGATIVE SPRAY RESIST IS IMPORTANT



**Goal:**

**Topography:** Negative slope

**Resist structures:** Only in the bottom of cavity




After Develop

Resist Residues


**Positive acting resist**



Spray coating



Expose resist in bottom of structure




Develop

**Negative acting resist**



Spray Coating



Expose resist in bottom of structure



Develop



# SPRAY COATING: SPIN-ON DIELECTRICS

Material	Supplier	Polymer Type	Developer
HD 4100	HD Microsystems	Polyimide	Org. Developer
Durimide 7005	Fujifilm	Polyimide	Org. Developer
Cyclotene 4024-40	Dow Chemical	BCB	Org. Developer
Intervia 8023	Rohm & Haas	Epoxy / Novolak	TMAH (aq)

Material	Supplier	Polymer Type	Developer
WPR-5200	JSR Micro	Phenolic Resin	TMAH (aq)
HD8820	HD Microsystems	PBO	TMAH (aq)
CRC-8600	Sumitomo Bakelite	PBO	TMAH (aq)
PW-1200	Toray Industries	Polyimide	TMAH (aq)
Cyclotene P6505	Dow Chemical	BCB	TMAH (aq)

Generally, positive-acting passivation materials are more suitable for spray coating.

# SPRAY COATING: COATING IN VIAS



Source: Schott OPTO WLP

Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2013/IPC/001253/2261067/2013ipc-wa33.pdf> by guest on 03 January 2023

# EXPOSURE




Proximity printing is a well established and cost efficient process in LED device manufacturing with more than 70% share

WLP generally has low pin counts with larger pads.

Aligners are optimized for resolution at specific proximities or contact

To achieve the highest resolution over a range of gaps in a device the light source must be shaped to achieve the best results

**Relative Share of Installed LED Systems**



**Relative share of installed LED systems (over a total estimate of ~ 465 tools)**






# MO EXPOSURE OPTICS



## Diffraction Reduction

+ Defines illumination settings by Illumination Filter Plate (IFP)  
„Angle defining element“




## MO Integrator (1)

+ Decouples illumination from lamp position



## MO Integrator (2)

+ Ensures uniform illumination of mask field



Parallel illumination causes high intensity second order effects


Using illumination from multiple angles at equal intensities reduces diffraction effects

# MO EXPOSURE OPTICS



High stability of resolution over a larger depth of field allows for large exposure gaps, leading to fewer mask contamination defects

Diffraction limiting effects limits resolution loss over the depth of a device

Conventional optics are unable to do this





# CUSTOMIZED ILLUMINATION: CHANGING SOURCE SHAPE TO OPTIMIZE A PROCESS





1.2 $\mu\text{m}$  thick resist (AZ 4110), 100 $\mu\text{m}$  Proximity Gap, SUSS MA8

# CUSTOMIZED ILLUMINATION: CHANGING SOURCE SHAPE TO OPTIMIZE A PROCESS




# CUSTOMIZED ILLUMINATION: CHANGING SOURCE SHAPE TO OPTIMIZE A PROCESS





Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2013/IPC/001253/2261067/2013dpc-wa33.pdf> by guest on 03 January 2023

# CUSTOMIZED ILLUMINATION: CHANGING SOURCE SHAPE TO OPTIMIZE A PROCESS



Large selection of illumination filter plates to optimize specific structures



GenISys is a powerful tool to help optimize the illumination source for a process



Downloaded from <http://proceedings.spiedigitallibrary.org/> on 03 January 2023



# GENISYS SOFTWARE

### Aerial image (simulation)



### Mask pattern

GenlSys also assists with corrective features in mask design



### OPC assist features

## SUMMARY

Spray coating of both negative and positive acting dielectrics and photoresists allows for the patterning of 3D structures on a wafer and the isolation of TSVs.

Aligners can be used for patterning of packaging wafers and for creation of LEDs.

GenISys software quickly optimizes processes without use of lab time or trial masks