

COMPAL CONFIDENTIAL

MODEL NAME : Loki15/17















PCB NO : DA8001BS000

BOM P/N : 431A7Y31L01

KBL-U+MEC1416 board

2017-07-28

REV : 1.0 (A00)

<p>ZZZ</p> <p>PCB R1</p>  <p>DA8001BS000 PCB@ PCB 21C LA-F115P REV0 M/B 3</p>	<p>ZZZ</p> <p>PCB R3</p>  <p>DAZ21C00101 PCB_R3@ PCB CAL50 LA-F115P LS-F111P GOLD A31 !</p>
<p>KBL R1</p> <p>UC1</p>  <p>SA0000AWC0L I7KBLR_1.8G_QS@ S IC A31 FJ8067703281816 QNBF Y0 1.8G</p> <p>UC1</p>  <p>SA0000A370L I5KBLU_2.5G_R1@ S IC FJ8067702739739 SR2ZU H0 2.5G A31!</p> <p>UC1</p>  <p>SA0000AWB1L I5KBLR_1.6G_QS@ S IC A31 FJ8067703282221 QNEG Y0 1.6G</p> <p>UC1</p>  <p>SA0000AQZ0L I7KBLR_1.8G_ES@ S IC A31 FJ8067703281813 QN5C Y0 1.8G</p> <p>UC1</p>  <p>SA0000A344L I7KBLU_2.7G@ S IC FJ8067702739740 SR2ZV H0 2.7G A31!</p> <p>UC1</p>  <p>SA0000ACL0L I3SKL_2.0G_SMB0@ S IC FJ8066201931106 SR2UW D1 2G A31!</p>	<p>KBL R3</p> <p>UC1</p>  <p>SA0000AWC2L I7KBLR_R3@ S IC FJ8067703281816 SR3LC Y0 1.8G A31!</p> <p>UC1</p>  <p>SA0000AWB3L I5KBLR_R3@ S IC FJ8067703282221 SR3LB Y0 1.6G A31!</p> <p>UC1</p>  <p>SA0000B2Y1L I3KBLU_R3@ S IC FJ8067702739765 SR3JY H0 2.7G A31!</p> <p>UC1</p>  <p>SA0000ADV3L KBLU_Pentium_R3@ S IC FJ8067702739932 SR348 H0 2.3G A31!</p> <p>UC1</p>  <p>SA0000ADL3L KBLU_Celeron_R3@ S IC FJ8067702739933 SR349 H0 1.8G A31!</p> <p>UC1</p>  <p>SA0000ACL1L I3SKL_SMB0_R3@ S IC FJ8066201931106 SR2UW D1 2G A31!</p>


@ : Un-pop Component
 UMA@/DIS@ : UMA & DIS Type
 U22@/U42@ : KBL U/KBL U-R
 SKL@/KBL@:SKL/KBL
 EC@ : EC
 JP@/PJP@ : JUMP

EMI@/ESD@/RF@ : EMI, ESD and RF Component
 @EMI@/@ESD@/@RF@ : EMI, ESD and RF Un-POP Component
 TYPEC@EMI@/TYPEC@ESD@/TYPEC@RF@:EMI, ESD ,RFTYPEC Component
 MAD@RF@:RF MAD Component
 LOKI@EMI@/LOKI@ESD@:EMI/ESD LOKI Component
 CMC@ : XDP Component
 CONN@ : Connector Component
 TP_WAKE@/NTP_WAKE@ : TouchPad wake
 KBBL@ : KB Backlight
 TPM@/FTPM@ : HW TPM/SW TPM
 MMC@ : eMMC
 FFS@ : Free Fall Sensor
 TYPEC@/LOKI@TYPEC@ : typeC
 DSX@ : Deep sleep
 GEN8@/GEN9@:RTC GEN8/9
 ODD@:ODD Component
 FP@:Finger Printer

M2_50@ : GPU R17M_2_50
 2G@/2G_H@/2G_S@/2G_M@ : VRAM type
 4G@/4G_H@/4G_S@/4G_M@ : VRAM type

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
Size	Document Number			Rev	0.1
Date:	Friday, July 28, 2017	Sheet	1	of	65


Layout Dell logo




COPYRIGHT 2014
 ALL RIGHT RESERVED
 REV: X00
 PWB: 9HTP8

Dell Review

Loki/Loki-L Block Diagram



----> Loki-L only



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF
DS3	LOW	HIGH	HIGH	ON	ON	OFF	OFF

USB 2.0	DESTINATION
1	USB2.0 port1
2	USB2.0 port3 , IO/B
3	USB2.0 Port2
4	TypeC
5	Camera
6	Card reader , IO/B
7	BT
8	Touch screen
9	Finger printer
10	WWAN , IO/B

USB3.0	PCIE	SATA	DESTINATION
USB3.0-1			USB3.0 port1
USB3.0-2			WWAN , IO/B
USB3.0-3			USB3.0 port2
USB3.0-4			TypeC
USB3.0-5	PCIE-1		GPU
USB3.0-6	PCIE-2		GPU
	PCIE-3		GPU
	PCIE-4		GPU
	PCIE-5		IO/100 LAN
	PCIE-6		WLAN
	PCIE-7	SATA-0	SATA HDD
	PCIE-8	SATA-1	SATA ODD
	PCIE-9		NVME SSD
	PCIE-10		NVME SSD
	PCIE-11	SATA-1*	NVME SSD
	PCIE-12	SATA-2	NVME SSD

Voltage Rails


Power Plane	Description	S0	S3	DS3	S4/S5	M3
+SDC_IN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
+17.4V_BATT++	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6V_DDR_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+1.0V_PRIM	System +1.0V power rail	ON	ON	OFF	ON*	ON
+1.0VS_VCCIO	+1.0VS IO power rail	ON	OFF	OFF	OFF	OFF
+1.0V_MPHYPLL	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	OFF	ON/OFF	ON
+0.95VSDGPU	+0.9VS power rail for GPU	ON	OFF	OFF	OFF	ON
+1.35V_MEM_GFX	+1.35VS power rail for GPU	ON	OFF	OFF	OFF	ON
+1.2V_DDR	DDR4/L-RS +1.2V power rail	ON	ON	ON	OFF	ON
+2.5V_MEM	DDR4/L-RS +2.5V power rail	ON	ON	ON	OFF	ON
+1.8V_PRIM	System +1.8V power rail	ON	ON	OFF	ON*	ON
+1.8VS	System +1.8VS power rail	ON	OFF	OFF	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3.3V_ALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VALW_PCH	+3VALW power for PCH suspend rails	ON	ON	OFF	ON*	ON
+3VS	System +3VS power rail	ON	OFF	OFF	OFF	ON
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	ON
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	ON
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	OFF	OFF	OFF	ON
+RTC_CELL	RTC power	ON	ON	ON	ON	ON
+VCC_SA	System Agent power rail	ON	OFF	OFF	OFF	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF


Board ID & Model ID table

Item	Pull-down	Pull-up	Voltage	Board ID/Model ID
1	100	10.0	3.000	EVT
2	100	13.7	2.902	
3	100	17.8	2.801	DVT1
4	100	22.1	2.703	
5	100	27.0	2.598	DVT2
6	100	32.4	2.492	
7	100	37.4	2.402	
8	100	49.9	2.201	Pilot
9	100	57.6	2.094	
10	100	64.9	2.001	
11	100	73.2	1.905	
12	100	82.5	1.808	
13	100	93.1	1.709	
14	100	107.0	1.594	
15	100	120.0	1.500	
16	100	137.0	1.392	
17	100	154.0	1.299	
18	100	200.0	1.100	
19	100	232.0	0.994	

High Speed I/O (HSIO) Lane Multiplexing in KBL U PCH-LP




CPU PWR
GPU PWR
Peripheral Device PWR



Confidential for Pre-Review


Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2016/12/01	Disciplined Date		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE THE PROPERTY OF THE COMPANY OR INDIVIDUAL AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.</small>				
Doc No	Doc Rev	Doc Date	Rev	Rev
LA-F115P		1/2017	4	01

<https://shop62935598.taobao.com>




Confidential for Dell Review

Security Classification	Compal Secret Data		
Issued Date	2016/12/01	Discarded Date	2017/12/01
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE REPRODUCED FROM THE CONFIDENTIAL INFORMATION PROVIDED HEREIN ONLY FOR THE PURPOSES OF THE ORIGINAL DESIGN AND MANUFACTURE OF THE PRODUCT. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET FOR ANY OTHER PURPOSE WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.			Rev
Doc No	LA-F115P	Doc Date	1/26/2017
Rev	01	Page	5 of 85



COMPENSATION PU FOR eDP
 CAD Note:Min trace width=20 mils ,Spacing=25mil, Max length=100 mils.
SKL-U Ballout Rev0.71 & INTEL symbol Rev1.0




Confidential for Dell Review


Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				MCP(1/14)DDI,EDP,CSI2,EMMC
				LA-F115P
Date:	Friday, July 28, 2017	Sheet	6	of 65

Main Func = CPU


DDR4 Interleaved Memory



Buffer with Open Drain Output For VTT power control










DDR4 COMPENSATION SIGNALS



Main Func = CPU




SPI_MOSI= SPI_I00
SPI_MISO= SPI_I01
PCH EDS R0.7 p.235~236




RC178,RC179,RC180 place close to UC1

128Mb Flash ROM


UC3 place close to UX1



TLS CONFIDENTIALITY	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE




EC interface	
HIGH	ESPI
LOW(DEFAULT)	LPC





EXI BOOT STALL BYPASS	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

Security Classification		Compal Secret Data		Title		
Issued Date	2016/12/01	Deciphered Date	2017/12/01	MCP(3/14)SPI,SMB,LPC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F115P	0.1
				Date:	Friday, July 28, 2017	Sheet 8 of 65

Main Func = CPU



DIMM Detect	
HIGH	1 DIMM
LOW	2 DIMM



NO REBOOT STRAP	
HIGH	No REBOOT
LOW(DEFAULT)	REBOOT ENABLE
Weak IPD	

CPU ID (PCBA VRAM Size Config.)	BOARD ID2 (GPP_C11)	BOARD ID1 (GPP_C12)
KBL-U	1	1
KBL-R	1	0
Reserved	0	1
SKL-U	0	0

RC55 KBLR@ 10K_0402_5% SD028100280
RC58 KBLR@ 10K_0402_5% SD028100280

VRAM ID (PCBA VRAM Size Config.)	VBIOS ID2 (GPP_D14)	VBIOS ID1 (GPP_B17)
2G GDDR5	0	0
4G GDDR5	0	1
Reserved	1	0
Reserved	1	1

RC62 4G_G5@ 10K_0402_5% SD028100280
RC59 4G_G5@ 10K_0402_5% SD028100280

Confidential for Dell Review

Main Func = CPU

- <44> PEG_HTX_C_GRX_P[0..3] >> PEG_HTX_C_GRX_P[0..3]
- <44> PEG_HTX_C_GRX_N[0..3] >> PEG_HTX_C_GRX_N[0..3]
- <44> PEG_GTX_C_HRX_P[0..3] >> PEG_GTX_C_HRX_P[0..3]
- <44> PEG_GTX_C_HRX_N[0..3] >> PEG_GTX_C_HRX_N[0..3]

Vinafix.com

GPU ---->

LOM ---->


WLAN ---->

SATA HDD ---->

SATA ODD ---->

PCIe SSD ---->

PCIe SSD ---->



Port 1, USB3.0 (MB)

WWAN (IO/B)

Port 2, USB3.0 (MB)

TYPE C

Port 1, USB2.0 (MB)

Port 3, USB2.0 (IO/B)

Port 2, USB2.0 (MB)

TYPE C

CCD

Card Reader (IO/B)


BT

Touch Screen

Finger Printer


WWAN (IO/B)

COMPENSATION PD FOR USBCOMP
CAD Note: Max trace length= 1000 mil



GPIO	Device Control
USB_OC0#	USB Port 1
USB_OC1#	WWAN
USB_OC2#	USB Port 4 (Type-C)
USB_OC3#	NA


Confidential for Review






Confidential for Design Review

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F115P
				Rev 0.1
				Date: Friday, July 28, 2017
				Sheet 11 of 65

Main Func = CPU



Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF H&P DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-F115P	0.1
Date: Friday, July 28, 2017				Sheet	12 of 65








Confidential for Dell Preview

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FABRICATION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-F115P
Date:	Friday, July 28, 2017	Sheet	13 of 65	Rev 0.1

Connector Less Routing Topology

PRIMARY CMC CONN



Confidential for Cell Review


Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-F115P	0.1
Date:	Friday, July 28, 2017	Sheet	14	of	65

Main Func = CPU


PSC(Primary side cap) : Place as close to the package as possible
 BSC(Backside cap) : Place on secondary side, underneath the package

Component placement order:
 Package edge > 0402 caps > 0805 caps > Power source

+VCC_CORE: 0.3~1.35V
+VCC_CORE(U22): 32A(MAX)
+VCC_CORE(U42): 64A(MAX)




VCCOPC,VCCOPC_1P8,VCCEOPIO for SKYLAKE-U 2+3e
 (w/ on package cache)



Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Part Number		MCP(10/14)PWR-VCC CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-F115P	0.1	
Date: Friday, July 28, 2017				Sheet	15	of 65

Main Func = CPU


+VCCGT: 0.3~1.35V
 +VCCGTX : 0.3~1.35V
 +VCC_GT(U22): 31A(MAX)
 +VCC_GT(U42): 28A(MAX)







SOC PIN K52 AND AK52 SHOULD BE LEFT UNCONNECTED FOR 8BL R U42 DESIGNS

Confidential for Dell Review

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-F115P
Date:	Friday, July 28, 2017	Sheet	16	of 65




Annotation:
 1.35V in DDR3L
 1.2V in LPDDR3 and DDR4





Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F115P
				Rev 0.1
				Date: Friday, July 28, 2017
				Sheet 17 of 65

+1.0V_MPHYGT source




PCH PWR



Confidential for Review

Security Classification	Compal Secret Data			
Issued Date	2016/12/01	Deciphered Date	2017/12/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
				Title Compal Electronics, Inc. MCP(13/14)PCH PWR
				Document Number LA-F115P
				Rev 0.1
				Date: Friday, July 28, 2017 Sheet 18 of 65



Confidential for Dell Review

For Pre-ES Parts: Disconnect PCH CORE_VID[1:0] to the VR and fix PCH VCCPRIM_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE_VID[1:0] to the VR.


- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.


Compal Confidential

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-F115P Date: Friday, July 28, 2017
				Rev 0.1 Sheet 19 of 65


Layout Note:
Place near JDIMM1.257,259




Layout Note:
Place near JDIMM1.258





Layout Note:
Place near JDIMM1.255



Layout Note:
Place near JDIMM1




<-7> DDR_A_D0_031
<-7> DDR_A_MA0_13
<-7> DDR_A_DQS0_0_7
<-7> DDR_A_DQS0_0_7




Confidential

All VREF traces should have 10 mil trace width


Layout Note:
Place near JDIMM2.258






Layout Note:
Place near JDIMM2.257,259




Layout Note:
Place near JDIMM2.255



Layout Note:
Place near JDIMM2



- > DDR_B_D0[8:3]
- > DDR_B_MA0[13]
- > DDR_B_DQS#0[7]
- > DDR_B_DQS#0[7]




All VREF traces should have 10 mil trace width


Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	DDR4 DIMM STD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
Date: Friday, July 28, 2017				Sheet	21 of 65

Main Func = TPM


Screw hole/FD




NPCT650:TPM@/650@/650@750@
NPCT750:TPM@/750@/650@750@
ChinaTPM:TPM@/cTPM@
SW TPM:tTPM@



Main Func = RTC




Security Classification	Compal Secret Data		Title
Issued Date	2016/12/01	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Document Number			Rev
LA-F115P			0.1
Date:	Friday, July 28, 2017	Sheet	22 of 65



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-


Main Func = Audio Jack



Layout Note:
Close to UA1

Universal Jack
(Global Headset Jack + mic phone in + line in support)

Main Func = Audio Jack








CLOSE TO JHP1

Universal Jack
(Global Headset Jack + mic phone in + line in support)

Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-F115P	0.1
Date: Friday, July 28, 2017				Sheet	24 of 65

Main Func = EC






EC Chip CPN: SA0000A8L00

Board ID for Loki-L: SD034178280

Model ID	Board ID
MEC1416-NU-DO_VTQFP128_14X14	SA0000A8L00
10K_0402_1%	37.4K_0402_1%
SD034100280	SD034374280

Part	Value	Value			
RE1	MAD@	RE1	LOK@	RE1	LOK@
SD034100280	10K_0402_1%	SD034137280	13.7K_0402_1%	SD034137280	13.7K_0402_1%
SD034137280	17.8K_0402_1%	SD03421280	22.1K_0402_1%	SD03421280	22.1K_0402_1%
SD03421280	32.4K_0402_1%	SD03434280	37.4K_0402_1%	SD03434280	37.4K_0402_1%
SD03434280	49.8K_0402_1%	SD03449280	68.9K_0402_1%	SD03449280	68.9K_0402_1%
SD03449280	82.8K_0402_1%	SD03457280	82.8K_0402_1%	SD03457280	82.8K_0402_1%
SD03457280	82.8K_0402_1%	SD03460780	100K_0402_1%	SD03460780	100K_0402_1%
SD03460780	100K_0402_1%	SD0347280	100K_0402_1%	SD0347280	100K_0402_1%
SD0347280	100K_0402_1%	SD03480280	100K_0402_1%	SD03480280	100K_0402_1%
SD03480280	100K_0402_1%	SD0348380	154K_0402_1%	SD0348380	154K_0402_1%
SD0348380	154K_0402_1%	SD0349380	154K_0402_1%	SD0349380	154K_0402_1%
SD0349380	154K_0402_1%	SD0349380	220K_0402_1%	SD0349380	220K_0402_1%
SD0349380	220K_0402_1%	SD0349380	100K_0402_1%	SD0349380	100K_0402_1%
SD0349380	100K_0402_1%	SD0349380	100K_0402_1%	SD0349380	100K_0402_1%
SD0349380	100K_0402_1%	SD0349380	100K_0402_1%	SD0349380	100K_0402_1%







Security Classification	Issued Date	Deciphered Date	Title
Compal Secret Data	2016/1201	2017/1201	EC MEC1416

This sheet of engineering drawings is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the component division or R&D department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used or disclosed to any third party without prior written consent of Compal Electronics, Inc.


File No: LA-F115P

Date: Feb 28, 2017 Sheet 28 of 68


Main Func = USB3.0 Port1



Main Func = USB3.0 Port2



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2016/12/01	Deciphered Date	2017/12/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title	USB3.0 & I/O		Rev 0.1
Document Number	LA-F115P		Date: Friday, July 28, 2017
Sheet	26		of 65









Compal Confidential for Dell Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-F115P Date: Friday, July 28, 2017
				Rev 0.1
				Sheet 27 of 65

Main Func = LCD

INVERTER POWER


Main Func = CAM



Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	2017/12/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-F115P
Date: Friday, July 28, 2017				Rev 0.1
Sheet 28 of 65				

Main Func = Power BTN | **Main Func = PWR LED**


Low activated from KBC GPIO




Main Func = Battery LED

BJT
R1: 47 K
R2: 10 K

Low activated from KBC GPIO





Main Func = Unobtrusive Mode




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title LED Board/Power Button	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Friday, July 28, 2017				Sheet	29 of 65


Main Func = KB



Main Func = TPAD




Main Func = Thermal




TEMPERATURE (°C)	T_CRIT#				
	2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
2KΩ	77	87	97	107	117
7.5KΩ	79	89	99	109	119
10.5KΩ	81	91	101	111	121
14KΩ	83	93	103	113	123
18.7KΩ	85	95	105	115	125

Main Func = OTP







Security Classification	Compal Secret Data	Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	Compal Electronics, Inc.					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							Size	Document Number	LA-F115P	Rev	0.1	
							Date:	Friday, July 28, 2017	ISheet	30	of	86

Main Func = HDD&FFS





SOC TX <10> SATA3_CTX_C_HDDR_X_P0
 <10> SATA3_CTX_C_HDDR_X_N0
SOC RX <10> SATA3_CRX_C_HDDTX_N0
 <10> SATA3_CRX_C_HDDTX_P0



CONN	FFC
GND	S1 1
A+	S2 2
A-	S3 3
GND	S4 4
B-	S5 5
B+	S6 6
GND	S7 7
DEVSLP	P3
5V	P7 10
5V	P8 11
5V	P9 12
GND	P10
Device Activity	P11

Main Func = ODD







SOC TX
SOC RX

CONN	FFC
GND	S1 1
A+	S2 2
A-	S3 3
GND	S4 4
B-	S5 5
B+	S6 6
GND	S7 7
PRSENT	P1 8
5V	P2 9
5V	P3 10
Attention	P4 12
GND	P5







Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/FFS/ODD Document Number Custom LA-F115P Date: Friday, July 28, 2017
Date: Friday, July 28, 2017				Sheet 31 of 65

Main Func = WLAN A Key CONN






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
				NGFF WLAN CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F115P	
				Date:	Friday, July 28, 2017
				Sheet	32 of 65
				Rev	0.1

Main Func = HDMI



Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	HDMI L_Shifter/Conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F115P	Rev 0.1
Date: Friday, July 28, 2017				Sheet 33	of 65




Vinafix.com




RTL8111G-CG (71.08111.U03/LDO Mode): 10/100/1000M < 252 mW.
 RTL8106E-CG (071.08106-0003): 10/100M < 70mW.

Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					LA-F115P	0.1	
				Date:	Friday, July 28, 2017	Sheet	34 of 65

Main Func = LAN





+LAN_VDD33 Rising time (10%~90%) need >0.5mS and <100mS.




LAN Chip (10/100/1000M & 10/100M co-layout)



RTL8111H-CG	RTL8106E-CG
SA000089P00	SA000065Y00
LDO mode	LDO mode
10/100/1000M	10/100M




LAN TransFormer (10/100/1000M & 10/100M co-layout)



Layout note:
30 mil spacing between MDI differential pairs.


Layout note:
30 mil spacing between MDI differential pairs.

	1.0V Source	RL1	CL15	CL18	CL19	CL20	CL8
RTL8111H-CG RTL8111G-CGT (71.08111.U03)	LDO	O	O	O	O	O	X
RTL8106E-CG (071.08106.0.003)	LDO	X	X	X	X	X	O




Confidential for Deliberate Review

+5VS/+3VS for System



**+3VALW_PCH for System
+1.2V_DDR TO +1.2V_VCCSFR_OC**




Confidential for Design Review

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	DC/DC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F115P
				Date:	Friday, July 28, 2017
				Sheet	36 of 65
				Rev	0.1

Vinafix.com







NGFF Key M



PEDET	Module Type
0	SATA
1	PCIE

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2016/12/01		Deciphered Date		2017/12/01		Title			
								NVME SSD			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		Rev	
								LA-F115P		0.1	
Date:								Friday, July 28, 2017		Sheet 37 of 65	


Main Func = CCG4



Voltages for various platform on "CCG4_ID 1" pin and "CCG4_ID 2" pin

#	Platform	Voltage on CCG4_ID_1	Voltage on CCG4_ID_2
1	Single Port - Intel - DDM support - Armani 13" & 14"	L0	L7
2	Single Port - Intel - DDM support - Kyloren	L0	L6
3	Single Port - Intel - DDM support - Miyake	L0	L5
4	Single Port - Intel - DDM support - Loki 13"	L0	L4
5	Single Port - Intel - DDM support - Loki 15" & 17" (Motherboard is same)	L0	L3
6	Single Port - Intel - DDM support - StarLord KBL - R	L0	L2
7	Single Port - AMD - DDM not supported - Loki 15" & 17" (Motherboard is same)	L4	L0

Voltage level	Voltage value
L0	0V
L1	3.3V
L2	3.3V/2
L3	3.3V/3
L4	3.3V/4
L5	3.3V/5
L6	3.3V/6
L7	3.3V/7



Vinafx.com







Table 8-7 TUSB546 Receiver Equalization GPIO Control

USB3.1 Downstream Facing Ports			USB 3.1 Upstream Facing Port			All DisplayPort Lanes		
EQ1 pin Level	EQ0 pin Level	EQ GAIN @50Hz	SSEQ1 pin Level	SSEQ0 pin Level	EQ GAIN @80Hz	DPEQ1 pin Level	DPEQ0 pin Level	EQ GAIN @150Hz
0	0	0	0	0	0	0	0	0
0	1	0	0	0	1	0	0	1
0	F	2	0	F	2	0	F	2
0	1	3	0	1	3	0	1	3
0	0	4	R	0	4	R	0	4
R	R	5	R	R	5	R	R	5
R	F	6	R	F	6	R	F	6
R	1	7	R	1	7	R	1	7
F	0	8	F	0	8	F	0	8
F	R	9	F	R	9	F	R	9
F	1	10	F	1	10	F	1	10
F	1	11	F	1	11	F	1	11
1	0	12	0	0	12	1	0	12
1	1	13	1	1	13	1	1	13
1	F	14	1	F	14	1	F	14
1	1	15	1	1	15	1	1	15




















IC Programming or Pin Strap Programming Select Internally
 IC Pin Strap and Pin Strap Programming Select Internally
 0: No Pull-up and Pin Strap
 1: The Tr to GND (Pin Strap) Disabled
 2: The Tr to GND (Pin Strap) Enabled
 3: Pin Strap (I/O Mode) Enabled
 4: The Tr to VCC (IC Enable)



For the USB receiver equalizer gain for upstream facing
 SSEQ1 internally 30k pull-up and 50k pull-down
 EQ1 to GND
 F: Tr to GND
 R: Tr to VCC
 1: Tr to VCC

Select the DisplayPort receiver equalizer gain internally
 DPEQ1 and DPEQ0
 EQ1 to GND
 F: Tr to GND
 R: Tr to VCC
 1: Tr to VCC



For the USB receiver equalizer gain for downstream facing
 EQ0 and EQ1 when USB3.1 utilized internally 30k pull-up and 50k pull-down
 EQ1 to GND
 F: Tr to GND
 R: Tr to VCC
 1: Tr to VCC




Confidential for Review

Close to JUSBC1 <500mil



Vinafix.com



MUX_USB2_FILP	MUX_A_EN	MUX_B_EN	A0_OUT	B0_OUT
0	0	1	--	USB2
0	1	1	I2C	USB2
1	1	0	USB2	--
1	1	1	USB2	I2C






5V@3A



Type-C 5V Provide Path Control

Timing Diagram for S5 to S0 mode

Vinafix.com






Confidential for Dell Review



Security Classification	Compal Secret Data	Rev	Compal Electronics, Inc.
Issued Date	2016/12/01	Discarded Date	2017/12/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRETS AND OTHER PROPRIETARY INFORMATION OF DELL INC. (DELL'S) THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE WRITTEN PERMISSION OF DELL, IN ADDITION, WITHOUT THE WRITTEN PERMISSION OF DELL, THIS INFORMATION IS CONFIDENTIAL TO DELL.			Title Platform Power Sequence
Doc No.	LA-F115P	Rev	0.1
Date	1/25/2017	Drawn	41 of 85

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRETS AND OTHER PROPRIETARY INFORMATION OF DELL INC. (DELL'S) THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE WRITTEN PERMISSION OF DELL, IN ADDITION, WITHOUT THE WRITTEN PERMISSION OF DELL, THIS INFORMATION IS CONFIDENTIAL TO DELL.

Vinafix.com



RM1,CM1,CM2: close to UM1.F5
RM2,CM3,CM4: close to UM1.P3




Confidential for Design Review

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Rev	0.1	
Date:	Friday, July 28, 2017	Sheet	42	of	65

+3V/+0.95V/+1.8V for GPU

Maximum Output Current 4A



Maximum Output Current 6A

Compal Confidential for Dell Review

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				GPU Power			
				Size	Document Number	Rev	
				LA-F115P		0.1	
Date:	Friday, July 28, 2017	Sheet	43	of	65		

- <10> PEG_HTX_C_GRX_P[0..3] → PEG_HTX_C_GRX_P[0..3]
- <10> PEG_HTX_C_GRX_N[0..3] → PEG_HTX_C_GRX_N[0..3]
- <10> PEG_GTX_C_HRX_P[0..3] → PEG_GTX_C_HRX_P[0..3]
- <10> PEG_GTX_C_HRX_N[0..3] → PEG_GTX_C_HRX_N[0..3]

Vinafix.com


No Use GPU Display Port output

PEG_HTX_C_GRX_P0	DIS@ 2	1	CV312	0.22U	0402	16V7K	PEG_HTX_GRX_P0	AF30
PEG_HTX_C_GRX_N0	DIS@ 2	1	CV306	0.22U	0402	16V7K	PEG_HTX_GRX_N0	AE31
PEG_HTX_C_GRX_P1	DIS@ 2	1	CV308	0.22U	0402	16V7K	PEG_HTX_GRX_P1	AE29
PEG_HTX_C_GRX_N1	DIS@ 2	1	CV309	0.22U	0402	16V7K	PEG_HTX_GRX_N1	AD28
PEG_HTX_C_GRX_P2	DIS@ 2	1	CV307	0.22U	0402	16V7K	PEG_HTX_GRX_P2	AD30
PEG_HTX_C_GRX_N2	DIS@ 2	1	CV309	0.22U	0402	16V7K	PEG_HTX_GRX_N2	AC31
PEG_HTX_C_GRX_P3	DIS@ 2	1	CV313	0.22U	0402	16V7K	PEG_HTX_GRX_P3	AC29
PEG_HTX_C_GRX_N3	DIS@ 2	1	CV304	0.22U	0402	16V7K	PEG_HTX_GRX_N3	AB28

PEG_GTX_C_HRX_P0	DIS@ 2	1	CV1	0.22U	0402	16V7K	PEG_GTX_C_HRX_P0	AH30
PEG_GTX_C_HRX_N0	DIS@ 2	1	CV2	0.22U	0402	16V7K	PEG_GTX_C_HRX_N0	AG31
PEG_GTX_C_HRX_P1	DIS@ 2	1	CV3	0.22U	0402	16V7K	PEG_GTX_C_HRX_P1	AG29
PEG_GTX_C_HRX_N1	DIS@ 2	1	CV4	0.22U	0402	16V7K	PEG_GTX_C_HRX_N1	AF28
PEG_GTX_C_HRX_P2	DIS@ 2	1	CV5	0.22U	0402	16V7K	PEG_GTX_C_HRX_P2	AF27
PEG_GTX_C_HRX_N2	DIS@ 2	1	CV6	0.22U	0402	16V7K	PEG_GTX_C_HRX_N2	AF26
PEG_GTX_C_HRX_P3	DIS@ 2	1	CV7	0.22U	0402	16V7K	PEG_GTX_C_HRX_P3	AD27
PEG_GTX_C_HRX_N3	DIS@ 2	1	CV8	0.22U	0402	16V7K	PEG_GTX_C_HRX_N3	AD26

PCIE_RX0P	PCIE_RX0N	PCIE_RX1P	PCIE_RX1N	PCIE_RX2P	PCIE_RX2N	PCIE_RX3P	PCIE_RX3N	PCIE_RX4P	PCIE_RX4N	PCIE_RX5P	PCIE_RX5N	PCIE_RX6P	PCIE_RX6N	PCIE_RX7P	PCIE_RX7N
AB30	AA31	AA29	Y26	Y30	W31	W29	V28	V30	U31	U29	T28	T30	R31	R29	P28
NC#V30	NC#U31	NC#U29	NC#T28	NC#T30	NC#R31	NC#R29	NC#P28	NC#P30	NC#N31	NC#N29	NC#M28	NC#M30	NC#L31	NC#L29	NC#K30



PCIE_TX0P	PCIE_TX0N	PCIE_TX1P	PCIE_TX1N	PCIE_TX2P	PCIE_TX2N	PCIE_TX3P	PCIE_TX3N	PCIE_TX4P	PCIE_TX4N	PCIE_TX5P	PCIE_TX5N	PCIE_TX6P	PCIE_TX6N	PCIE_TX7P	PCIE_TX7N
AH30	AG31	AG29	AF28	AF27	AF26	AD27	AD26	AC25	AB25	Y23	Y24	AB27	AB26	Y27	Y26
NC#W24	NC#W23	NC#U24	NC#U23	NC#T26	NC#T27	NC#T24	NC#T23	NC#P27	NC#P26	P24	P23	M27	M26	NC#M24	NC#M23




GPU R1/R3

UV1 SA0000B1W0L M2_50@ S IC 216-0889004 A0 R17M-M2-50 FCBGA 0FD

UV1 SA0000B1W1L M2_50_R3@ S IC 216-0889004 A0 R17M-M2-50 WESTON XT BGA 631P GPU A31 !



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-F115P
				Rev
				0.1
				Date
				Friday, July 28, 2017
				Sheet
				44 of 65




Resistor Divider Lookup Table
0402 1% resistors are required

R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

Capacitor Divider Lookup Table

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11



Strap Name :

PS_0[1]	ROM_CONFIG[0]
PS_0[2]	ROM_CONFIG[1]
PS_0[3]	ROM_CONFIG[2]
PS_0[4]	N/A
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]

Strap Name :

PS_1[1]	STRAP_BIF_GEN3_EN_A
PS_1[2]	STRAP_BIF_CLK_PM_EN
PS_1[3]	N/A
PS_1[4]	STRAP_TX_CFG_DRV_FULL_SWING
PS_1[5]	STRAP_TX_DEEMPH_EN



Strap Name :

PS_2[1]	N/A
PS_2[2]	N/A
PS_2[3]	STRAP_BIOS_ROM_EN
PS_2[4]	STRAP_BIF_VGA_DIS
PS_2[5]	N/A


Strap Name :

PS_3[1]	BOARD_CONFIG[0] (Memory ID)
PS_3[2]	BOARD_CONFIG[1] (Memory ID)
PS_3[3]	BOARD_CONFIG[2] (Memory ID)
PS_3[4]	AUD_PORT_CONN_PINSTRAP[1]
PS_3[5]	AUD_PORT_CONN_PINSTRAP[2]


VRAM Type Need reference X76 Schematic



Change CV17, CV18 for YV1 frequency deviation Eason 2/19




Enable MLPS



Boot-VID Code

SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

Confidential For Dell Review



Confidential For Dell Review

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	MESO_(3/5)_Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
	LA-F115P	Friday, July 28, 2017		46	0.1
				Sheet	of
				46	65


+VGA_CORE	10uF	1uF	0.1uF
VDDC	4	30	0
VDDCI	1	3	3

+0.95VSDGPU	10uF	1uF	0.1uF
PCIE_VDDC	2	7	0
BIF_VDDC	1	2	0
SPLL_VDDC	1	1	1
+DP_VDDC	0	0	0

+1.35V_MEM_GFX	10uF	2.2uF	0.1uF	0.01uF
VDDR1	3	5	5	5

+1.8VGS	10uF	1uF	0.1uF
PCIE_PVDD	1	1	1
MPLL_PVDD	1	1	1
SPLL_PVDD	1	1	1
VDDR4 (NC)	0	0	0
VDD_CT	1	1	1
+TSVDD	1	1	1
+DP_VDDR	0	0	0




+3VGS	10uF	1uF	0.1uF
VDDR3	1	3	0



Confidential for Design Review

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	MESO_(4/5)_Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Sno	Document Number	Date		Rev	0.1
	LA-F115P	Friday, July 28, 2017		Sheet	47 of 65

Vinafix.com




Place close to GPU (within 25mm) and place component close to each other

Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation, if not need, DNI.

Table listing component values and pin connections for memory interface components like M_DA0, M_DA1, M_DA2, etc.

Large diagonal watermark text: 'Dell Review'


Large diagonal watermark text: 'Compart Confidential'



Stitching Caps OPTION for MEM signals that have a change of reference plane voltage
Add stitching caps when required, one cap per three signals

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	MESO GDDR5 A0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date	Friday, July 28, 2017	Sheet	49	of 66

Main Func = GDDR5




Stitching Caps OPTION for MEM signals that have a change of reference plane voltage
Add stitching caps when required, one cap per three signals


Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2016/12/01	Deciphered Date	2017/12/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR DEPARTMENT OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title MESO GDDR5 A1 Size Document Number LA-F115P Date Friday, July 28, 2017 Sheet 50 of 66

Power-Up/Down Sequence


1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/ μ s.
2. It is recommended that the 3.3-V rail ramp up first.
3. It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2 ms from the start of VDDC ramping up.
4. The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress? idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as 7.50 mV/ μ s).
5. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
6. For power down, reversing the ramp-up sequence is recommended.




samsung 4G




samsung 2G




Hynix 4G



Hynix 2G



Micron 4G



Micron 2G







Table 3-21 Resistor Divider Lookup T.

R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.

For AMD R17M-M2-50 VRAM Only

Memory ID	4Gb R3 P/N	Vendor	Configuration	Size
000	SA00009T1L	SAMSUNG	S IC D5 128M32 K4G41325FE-HC28 FBGA A31!	2GB
110	SA00008H01L	Hynix	S IC D5 128M32/3G H5GC4H24AJR-ROC A31!	2GB
111	SA00009E31L	Micron	S IC D5 128M32 EDW4032BAGB-70-F-R A31!	2GB

Memory ID	8Gb R3 P/N	Vendor	Configuration	Size
000	SA000092D1L	SAMSUNG	S IC D5 256M32 K4G80325FB-HC28 FBGA A31!	4GB
110	SA00009U11L	Hynix	S IC D5 256M32 H5GC8H24MJR-ROC BGA A31!	4GB
111	SA00009TV1L	Micron	S IC D5 256M32 MT51J256M32HF-70-A A31!	4GB


Version Change List (P. I. R. List)

Vinafix.com

Compal Confidential for Dell Review

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS. BEFORE THE CUSTODY OF THE COMPETENT DEPARTMENT OF R&D MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#
				Document Number
				LA-F115P
				Rev
				0.1
				Date
				15Sep_28_2017
				Sheet
				02 of 05





Main Func = DCIN/BATT CONN



Battery Bot Side

PIN1 GND
 PIN2 GND
 PIN3 GND
 PIN4 SYS_PRES
 PIN5 BATT_PRS
 PIN6 DAT_SMB
 PIN7 CLK_SMB
 PIN8 Batt+
 PIN9 Batt+
 PIN10 Batt+
 SP021412220

Other component (37.1)




asserts H_PROCHOT# when TypeC is unplugged, keep low for 10ms till SW PROCHOT# is issued by EC

+CCG_VBUS

+3VALW

H_PROCHOT#

Main Func = Type-C PD Selector




Confidential for Design Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	Document Number			700
Date:	Friday, July 28, 2017	Sheet	84	of 85

Main Func = CHARGER

<https://shop62935598.taobao.com>



Compal Confidential for Dell

Proprietary

Dell

W

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


PWR_CHARGER

Security Classification	Compal Secret Data		Title
Issued Date	2016/12/01	Deciphered Date	2017/12/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number Rev X00
Date:	Friday, July 28, 2017	Sheet	55 of 65

Main Func = 3.3VALWP/5VALWP

Vinafix.com

<https://shop62935598.taobao.com>




3VALWP
TDC 5 A
Peak Current 7 A
OCP Current 8.4 A

5VALWP
TDC=7.56 A
Peak Current 10.8 A
OCP current 13 A

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 3.3VALWP/5VALWP
Date: Friday, July 28, 2017			Document Number	Rev 0. (X00)
Sheet 56 of 65				

Main Func = +1.2V_DDR/+0.6V_DDR_VTT



**0.6Volt +/- 5%
TDC 1.2A
Peak Current 1.5A**

**+1.2V_DDR
TDC 6.2 A
Peak Current 8.9 A
OCP Current 10.7 A**


Confidential

Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	PWR +1.2V MEN/+0.6V DDR_VTT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number		Rev	X00
Date:	Friday, July 28, 2017	Sheet	57	of	65

<https://shop62935598.taobao.com>

Vinafix.com


+1.0V_PRIM
 TDC 7.6 A
 Peak Current 10.8 A
 OCP Current 12 A Fix by IC
 TYP MAX
 Choke DCR 11.0mohm , 12.0mohm



Confidential for Design Review


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	PWR +1VALWP
Size	C	Document Number		Rev X00
Date:	Friday, July 28, 2017	Sheet	58	of 65

Main Func = +1.8VALWP / +2.5VP



Confidential for Dell Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.8VALWP / +2.5VP Document Number Rev X00
Date:	Friday, July 28, 2017	Sheet	59	of 65




Compal Confidential

Watermark

Review

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	PWR_CPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	X00	Date:	Friday, July 28, 2017
				Sheet	60 of 65


Main Func = CPUcore IA/GT/SA




Confidential for Design

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Disciphend Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PWR_CPUcore IA/GT/SA
				Rev 000
				Date: Friday, July 28, 2017
				Sheet 61 of 66

Main Func = CPU / VGA / SA MLCC












Total VCORE Output Capacitor:
 3 X 330uF_D2==>U42
 2 X 220uF_D2==>U22
 32 X 22uF_0603==>U22
 30 X 1uF_0201==>U42
 35 X 1uF_0201==>U22



Total VCCGT Output Capacitor:
 1 X 220uF_D2
 35X 22uF_0603_X5R==>U22
 33X 22uF_0603_X5R==>U42
 4X0.47uF_0201
 9X 1uF_0201

Total VCCSA Output Capacitor:
 7 X 22uF_0603
 7 X 1uF_0201




For VGACORE

Confidential for Demo Review

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title PWR CPU / VGA / SA MLCC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev X00
Date:	Friday, July 28, 2017	Sheet	62	of 65	

Vinafix.com

https://shop62935598.taobao.com




VGA_CORE (M2-50)
 TDC 40A
 Peak Current 60A
 OCP current 72A
 FSW=300kHz

Compal

Security Classification	Compal Secret Data			Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	PWR VGA CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	X00	Date	Friday, July 28, 2017
			Sheet	83	of 86

Main Func = +1.35VGPUP

Vinafix.com



+1.35VGPUP
 TDC 4.3 A
 Peak Current 5.3 A
 OCP Current 9 A Fix by IC
 TYP MAX
 Choke DCR 11.0mohm , 12.0mohm

Confidential for Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev X00
Date: Friday, July 28, 2017			Sheet 64 of 65	

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P51	PWR	20160321	COMPAL			0.1 (X00)
2	P56	PWR	20160321	COMPAL			0.1 (X00)
3							
4							
5							
6							
7							
8							

Compal Confidential for Dell Review

Security Classification	Compal Secret Data			Title		
Issued Date	2015/12/22	Deciphered Date	2017/01/31	Compal Electronics, Inc.		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FABRICATION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev	X00
				Date: Friday, July 28, 2017		