# ALL PROGRAMMABLE





Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC


## Topics

- >Hardware advantages of ZYNQ UltraScale+ MPSoC
- Software stacks of MPSoC
- > Target reference design introduction
- > Details about one Design Modules (DM) in ZCU102 TRD



# Hardware Advantages of MPSoC





XILINX > ALL PROGRAMMABLE.




64-bit increases compute capability with 32-bit compatibility

2.7X performance/watt (DMIPS) vs. predecessor

SIMD engine accelerates multimedia, signal & image processing



Deterministic processing for critical real-time operation Split-Mode, and Lock-Step Mode for fault tolerance & detection 256KB TCM for deterministic and low-latency response



Memory Subsystem High Bandwidth Low Latency 32GB of Addressable Memory. 2400Mbps for DDR4 & LPDDR4

6 AXI Ports for high memory bandwidth

256KB low latency OCM w/ECC, no need for external memory





ACE bi-directional port for coherent memory access between a coherent master & A53 (CCI)

HPC ports for coherent memory access between a DMA and A53

Twelve 128-bit AXI ports, 6,000 interconnects between PS & PL




H.264 and H.265 standards

Up to a 4K x 2K@60/8K x 4K@15 Hz rate , 8-bit and 10-bit color

depth, YCbCr 4:2:2 and 4:2:0 video formats

Low-latency mode



Most power-optimized ARM GPU with Full HD support (1080p) Ideal for 2D vector graphics and 3D graphics

Supports open standards, e.g., OpenGL ES 1.1 & 2.0





6G Transceivers supports PCIe, DisplayPort, SGMII, SATA, USB 3.0 DisplayPort up to 4K x 2K @ 30fps, with alpha blending Gigabit Ethernet, SD/SDIO, Quad-SPI, SPI, NAND, CAN, UART, I2C, USB 2.0




Configuration & Security Unit Anti-Tamper & Trust Industry Standards Boot from Quad SPI Flash, NAND Flash, SD 3.0, or eMMC Fault tolerant device boot: secure and non-secure Dedicated decryption (AES-256) & authentication (4096-bit RSA key, SHA3 hash functions) engines



Platform & Power Management Granular Power Control Functional Safety Granular architecture enabling block-level power management Eliminate static power of unused blocks Enables extensible runtime power management (RAM)




## More than Just Silicon





# Zynq MPSoC Toolflow



# **Embedded Software Development Tools**

Feature	Benefit	
Eclipse-Based IDE	IDE Familiar SW development environment – Xilinx Software Design Kit (SDK)	
Linaro GCC Tool Chain	Industry standard compiler tool chain for Embedded Linux & Bare Metal	
Multi-Core Debug	Debug & cross triggering for Cortex-A53s, Cortex-R5s, and MicroBlaze™ Processor	
Performance Profiling & Analysis	Analyze interfaces across processing and programmable logic domains	
Ecosystem Development Tools	<ul> <li>Broad support for 3<sup>rd</sup> party dev tools &amp; debug, e.g., ARM DS-5, Lauterbach Trace-32</li> <li>Designers use their preferred development &amp; debug environment</li> </ul>	



## PetaLinux

PetaLinux is a build tool that allows end users to quickly bring up embedded Linux systems


## > Why PetaLinux?


- Simplifies the Linux configuration and build system for Xilinx SoC FPGA
- Automatically configure Linux kernel, U-Boot, root file system, and application(s) to target a particular Vivado project
- Four commands to boot up embedded Linux for Xilinx SoC FPGA

	-		
Linux OS configuration	Command	Line Tools	5
Command- line interfaces	Compile & Build	Source Code	
GCC Tools	Custom libs, apps	rootfs	Libraries & Applications
	Custom Modules		
Debug Agent	QEMU Launcher	Device Trees	U-Boot
	Boot Image Creator	Linux Kernel	Xilinx BSP



# Typical use case: APU SMP & AMP





#### **SMP Linux on Cortex-A53**


- No Hypervisor needed
- Linux Application and interrupt handler can be bound to a specific core


#### AMP on Cortex-A53

- Hypervisor is needed
- Easy legacy system migration

### XILINX > ALL PROGRAMMABLE.

# Typical use case: RPU





### Split mode (default)

- R5-0: FreeRTOS
- R5-1: BareMetal or other RTOS


### Lockstep mode

- R5-0/R5-1: FreeRTOS
- Continually comparing outputs running the same software

#### XILINX > ALL PROGRAMMABLE.


## **OpenAMP** Framework

- OpenAMP provides software components to enable development of software applications for APU + RPU systems.
  - Remoteproc : controls the Life Cycle Management (LCM) of the remote processors from the master processor.
  - RPMsg API : allows Inter Process Communications (IPC) between software running on independent cores in an AMP system.




# System Software Out-of-the-Box Firmware, Drivers, Frameworks

Feature	Details	
First Stage Boot Loader (FSBL)	Generated from the Hardware Handoff(HDF) file	
Power Management Framework	Standard APIs for power management	
ARM® Trusted Firmware	OpenSource firmware to boot secure OS, leverage ARMv8-A virtualization features	
U-Boot	Out-of-the-box boot loaders	
Linux Kernel	Standard Linux Kernel from mainline	
Inter-Processor Framework (OpenAMP)	Framework for inter-OS & inter-processor management & communication (APU & RPU)	



## SDSoC accelerate SW to HW



- > Convert software algorithm to hardware design
- > Automatically generate data mover network
- > Explore different architecture to find the optimal

# Targeted Reference Design



# ZCU102 Targeted Reference Design

### > What is TRD

- Design enables customers to evaluate the Zynq UltraScale+ MPSoC
- Provides demonstration of Zynq UltraScale+ MPSoC features
- Provides a starting platform upon which users may implement their own designs
- Design provides a ready to run demonstration enabling a positive out-of-box experience
- > Design is delivered as a standard TRD with associated documentation
  - Design Details: UG1221: Zynq UltraScale+ MPSoC Base Targeted Reference Design
  - Steps in Wiki <a href="http://www.wiki.xilinx.com/Zynq+UltraScale+MPSoC+Base+TRD+2017.2">http://www.wiki.xilinx.com/Zynq+UltraScale+MPSoC+Base+TRD+2017.2</a>

### Design Demonstrates

- APU Running SMP Linux
- RPU-1 Running Bare Metal
- RPU-0 Running FreeRTOS
- Basic 4K video pipe controlled by the Processing System
- Multiple choices of video source and sink

### > Reference Design Conception

- Divide a complex design into multiple design modules (DM) to help to understand each part
- Each DM can be verified separately

## Hardware Interfaces & IP

### > GPU

### > Video Inputs

- TPG
- USB Webcam (optional)
- Vivid (Virtual video device)
- -HDMI (2017.1)
- > Video Outputs
  - DisplayPort Tx
  - -HDMI (2017.1)
- > Video Processing
  - -2D Convolution Filter
  - Optical Flow (2017.1)

#### > Auxiliary Peripherals

- SD
- I2C
- GPIO
- Ethernet
- UART
- USB 2.0 / 3.0
- APM
- SATA (2017.1)


# Software Components

- Operating systems
  - APU: SMP Linux
  - RPU-0: FreeRTOS
  - RPU-1: Bare-metal
- Linux frameworks/libraries
  - Video: Video4Linux (V4L2), Media Controller
  - Display: DRM/KMS, X-Server (X.Org)
  - Graphics: Qt5, OpenGL ES2
  - Vision: OpenCV
  - Inter-process communication: OpenAMP


### > User applications

- APU: Video control application with GUI
- RPU-0: Multi-threaded heartbeat application
  - FreeRTOS
- RPU-1: Performance monitoring application
  - Bare-metal

# **Block Diagram**




# Video Pipeline Block Diagram




XILINX > ALL PROGRAMMABLE.

# Block Diagram and DM(1)




DM1: APU SMP Linux

# Block Diagram and DM(2)




### DM1: APU SMP Linux DM2: RPU0 FreeRTOS Application

# Block Diagram and DM(3)




DM1: APU SMP Linux DM2: RPU0 FreeRTOS Application DM3: RPU1 Bare-metal Application

# Block Diagram and DM(4)



DM1: APU SMP Linux DM2: RPU0 FreeRTOS Application DM3: RPU1 Bare-metal Application DM4: APU/RPU1 Inter Process Communication

# Block Diagram and DM(5)



DM1: APU SMP Linux DM2: RPU0 FreeRTOS Application DM3: RPU1 Bare-metal Application DM4: APU/RPU1 Inter Process Communication DM5: APU Qt Application


XILINX > ALL PROGRAMMABLE.

## Demo GUI



### 


# Block Diagram and DM(6)



DM6: PL Video Capture




# Block Diagram and DM(7)



DM6: PL Video Capture DM7: OpenCV-based Image Processing




# Block Diagram and DM(8)




DM6: PL Video Capture DM7: OpenCV-based Image Processing DM8: PL-accelerated Image Processing

# Block Diagram and DM(9)




DM6: PL Video Capture DM7: OpenCV-based Image Processing DM8: PL-accelerated Image Processing DM9: Two Image Processing Functions

# Hardware Platform and Connectivity Overview



## **Boot Flow**



### 

# DM Highlights


- DM1 APU SMP Linux
- DM2 RPU0 FreeRTOS Application
- DM3 RPU1 Bare-metal Application
- DM4 APU/RPU1 Inter Process Communication
- DM5 APU Qt Application
- DM6 PL Video Capture
- DM7 OpenCV-based Image Processing
- DM8 PL-accelerated Image Processing
- DM9 Two Image Processing Functions
- DM10 Full-fledged Base TRD

## DM4: APU/RPU Inter-processor Communication




### **OpenAMP** Framework

- OpenAMP provides software components to enable development of software applications for APU + RPU systems.
  - Remoteproc : controls the Life Cycle Management (LCM) of the remote processors from the master processor.
  - RPMsg API : allows Inter Process Communications (IPC) between software running on independent cores in an AMP system.



## AMP System Terminology

- > A *master* is defined as the CPU that is booted first
- > A *remote* is defined as a CPU managed by a master CPU
- > The *master* CPU brings up and takes down the remote CPU
- > The *master* communicates with the remote to offload work
- The master and remote CPUs may be homogeneous or heterogeneous
- > The *master/remote* roles are typically static at build time



The *remoteproc* APIs provides four functions for the master CPU

- 1. Load the code and data of the remote CPU into memory
- 2. Start the remote CPU with reset and clock control
- 3. Manage a communication channel with the remote CPU
- 4. Shut down the remote CPU with reset and clock control


- The *remoteproc* APIs also support the remote CPU
  It provides three functions for the remote CPU
- **1.** Initialization of the remoteproc system on the remote CPU
- 2. Manage a communication channel with the master CPU
- 3. Shutdown of the remoteproc system on the remote CPU

# Remote Processor (remoteproc) Component

- > The remote firmware includes a statically linked resource table
- > The resource table describes the required system resources
- > The firmware is parsed by the master to get the resource table
- > Examples of resources in the resource table include:
  - memory regions (carve-outs) for code and data sections
  - memory regions to describe interprocessor communication

# Remote Processor Message (rpmsg) Component


- **>** rpmsg is a messaging bus to allow communication between CPUs
- > Each CPU is device on the messaging bus
- > A channel is a communication link between CPUs on the bus
- > A channel is created when the remote CPU is started
- A channel is identified by a name together with source and destination addresses



S XILINX > ALL PROGRAMMABLE.


# Virtio (virtual I/O) Component

- The virtio component is used to implement rpmsg
- It provides virtual I/O services to support communication between the master and remote
- A vring is a transport abstraction for I/O operations used by virtio
- > A vring implements a ring buffer



## Bare Metal Remote Firmware Build Process

- The firmware build consists of multiple libraries which are combined with the application
- The resource table is built into the application
- The resource table is linked into a section the master knows how to find it in the application
- Each library is built based on the role (master or remote)



XILINX > ALL PROGRAMMABLE.

## **OpenAMP** Documents

#### > OpenAMP Wiki

- http://www.wiki.xilinx.com/OpenAMP

### Github Repository

- https://github.com/OpenAMP/open-amp

### > OpenAMP Get Start Guide

UG1186: <u>http://www.xilinx.com/support/documentation/sw\_manuals/xilinx2017\_2/ug1186-zynq-openamp-gsg.pdf</u>

### > ZCU102 TRD Document

– UG1221





© Copyright 2017 Xilinx



### Summary

#### Heterogeneous Multi-Processing SoC Hardware

- Quad core ARM Cortex-A53
- Dual core ARM Cortex-R5
- Multiple acceleration engines and high speed peripherals
- Programmable Logic
- > Complete Software Stacks
  - SMP Linux
  - AMP and Inter-Processor Communication
  - SDSoC for accelerator design with C
- > Targeted Reference Design
  - Make good use of MPSoC architecture
  - Good reference for start



### Support

#### > Known issues and limitations

- -<u>http://www.wiki.xilinx.com/Zynq+UltraScale+MPSoC+Base+TRD+2017.2</u>
- > Discussion
  - Xilinx Community Forums
  - Please include "ZCU102 Base TRD" and the release version in the topic



## Explore More in xilinx.com

#### > ZCU102 TRD, example designs, documents and board files

- -<u>https://www.xilinx.com/zcu102</u>
- > reVision
  - https://www.xilinx.com/revision
  - -<u>http://www.wiki.xilinx.com/reVISION+Getting+Started+Guide+2017.2</u>
- > Open source Linux documents and tips at <u>http://wiki.xilinx.com</u>
  - MPSoC Ubuntu Desktop: <u>http://www.wiki.xilinx.com/+Zynq+UltraScale%EF%BC%8B+MPSoC+Ubuntu+Desktop</u>
  - PetaLinux Yocto Tips: http://www.wiki.xilinx.com/PetaLinux+Yocto+Tips
  - Device Tree Tips: <u>http://www.wiki.xilinx.com/Device+Tree+Tips</u>
- > Known Issue Answer Records
  - -<u>https://www.xilinx.com/support.html#knowledgebase</u>
  - PetaLinux 2017.2 Product Update Release Notes and Known Issues <u>https://www.xilinx.com/support/answers/69372.html</u>

# Follow Us on Social Media



XILINX > ALL PROGRAMMABLE.