


REV	ECO #	DESCRIPTION OF CHANGE	LIST PAGES MODIFIED	OWNER
				DATE
REVISION	ECO NUMBER	DESCRIPTION OF CHANGE		Howard Ho
01.00	ECO-112	INITIAL ENGINEERING RELEASE		03.31.2017
01.01	ENG RELEASE	Rpelacing R166 due to long-lead time ERJ-PB3B6982V ==> 7-2176089-5	13	04.19.2017
02.00	ECO-228	Fix U50, U58 footprint; Add voltage test points; Add source terminations on clock lines; Corrected I2C nets; Updated reset lines; Added schmitt trigger to POR reset; Changed PHY addresses	9, 10, 13, 17, 18, 20, 27, 34, 35, 47-51, 53	07.28.2017
02.01	ENG RELEASE	Corrected J19 note on PG 55, Added note on 11.3G diff pairs to state that ordering is intentional on PG 35	35, 55	08.01.2017
02.02	ECO-241	Updated parts due to insufficient operating range and obsolescence (DDR3, DDR4, QSPI Flash, Kintex FPGA, Crystal)	24-49	08.10.2017
03.00	ENG RELEASE	<ul style="list-style-type: none"> o JTAG Daisy-chain o Replaced U64,U63 ==> U89, U90 (uni-directional) (TXB0108RGY ==> SN74AVC8T245RHLR) o Cleaned up LS1021A's POR circuit o Rearranged I2C Slave devices o Removed FPGA's controls to VTT regulator. o DNI all components that are not used. o U18 and U22: New Part IS43TR16256AL-125KBLI o U43: New Part S25FL256SAGNFI010 o Removed C1 o Changed all 11 chassis MTH to NPTH_1457H_3013P 	55	11.19.2017
04.00	ECO-000358	U43: Replaced S25FL256SAGNFI011 with MX66U51235FZ4I-10G	25	12.06.2017
04.01	ECO#: E00718	<ul style="list-style-type: none"> o DNI R787, R851 o Changed R872 from DNI to 51.1k 	18, 20, 50	06.19.2018




PG#	TITLE	PG#	TITLE
01	INFO/INDEX	43	SDRAM DDR4 #2
02	BLOCK MODEM	44	SDRAM DDR4 #2
03	BLOCK POWER	45	SDRAM DDR4 #2
04	P3V3_SYS	46	SDRAM DDR4 #2
05	P0V95_FPGA	47	MAC PHY #1 KSZ9031RNXIA
06	P1V8_AUX	48	MAC PHY #2 KSZ9031RNXIA
07	P1V8_FPGA	49	MAC PHY #3 KSZ9031RNXIA
08	P1V2_FPGA	50	DUAL SFP+ 10G DATA
09	P1V0_MGTAVCC	51	CLOCKS
10	P1V2_MGTAVTT	52	USB/UART
11	P1V8_ARM	53	I2C - VOLTAGE TRANSLATORS
12	P1V0_ARM	54	TEMPERATURE SENSORS
13	P1V8_MGT & P1V35_ARM	55	OPAT/POE/DISPLAY INTF CONN
14	TPS512000 DDR3/DDR4 VTT		
15	SYSMON - POWER MONITOR		
16	ARM DDR3 INTERFACE		
17	ARM SERDES/USB/eMMC		
18	ARM FLASH/SPI		
19	ARM ETHERNET CONTROLLERS		
20	ARM SYSTEM/JTAG/UART		
21	ARM POWERS		
22	ARM POWERS		
23	ARM GPIO 1.8V		
24	DDR3 DEVICE: MT41K256M16TW-107:P		
25	FPGA BANK0 CONFIGURATION		
26	FPGA BANK64 SYSTEM MONITOR		
27	FPGA BANK65 GPIO 3.3V LEDS/SWITCHES/HDR		
28	FPGA BANK45 DDR4 #1 ADDRESS		
29	FPGA BANK44 DDR4 #1 DATA DQ[31:0]		
30	FPGA BANK46 DDR4 #1 DATA DQ[63:32]		
31	FPGA BANK68 DDR4 #2 ADDRESS		
32	FPGA BANK66 DDR4 #2 DATA DQ[31:0]		
33	FPGA BANK67 DDR4 #2 DATA DQ[63:32]		
34	FPGA BANKS 47/48 - NOT USED		
35	FPGA GTHs		
36	FPGA POWERS		
37	FPGA POWERS		
38	FPGA GROUNDS		
39	SDRAM DDR4 #1		
40	SDRAM DDR4 #1		
41	SDRAM DDR4 #1		
42	SDRAM DDR4 #1		

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

	NAME	DATE	SA Photonics 120 Knowles Dr Los Gatos, CA 95032		
DRAWN			MODEM BOARD		
CHECKED					
M. ENGR					
E. ENGR					
QA					
PROD			Size B	Document Number SCH-000012-00	Rev 04.01
Date Last Modified Tuesday, June 19, 2018			Sheet 1	of 55	




All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



Title		
PG03: POWER SEQUENCING		
Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 3 of 55


All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

I2C ADDRESS



Title PG04: I2C ADDR		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date: Tuesday, June 19, 2018	Sheet 4	of 55

All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



P3V3_SYS @10A

Power GND. Connect SGND and DGND using short wide PCB traces"

Must place on the bottom side *****

LAYOUT NOTE:
Differential Pair

LAYOUT NOTE:
Remote Sense Connections:
At DUT Pads.

LAYOUT NOTE:
Differential Pair

LAYOUT NOTES:
Min Load requirement: 1K Ohm.
Must place before Sense Resistor.

LAYOUT NOTES:
Connect AGND1 TO GND
at the output capacitors
Replace the 0 Ohm resistor.
Connect AGNDX TO GND
via a short wide pcb trace.

LAYOUT NOTES:
Place MMBT3904 on the backside of the board
directly under output inductor 744311100


DESIGN NOTES (MAX16052)
Vol = 0.4V (max) Isink = 1mA
Voh = Open Drain

DESIGN NOTES (SN74LVC1G126)
Vol: 3V
Iol = 16mA ==> 0.40V (max)
Iol = 24mA ==> 0.55V (max)

DESIGN NOTES (NC7SZ125L6X)
Voh = 1.70V (min)
Vol = 0.10V (max)
for Vin = Vil, Iol = 100uA.

Title		
PG05: P3V3_SYS@10A		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 5 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



**0.95V
P1V0_FPGA @40A**

DESIGN NOTE (PGOOD)
 PG: Open-Drain Power-Good Indicator. During startup and during a fault condition, PG is held low. PG is asserted high after the output has ramped to a voltage above the POWER_GOOD_ON (5Eh) threshold and a successful InTune calibration has completed.

DESIGN NOTES: BABY BUCK REGULATOR:
 1. BUCK: Connector 10uH between LBO and LBI
 2. LDO: 100k pull-up between LBI and VIN
 3. If Gate Drive available: 2k pull-up between LBI and VIN and GDRV connect to external source.

LAYOUT NOTE:
 Remote Sense Connections: At DUT Pads.

LAYOUT NOTE:
 Differential Pair

LAYOUT NOTE:
 Differential Pair

LAYOUT NOTES:
 Min Load requirement: 1K Ohm. Must place before Sense Resistor.


LAYOUT NOTES:
 Connect AGNDx TO GND at the output capacitors

DESIGN NOTE (ALERT)
 SALRT: Interrupt to the SMBus master. Active low, Open-drain

P23 P1V0_FPGA_ALERT_OD <<< R185 0 P1V0_FPGA_SALRT 9
 P5,7,8,9,10,11,12,53 LS1021A_I2C1_SCL_3V3 <<< R184 0 U35_SCL 10
 P5,7,8,9,10,11,12,53 LS1021A_I2C1_SDA_3V3 <<< R183 0 U35_SDA 11

P7,54 P1V0_FPGA_PGOOD_OD <<< R182 0 PG 32
 P5,11,13 PWREN_3V3 <<< EN 12

I2CADDR = 0x0A
 P1V0_FPGA_ADDR0 2 ADDR0 2
 P1V0_FPGA_ADDR1 4 ADDR1 4
 P1V0_FPGA_RSET 3 SET 3



LAYOUT NOTES:
 Place MMBT3904 on the backside of the board directly under output inductor 744309025

DESIGN NOTES (External Temp Sensor)
 Any PN junction can be used as a temperature sensor. The 2N3904, 2N2222 transistors and integrated thermal diodes found in microprocessors, FPGAs, and ASICs are commonly used temperature sensors. Connect a 100pF filter capacitor as shown in Figure 7 to ensure accurate temperature measurements.

DESIGN NOTES (MAX15301):
 Power Sequence:
 TON_DELAY defaults to 1ms.
 TON_RISE defaults to 5ms.

Start with PreBias
 A prebias condition occurs when there is already a voltage at the output of the power supply before it has been enabled. This can be caused by precharged output capacitors, or a parasitic ESD diode in the load IC that pulls the output up to another system supply rail.

DESIGN NOTES (MAX15301):
 Inductor Selection:
 1. Value:
 o Higher ==> better efficiency by reducing RMS current.
 o Lower ==> lower size/cost, might also improve transient response.
 2. Isat: Must exceed Ilim (current limit).
 3. Rdc: small ==> minimize losses in efficiency.
 4. For the design of the power distribution system consult UG583.


DESIGN NOTES (FDMS8018):
 Vdss (drain-source) = 30V
 1.8 mOhm@30A,10V
 Ciss (input capacitance) = 5235pF@15V
 Power (max) = 2.5W

DESIGN NOTES (744309025):
 L = 250nH (Shielded Wirewound)
 Isat = 47.5A
 DCR = 0.165mOhm
 Freq(self resonant) = 300MHz
 Material: Manganese Zinc Ferrite




DESIGN NOTES (FDMS8558S):
 Vdss (drain-source) = 25V
 1.5 mOhm@33A,10V
 Ciss (input capacitance) = 5118pF@13V
 Power (max) = 2.5W

Title PG06: P0V95_FPGA@40A		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date: Tuesday, June 19, 2018	Sheet 6	of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



P1V8_FPGA @10A



LAYOUT NOTES:
Place MMBT3904 on the backside of the board directly under output inductor 744311100


BRING-UP NOTES:
The value of IOUT_CAL_GAIN is initially set by the ADDR1 resistance according to Table 4b and should be set as close as possible to the inductor DCR.

The C141 *R256 must equal L12/DCR for correct current sense which is:
 $0.15\mu F * R256 = 1\mu H / 4.6m\Omega$ (refer to page 25 of IC data sheet)
 $R256=1.45k\ 1\%$
 $V[DCRP] - V[DCRN] = DCR * I_{out_max}$
 $R[L] * C[L] = L / DCR$
 $C141 * R256 = L12/DCR$
 $0.15\mu F * R256 = 1\mu H / 4.6m\Omega$
 $\Rightarrow R256=1.45k\ 1\%$

DESIGN NOTES:
 $IOUT_CAL_GAIN = DCR * I_{out_max} / 25A$
 Optionally, for best precision, set IOUT_CAL_GAIN to match the actual inductor DCR and adjust the overcurrent fault threshold IOUT_OC_FAULT_LIMIT directly using PMBus commands.

LAYOUT NOTE:
Differential Pair

LAYOUT NOTE:
Remote Sense Connections:
At DUT Pads.



DESIGN NOTES (FDPC8011S):
 V_{dss} (drain-source) = 25V
 $I_d = 13A, 27A$
 $R_{ds\ On}$ (max) = 6 mOhm@13A,10V
 C_{iss} (input capacitance) = 1240pF@13V
 Power: 800mW,900mW

DESIGN NOTES (744311100):
 $L = 1\mu H$ (Shielded Wirewound)
 $I_{sat} = 15A$
 $DCR = 4.6\ m\Omega$
 $Freq$ (self resonant) = 85MHz
 Wirewound


DESIGN NOTES (C3225X6S0J107M250AC):
 $C = 100\mu F$
 $V = 6.3V$

LAYOUT NOTES:
Min Load requirement: 1K Ohm.
Must place before Sense Resistor.

LAYOUT NOTES:
Connect AGNDx TO GND at the output capacitors

Title PG07: P1V8_FPGA@10A		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date Tuesday, June 19, 2018	Sheet 7	of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



P1V2_DDR @3A

LAYOUT NOTE:
Remote Sense Connections:
At DUT Pads.


LAYOUT NOTE:
Differential Pair

LAYOUT NOTE:
Differential Pair

LAYOUT NOTES:
Min Load requirement: 1K Ohm.
Must place before Sense Resistor.


LAYOUT NOTES:
Connect AGNDx TO GND at the output capacitors

LAYOUT NOTES:
Place MMBT3904 on the backside of the board
directly under output inductor 74408943022.



All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

Title PG08: M15303 P1V2_DDR@2A		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date: Tuesday, June 19, 2018	Sheet 8	of 55



LAYOUT NOTE:
Provide AGND shielded to these noise sensitive signals.

P1V0_MGTAVCC @5A


This pin goes 400mV and stays at that level when power applied

VR_ON: Vih = 0.9V(min)
VR_ON: Vil = 0.2V(max)

Vout = 1.0V
R_SEL2 = R273 = 402 ==> 0.970V
R_SEL1 = R274 = 576 ==> 0.030V

Title PG09: P1V0_MGTAVCC		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date: Tuesday, June 19, 2018	Sheet 9	of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.





P1V2_MGTAVTT @5A

VR_ON: Vih = 0.9V(min)
VR_ON: Vil = 0.2V(max)

Vin: 1.71V ~ 3.63V
55A (VT1697)


Title		
PG10: P1V2_MGTAVTT		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 10 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



Title		
PG11: P1V8_ARM@5A		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 11 of 55


All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



P23 P1V0_ARM_ALERT_OD
P5,6,7,8,9,10,11,53 LS1021A_I2C1_SCL_3V3
P5,6,7,8,9,10,11,53 LS1021A_I2C1_SDA_3V3

P54 P1V0_ARM_PGOOD_OD
P11,54 P1V8_ARM_PGOOD_OD

$R_{set} = 14.5k - 14.9k \Rightarrow 1.0V$



LAYOUT NOTES:
Place MMBT3904 on the backside of the board directly under output inductor 744310115.

LAYOUT NOTE:
Remote Sense Connections:
At DUT Pads.

LAYOUT NOTES:
Min Load requirement: 1K Ohm.
Must place before Sense Resistor.

LAYOUT NOTES:
Connect AGNDx TO GND at the output capacitors


Title PG12: P1V0_ARM@5A		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date: Tuesday, June 19, 2018	Sheet 12	of 55

All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

DESIGN NOTES: (Reset Output)

Open-drain output is low when VOUT is 8% below its nominal value. RST remains low while the output voltage (VOUT) is below the reset threshold and for at least 3ms after VOUT rises to within regulation. Connect a 100k pull-up resistor to OUT to obtain an output voltage.

$$VOUT = VSET * (1 + R1/R2)$$



DESIGN NOTES: (LMZ20502 VOUT)

$$VOUT = 0.6 * Rf_{bt} / Rf_{bb} + 0.6$$

$$VOUT = 1.3478V \text{ for } Rf_{bt} = 69.8K \text{ and } Rf_{bb} = 56K$$

DESIGN NOTES: (LMZ20502 PGOOD)

PGOOD
Open drain.
High = power good;
Low = power bad.
If not used, leave unconnected.

DESIGN NOTES: (LMZ20502 EN)

Vih(min) = 1.4V (max = Vin+0.2)
Vil(max) = 0.4V
Active High
A valid input voltage, on pin 8, must be present before EN is asserted. Do not float.


The maximum value of total output capacitance should be limited to between 100 μF and 200 μF. Large values of output capacitance can prevent the regulator from starting-up correctly and adversely affect the loop stability. If values in the range given above, or larger, are to be used, then a careful study of start-up at full load and loop stability must be performed.

DESIGN NOTES (MAX15027ATB+T)

$$Vout = Vfb * (1+R1/R2)$$

Iout = 1A
Cin = 1.0μF ceramic (lower the source impedance)
Cout = 4.7μF ceramic (low ESR)

Cin lowers the source impedance of the input supply. If input supply source impedance is high, place a larger input capacitor close to IN to prevent VIN sagging due to load transients. Smaller Cout can be used for output currents less than 1A.
Cout = Iout(max) * (1uF/0.25A)




DESIGN NOTES (SCALE DOWN)

$$\text{Scale } 3.3V \text{ to } 3.3V / 4 = 0.825V$$

$$\implies 3R2 = R1$$

LAYOUT NOTES:

- Pin 1 of 10.2K resistor must be routed as a sense line directly to a MAX8869's power pin.
- Place MAX8869 near FPGA.




Title		
PG14: VTT		
Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 14 of 55

All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.


P1V0_FPGA @40A

$R = 0.003 \text{ Ohm @ } 0 - 40\text{A}$
 $V_{max} = 0.003 \times 40 = 0.12\text{V}$
 $\Rightarrow \text{Gain} = 1 / 0.12 = 8.33$
 $\Rightarrow R = 100\text{K} / (\text{Gain} - 1) = 13.64\text{K}$




P1V2_FPGA @5A

For $V_{out} = 0 - 0.90\text{V}$,
 $R = 0.005 \text{ Ohm @ } 0 - 3\text{A}$
 $\text{Gain} = 60$ or $R_g = 1.69\text{K}$




P1V8_FPGA @10A

$R = 0.005 \text{ Ohm @ } 0 - 10\text{A} \Rightarrow 0.05\text{V}$
 For $V_{out} = 0 - 1.0\text{V}$,
 $\text{Gain} = 20$ or $R_g = 5.23\text{K}$




P1V0_ARM @5A

$R = 0.005 \text{ Ohm @ } 0 - 5\text{A} \Rightarrow 0.025\text{V}$
 For $V_{out} = 0 - 1.0\text{V}$,
 $\text{Gain} = 40$ or $R_g = 2.56\text{K}$
 $\Rightarrow R = 100\text{K} / (40 - 1) = 2.56\text{K}$




P1V8_ARM @5A

$R = 0.001 \text{ Ohm @ } 0 - 5\text{A}$
 For $V_{out} = 0 - 0.90\text{V}$,
 $\text{Gain} = 60$ or $R_g = 1.69\text{K}$



P3V3_SYS @10A


$R = 0.005 \text{ Ohm @ } 0 - 10\text{A}$
 $V_{max} = IR = 0.05\text{V}$
 For $V_{out} = 0 - 1.0\text{V}$,
 $\text{Gain} = 20$ or $R_g = 100\text{K}$



Power used to monitor U22 (V+) is P3V3_SYS. However, the IC is monitoring "P3V3_SYS" power rail. Use different power signal to power U22.


P1V2_MGT @5A

$R = 0.001 \text{ Ohm @ } 0 - 5\text{A}$
 For $V_{out} = 0 - 0.90\text{V}$,
 $\text{Gain} = 60$ or $R_g = 1.69\text{K}$




P1V0_MGT @5A

$R = 0.001 \text{ Ohm @ } 0 - 5\text{A}$
 For $V_{out} = 0 - 0.90\text{V}$,
 $\text{Gain} = 30$ or $R_g = 3.40\text{K}$



Title PG15: SYSMON OPAMPS		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date: Tuesday, June 19, 2018	Sheet 15	of 55


All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



Title		
PG16: LS1021A DDR3 INTERFACE		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 16 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.


LS1021A - eMMC NAND FLASH



eMMC 4.51-compliant
4GBytes
100-ball TBGA
14x18x1.2mm

NEW - 07.11.2017
ADD R835

LS1021A - PCIE



DESIGN NOTES (CLK1R_100M_P)
Driven by (8P34S1106) LVDS Buffer

FPGA's GTH_TX (AC coupled)
BANK 225 GTH

MMC_CMD:

Command: This signal is a bidirectional command channel used for command and response transfers. The CMD signal has two bus modes: open-drain mode and push-pull mode (see Operating Modes). Commands are sent from the MMC host to the device, and responses are sent from the device to the host.

LS1021A SD_REF_CLK TERMINATION





Figure 44. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)

LS1021A - USB3



Title **PG17: USB3 AND eMMC NAND**

Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 17 of 55

All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.


LS1021A - NOR FLASH 1Gbits

LS1021A-QSPI to program the FPGA's configuration Flash.



FPGA QSPI PINOUTS

QSPI_CLK	W23
QSPI_CS0	W25
QSPI_Q0	W24
QSPI_Q1	AA24
QSPI_Q2	AA25
QSPI_Q3	Y22

LS1021A IFC AD00	cfg_gpinout0	A7
LS1021A IFC AD01	cfg_gpinout1	B8
LS1021A IFC AD02	cfg_gpinout2	A8
LS1021A IFC AD03	cfg_gpinout3	B9
LS1021A IFC AD04	cfg_gpinout4	A9
LS1021A IFC AD05	cfg_gpinout5	A10
LS1021A IFC AD06	cfg_gpinout6	B11
LS1021A IFC AD07	cfg_gpinout7	A11
LS1021A IFC AD08	cfg_rcw_src0	B12
LS1021A IFC AD09	cfg_rcw_src1	A12
LS1021A IFC AD10	cfg_rcw_src2	A13
LS1021A IFC AD11	cfg_rcw_src3	B14
LS1021A IFC AD12	cfg_rcw_src4	A14
LS1021A IFC AD13	cfg_rcw_src5	B15
LS1021A IFC AD14	cfg_rcw_src6	A15
LS1021A IFC AD15	cfg_rcw_src7	A16




Single Oscillator Source: differential / sysclk




LS1021A to FPGA's QSPI Flash Upgrade USING QSPI-B PORT

NO LONGER NEED 2 SPI FLASH DEVICES
REF: XAPP1280 & XAPP1191


LS1021A - NOR QSPI FLASH 1Gbits USING QSPI-A PORT




LS1021A: DEBUG LEDs



LS1021A - EEPROM



CFG_RCW_SRC[0:8]




PG18: LS1021A QSPI and GPIOs

LS1021A - ETHERNET CONTROLLER

DESIGN NOTES:

1. Need to verify that signal LS1021A_EC1/2/3_CLK125 are configured correctly. These pins are outputs from the PHY chips ... a). measure the frequency, b). make sure EC1/2/3_GTX_CLK125 are the right input port for 125MHz clock for RGMII Ethernet controller.


POWER RAIL: LVDD
POWER RAIL: LVDD



Title		
PG19: LS1021A ENET CONTROLLERS		
Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 19 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

DURING BOUNDARY SCAN TEST:
 TEST_SEL_B at U19.F3 must be tied low "0" during BST. *** Need to make change ***
 SCAN_MODE_B at U19.G3 must be held high. *** Good ***
 PORESET_B at U19.G9 must be low. *** Need to re-visit ***
 EVT2_B at U19.A6 must be held high *** Good***



Title PG20: LS1021A POR/JTAG/GPIOs		
Size Custom	Document Number SCH-00012-00	Rev 04.01
Date: Tuesday, June 19, 2018	Sheet 20	of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

TPS3808G18DRVR
 50K ==> 300ms
 Open ==> 20ms
 Caps ==> CnF/175 +0.5*10⁻³ [ns]

TRST_B NOTES:
 o During BSDL - TRST_B = 0
 o Normal Mode - TRST_B = Reset at Power On.
 * The NXP Design Guide requires to have this pin be PORreset.
 It was checked that the PORreset is done internally to the chip.
 NXP did not acknowledge this finding, hence this circuit is added here, just in case.

LS1021A POR_B: rise/fall time requirement is 10ns max.

This is the reset from CodeWarrior.

LS1021A's RESETS

Pull-up and no connection.

The RCW[DDR_REFCLK_SEL] (DIFF_SYSCLK or DDRCLK) to the DDR PLL.

VDD
Core Power
1.0V

VDD
Core Power
1.0V
Always On

G1VDD = 1.35V
DDR Power
1.35V +/-67mV

BVDD = 1.8V
IFC/SPI Power
Switchable

L1VDD = 1.8V
Ethernet Controller
Switchable 1.8V

O1VDD/OVDD = 1.8V
General IO Power
Always On

D1VDD/DVDD = 1.8V
UART/I2C
Always On

EVDD = 3.3V
eSDHC Power
Always On

TA_PROG_SFP
SFP Fuse Programming

PRO_MTR
Reserved

TH_VDD
Thermal Monitor

TA_BB_VDD
Reserved

FA_VL
Batt Backed Security


Place at least one decoupling capacitor at each VDD, VDDC, TA_BB_VDD, O1VDD, OVDD, BVDD, D1VDD, DVDD, EVDD, L1VDD, LVDD, and G1VDD pin of the device.

These decoupling capacitors should receive their power from separate VDD, VDDC, TA_BB_VDD, O1VDD, OVDD, BVDD, D1VDD, DVDD, EVDD, L1VDD, LVDD, G1VDD, and GND power planes in the PCB, utilizing short traces to minimize inductance.

These capacitors should have a value of 0.1 µF. Only ceramic surface mount technology (SMT) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

As presented in Core and platform supply voltage filtering, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the VDD, VDDC and other planes (for example, VDD, DVDD, EVDD, LVDD, and G1VDD), to enable quick recharging of the smaller chip capacitors.

NXP recommends that these bulk capacitors be chosen to maintain the positive transient power surges to less than +50 mV (negative transient undershoot should comply with specification of -30 mV) for current steps of up to 2A with a slew rate of 1.5A/µs.



L1VDD = 1.8V
Ethernet Controller
Switchable 1.8V



O1VDD/OVDD = 1.8V
General IO Power
Always On

D1VDD/DVDD = 1.8V ???
UART/I2C
Always On



BVDD = 1.8V
IFC/SPI Power
Switchable

Title PG14: LS1021A POWER 1/2		
Size Custom	Document Number SCH-00012-00	Rev 04.01
Date Tuesday, June 19, 2018	Sheet 21	of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.





This circuit is intended to filter noise in the PLL's resonant frequency range from a 500 kHz to 10 MHz range.



All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.


Title		
PG22: LS1021A POWER 2/2		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 22 of 55







All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

Title		
PG23: LS1021A DDR3 COMPONENTS		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 23 of 55

U36 BYPASS CAPS



U37 BYPASS CAPS




Title		
PG24: DDR3L DEVICES		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 24 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

FPGA - BANK 0 : CONFIGURATION

M[2:0]	MODE
101	JTAG (DON'T CARE)
001	MASTER SPI




ADAPTER BOARD

Xilinx JTAG Conn (SMD)	
Pitch	2.00 mm
Contact Length	3.60 mm
1.27MM Conn (TH)	
Pitch	1.27 mm
Contact Length	3.05 mm

MODEM

1.27MM Conn (TH)	
Pitch	1.27 mm
Contact Length	3.05 mm




Temperature-sensing diode pins
 DXP: Anode
 DXN: Cathode
 When not used, tie to GND.
 To use the thermal diode an appropriate external thermal monitoring IC must be added.
 Consult the external DXP thermal monitoring IC data sheet for usage guidelines.


LAYOUT NOTES: QSPI U43
 FPGA_QSPI_CCLK, FPGA_QSPI_CS_B, FPGA_QSPI_IO[3:0] - trace length match

Title		
PG25: FPGA CONFIGURATION		
Size	Document Number	Rev
Custon	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 25 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.




AD00_P/N and AD08_P/N are not used, since the pins might be conflict with SPIx8 Master Mode Configuration.



SYSMON PORTS:

VP/VN	P1V0_FPGA
SYSMON_AD01	P1V2_DDR
SYSMON_AD02	P1V8_FPGA
SYSMON_AD03	P1V8_MGT
SYSMON_AD04	P1V0_MGT
SYSMON_AD05	P3V3_SYS
SYSMON_AD06	P1V0_ARM
SYSMON_AD07	P1V8_MGTVCCAUX
SYSMON_AD09	P1V35_ARM
SYSMON_AD10	P2V5_SYS
SYSMON_AD11	P1V8_ARM
SYSMON_AD12	P2V5_SYS



10A
P1V8_FPGA


XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM

U54G
BANK 64 HR **G**
XCKU040FFVA1156

DESIGN NOTES (INPUTS) DS892 - Table-9
 LVC MOS33
 Vil(max) = 0.8V
 Vih(min) = 2.0V

DESIGN NOTES (INPUTS) DS892 - Table-9
 LVC MOS18
 Vil(max) = 0.63V
 Vih(min) = 1.17V

DESIGN NOTES:
 DIPSW2 was designed in as a bug tool during bring-up. In production, this switch will be DNI. FPGA needs to reflect this change.



LAYOUT NOTES:
 Place these Diodes in a sequential order according to their reference designators.

DESIGN NOTES (LEDS)
 DS892 - DC Input and Output Levels - Table-9
 Supported drive strengths of 4,8,12,16mA in HR banks.
 20mA ==> 100% Relative Luminous Intensity


10GE
 CONTROLS

SFP0_FAULT_AE11 P50
 SFP0_LOS_AE12 P50
 SFP0_EMPTY_AF12 P50
 SFP1_FAULT_AH13 P50
 SFP1_LOS_AJ13 P50
 SFP1_EMPTY_AE13 P50







SFP STATUS
 10GE

Title		
PG27: FPGA'S GPIO - LED/SW		
Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 27 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.




XCKU040-2FFVA1156I
 FFVA1156_35MM_35MM_1MM



LAYOUT NOTES:
 Place these capacitors and resistors for VREF underneath the FPGA via array right next to the the via.

DESIGN NOTES (Internal VREF)
 Tying the VREF pin to ground with a 499 to 2.0 k resistor.

LAYOUT NOTE:
 PLACE THE 100 OHM TERMINATION CLOSE TO FPGA'S CLOCK PINS.



UG583 - Chapter 2 Memory Interface
 For reference, this particular stackup results in an inner signal layer propagation time of 169.5 ps/in.


1. Include package delay in routing constraints when determining signal trace lengths, except where noted. Use the midpoint between the minimum and maximum values.

2. UltraScale device breakout specifications assume two signal routes between pads. If routing one signal between pads, traces can be 39 Ohms instead of 50 Ohms

3. The maximum breakout routing length is 0.8 inches when routing two signals between pads, and 1.2 inches when routing one signal between pads. If greater than 1.2 inches is needed in the breakout area, change to 3x spacing in the L1 trace area.

169.5 ps/in:
 0.1695 ps ==> 1 mil
 1 ps ==> 5.8997 mil
 ±5 ps ==> ±29 mil

3. PCB must be tuned to offset the difference in propagation times between the faster differential CK lines and the relatively slower single-ended address lines.



U54B

BANK 44 HP
XCKU040FFVA1156

- IO_L24P_T3U_N10_44_AN23
- IO_L24N_T3U_N11_44_AP23
- IO_T3U_N12_44_AM25
- IO_L23P_T3U_N8_44_AP24
- IO_L23N_T3U_N9_44_AP25
- IO_L22P_T3U_N6_DBC_AD0P_44_AP20
- IO_L22N_T3U_N7_DBC_AD0N_44_AP21
- IO_L21P_T3L_N4_AD8P_44_AM24
- IO_L21N_T3L_N5_AD8N_44_AN24
- IO_L20P_T3L_N2_AD1P_44_AM22
- IO_L20N_T3L_N3_AD1N_44_AN22
- IO_L19P_T3L_N0_DBC_AD9P_44_AM21
- IO_L19N_T3L_N1_DBC_AD9N_44_AN21
- IO_L18P_T2U_N10_AD2P_44_AL24
- IO_L18N_T2U_N11_AD2N_44_AL25
- IO_L17P_T2U_N8_AD10P_44_AL22
- IO_L17N_T2U_N9_AD10N_44_AL23
- IO_L16P_T2U_N6_QBC_AD3P_44_AJ20
- IO_L16N_T2U_N7_QBC_AD3N_44_AK20
- IO_L15P_T2L_N4_AD11P_44_AL20
- IO_L15N_T2L_N5_AD11N_44_AM20
- IO_L14P_T2L_N2_GC_44_AK22
- IO_L14N_T2L_N3_GC_44_AK23
- IO_T2U_N12_44_AK25
- IO_L13P_T2L_N0_GC_QBC_44_AJ21
- IO_L13N_T2L_N1_GC_QBC_44_AK21
- IO_L12P_T1U_N10_GC_44_AH22
- IO_L12N_T1U_N11_GC_44_AH23
- IO_T1U_N12_44_AF25
- IO_L11P_T1U_N8_GC_44_AJ23
- IO_L11N_T1U_N9_GC_44_AJ24
- IO_L10P_T1U_N6_QBC_AD4P_44_AH24
- IO_L10N_T1U_N7_QBC_AD4N_44_AJ25
- IO_L9P_T1L_N4_AD12P_44_AG24
- IO_L9N_T1L_N5_AD12N_44_AG25
- IO_L8P_T1L_N2_AD5P_44_AF23
- IO_L8N_T1L_N3_AD5N_44_AF24
- IO_L7P_T1L_N0_QBC_AD13P_44_AE25
- IO_L7N_T1L_N1_QBC_AD13N_44_AE26
- IO_L6P_T0U_N10_AD6P_44_AF22
- IO_L6N_T0U_N11_AD6N_44_AG22
- IO_L5P_T0U_N8_AD14P_44_AE22
- IO_L5N_T0U_N9_AD14N_44_AE23
- IO_L4P_T0U_N6_DBC_AD7P_44_AG21
- IO_L4N_T0U_N7_DBC_AD7N_44_AH21
- IO_L3P_T0L_N4_AD15P_44_AD20
- IO_L3N_T0L_N5_AD15N_44_AE20
- IO_L2P_T0L_N2_44_AF20
- IO_L2N_T0L_N3_44_AG20
- IO_T0U_N12_VRP_44_AD24
- IO_L1P_T0L_N0_DBC_44_AD21
- IO_L1N_T0L_N1_DBC_44_AE21
- VREF_44_AD23

XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM

P1V2_DDR

- AE24 VCCO_44_AE24
- AF21 VCCO_44_AF21
- AH25 VCCO_44_AH25
- AJ22 VCCO_44_AJ22
- AM23 VCCO_44_AM23
- AN20 VCCO_44_AN20

P1V2_DDR

R692
DNI

- AN23 BANK1_DDR4_DQ25
- AP23 BANK1_DDR4_DQ27
- AM25 BANK1_DDR4_IOAM25_PU
- AP24 BANK1_DDR4_DQ30
- AP25 BANK1_DDR4_DQ28
- AP20 BANK1_DDR4_DQS3_T
- AP21 BANK1_DDR4_DQS3_C
- AM24 BANK1_DDR4_DQ24
- AN24 BANK1_DDR4_DQ26
- AM22 BANK1_DDR4_DQ31
- AN22 BANK1_DDR4_DQ29
- AM21 BANK1_DDR4_DM3
- AN21 BANK1_DDR4_DQ21
- AL24 BANK1_DDR4_DQ17
- AL25 BANK1_DDR4_DQ16
- AL22 BANK1_DDR4_DQ16
- AL23 BANK1_DDR4_DQ23
- AJ20 BANK1_DDR4_DQS2_T
- AK20 BANK1_DDR4_DQS2_C
- AL20 BANK1_DDR4_DQ22
- AM20 BANK1_DDR4_DQ18
- AK22 BANK1_DDR4_DQ20
- AK23 BANK1_DDR4_DQ19
- AK25
- AJ21 BANK1_DDR4_DM2
- AK21 BANK1_DDR4_IO_AK21
- AH22 BANK1_DDR4_DQ14
- AH23 BANK1_DDR4_DQ12
- AF25
- AJ23 BANK1_DDR4_DQ10
- AJ24 BANK1_DDR4_DQ08
- AH24 BANK1_DDR4_DQS1_T
- AJ25 BANK1_DDR4_DQS1_C
- AG24 BANK1_DDR4_DQ09
- AG25 BANK1_DDR4_DQ15
- AF23 BANK1_DDR4_DQ11
- AF24 BANK1_DDR4_DQ13
- AE25 BANK1_DDR4_DM1
- AE26
- AF22 BANK1_DDR4_DQ02
- AG22 BANK1_DDR4_DQ06
- AE22 BANK1_DDR4_DQ04
- AE23 BANK1_DDR4_DQ00
- AG21 BANK1_DDR4_DQS0_T
- AH21 BANK1_DDR4_DQS0_C
- AD20 BANK1_DDR4_DQ05
- AE20 BANK1_DDR4_DQ07
- AG20 BANK1_DDR4_DQ03
- AD24 BANK1_DDR4_VRP_44
- AD21 BANK1_DDR4_DM0
- AE21
- AD23 BANK1_DDR4_VREF_44_AD23

- BANK1_DDR4_DQ25 P40
- BANK1_DDR4_DQ27 P40
- BANK1_DDR4_DQ30 P40
- BANK1_DDR4_DQ28 P40
- BANK1_DDR4_DQS3_T P40
- BANK1_DDR4_DQS3_C P40
- BANK1_DDR4_DQ24 P40
- BANK1_DDR4_DQ26 P40
- BANK1_DDR4_DQ31 P40
- BANK1_DDR4_DQ29 P40
- BANK1_DDR4_DM3 P40
- BANK1_DDR4_DQ21 P40
- BANK1_DDR4_DQ17 P40
- BANK1_DDR4_DQ16 P40
- BANK1_DDR4_DQ23 P40
- BANK1_DDR4_DQS2_T P40
- BANK1_DDR4_DQS2_C P40
- BANK1_DDR4_DQ22 P40
- BANK1_DDR4_DQ18 P40
- BANK1_DDR4_DQ20 P40
- BANK1_DDR4_DQ19 P40
- BANK1_DDR4_DM2 P40
- BANK1_DDR4_DQ14 P39
- BANK1_DDR4_DQ12 P39
- BANK1_DDR4_DQ10 P39
- BANK1_DDR4_DQ08 P39
- BANK1_DDR4_DQS1_T P39
- BANK1_DDR4_DQS1_C P39
- BANK1_DDR4_DQ09 P39
- BANK1_DDR4_DQ15 P39
- BANK1_DDR4_DQ11 P39
- BANK1_DDR4_DQ13 P39
- BANK1_DDR4_DM1 P39
- BANK1_DDR4_DQ02 P39
- BANK1_DDR4_DQ06 P39
- BANK1_DDR4_DQ04 P39
- BANK1_DDR4_DQ00 P39
- BANK1_DDR4_DQS0_T P39
- BANK1_DDR4_DQS0_C P39
- BANK1_DDR4_DQ05 P39
- BANK1_DDR4_DQ07 P39
- BANK1_DDR4_DQ03 P39
- BANK1_DDR4_DQ01 P39
- BANK1_DDR4_DM0 P39

R705 DNI

R695

240

R691 DNI

P1V2_DDR

R689
DNI

C672
DNI

R690
DNI

C673
DNI

LAYOUT NOTES:
Place these capacitors and resistors for VREF underneath the FPGA via array right next to the the via.

U54D

BANK 46 HP
XCKU040FFVA1156

D



- IO_L24P_T3U_N10_46_AL34
- IO_L24N_T3U_N11_46_AM34
- IO_T3U_N12_46_AK33
- IO_L23P_T3U_N8_46_AM32
- IO_L23N_T3U_N9_46_AN32
- IO_L22P_T3U_N6_DBC_AD0P_46_AN34
- IO_L22N_T3U_N7_DBC_AD0N_46_AP34
- IO_L21P_T3L_N4_AD8P_46_AN31
- IO_L21N_T3L_N5_AD8N_46_AP31
- IO_L20P_T3L_N2_AD1P_46_AN33
- IO_L20N_T3L_N3_AD1N_46_AP33
- IO_L19P_T3L_N0_DBC_AD9P_46_AL32
- IO_L19N_T3L_N1_DBC_AD9N_46_AL33
- IO_L18P_T2U_N10_AD2P_46_AH34
- IO_L18N_T2U_N11_AD2N_46_AJ34
- IO_L17P_T2U_N8_AD10P_46_AH31
- IO_L17N_T2U_N9_AD10N_46_AH32
- IO_L16P_T2U_N6_QBC_AD3P_46_AH33
- IO_L16N_T2U_N7_QBC_AD3N_46_AJ33
- IO_L15P_T2L_N4_AD11P_46_AJ30
- IO_L15N_T2L_N5_AD11N_46_AJ31
- IO_L14P_T2L_N2_GC_46_AK31
- IO_L14N_T2L_N3_GC_46_AK32
- IO_T2U_N12_46_AH29
- IO_L13P_T2L_N0_GC_QBC_46_AJ29
- IO_L13N_T2L_N1_GC_QBC_46_AK30
- IO_L12P_T1U_N10_GC_46_AL30
- IO_L12N_T1U_N11_GC_46_AM30
- IO_T1U_N12_46_AM31
- IO_L11P_T1U_N8_GC_46_AL29
- IO_L11N_T1U_N9_GC_46_AM29
- IO_L10P_T1U_N6_QBC_AD4P_46_AN29
- IO_L10N_T1U_N7_QBC_AD4N_46_AP30
- IO_L9P_T1L_N4_AD12P_46_AN27
- IO_L9N_T1L_N5_AD12N_46_AN28
- IO_L8P_T1L_N2_AD5P_46_AP28
- IO_L8N_T1L_N3_AD5N_46_AP29
- IO_L7P_T1L_N0_QBC_AD13P_46_AN26
- IO_L7N_T1L_N1_QBC_AD13N_46_AP26
- IO_L6P_T0U_N10_AD6P_46_AJ28
- IO_L6N_T0U_N11_AD6N_46_AK28
- IO_L5P_T0U_N8_AD14P_46_AH27
- IO_L5N_T0U_N9_AD14N_46_AH28
- IO_L4P_T0U_N6_DBC_AD7P_46_AL27
- IO_L4N_T0U_N7_DBC_AD7N_46_AL28
- IO_L3P_T0L_N4_AD15P_46_AK26
- IO_L3N_T0L_N5_AD15N_46_AK27
- IO_L2P_T0L_N2_46_AM26
- IO_L2N_T0L_N3_46_AM27
- IO_T0U_N12_VRP_46_AG26
- IO_L1P_T0L_N0_DBC_46_AH26
- IO_L1N_T0L_N1_DBC_46_AJ26
- VREF_46_AG27

P1V2_DDR


- AG28 VCCO_46_AG28
- AJ32 VCCO_46_AJ32
- AK29 VCCO_46_AK29
- AL26 VCCO_46_AL26
- AM33 VCCO_46_AM33
- AN30 VCCO_46_AN30
- AP27 VCCO_46_AP27

XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM

P1V2_DDR




P1V2_DDR



LAYOUT NOTES:
Place these capacitors and resistors for VREF underneath the FPGA via array right next to the the via.

Title		
PG30: FPGA DDR4#1 DQ[63:32]		
Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 30 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.





XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM



DESIGN NOTES:
Internal VREF ???


LAYOUT NOTES:
Place these capacitors and resistors for VREF underneath the FPGA via array right next to the the via.

D13	BANK2_DDR4 WE_B	BANK2_DDR4_WE_B	P43,44,45,46
C13	BANK2_DDR4 CKE	BANK2_DDR4_CKE	P43,44,45,46
E12	BANK2_DDR4 IO_H22	BANK2_DDR4_IO_H22	P43,44,45,46
A13	BANK2_DDR4 A00	BANK2_DDR4_A00	P43,44,45,46
A12	BANK2_DDR4 BA0	BANK2_DDR4_BA0	P43,44,45,46
F13	BANK2_DDR4 CK T AC PU 36	BANK2_DDR4_CK_T	P43,44,45,46
E13	BANK2_DDR4 CK C AC PU 36	BANK2_DDR4_CK_C	P43,44,45,46
C11	BANK2_DDR4 A02	BANK2_DDR4_A02	P43,44,45,46
B11	BANK2_DDR4 A08	BANK2_DDR4_A08	P43,44,45,46
C12	BANK2_DDR4 A10	BANK2_DDR4_A10	P43,44,45,46
B12	BANK2_DDR4 RAS B	BANK2_DDR4_RAS_B	P43,44,45,46
E11	BANK2_DDR4 A11	BANK2_DDR4_A11	P43,44,45,46
D11	BANK2_DDR4 PAR	BANK2_DDR4_PAR	P43,44,45,46
J13	BANK2_DDR4 BG0	BANK2_DDR4_BG0	P43,44,45,46
H13	BANK2_DDR4 CAS B	BANK2_DDR4_CAS_B	P43,44,45,46
L12	BANK2_DDR4 A13	BANK2_DDR4_A13	P43,44,45,46
K12	BANK2_DDR4 A09	BANK2_DDR4_A09	P43,44,45,46
L13	BANK2_DDR4 A03	BANK2_DDR4_A03	P43,44,45,46
K13	BANK2_DDR4 A12	BANK2_DDR4_A12	P43,44,45,46
K11	BANK2_DDR4 A07	BANK2_DDR4_A07	P43,44,45,46
J11	BANK2_DDR4 A04	BANK2_DDR4_A04	P43,44,45,46
H12	BANK2_DDR4 TEN DDR4_TEN:PD 499	BANK2_DDR4_TEN	P43,44,45,46
G12	BANK2_DDR4 ALERT B	BANK2_DDR4_ALERT_B	P43,44,45,46
F12	BANK2_DDR4 ACT B	BANK2_DDR4_ACT_B	P43,44,45,46
H11			
G11	BANK2_DDR4 A01	BANK2_DDR4_A01	P43,44,45,46
G10	CLK2_300MC P	CLK2_300MC_P	P51
F10	CLK2_300MC N	CLK2_300MC_N	P51
L9			
G9	BANK2_DDR4 ODT	BANK2_DDR4_ODT	P43,44,45,46
F9	BANK2_DDR4 A06	BANK2_DDR4_A06	P43,44,45,46
K10	BANK2_DDR4 RESET B DDR4_RST:PD 4.7K	BANK2_DDR4_RESET_B	P43,44,45,46
J10	BANK2_DDR4 A05	BANK2_DDR4_A05	P43,44,45,46
J8			
H8	BANK2_DDR4 BA1	BANK2_DDR4_BA1	P43,44,45,46
J9	BANK2_DDR4 CS B	BANK2_DDR4_CS_B	P43,44,45,46
H9			
L8			
K8			
E10			
D10			
D9			
C9			
B10			
A10			
D8			
C8			
B9			
A9			
A8	BANK2_DDR4 VRRP 67	BANK2_DDR4_VRRP_67	P43,44,45,46
E8	BANK2_DDR4 IO_B14	BANK2_DDR4_IO_B14	P43,44,45,46
E8	BANK2_DDR4 VREF 67	BANK2_DDR4_VREF_67	P43,44,45,46
L10			



LAYOUT NOTE:
PLACE THE 100 OHM TERMINATION CLOSE TO FPGA'S CLOCK PINS.






LAYOUT NOTES:
 Place these capacitors and resistors for VREF underneath the FPGA via array right next to the the via.

Title		
PG32: FPGA DDR4#2 DQ[31:0]		
Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 32 of 55


All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



LAYOUT NOTES:
Place these capacitors and resistors for VREF underneath the FPGA via array right next to the the via.


All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

Title		
PG33: FPGA DDR4#2 DQ[63:32]		
Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 33 of 55



XCKU040-2FFVA1156I
 FFVA1156_35MM_35MM_1MM

P1V8_FPGA





XCKU040-2FFVA1156I
 FFVA1156_35MM_35MM_1MM

P1V8_FPGA

6
LVDS
PAIRS
=> PAT

LS1021A_GPIO1_18 P20
LS1021A_GPIO1_16 P20
LS1021A_GPIO1_21 P20
LS1021A_GPIO1_19 P20

=> ARM




DESIGN NOTES (SN74LVCG07DCKR)
 Vih (min) = 1.17V
 Vil (max) = 0.63V
 Isink(max) = 32mA
 32.768 kHz

Title		
PG34: FPGA BOARD-BOARD INTERFACES		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 34 of 55


All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

NOT USED




XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM

PCIE x2



XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM

10GE - CHANNEL A & B



XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM

DESIGN NOTES:
LOOP BACK TEST

GTH B228 - Q-X0Y4
XCKU040FFVA1156


11.3G

Replaced with High Q, Low Loss caps by ATC


TO PAT
MOST CRITICAL

MODEM_11G3_TX3_P P55
MODEM_11G3_TX3_N P55
MODEM_11G3_RX3_P P55
MODEM_11G3_RX3_N P55

INTENTIONAL DIFF
PAIR ORDERING




XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM




Edge Conn
SMA

LS1021A

SFP+



TEST ONLY



XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM

GTH INPUT CLOCKS

	Min	Typ	Max	Units	Notes
V _{DIFF}	250	-	2000	mV	Differential p-p input voltage (= single end p-p x 2)
R _{in}	-	100	-	Ω	Differential input resistance
C _{EXT}	-	10	-	nF	Required external AC coupling capacitor
V _{CMOUTAC}	-	-	800	mV	Common Mode Output Voltage (AC coupled)















Figure 2-1: Reference Clock Input Structure




DESIGN NOTES (VCCAUX)
For HP I/O banks with a VCCO of 1.8V and separated VCCO and VCCAUX_IO power supplies, the IL maximum current is 70 μ A.

NEED SEPARATE PWR (OR FILTER) FOR THIS BANK POWER ???




All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.


Title PG36: FPGA POWER 1/3		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date Tuesday, June 19, 2018	Sheet 36	of 55



XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM



XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM



XCKU040-2FFVA1156I
FFVA1156_35MM_35MM_1MM






Figure 5-6: Example Cutaway View of PCB with Capacitor Mounting

Title PG37: FPGA POWER 2/3		
Size Custom	Document Number SCH-00012-00	Rev 04.01
Date Tuesday, June 19, 2018	Sheet 37	of 55

All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.


U54X XCKU040-2FFVA1156I FFVA1156 35MM 35MM 1MM

GROUND 1/2
XCKU040FFVA1156 X




U54Y XCKU040-2FFVA1156I FFVA1156 35MM 35MM 1MM

GROUND 2/2
XCKU040FFVA1156 Y



U54Z XCKU040-2FFVA1156I FFVA1156 35MM 35MM 1MM


NO CONNECTIONS
XCKU040FFVA1156 Z




All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

Title PG38: FPGA POWER 3/3		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date: Tuesday, June 19, 2018	Sheet 38	of 55

U49 BYPASS CAPS



BANK1 DDR4: MEMORY #1




P28.40.41.42	BANK1_DDR4_A00	BANK1_DDR4_A00	P3
P28.40.41.42	BANK1_DDR4_A01	BANK1_DDR4_A01	P7
P28.40.41.42	BANK1_DDR4_A02	BANK1_DDR4_A02	R3
P28.40.41.42	BANK1_DDR4_A03	BANK1_DDR4_A03	N7
P28.40.41.42	BANK1_DDR4_A04	BANK1_DDR4_A04	N3
P28.40.41.42	BANK1_DDR4_A05	BANK1_DDR4_A05	A4
P28.40.41.42	BANK1_DDR4_A06	BANK1_DDR4_A06	P8
P28.40.41.42	BANK1_DDR4_A07	BANK1_DDR4_A07	A5
P28.40.41.42	BANK1_DDR4_A08	BANK1_DDR4_A08	P2
P28.40.41.42	BANK1_DDR4_A09	BANK1_DDR4_A09	R8
P28.40.41.42	BANK1_DDR4_A10	BANK1_DDR4_A10	A7
P28.40.41.42	BANK1_DDR4_A11	BANK1_DDR4_A11	R2
P28.40.41.42	BANK1_DDR4_A12	BANK1_DDR4_A12	M7
P28.40.41.42	BANK1_DDR4_A13	BANK1_DDR4_A13	A9
P28.40.41.42	BANK1_DDR4_BA0	BANK1_DDR4_BA0	M3
P28.40.41.42	BANK1_DDR4_BA1	BANK1_DDR4_BA1	A10/AP
P28.40.41.42	BANK1_DDR4_BA2	BANK1_DDR4_BA2	A11
P28.40.41.42	BANK1_DDR4_BA0	BANK1_DDR4_BA0	M8
P28.40.41.42	BANK1_DDR4_BA1	BANK1_DDR4_BA1	L8
P28.40.41.42	BANK1_DDR4_BA2	BANK1_DDR4_BA2	L2
P28.40.41.42	BANK1_DDR4_CAS_B	BANK1_DDR4_CAS_B	M8
P28.40.41.42	BANK1_DDR4_RAS_B	BANK1_DDR4_RAS_B	L8
P28.40.41.42	BANK1_DDR4_WE_B	BANK1_DDR4_WE_B	L2
P28.40.41.42	BANK1_DDR4_CK_T	BANK1_DDR4_CK_T	K7
P28.40.41.42	BANK1_DDR4_CK_C	BANK1_DDR4_CK_C	K8
P28.40.41.42	BANK1_DDR4_CKE	BANK1_DDR4_CKE	K2
P28.40.41.42	BANK1_DDR4_ACT_B	BANK1_DDR4_ACT_B	L3
P28.40.41.42	BANK1_DDR4_TEN	BANK1_DDR4_TEN	N9
P28.40.41.42	BANK1_DDR4_ALERT_B	BANK1_DDR4_ALERT_B	P9
P28.40.41.42	BANK1_DDR4_PAR	BANK1_DDR4_PAR	T3
P28.40.41.42	BANK1_DDR4_RESET_B	BANK1_DDR4_RESET_B	P1
P28.40.41.42	BANK1_DDR4_ODT	BANK1_DDR4_ODT	K3
P28.40.41.42	BANK1_DDR4_CS_B	BANK1_DDR4_CS_B	L7

DDR4
 MT40A256M16GE-083E:B
 4Gb, 256Mx16b,
 1200MHz, 1.2V, 0~95C,
 0.833ns@CL=16,
 96Ball, 9MMX14MM


DESIGN NOTES (VREFCA)
 VREFCA is a reference supply input equal to VDD/2 and it does not draw biasing current.

DESIGN NOTES (VPP)
 VPP must ramp at the same time or before VDD, and VPP must be equal to or higher than VDD at all times. After VDD has ramped and reached the stable level, the initialization sequence must be started within 64ms.




Title		
PG39: DDR4#1 DQ[15:0]		
Size	Document Number	Rev
Custon	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 39 of 55



All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



BANK1 DDR4: MEMORY #2





- P28,39,41,42 BANK1_DDR4_A00 >>> BANK1_DDR4_A00 >>> P3
- P28,39,41,42 BANK1_DDR4_A01 >>> BANK1_DDR4_A01 >>> P7
- P28,39,41,42 BANK1_DDR4_A02 >>> BANK1_DDR4_A02 >>> R3
- P28,39,41,42 BANK1_DDR4_A03 >>> BANK1_DDR4_A03 >>> N7
- P28,39,41,42 BANK1_DDR4_A04 >>> BANK1_DDR4_A04 >>> A3
- P28,39,41,42 BANK1_DDR4_A05 >>> BANK1_DDR4_A05 >>> N3
- P28,39,41,42 BANK1_DDR4_A06 >>> BANK1_DDR4_A06 >>> A4
- P28,39,41,42 BANK1_DDR4_A07 >>> BANK1_DDR4_A07 >>> P8
- P28,39,41,42 BANK1_DDR4_A08 >>> BANK1_DDR4_A08 >>> A5
- P28,39,41,42 BANK1_DDR4_A09 >>> BANK1_DDR4_A09 >>> R2
- P28,39,41,42 BANK1_DDR4_A10 >>> BANK1_DDR4_A10 >>> A6
- P28,39,41,42 BANK1_DDR4_A11 >>> BANK1_DDR4_A11 >>> R8
- P28,39,41,42 BANK1_DDR4_A12 >>> BANK1_DDR4_A12 >>> A7
- P28,39,41,42 BANK1_DDR4_A13 >>> BANK1_DDR4_A13 >>> R7
- P28,39,41,42 BANK1_DDR4_BA0 >>> BANK1_DDR4_BA0 >>> R2
- P28,39,41,42 BANK1_DDR4_BA1 >>> BANK1_DDR4_BA1 >>> A8
- P28,39,41,42 BANK1_DDR4_BG0 >>> BANK1_DDR4_BG0 >>> R7
- P28,39,41,42 BANK1_DDR4_CAS_B >>> BANK1_DDR4_CAS_B >>> M3
- P28,39,41,42 BANK1_DDR4_RAS_B >>> BANK1_DDR4_RAS_B >>> A9
- P28,39,41,42 BANK1_DDR4_WE_B >>> BANK1_DDR4_WE_B >>> M7
- P28,39,41,42 BANK1_DDR4_CK_T >>> BANK1_DDR4_CK_T >>> A10/AP
- P28,39,41,42 BANK1_DDR4_CK_C >>> BANK1_DDR4_CK_C >>> T2
- P28,39,41,42 BANK1_DDR4_CKE >>> BANK1_DDR4_CKE >>> M7
- P28,39,41,42 BANK1_DDR4_ACT_B >>> BANK1_DDR4_ACT_B >>> A12/BC_B
- P28,39,41,42 BANK1_DDR4_TEN >>> BANK1_DDR4_TEN >>> T7
- P28,39,41,42 BANK1_DDR4_ALERT_B >>> BANK1_DDR4_ALERT_B >>> A13
- P28,39,41,42 BANK1_DDR4_PAR >>> BANK1_DDR4_PAR >>> A14/NC
- P28,39,41,42 BANK1_DDR4_RESET_B >>> BANK1_DDR4_RESET_B >>> N2
- P28,39,41,42 BANK1_DDR4_ODT >>> BANK1_DDR4_ODT >>> N8
- P28,39,41,42 BANK1_DDR4_CS_B >>> BANK1_DDR4_CS_B >>> M2




MT40A256M16GE-083E IT:B
FBGA96_9MMX14MM_08MM

Title		
PG40: DDR4#1 DQ[31:16]		
Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 40 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



BANK1 DDR4: MEMORY #3



DDR4
MT40A256M16GE-083E:B
 4Gb, 256Mx16b,
 1200MHz, 1.2V, 0~95C,
 0.833ns@CL=16,
 96Ball, 9MMX14MM


- P28,39,40,42 BANK1_DDR4_A00 >>> BANK1_DDR4 A00 >>> P3
- P28,39,40,42 BANK1_DDR4_A01 >>> BANK1_DDR4 A01 >>> P7
- P28,39,40,42 BANK1_DDR4_A02 >>> BANK1_DDR4 A02 >>> R3
- P28,39,40,42 BANK1_DDR4_A03 >>> BANK1_DDR4 A03 >>> N7
- P28,39,40,42 BANK1_DDR4_A04 >>> BANK1_DDR4 A04 >>> N3
- P28,39,40,42 BANK1_DDR4_A05 >>> BANK1_DDR4 A05 >>> P8
- P28,39,40,42 BANK1_DDR4_A06 >>> BANK1_DDR4 A06 >>> P2
- P28,39,40,42 BANK1_DDR4_A07 >>> BANK1_DDR4 A07 >>> R8
- P28,39,40,42 BANK1_DDR4_A08 >>> BANK1_DDR4 A08 >>> R2
- P28,39,40,42 BANK1_DDR4_A09 >>> BANK1_DDR4 A09 >>> R7
- P28,39,40,42 BANK1_DDR4_A10 >>> BANK1_DDR4 A10 >>> M3
- P28,39,40,42 BANK1_DDR4_A11 >>> BANK1_DDR4 A11 >>> T2
- P28,39,40,42 BANK1_DDR4_A12 >>> BANK1_DDR4 A12 >>> M7
- P28,39,40,42 BANK1_DDR4_A13 >>> BANK1_DDR4 A13 >>> T8
- P28,39,40,42 BANK1_DDR4_BA0 >>> BANK1_DDR4 BA0 >>> N2
- P28,39,40,42 BANK1_DDR4_BA1 >>> BANK1_DDR4 BA1 >>> N8
- P28,39,40,42 BANK1_DDR4_BG0 >>> BANK1_DDR4 BG0 >>> M2
- P28,39,40,42 BANK1_DDR4_CAS_B >>> BANK1_DDR4 CAS B >>> M8
- P28,39,40,42 BANK1_DDR4_RAS_B >>> BANK1_DDR4 RAS B >>> L8
- P28,39,40,42 BANK1_DDR4_WE_B >>> BANK1_DDR4 WE B >>> L2
- P28,39,40,42 BANK1_DDR4_CK_T >>> BANK1_DDR4 CK T >>> K7
- P28,39,40,42 BANK1_DDR4_CK_C >>> BANK1_DDR4 CK C >>> K8
- P28,39,40,42 BANK1_DDR4_CKE >>> BANK1_DDR4 CKE >>> K2
- P28,39,40,42 BANK1_DDR4_ACT_B >>> BANK1_DDR4 ACT B >>> L3
- P28,39,40,42 BANK1_DDR4_TEN >>> BANK1_DDR4 TEN >>> N9
- P28,39,40,42 BANK1_DDR4_ALERT_B >>> BANK1_DDR4 ALERT B >>> P9
- P28,39,40,42 BANK1_DDR4_PAR >>> BANK1_DDR4 PAR >>> T3
- P28,39,40,42 BANK1_DDR4_RESET_B >>> BANK1_DDR4 RESET B >>> P1
- P28,39,40,42 BANK1_DDR4_ODT >>> BANK1_DDR4 ODT >>> K3
- P28,39,40,42 BANK1_DDR4_CS_B >>> BANK1_DDR4 CS B >>> L7

- ZQ <<< F9
- VREFCA <<< M1
- VPP1 <<< B1
- VPP2 <<< R9
- DQ0 <<< G2
- DQ1 <<< F7
- DQ2 <<< H3
- DQ3 <<< H7
- DQ4 <<< H2
- DQ5 <<< H8
- DQ6 <<< J3
- DQ7 <<< J7
- DQ8 <<< A3
- DQ9 <<< B8
- DQ10 <<< C3
- DQ11 <<< C7
- DQ12 <<< C2
- DQ13 <<< C8
- DQ14 <<< D3
- DQ15 <<< D7
- DQ38 <<< G2
- DQ36 <<< F7
- DQ33 <<< H3
- DQ32 <<< H7
- DQ39 <<< H2
- DQ34 <<< H8
- DQ37 <<< J3
- DQ35 <<< J7
- DQ40 <<< A3
- DQ41 <<< B8
- DQ46 <<< C3
- DQ42 <<< C7
- DQ44 <<< C2
- DQ45 <<< C8
- DQ47 <<< D3
- DQ43 <<< D7
- BANK1_DDR4_DQ38 <<< P30
- BANK1_DDR4_DQ36 <<< P30
- BANK1_DDR4_DQ33 <<< P30
- BANK1_DDR4_DQ32 <<< P30
- BANK1_DDR4_DQ39 <<< P30
- BANK1_DDR4_DQ34 <<< P30
- BANK1_DDR4_DQ37 <<< P30
- BANK1_DDR4_DQ35 <<< P30
- BANK1_DDR4_DQ40 <<< P30
- BANK1_DDR4_DQ41 <<< P30
- BANK1_DDR4_DQ46 <<< P30
- BANK1_DDR4_DQ42 <<< P30
- BANK1_DDR4_DQ44 <<< P30
- BANK1_DDR4_DQ45 <<< P30
- BANK1_DDR4_DQ47 <<< P30
- BANK1_DDR4_DQ43 <<< P30
- BANK1_DDR4_QS4_T <<< P30
- BANK1_DDR4_QS4_C <<< P30
- BANK1_DDR4_QS5_T <<< P30
- BANK1_DDR4_QS5_C <<< P30
- BANK1_DDR4_DM4 <<< P30
- BANK1_DDR4_DM5 <<< P30

MT40A256M16GE-083E IT:B
 FBGA96_9MMX14MM_08MM

Title		
PG41: DDR4#1 DQ[47:32]		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 41 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



- P28,39,40,41 BANK1_DDR4_A00
- P28,39,40,41 BANK1_DDR4_A01
- P28,39,40,41 BANK1_DDR4_A02
- P28,39,40,41 BANK1_DDR4_A03
- P28,39,40,41 BANK1_DDR4_A04
- P28,39,40,41 BANK1_DDR4_A05
- P28,39,40,41 BANK1_DDR4_A06
- P28,39,40,41 BANK1_DDR4_A07
- P28,39,40,41 BANK1_DDR4_A08
- P28,39,40,41 BANK1_DDR4_A09
- P28,39,40,41 BANK1_DDR4_A10
- P28,39,40,41 BANK1_DDR4_A11
- P28,39,40,41 BANK1_DDR4_A12
- P28,39,40,41 BANK1_DDR4_A13

- P28,39,40,41 BANK1_DDR4_BA0
- P28,39,40,41 BANK1_DDR4_BA1
- P28,39,40,41 BANK1_DDR4_BG0

- P28,39,40,41 BANK1_DDR4_CAS_B
- P28,39,40,41 BANK1_DDR4_RAS_B
- P28,39,40,41 BANK1_DDR4_WE_B

- P28,39,40,41 BANK1_DDR4_CK_T
- P28,39,40,41 BANK1_DDR4_CK_C
- P28,39,40,41 BANK1_DDR4_CKE

- P28,39,40,41 BANK1_DDR4_ACT_B
- P28,39,40,41 BANK1_DDR4_TEN
- P28,39,40,41 BANK1_DDR4_ALERT_B
- P28,39,40,41 BANK1_DDR4_PAR

- P28,39,40,41 BANK1_DDR4_RESET_B
- P28,39,40,41 BANK1_DDR4_ODT
- P28,39,40,41 BANK1_DDR4_CS_B

- BANK1_DDR4_A00
- BANK1_DDR4_A01
- BANK1_DDR4_A02
- BANK1_DDR4_A03
- BANK1_DDR4_A04
- BANK1_DDR4_A05
- BANK1_DDR4_A06
- BANK1_DDR4_A07
- BANK1_DDR4_A08
- BANK1_DDR4_A09
- BANK1_DDR4_A10
- BANK1_DDR4_A11
- BANK1_DDR4_A12
- BANK1_DDR4_A13



- BANK1_DDR4_BA0
- BANK1_DDR4_BA1
- BANK1_DDR4_BG0

- BANK1_DDR4_CAS_B
- BANK1_DDR4_RAS_B
- BANK1_DDR4_WE_B



- BANK1_DDR4_CK_T
- BANK1_DDR4_CK_C
- BANK1_DDR4_CKE

- BANK1_DDR4_ACT_B
- BANK1_DDR4_TEN
- BANK1_DDR4_ALERT_B
- BANK1_DDR4_PAR


- BANK1_DDR4_RESET_B
- BANK1_DDR4_ODT
- BANK1_DDR4_CS_B



All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



BANK2 DDR4: MEMORY #1





DESIGN NOTES:


- Apply power (RESET_n and TEN should be maintained below 0.2xVDD while supplies ramp up).
- VPP must ramp at the same time or before VDD (1.2V), and
- VPP must be equal to or higher than VDD at all times.

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

Title		
PG43: DDR4#2 DQ[15:0]		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 43 of 55



BANK2 DDR4: MEMORY #2





- P31,43,45,46 BANK2_DDR4_A00 >>> BANK2_DDR4 A00 P3
- P31,43,45,46 BANK2_DDR4_A01 >>> BANK2_DDR4 A01 P7
- P31,43,45,46 BANK2_DDR4_A02 >>> BANK2_DDR4 A02 R3
- P31,43,45,46 BANK2_DDR4_A03 >>> BANK2_DDR4 A03 N7
- P31,43,45,46 BANK2_DDR4_A04 >>> BANK2_DDR4 A04 N3
- P31,43,45,46 BANK2_DDR4_A05 >>> BANK2_DDR4 A05 P8
- P31,43,45,46 BANK2_DDR4_A06 >>> BANK2_DDR4 A06 P2
- P31,43,45,46 BANK2_DDR4_A07 >>> BANK2_DDR4 A07 R8
- P31,43,45,46 BANK2_DDR4_A08 >>> BANK2_DDR4 A08 R2
- P31,43,45,46 BANK2_DDR4_A09 >>> BANK2_DDR4 A09 R7
- P31,43,45,46 BANK2_DDR4_A10 >>> BANK2_DDR4 A10 M3
- P31,43,45,46 BANK2_DDR4_A11 >>> BANK2_DDR4 A11 T2
- P31,43,45,46 BANK2_DDR4_A12 >>> BANK2_DDR4 A12 M7
- P31,43,45,46 BANK2_DDR4_A13 >>> BANK2_DDR4 A13 T8
- P31,43,45,46 BANK2_DDR4_BA0 >>> BANK2_DDR4 BA0 N2
- P31,43,45,46 BANK2_DDR4_BA1 >>> BANK2_DDR4 BA1 N8
- P31,43,45,46 BANK2_DDR4_BG0 >>> BANK2_DDR4 BG0 M2
- P31,43,45,46 BANK2_DDR4_CAS_B >>> BANK2_DDR4 CAS_B M8
- P31,43,45,46 BANK2_DDR4_RAS_B >>> BANK2_DDR4 RAS_B L8
- P31,43,45,46 BANK2_DDR4_WE_B >>> BANK2_DDR4 WE_B L2
- P31,43,45,46 BANK2_DDR4_CK_T >>> BANK2_DDR4 CK_T K7
- P31,43,45,46 BANK2_DDR4_CK_C >>> BANK2_DDR4 CK_C K8
- P31,43,45,46 BANK2_DDR4_CKE >>> BANK2_DDR4 CKE K2
- P31,43,45,46 BANK2_DDR4_ACT_B >>> BANK2_DDR4 ACT_B L3
- P31,43,45,46 BANK2_DDR4_TEN >>> BANK2_DDR4 TEN N9
- P31,43,45,46 BANK2_DDR4_ALERT_B >>> BANK2_DDR4 ALERT_B P9
- P31,43,45,46 BANK2_DDR4_PAR >>> BANK2_DDR4 PAR T3
- P31,43,45,46 BANK2_DDR4_RESET_B >>> BANK2_DDR4 RESET_B P1
- P31,43,45,46 BANK2_DDR4_ODT >>> BANK2_DDR4 ODT K3
- P31,43,45,46 BANK2_DDR4_CS_B >>> BANK2_DDR4 CS_B L7

- ZQ <<< F9 R765 240
- VREFCA <<< M1
- VPP1 <<< B1
- VPP2 <<< R9
- DQ0 G2 BANK2_DDR4 DQ20 <<>> BANK2_DDR4_DQ20 P32
- DQ1 F7 BANK2_DDR4 DQ23 <<>> BANK2_DDR4_DQ23 P32
- DQ2 H3 BANK2_DDR4 DQ19 <<>> BANK2_DDR4_DQ19 P32
- DQ3 H7 BANK2_DDR4 DQ17 <<>> BANK2_DDR4_DQ17 P32
- DQ4 H2 BANK2_DDR4 DQ22 <<>> BANK2_DDR4_DQ22 P32
- DQ5 H8 BANK2_DDR4 DQ16 <<>> BANK2_DDR4_DQ16 P32
- DQ6 J3 BANK2_DDR4 DQ18 <<>> BANK2_DDR4_DQ18 P32
- DQ7 J7 BANK2_DDR4 DQ21 <<>> BANK2_DDR4_DQ21 P32
- DQ8 A3 BANK2_DDR4 DQ30 <<>> BANK2_DDR4_DQ30 P32
- DQ9 B8 BANK2_DDR4 DQ27 <<>> BANK2_DDR4_DQ27 P32
- DQ10 C3 BANK2_DDR4 DQ24 <<>> BANK2_DDR4_DQ24 P32
- DQ11 C7 BANK2_DDR4 DQ31 <<>> BANK2_DDR4_DQ31 P32
- DQ12 C2 BANK2_DDR4 DQ28 <<>> BANK2_DDR4_DQ28 P32
- DQ13 C8 BANK2_DDR4 DQ25 <<>> BANK2_DDR4_DQ25 P32
- DQ14 D3 BANK2_DDR4 DQ26 <<>> BANK2_DDR4_DQ26 P32
- DQ15 D7 BANK2_DDR4 DQ29 <<>> BANK2_DDR4_DQ29 P32
- DQSL_T G3 BANK2_DDR4 DQS2 T <<>> BANK2_DDR4_DQS2_T P32
- DQSL_C F3 BANK2_DDR4 DQS2 C <<>> BANK2_DDR4_DQS2_C P32
- DQSU_T B7 BANK2_DDR4 DQS3 T <<>> BANK2_DDR4_DQS3_T P32
- DQSU_C A7 BANK2_DDR4 DQS3 C <<>> BANK2_DDR4_DQS3_C P32
- DML_B/DBIL E7 BANK2_DDR4 DM2 <<>> BANK2_DDR4_DM2 P32
- DMU_B/DBIU E2 BANK2_DDR4 DM3 <<>> BANK2_DDR4_DM3 P32


MT40A256M16GE-083E IT:B
FBGA96_9MMX14MM_08MM

Title		
PG44: DDR4#2 DQ[31:16]		
Size	Document Number	Rev
Custom	SCH-00012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 44 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



BANK1 DDR4: MEMORY #3





P31,43,44,46	BANK2_DDR4_A00	BANK2_DDR4_A00	P3	A0
P31,43,44,46	BANK2_DDR4_A01	BANK2_DDR4_A01	P7	A1
P31,43,44,46	BANK2_DDR4_A02	BANK2_DDR4_A02	R3	A2
P31,43,44,46	BANK2_DDR4_A03	BANK2_DDR4_A03	N7	A3
P31,43,44,46	BANK2_DDR4_A04	BANK2_DDR4_A04	N3	A4
P31,43,44,46	BANK2_DDR4_A05	BANK2_DDR4_A05	P8	A5
P31,43,44,46	BANK2_DDR4_A06	BANK2_DDR4_A06	P2	A6
P31,43,44,46	BANK2_DDR4_A07	BANK2_DDR4_A07	R8	A7
P31,43,44,46	BANK2_DDR4_A08	BANK2_DDR4_A08	R2	A8
P31,43,44,46	BANK2_DDR4_A09	BANK2_DDR4_A09	R7	A9
P31,43,44,46	BANK2_DDR4_A10	BANK2_DDR4_A10	M3	A10/AP
P31,43,44,46	BANK2_DDR4_A11	BANK2_DDR4_A11	T2	A11
P31,43,44,46	BANK2_DDR4_A12	BANK2_DDR4_A12	M7	A12/BC_B
P31,43,44,46	BANK2_DDR4_A13	BANK2_DDR4_A13	T8	A13
			T7	A14/NC
P31,43,44,46	BANK2_DDR4_BA0	BANK2_DDR4_BA0	N2	BA0
P31,43,44,46	BANK2_DDR4_BA1	BANK2_DDR4_BA1	N8	BA1
P31,43,44,46	BANK2_DDR4_BG0	BANK2_DDR4_BG0	M2	BA2/BG0
P31,43,44,46	BANK2_DDR4_CAS_B	BANK2_DDR4_CAS_B	M8	CAS_B/A15
P31,43,44,46	BANK2_DDR4_RAS_B	BANK2_DDR4_RAS_B	L8	RAS_B/A16
P31,43,44,46	BANK2_DDR4_WE_B	BANK2_DDR4_WE_B	L2	WE_B/A14
P31,43,44,46	BANK2_DDR4_CK_T	BANK2_DDR4_CK_T	K7	CK_T
P31,43,44,46	BANK2_DDR4_CK_C	BANK2_DDR4_CK_C	K8	CK_C
P31,43,44,46	BANK2_DDR4_CKE	BANK2_DDR4_CKE	K2	CKE
P31,43,44,46	BANK2_DDR4_ACT_B	BANK2_DDR4_ACT_B	L3	ACT_B
P31,43,44,46	BANK2_DDR4_TEN	BANK2_DDR4_TEN	N9	TEN
P31,43,44,46	BANK2_DDR4_ALERT_B	BANK2_DDR4_ALERT_B	P9	ALERT_B
P31,43,44,46	BANK2_DDR4_PAR	BANK2_DDR4_PAR	T3	PAR
P31,43,44,46	BANK2_DDR4_RESET_B	BANK2_DDR4_RESET_B	P1	RESET_B
P31,43,44,46	BANK2_DDR4_ODT	BANK2_DDR4_ODT	K3	ODT
P31,43,44,46	BANK2_DDR4_CS_B	BANK2_DDR4_CS_B	L7	CS_B

DDR4
MT40A256M16GE-083E:B
4Gb, 256Mx16b,
1200MHz, 1.2V, 0~95C,
0.833ns@CL=16,
96Ball, 9MMX14MM

MT40A256M16GE-083E IT:B
FBGA96_9MMX14MM_08MM

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

Title PG45: DDR4#2 DQ[47:32]		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date Tuesday, June 19, 2018	Sheet 45	of 55



- P31,43,44,45 BANK2_DDR4_A00
- P31,43,44,45 BANK2_DDR4_A01
- P31,43,44,45 BANK2_DDR4_A02
- P31,43,44,45 BANK2_DDR4_A03
- P31,43,44,45 BANK2_DDR4_A04
- P31,43,44,45 BANK2_DDR4_A05
- P31,43,44,45 BANK2_DDR4_A06
- P31,43,44,45 BANK2_DDR4_A07
- P31,43,44,45 BANK2_DDR4_A08
- P31,43,44,45 BANK2_DDR4_A09
- P31,43,44,45 BANK2_DDR4_A10
- P31,43,44,45 BANK2_DDR4_A11
- P31,43,44,45 BANK2_DDR4_A12
- P31,43,44,45 BANK2_DDR4_A13


- P31,43,44,45 BANK2_DDR4_BA0
- P31,43,44,45 BANK2_DDR4_BA1
- P31,43,44,45 BANK2_DDR4_BG0

- P31,43,44,45 BANK2_DDR4_CAS_B
- P31,43,44,45 BANK2_DDR4_RAS_B
- P31,43,44,45 BANK2_DDR4_WE_B

- P31,43,44,45 BANK2_DDR4_CK_T
- P31,43,44,45 BANK2_DDR4_CK_C
- P31,43,44,45 BANK2_DDR4_CKE

- P31,43,44,45 BANK2_DDR4_ACT_B
- P31,43,44,45 BANK2_DDR4_TEN
- P31,43,44,45 BANK2_DDR4_ALERT_B
- P31,43,44,45 BANK2_DDR4_PAR

- P31,43,44,45 BANK2_DDR4_RESET_B
- P31,43,44,45 BANK2_DDR4_ODT
- P31,43,44,45 BANK2_DDR4_CS_B



MT40A256M16GE-083E IT:B
 FBGA96_9MMX14MM_08MM

Title		
PG44: DDR4#2 DQ[63:48]		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 46 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

DESIGN NOTES (CLK125 MHz)
 CLK125_EN PIN 33
 0 Disable 125MHz clock
 1 Enable 125MHz clock

DESIGN NOTES (MODE)
 1111 ==> RGMII
 All capabilities (10/100/1000)
 Speed: half/full duplex

P19,48,49 LS1021A_EC123_MDC
 P19,48,49 LS1021A_EC123_MDIO

P19 LS1021A_EC1_TXD3
 P19 LS1021A_EC1_TXD2
 P19 LS1021A_EC1_TXD1
 P19 LS1021A_EC1_TXD0
 P19 LS1021A_EC1_TX_CLK
 P19 LS1021A_EC1_TX_EN


P19 LS1021A_EC1_RXD3
 P19 LS1021A_EC1_RXD2
 P19 LS1021A_EC1_RXD1
 P19 LS1021A_EC1_RXD0
 P19 LS1021A_EC1_RX_CLK
 P19 LS1021A_EC1_RX_DV

P19 LS1021A_EC1_CLK125
 P20,48,49 LS1021A_EC_RESET_N

P1V2_DDR

P3V3_SYS

P1V2_DDR









PHY ADD: 001

EC1 = 001 ==> PD + R50 + R53
 EC2 = 011 ==> PD + R56 + R57
 EC3 = 111 ==> PU + R188 + R191


RX_CLK - PHYAD2 - 35 ==> R421 (add 10K PD)
 E_LED2 - PHYAD1 - 15 ==> R50 = 0; R52 = X
 E_LED1 - PHYAD0 - 17 ==> R53 = X; R51 = 1

KSZ9031RNX1A
 MAGNETIC INTERFACE CIRCUIT



SINGLE LED MODE

LED2	1: LINK OFF
LED1	BLINK: ACTIVE



Title		
PG47: MAC PHY with EC1		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 47 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

DESIGN NOTES (CLK125 MHz)
 CLK125_EN PIN 33
 0 Disable 125MHz clock
 1 Enable 125MHz clock

DESIGN NOTES (MODE)
 1111 ==> RGMII
 All capabilities (10/100/1000)
 Speed: half/full duplex



LAYOUT NOTE:
 Trace length match

PHY ADD: 011

EC1 = 001 ==> PD + R50 + R53
 EC2 = 011 ==> PD + R56 + R57
 EC3 = 111 ==> PU + R188 + R191

RX_CLK - PHYAD2 - 35 ==> R839 = 0
 E_LED2 - PHYAD1 - 15 ==> R58 = X; R56 = 1
 E_LED1 - PHYAD0 - 17 ==> R55 = X; R57 = 1

KSZ9031RNXIA
 MAGNETIC INTERFACE CIRCUIT



P19,47,49 LS1021A_EC123_MDC
 P19,47,49 LS1021A_EC123_MDIO

P19 LS1021A_EC2_TXD3
 P19 LS1021A_EC2_TXD2
 P19 LS1021A_EC2_TXD1
 P19 LS1021A_EC2_TXD0
 P19 LS1021A_EC2_TX_CLK
 P19 LS1021A_EC2_TX_EN


P19 LS1021A_EC2_RXD3
 P19 LS1021A_EC2_RXD2
 P19 LS1021A_EC2_RXD1
 P19 LS1021A_EC2_RXD0
 P19 LS1021A_EC2_RX_CLK
 P19 LS1021A_EC2_RX_DV

P19 LS1021A_EC2_CLK125
 P20,47,49 LS1021A_EC_RESET_N

P1V2_DDR FB7

P3V3_SYS FB5

P1V2_DDR FB4



SINGLE LED MODE
 LED2 1: LINK OFF
 LED1 BLINK: ACTIVE

Title		
PG48: MAC PHY with EC2		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 48 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

DESIGN NOTES (CLK125 MHz)
 CLK125_EN PIN 33
 0 Disable 125MHz clock
 1 Enable 125MHz clock



DESIGN NOTES (MODE)
 1111 ==> RGMII
 All capabilities (10/100/1000)
 Speed: half/full duplex

PHY ADD: 111






EC1 = 001 ==> PD + R50 + R53
 EC2 = 011 ==> PD + R56 + R57
 EC3 = 111 ==> PU + R188 + R191

RX_CLK - PHYAD2 - 35 ==> R580
 E_LED2 - PHYAD1 - 15 ==> R187 = X; R188 = 1
 E_LED1 - PHYAD0 - 17 ==> R190 = X; R191 = 1




LAYOUT NOTE:
 Trace length match




DESIGN NOTES (During bring-up)
 RESET_N must be pulsed, otherwise the
 125MHz clock will not be active.





SINGLE LED MODE
 LED2 1: LINK OFF
 LED1 BLINK: ACTIVE



All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



DUAL 10GE SFP CAGE




FPGA_BANK64
P27 IOAG11_SFP0_RS0
P27 IOAH11_SFP0_RS1
P27 IOAJ11_SFP0_TXDIS
LS1021A_I2C2_Bus#2
P18,53,54 LS1021A_I2C2_SDA_3V3
P18,53,54 LS1021A_I2C2_SCL_3V3
FPGA_GTH
P35 CHA_10G_TX2_P
P35 CHA_10G_TX2_N

FPGA_BANK64
P27 IOAG12_SFP1_RS0
P27 IOAH12_SFP1_RS1
P27 IOAD11_SFP1_TXDIS
LS1021A_I2C2_Bus#5
P53 LS1021A_I2C2_SDA3_3V3
P53 LS1021A_I2C2_SCL3_3V3
FPGA_GTH
P35 CHB_10G_TX3_P
P35 CHB_10G_TX3_N


All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

Title PG50: 10GE SFP+		
Size Custom	Document Number SCH-000012-00	Rev 04.01
Date: Tuesday, June 19, 2018	Sheet 50	of 55

LS1021A - 100MHz Differential Clocks




Alternative Part 530BC200M000DG




FPGA - 11.3G MGTREFCLK

531BC156M250DG



FPGA - 10GE MGTREFCLK

FPGA - DDR4 MIG CLOCKS





From NXP FAE:
 This possibly caused by the configuration from CW:
 LS1021A (0 0x9b) (0x1000 1)
 In this configuration, we used
 DDR_REFCLK_SEL=2'b00


Title		
PG51: CLOCK OSCILLATORS		
Size	Document Number	Rev
Custon	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 51 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.


LS1021A - Built-in USB3/2



LS1021A - LPUART to USB




FPGA's UART




All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.


Title		
PG52: USB/UART AND USB3		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 52 of 55



MAXIM PMBUS PROGRAMMING CABLE




DESIGN NOTES (PowerTools)
The PowerTool header is 16 pins, but only 4 pins plus GNDS are used. The rest is N.C.
This design uses small 10-pin header via an adapter board.




Title		
PG53: I2C VOLTAGE TRANSLATORS		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 53 of 55

All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.



DESIGN NOTE (ADT7461ARMZ-R7)
 PNP transistor: The collector and base are connected to D- and the emitter to D+.


LAYOUT NOTES (I2C):
 All 0 Ohm resistors on I2C bus should be placed at the slave devices.



P18,50,53,54 LS1021A_I2C2_SCL_3V3
 P18,50,53,54 LS1021A_I2C2_SDA_3V3

I2C ADDR: 0x90/91
 1001_000R/W#

I2C ADDR: 0x92/93
 1001_001R/W#





I2C ADDR = 0x20
 P18,50,53,54 LS1021A_I2C2_SDA_3V3
 P18,50,53,54 LS1021A_I2C2_SCL_3V3

DESIGN NOTES(PCAL6416AHF)
 EP(Pin25) if used, must be connected only as a secondary ground or must be left electrically open.

- P3V3_SYS_PGOOD_OD P5
- P1V0_FPGA_PGOOD_OD P6,7
- P1V8_FPGA_PGOOD_OD P7,8
- P1V2_DDR_PGOOD_OD P8
- P1V0_MGT_PGOOD_OD P9
- P1V2_MGT_PGOOD_OD P10
- P1V8_ARM_PGOOD_OD P11,12
- P1V0_ARM_PGOOD_OD P12

- PG_P1V35_DDR_OD P13
- PDDR4_VTT1_PGOOD_OD P14
- PDDR4_VTT2_PGOOD_OD P14
- PDDR3_VTT_PGOOD_OD P14
- P1V8_MGTVCCAUX_PGOOD_OD P13





Title
PG54: I2C#2: TEMP SENSORS AND PGOODS


All Technical information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.

Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 54 of 55




J22 (J9 on OPAT BOARD)
OPAT BOARD: LVDS/GPIO




J21 (J7 on OPAT BOARD)
OPAT BOARD: RGMII/GPIO




POE BOARD: I2C/Power
J19 (J9 on POE BOARD)



J23 (J8 on OPAT BOARD)
OPAT BOARD: 11.3G
EDGE CONN



J20 (J1 on DISPLAY BOARD)
LED/DISPLAY BOARD



Title		
PG55: INTER-BOARD CONN		
Size	Document Number	Rev
Custom	SCH-000012-00	04.01
Date:	Tuesday, June 19, 2018	Sheet 55 of 55

All Technical Information and design disclosure in this drawing or any accompanying technical data was originated by and is the property of SA Photonics. All patent, proprietary, design, manufacturing, reproduction, use and sales right in any information disclosed herein are reserved by SA Photonics. No right or license to use any such information for any purpose other than necessary for use or maintenance of SA Photonics products is granted by sale of any product described herein, without prior written consent of SA Photonics.