
LOGICAL ABSTRACTION AND RESOURCE MANAGEMENT USING THE MANAGEMENT COMPLEX

NIR EREZ 22.MAR.2016





EXTERNAL USE



Agenda

- Why Management Complex?
- DPAA2 Logical Objects
 - Example: Data Path Network Interface (DPNI)
- DPAA2 Resource Management
- DPAA2 Network-on-Chip
- DPAA2 Boot Sequence



WHY MANAGEMENT COMPLEX?



QorlQ Layerscape



Breakthrough, software-defined approach to advance the world's new virtualized networks New, high-performance architecture built with ease-of-use in mind Groundbreaking, flexible architecture that abstracts hardware complexity and enables customers to focus their resources on innovation at the application level

Optimized for software-defined networking applications


Balanced integration of CPU performance with network I/O and C-programmable datapath acceleration that is right-sized (power/performance/cost) to deliver advanced SoC technology for the SDN era

Extending the industry's broadest portfolio of 64-bit multicore SoCs Built on the ARM[®] Cortex[®]-A57 architecture with integrated L2 switch enabling

interconnect and peripherals to provide a complete system-on-chip solution



LS2085A SoC – 1st DPAA2 System



Datapath Acceleration

- SEC crypto acceleration
- DCE Data Compression Engine
- PME Pattern Matching Engine
- **QDMA** Queue-enabled DMA Engine
- L2 Switching -- via Datapath Acceleration Hardware
- Management Complex Configuration and Control Abstraction

General Purpose Processing

- 8x ARM[®] A57 CPUs, 64b, 2.0GHz
 1MB L2 cache
- HW L1 & L2 Prefetch Engines
- Neon SIMD in all CPUs
- 1MB L3 platform cache w/ECC
- 4MB Coherent Cache
- 2x64b DDR4 up to 2.4GT/s

Express Packet IO

- Supports1x8, 4x4, 4x2, 4x1 PCIe Gen3 controllers
 - SR-IOV support, Root Complex
- 2 x SATA 3.0, 2 x USB 3.0 with PHY

Accelerated Packet Processing

- 20Gbps SEC crypto acceleration
- 10Gbps Pattern Match/RegEx
- 20Gbps Data Compression Engine
- Advanced I/O Processor
 - 20Mpps advanced forwarding

Network I/O

- Wire Rate IO Processor:
 - 8x1/10GbE + 8x1G
 - XAUI/XFI/KR and SGMII
 - MACSec on up to 4x 1/10GbE
 - Layer 2 Switch Assist



4 EXTERNAL USE

MC Makes it Easy

- Presents hardware as logical objects
 - Virtualizes and isolates objects
 - Hides complex sequences
 - Sets up a Network-on-Chip
- **Manages resources**
- Supports recovery scenarios




Legacy Ethernet Controller

... translates between network stack's standard features and HW implementation.


... owns all hardware resources needed to operate the Ethernet device.

All functions are in a single HW block. Configuration is mostly independent of other blocks.





Ethernet Controller with Virtualization Support






7 EXTERNAL USE


DPAA 1.x Ethernet Controller

- The Ethernet driver does not own all hardware resources needed to operate the device.
- QBMan resources may serve also other drivers or instances
- Ethernet Controller functions are achieved by multiple HW blocks, and configuration has several dependencies.






DPAA 1.x Ethernet and Crypto Functions (SMP System)



9 EXTERNAL USE

DPAA 1.x Ethernet Controllers (Partitioned System)



Goal: Easy-to-Use Logical Objects

Lack of Virtualization

- Centralized resource piles
- Sharing needed but complex
- Requires Hypervisor or IPC








Complex Sequences

- Driver dependencies
- Resource cleanup
- Performance tuning



Management Complex (MC) Concept

- The Management Complex provides NXP-owned abstraction and control firmware.
- MC exports **software-defined and standard-oriented interfaces** to GPP and AIOP software, and thus hides configuration complexity from customers.
- MC is a trusted entity and only executes NXP-supplied trusted firmware.
 It is isolated from the rest of the SoC so it cannot be compromised by malicious or buggy software running on the GPPs.



Management Complex Roles

DPAA Boot and Global Initialization

- Global initialization of DPAA hardware blocks (QBMan, WRIOP, AIOP, SEC, etc.)

Configuration and Abstraction of Logical Objects

allocates the right set of resources and configures them as a logical object:

- Network interfaces (basic or high-function interfaces)
- L2 switches and Demux objects (MAC partitioning, VEB/VEPA)
- Link aggregation groups
- Accelerator interfaces (SEC, DCE, PME, QDMA)
- Inter-Partition Communication interfaces (GPP \leftrightarrow AIOP, GPP \leftrightarrow GPP)
- DPAA Objects Discovery and Control per Software Context
- DPAA Resource Management
 - -Allocation, tracking and recovery in fault scenarios
- Support DPAA Hardware Virtualization



DPAA2 LOGICAL OBJECTS



Main Attributes of MC Objects

Object can be created dynamically

-Allocates hardware resources and configures them to initial state

Object can be destroyed dynamically

-Gracefully shuts down and releases all its hardware resources

- Object can be enabled and disabled
- Object can be reset to initial state
- Object belongs to a single software context (at a time)
- Object can be assigned to another software context
- Object may interrupt its software context




DPAA2 Logical Objects

Network Interfaces:

- Data Path Network Interface (DPNI)

- A standard network interface (L2 and up), as expected by standard network stacks/applications.
- Offers a wide range of standard offloads: MAC & VLAN Filtering, QoS, checksums, time-stamping, policing, IPR, IPF, IPSec, RSC, GSO, etc.
- Configurable as a tunnel/fast-path interface (non-L2 packet), suitable for GPP-AIOP interaction.



Physical Interfaces:

- Data Path MAC (DPMAC)
 - Serves for physical MAC and MDIO control




- Connection point

- Configuration interface



- Switching and Aggregation:
 - Data Path Switch (DPSW) Standard implementation of L2 Switch.



Data Path Demux (DPDMUX) – Allows partitioning of a physical interface into multiple (isolated) logical interfaces. May be used for setting up different Ethernet Virtual Bridging (EVB) objects, such as VEB, VEPA, or S-Component.

Configuration interface
Uplink interface – connection point (exactly 1)

Data Path Link Aggregator (DPLAG) – aggregates multiple physical links into a single logical link. (NOT available in LS2085 rev-1)

Bonded interface – connection point (exactly 1)
 Configuration interface
 Slave interfaces – connection points (2 or more)




Supporting Infrastructure Objects:

- Data Path Buffer Pool (DPBP) - An abstraction of BMan buffer pool

DPBP • Configuration interface

 Data Path I/O Portal (DPIO) – Enables enqueue/dequeue via QMan portals and getting ingress notifications




 Data Path Concentrator (DPCON) – Scheduling object for advanced scheduling of ingress packets from multiple interfaces.





Accelerator Interfaces:






Management Objects:


- Data Path Resource Container (DPRC):

- Allows software context to assign DPAA objects and resources.
- Allows software context to create network topology by connecting network objects.
- Functions as virtual bus, so software context may query DPAA objects and associate with OS device drivers.



Inter-Partition Communication:

 Data Path Communication Interface (DPCI) – allows communication between different software contexts through QMan infrastructure, which is not limited to network packet format. Useful for IPC between two GPP software entities, or between GPP and AIOP entities. The communication protocol is user-defined.





DPNI (Data Path Network Interface)

Wire-Speed Frame Parsing

- Parsing results may be visible in frame annotation area

Filtering of Received Frames

- Exact-match filtering based on destination MAC address and/or VLAN IDs
- Unicast promiscuous and Multicast promiscuous modes

QoS Support

- Packet classification up to eight traffic classes, based on user-defined key
- Policing based on classification result (tail-drop or WRED)

Distribution to Receive Queues

- Statistical distribution based on hash-generated key (RSS)
- Explicit flow steering based on user-defined key
- Up to Eight Different Buffer Pools
- Various Scheduling Options for Received Packets



DPNI (Data Path Network Interface)

Traffic Shaping of Transmitted Packets


- Up to eight transmit queues (traffic classes)
- Rate limit

Various Offload Functions:


- L3 and L4 checksum generation and validation
- VLAN add/remove
- IP Reassembly and Fragmentation
- GRO and GSO
- IPSec transport
- Link-ased and Priority-based Flow Control (PFC)
 - Supporting queue congestion and/or buffer pool depletion
- **PTP** (IEEE 1588) time-stamping
- Network Interface Statistics
- Network Interface Enable, Disable, Reset



DPNI Ingress Frame Processing




DPNI Ingress Example





DPNI Egress Frame Processing






Objects Configuration – Easy to Use Commands

WRIOP IFP

WRIOP PPID 63 38 37 32 31 52 51 48 47 24 23 14 7 0 16 15 8 WRIOP Recycle Port CMDID = 0x901TOKEN 0x00 Ρ SRCID _ 56 55 48 47 40 39 CTL_ABRATIC ALLE 7 63 15 8 0 MAC ADDR3 MAX_SENDERS MAC ADDR0 MAC ADDR1 MAX_TCS MAC ADDR2 0x08 **CTLU Parser Profile** 63 0 OPTIONS (details in the table below) 0x10 CTLU QoS Mapping 15 56 55 48 47 40 39 32 8 7 ٥ C EN TRIES DIES _FILTERS MAX MULTICAS MAX UNICAST MAX_QOS_KEY 0x18 START HDR MAX DIST KEY SIZE SIZE T FILTERS FILTERS 63 16 15 0 32 <u>ETLU TCAM</u> MAX DIST TC7 MAX DIST TC6 MAX DIST TC5 MAX DIST TC4 MAX DIST TC3 MAX DIST TC2 MAX DIST TC1 MAX DIST TC0 0x20 **CTLU Kev Profiles** 16 15 63 48 47 32 0 MIN_FRAG_SIZE_IPV4 MIN_FRAG_SIZE_IPV6 0x28 MAX REASS FRM SIZE 63 32 31 16 15 0 0x30 M KAX_OPEN_FRAMES_IPV6 MAX OPEN FRAMES IPV4 _ 63 0 QMan DCP 0x38 **QDID** QPR **FQIDs Congestion Groups** 26 EXTERNAL USE **WQ Channels**

Objects Configuration – Easy to Use API



Example: Ethernet Driver Sequence

/* (1) DPIO creation */

dpio_cfg.channel_mode = DPIO_LOCAL_CHANNEL; dpio_cfg.num_priorities = 4; dpio_create(drv->mc_io, &dpio_cfg, &token); dpio_enable(drv->mc_io, token);

/* (3) DPNI creation */

dpni_cfg.mac_addr = { ... }; dpni_cfg.adv.max_tcs = 4; dpni_cfg.adv.max_unicast_filters = 32; (+ other standard features / offload features) dpni create(drv->mc io, &dpni cfg, &token);

/* (2) DPBP creation */

dpbp_create(drv->mc_io, &dpbp_cfg, &token); dpbp_enable(drv->mc_io, token); /* set buffer pools */ pools_cfg.num_dpbp = 1; dpbp_get_attributes(drv->mc_io, token &dpbp_attpppls_cfg.pools[0].dpbp_id = dpbp_attr.id; /* use dpbp_attr.bpid to fill buffers pool*/ pools_cfg.pools[0].buffer_size = 512;


dpni_set_pools(drv->mc_io, token, &pools_cfg);

dpni_enable(drv->dpni);

/* runtime control operations */

dpni_add_vlan_id(drv->mc_io, token, 0x0200);









DPAA2 RESOURCE MANAGEMENT



Problem: DPAA Hardware is Hard to Use




MC Presents: Logical Objects Abstraction




32 EXTERNAL USE

MC Presents: Data Path Resource Containers (DPRC)






Resource Management: Creating MC Objects




Resource Management: Assign Objects & Resources





35 EXTERNAL USE

Resource Management: Resource Cleanup





CREATE YOUR NETWORK-ON-CHIP


As easy as












Connecting Network Objects

Connections can be declared in the DPL file:

```
connections {
      connection@1{
             endpoint1 = "dpsw@0/if@0";
             endpoint2 = "dpmac@0";
      };
      connection@2{
             endpoint1 = "dpsw@0/if@5";
             endpoint2 = "dpni@1";
            max_rate = 1000;
      };
      connection@3{
             endpoint1 = "dpsw@0/if@4";
             endpoint2 = "dpni@2";
            max_rate = 1000;
      };
};
```


Network Topology View





... or created dynamically via DPRC API:


```
1) dprc_connect(dprc, <dpsw-0/0>, <dpmac-0>, NULL)
2) dprc_connect(dprc, <dpni-1>, <dpsw-0/5>, <rate_cfg>)
3) dprc_connect(dprc, <dpni-2>, <dpsw-0/4>, <rate_cfg>)
```















DPAA2 BOOT SEQUENCE




DPAA2 Boot Sequence



48

AIOP Boot





MC Makes it Easy

- Presents hardware as logical objects
 - Virtualizes and isolates objects
 - Hides complex sequences
 - Sets up a Network-on-Chip
- **Manages resources**
- Supports recovery scenarios





SECURE CONNECTIONS FOR A SMARTER WORLD