
TA700/800 Series PCI-X, PCI, CPCI, PMC BUS Analyzer-Exerciser User's Manual





	TA700/800 Series Com TA700		TΔ7	-		00PDC	TA800/850(1)	
	PCI-X PCI CPCI-X CPCI		PCI-X PMC		PCI-X	PCI		
Vorting Mode Configurations	гсі-л	rti	CFCI-A	CFCI	гсі-л	FINIC	гсі-л	FUI
Vorking Mode Configurations	100	70	100	-			100.00	
State Analyzer maximum speed MHz	100	70	100	70	66.66	66.66	133.33	70
Exerciser maximum speed MHz	66.66	66.66	66.66	66.66	66.66	66.66	133.33	70
Timing Analyzer	Y	Y	Y	Y	Ν	N	NS*	NS*
Asynchronous Timing Analysis	Y	Y	Y	Y	Ν	Ν	NS*	NS*
Synchronous Timing Analysis	TBI*	Y	TBI*	Y	Ν	Ν	NS*	NS*
Easy Mode	Y	Y	Y	Y	Y	Y	Y	Y
Advanced Mode	Y	Y	Y	Y	Y	Y	Y	Y
dditional Features								
Number of Sequencer States	32	32	32	32	32	32	16	16
Performance Analysis	Y	Y	Y	Y	Y	Y	Y	Y
Counters	8	8	8	8	8	8	8	8
Counter Size [Bits]	32	32	32	32	32	32	32	32
Pre-defined Projects	Y	Y	Y	<u> </u>	Y	Y	Y Y	<u> </u>
Simultaneous with Exerciser	Y	Y	Y	Y	Y	Y	Y	Y
	I	1	1	1	I	1	1	1
Statistical Analysis								
Min/Max/Avg								
Latencies								
Retry	TBI*	Y	TBI*	Y	TBI*	Y	TBI*	Y
Data Transfers	TDI	1	TDI	1	TDI	1	TDI	1
Command Utilization								
Bus Utilization								
Target Terminations [Various]								
User Defined Events	Y	Y	Y	Y	Y	Y	Y	Y
Display - Graphical on Screen	Y	Y	Y	Y	Y	Y	Y	Y
Save result in File for subsequent review	Y	Y	Y	Y	Y	Y	Y	Y
Special Capabilities								
Protocol Errors	Y	Y	Y	Y	Y	Y	Y	Y
Mnemonics	Y	Y	Y	Y	Y	Y	Y	Y
Compliance Testing	N/A	Y	N/A	Y	N/A	Y	N/A	Y
nterconnect to Host System								
Parallel Port	Y	Y	Y	Y	Y	Y	Y	Y
USB Port	Y Rev. D+	Y Rev. D+	Y	Y	Y Rev. C+	Y Rev. C+	Y	Y
imulation Mode - Data Analysis Without Hardware	Y	Y	Y	Y	Y	Y	Y	Y
asy Mode								
Pre-defined Capture and Trigger Projects	24	23	24	23	24	23	24	23
1	~ .		- •				- •	

TBI* To be implemented

NS* Not Supported

	111,00,000	501105 001	nparison C	0					
	TA	700	TA7	700C	TA700PDC		TA800	TA800/850(1)	
	PCI-X	PCI	CPCI-X	CPCI	PCI-X	PMC	PCI-X	PCI	
Memory Size									
Standard	128K	128K	128K	128K	128K	128K	128K	128k	
Optional	4M	4M	4M	4M	None	None	NS*	NS*	
Timing									
Minimum Clock Rate [MHz]	25	25	25	25	>1KHz	>1KHz	>1KHz	>1KHz	
Maximum Clock Rate [MHz]	100	70	100	70	66.66	66.66	133.33	66.66	
Asynchronous Timing Clock MHz	664	664	664	664	None	None	NS*	NS*	
Advanced Mode									
User Defined Projects	Y	Y	Y	Y	Y	Y	Y	Y	
Definable Event Patterns	8	8	8	8	8	8	8	8	
Protocol Errors	58	51	58	51	58	51	58	51	
Miscellaneous									
PCI Signals sampled (Not JTAG)	ALL	ALL	ALL	ALL	ALL	ALL	ALL	ALL	
External Input Signals	16	16	16	16	16	16	TBI*	TBI*	
Status LEDs	5	5	4	4	2	2	5	5	

TA700/800 Series Comparison Cont.

TBI* To be Implemented

NS* Not Supported

(1) The TA850 is a functional equivalent of the TA800 built as a low profile PCI card operating on +3V only and with the parallel port interface replaced by a 10/100 ethernet connection.

Table of Contents

INTRODUCTION	1
WHAT'S IN THIS MANUAL	1
Overview	
OPTIONAL AUXILIARY PCI CONNECTOR	
TA700 ANALYZER CARD	
STATUS LED FUNCTION DESCRIPTION (TA700)	
RECEIVING AND INSPECTING YOUR ANALYZER	4
UNPACKING YOUR ANALYZER	4
HOST SYSTEM REQUIREMENTS	4
INSTALLING YOUR ANALYZER	5
SOFTWARE INSTALLATION	
MANUAL USB DRIVER INSTALLATION	6
MANUALLY UPDATING THE TA700/800 USB DRIVER	
CONNECTING TO A NETWORK	
CONNECTING VIA HUB, SWITCH OR SIMILAR DEVICE	
TA700/800 OVERVIEW	10
TA700/800 Working Mode Configurations	10
STATE ANALYZER ONLY (PCI - PCI-X)	10
STATE & TIMING ANALYZER (PCI)	11
STATE ANALYZER & EXERCISER (PCI - PCI-X)	
ASYNCHRONOUS TIMING ANALYZER (PCI)	
Additional Features	
Performance Analysis	
STATISTICAL ANALYSIS	
SPECIAL CAPABILITIES	
LAUNCHING YOUR TA700/800	13
OPERATING IN SIMULATION MODE	15
LPT PORT SETTING	15
CONFIGURATION MENU	16

ENABLING VOLTAGE CHECK	17
Host Bus	18
ANALYZER WINDOW COLORS	20
GLOBAL SOFTWARE SETTINGS	21
AUTHORIZATION	22
System Feature Status	23
CONFIGURATION SPACE INFORMATION	24
PROTOCOL ERRORS	25
External Signal Names	25
External Trigger Settings	25
EASY MODE	26
INSTANT DATA CAPTURE & TRIGGER	26
SELECTIVE DATA CAPTURE (COMPLETE BUS)	30
SELECTIVE DATA CAPTURE (CURRENT SLOT ONLY)	31
DATA CAPTURE & TRIGGER EXAMPLES	32
DATA CAPTURE OPTIONS	33
Performance Analysis	34
TRACE STATISTICS	36
OBTAINING TRACE STATISTICS	36
TRACE ANALYSIS OPTIONS	39
EXERCISE AND CAPTURE	40
DEFINING AN EXERCISER PROGRAM	41
SETTING EXERCISER OPTIONS	42
CREATING A DATA BLOCK FILE	44
Archiving a Project	47
RESTORING A PROJECT	48
E-MAIL ARCHIVED PROJECT	48
Exerciser Utilities	50
DUMP MEMORY	50
Read/Modify Write	51
WRITE/READ VERIFY	52
Address Test	53

SCAN CONFIGURATION REGISTERS	55
GENERATE TRAFFIC AND MEASURE PERFORMANCE	57
GENERATE TRAFFIC AND MEASURE STATISTICS	58
TIMING ANALYSIS - SYNCHRONOUS	59
TIMING VIOLATION CAPTURE	60
SEARCH FOR SETUP & HOLD LIMITS	61
TIMING ANALYSIS - ASYNCHRONOUS	62
Advanced Mode	65
CUSTOM CAPTURE DATA PROJECT	66
Defining Event Patterns	67
CREATING AN EVENT PATTERN	68
PCI-X ATTRIBUTES	73
PROGRAMMING THE SEQUENCER	75
PROGRAMMING THE SEQUENCER AS TEXT	77
PROGRAMMING THE SEQUENCER WITH MENU FORM	79
DEFINING A BOOLEAN EXPRESSION	
Set Trigger	81
EXERCISE AND CAPTURE DATA PROJECT	82
PROGRAMMING THE EXERCISER	83
Set Interrupts	89
SETTING EXERCISER OPTIONS	90
EASY MODE TRIGGER AND CAPTURE	92
TIMING ANALYSIS - SYNCHRONOUS	95
SEARCH FOR SETUP & HOLD LIMITS	97
TIMING ANALYSIS - ASYNCHRONOUS	98
TA700/TA800 AS TARGET	99
TA700/TA800 Enumeration	99
SETTING TARGET OPERATION	99
DEFINING TARGET RESPONSES IN EXERCISER PROGRAM	99
ENABLE LOCAL MEMORY	100
DUMP MEMORY	102
PERFORMANCE ANALYSIS	103

REAL-TIME ANALYSIS	103
PERFORMING A PRE-DEFINED ANALYSIS	104
CREATING A NEW ANALYSIS PROJECT	105
Setting Analysis Options: Defining Event Patterns	
WRITING AND EDITING ANALYSIS EQUATIONS PROGRAMMING THE EXERCISER	
SAVED PERFORMANCE ANALYSIS REVIEW	109
TRACE STATISTICS	
CREATING A NEW TRACE PROJECT	111
Setting Trace Options Defining Event Patterns	
PROGRAMMING THE EXERCISER	112
DEFINING EQUATIONS	112
RUNNING THE TRACE PROJECT	112
EXAMPLE FILES	113
PROGRAM DEVICE	115
COMPLIANCE DEVICE TEST	116
COMPLIANCE DEVICE TEST	117
EXECUTING A COMPLIANCE DEVICE TEST	117 118
EXECUTING A COMPLIANCE DEVICE TEST SETTING THE COMPLIANCE TEST OPTIONS	117 118 119
EXECUTING A COMPLIANCE DEVICE TEST Setting the Compliance Test Options Running Compliance at an Offset	117 118 119 120
EXECUTING A COMPLIANCE DEVICE TEST SETTING THE COMPLIANCE TEST OPTIONS Running Compliance at an Offset Executing a Saved Configuration	117 118 119 120 120
EXECUTING A COMPLIANCE DEVICE TEST SETTING THE COMPLIANCE TEST OPTIONS Running Compliance at an Offset Executing a Saved Configuration Example Test	117 118 120 120 124
EXECUTING A COMPLIANCE DEVICE TEST	117 118 120 120 124 129
EXECUTING A COMPLIANCE DEVICE TEST	117 118 120 120 124 129 131
EXECUTING A COMPLIANCE DEVICE TEST	117 118 119 120 120 120 124 124 129 131 132
EXECUTING A COMPLIANCE DEVICE TEST	117 118 119 120 120 120 124 124 124 129 131 132 138
EXECUTING A COMPLIANCE DEVICE TEST	117 118 120 120 124 129 131 132 138 138
EXECUTING A COMPLIANCE DEVICE TEST	117 118 120 120 124 129 131 132 138 138 138
EXECUTING A COMPLIANCE DEVICE TEST	117 118 119 120 120 120 124 124 129 131 132 138 138 138 139 139

Search	141
CONVERTING CAPTURED DATA	145
Convert To Text	145
CONVERT TO EXCEL TM	147
CAPTURE A SCREEN	148
TOOLS TO ANALYZE CAPTURED DATA	150
COMPARE	150
FILTERING CAPTURED DATA	152
SPECIAL SETUPS	155
PROTOCOL ERRORS	155
PCI-X PROTOCOL ERRORS	159
NUMBER OF ERRORS	162
PROTOCOL ERROR TYPE	162
MNEMONICS	164
DISPLAYING PATTERNS MATCHING MNEMONICS	165
External Signals	166
External Input Signals External Output Trigger Macros	170
Assigning a Macro to a Function Key:	
SYSTEM ADMINISTRATION	
MULTIPLE USERS	
TROUBLESHOOTING	
KNOWN ISSUES	
TA700/800 SPECIFICATIONS	
ANALYZER	
TIMING MEASUREMENT	
SYNCHRONOUS	
Asynchronous TIME TAG	
PERFORMANCE ANALYSIS	
REAL-TIME, CONTINUOUS	
STATISTICAL (MEMORY CAPTURE)	
STATISTICAL (MEMORI CALIFORE)	101

UTILITIES	183
MNEMONICS	
EXERCISER	
DATA BLOCK GENERATION	
MASTER MODE	
MASTER MODE TARGET MODE	
Local Memory	
VOLTAGE CHECK	
VOLTAGE REQUIREMENT	
APPENDIX A	187
TA700 COMAPI LIBRARY	187
NEW METHODS	188
IRUNPROJECTSERVER INTERFACE	188 188 188 188 188
IUTILITYSERVER INTERFACE IRunProjectServer Interface TA-700 Modes Supported	189
SUPPORT OF MULTITHREADING	189
LIBRARY EXPORTED INTERFACES	191
IRUNPROJECTSERVER	191
SETTRIGGEROPTION (NOUTTRIGPOLARITY)	191
RUNTA700PROJECT (BSTR PROJECTNAME)	
SETFPGAFILESPATH (BSTROUTPUTFILENAME)	
SETPROTOCOLERRORMASK (NPROTOCOLERRORMASK)	192
SETVOLTAGEMASKS (NVOLTAGEMASKS)	
SETINTERFACEMODE (NINTERFACEMODE)	192
SETPORTNUMBER (NPORTNUMBER)	
ENABLECOMPILEROFEXERCISER (BENABLEDCOMPILER)	
SETFORCESTOPTIMERVALUE (NTIMERVALUE)	
GETTERMINATIONTYPE (NTERMINATIONTYPE)	
SETDEVICEID(NDEVICETYPE,LBOARDSERIALID)	
FORMATRESULTMESSAGE(NMESSAGEID, PBSTRMESSAGE)	194

SAVEASTEXT(BSTRSAMPLEFILENAME)	
DUMPLOCALMEMORY(BSTRPROJECTNAME)	194
ICHANGEPROJECTSERVER	
OPEN (LPSZPROJECTNAME)	195
CLOSE ()	
SETSAMPLENO (NSAMPLENO)	196
GetSampleNo (pnSampleNo)	
SETWORKINGMODE (NWORKINGMODE)	
GETWORKINGMODE (PNWORKINGMODE)	197
SETOUTPUTFILENAME (BSTROUTPUTFILENAME)	197
GETOUTPUTFILENAME (PBSTROUTPUTFILENAME)	197
SETTARGETDISCONNECTOPTION (BTARGETDISCONNECT)	197
GETTARGETDISCONNECTOPTION (PBTARGETDISCONNECT)	198
SetCompleteTransactionOption (BCompleteTransaction)	198
GetCompleteTransactionOption (pbCompleteTransaction)	198
SETASSERTFRAMEOPTION(PBASSERTFRAME)	198
GETASSERTFRAMEOPTION(PBASSERTFRAME)	198
SETMASTERABORTOPTION (BMASTERABORT)	
GETMASTERABORTOPTION (PBMASTERABORT)	199
SETEVENTFIELD(NEVENTNO, NFIELDINDEX, LPSZNEWVALUE)	199
GETEVENTFIELD (NEVENTNO, NFIELDINDEX, STRVALUE)	
SetPreTrigger (NpreTrigger)	
GetPreTrigger (npreTrigger)	199
SETSEQFILEDINT (NSTATENO, NFIELDINDEX, NNEWVALUE)	199
GETSEQFILEDINT(NSTATENO, NFIELDINDEX, NVALUE)	200
SETSEQFILEDSTR (NSTATENO, NFIELDINDEX, STREXPRESSION)	200
GETSEQFILEDSTR (NSTATENO, NFIELDINDEX, STREXPRESSION)	200
SETELSESTATEMENTINT (NSTATENO, NELSENO, NFIELDINDEX, NNEWVALU	E)200
GETELSESTATEMENTINT (NSTATENO, NELSENO, NFIELDINDEX, NVALUE) -	200
${\tt SetElseStatementStr} ({\tt nStateNo, nElseNo, nFieldIndex, strExpression}) \\$	N)201
GETELSESTATEMENTSTR(NSTATENO, NELSENO, NFIELDINDEX, STREXPRESS	,
SetTimingEnableValue(nTimingEnableValue)	201
GETTIMINGENABLEVALUE(PNTIMINGENABLEVALUE)	201
SetTimingTClockValue(nTimingTClkValue)	201
GETTIMINGTCLOCKVALUE(PNTIMINGTCLKVALUE)	201

SETTIMINGMASKS(PTRTIMINGMASKS)	202
GetTimingMasks(ptrTimingMasks)	202
SetTimingMaskAll(BMaskValue)	202
SETTIMINGMASKSADDRESS(BADD32, BMASKVALUE)	202
GetTimingMasksAddress(ptrAddressMask)	203
SetTimingMasksControl(BMaskValue)	203
GetTimingMasksControl(ptrControlMask)	203
IUTILITYSERVER	203
AUTODETECTSYSTEMFREQUENCY (NSYSTEMFREQUENCY)	203
SETINTERFACEMODE (NINTERFACEMODE)	203
SETPORTNUMBER (NPORTNUMBER)	204
SETFPGAFILESPATH (BSTROUTPUTFILENAME)	204
EXAMPLES	205
IRUNPROJECTSERVERS INTERFACE EXAMPLES	205
ICHANGEPROJECTSERVER INTERFACE EXAMPLES	206
Event Field	207
Sequencer Fields	
ELSE FIELDS	211
IUTILITYSERVER INTERFACE EXAMPLES	212
DATA FILE STRUCTURE	213
APPENDIX B	225
TA700 PCI CARD	225
STATUS LED FUNCTION DESCRIPTION	225
JUMPER CONFIGURATION	226
ALTERNATE JUMPER CONFIGURATION	229
TA700 Power Draw	
TA700 Extended Memory Card	232
APPENDIX C	233
TA700C COMPACTPCI CARD	233
STATUS LED FUNCTION DESCRIPTION	
JUMPER CONFIGURATION	
TA700C Extended Memory	
APPENDIX D	

TA700PDC PMC MODULE ANALYZER EXERCISER	239
STATUS LED FUNCTION DESCRIPTION	240
JUMPER CONFIGURATION	240
APPENDIX E	243
TA800 PCI CARD	243
STATUS LED FUNCTION DESCRIPTION	243
JUMPER CONFIGURATION	244
APPENDIX F	247
TA850 PCI CARD	247
STATUS LED FUNCTION DESCRIPTION	247
JUMPER CONFIGURATION	248
INDEX	250

Introduction

What's In This Manual

This manual describes the installation and operation of your Catalyst PCI/PCI-X Bus Analyzer / Exerciser. Examples of some typical applications are included.

The terms TA700 and PCI analyzer thereafter are used for referring to PCI/PCI-X, CompactPCI and PDC analyzers(See Appendix, B, C and/or D) and in cases where applicable TA800. The designation TA800 is a reference to TA800/TA850 unless otherwise stated. (For the TA800 see "APPENDIX E" on page 243 and for the TA850 see "APPENDIX F" on page 247).

Product	Timing Analyzer	Extended Memory
TA850/TA800	No	No
TA700	Yes	Yes
TA700C	Yes	Yes
TA700PDC	No	No

Timing and External Memory Availability

Overview

Your TA700/800 PCI Bus Analyzer is a powerful and versatile analysis tool that will permit you to debug and characterize PCI designs operating on any PCI system architecture. To perform analysis you simply install the analyzer card in a PCI slot in the target machine and connect it either, to the host system Bi-directional parallel port or to the USB port using the appropriate cable provided with your analyzer. A typical setup may include a Host and a Target systems interconnected via the parallel/USB port with the analyzer card installed in the Target Machine and a Windows based host running the analysis software.

If your target machine operates under Windows it may also act as the host. In this case, the analyzer card and the analysis software reside in the same machine and require you to connect the analyzer card to the Host high-speed parallel port or USB port or ethernet using the appropriate cable provided. See Figure 1 and Note 1.



Caution: Operating the analyzer in this mode, however, may impact Performance Analysis measurement accuracy since the analyzer software runs in the same system space as the application software. For a precise Performance Analysis it is recommended that you use a separate Host system.

Note 1.: Use only the parallel port or the USB port or ethernet to connect to the TA700/800, do not connect more than one port at the same time.




Figure 1 Target and Host Operating in the Same Machine

Optional Auxiliary PCI connector

The PCI Bus Analyzer Card incorporates a PCI connector on top which extends the system PCI bus and allows other PCI cards to be plugged into the analyzer for development or production testing. This feature allows the analyzer to monitor the same point-to-point signals such as REQ# & GNT# on the card under test without requiring any external connections. In this mode, both the analyzer and the card under test require only one PCI slot. Special design methodology has been incorporated to minimize any reflections, delay or cross-talk.

The top connector is intended for monitoring use as an analyzer only and could interfere with the exerciser. The TA700 has an On-board arbiter that allows the TA700 to be a master regardless of the board type installed in the top connector. It is recommended that there not be 2 masters in the same slot.

Note: This feature only exists on the TA700 and TA700PDC PCI analyzer and not on the TA700C, TA800 or TA850 versions.

Figure 2 illustrates such a test setup. An On-Off switch on the analyzer card enables and disables the power and signal connections between the system and the card under test allowing rapid cycling of the test cards without shutting off the system power.

Caution: The TA700 will not work with the top connector when operated at 100 MHz bus speed. It is not recommended to operate the TA700 with the extender at frequencies above 66 MHz, the extender switch must be in the Off position.




Figure 2 Testing a PCI Bus Card

TA700 Analyzer Card




Figure 3 TA700 PCI Analyzer Card

Status LED Function Description (TA700)

For the TA700C analyzer/exerciser LED status information see APPENDIX C. For the TA700PDC LED status information see APPENDIX D, for the TA800 LED status information see Appendix E and for the TA850 LED status information see APPENDIX F.

SYS	When green the system and DUT voltages are within 5% of their value. If any of $+5V$, $+3.3V$, $+12V$ drop more than 5% the SYS LED turns red. SYS LED also comes up red as a test on power on and then if the voltages are okay it turns green once the software is executed. To enable voltages for sensing see page 15.
DUT	Indicates that the voltage to the DUT is on. In this case the user may not remove or insert any card in to the top connector of the TA700
D3, D11	When illuminated, the TA700 has been configured.
TRIG	Indicates that the analyzer has met the trigger condition and is awaiting for the defined post-trigger data to be captured.
SWITCH Function	In the ON position the TA700 is transparent and connects power and PCI bus signals to the Test Connector. In the Off position the TA700 isolates the power and signals to the PCI bus connector and designates the TA700 to act as a PCI Agent if jumper S2 is not installed. For jumper location see APPENDIX B .

Receiving and Inspecting Your Analyzer

Your analyzer includes the following components:

- Analyzer card identified in the packing list
- Software on CD-ROM
- 10' DB-25 to SCSI II 26 pin cable
- User's Manual
- Cable for external signals
- 1 2M USB cable
- 3M Ethernet cable (TA850 only)
- 2 brackets for low profile or regular installation (TA850 only)

Unpacking Your Analyzer

Inspect the received shipping container for any visible damage. In the event of visible damage, retain all shipping materials until all of the contents per the packing list have been checked for completeness and absence of damage. Unpack the shipping container and account for each item on the packing list. Visually inspect each item for damage. In the event of damage notify the shipper and Catalyst Enterprises.

Host System Requirements

The following are requirements for the host system for proper operation of your TA700/800:

- PC operating under Windows 2000 or XP
- Internet connection
- E-mail client such as Outlook or Outlook Express
- Bi Directional, ECP, EPP Parallel Port, USB 1.X or 2.0 interface or 10/100 ethernet connection.
- 100 MB free hard disk space on partition with TA700/800 software
- 10 MB free hard disk space on partition with Windows
- 800 x 600 or better resolution Monitor with 16 bit or better video card.
- CD drive

Installing Your Analyzer

Hardware Installation

- 1. Make sure that the Target Machine is powered down.
- 2. Remove the case from your machine in accordance with the instructions supplied for it.
- 3. Install the Analyzer card in any available PCI slot and secure the mounting bracket to the chassis with the mounting screw.



- **Warning:** Make sure to take precautions to avoid static electricity discharge damage to the Analyzer Card by using a grounding strap or touching a grounded metal surface just prior to handling the analyzer card. Avoid touching any components and handle card by the edges only.
- 4. Interconnect the Host system's bi-directional parallel port, USB port or ethernet using the cables provided.

Host and Target Same	The Analyzer may be used in a configuration such that the Host and
	Target are the same machine.

Bi-Directional Port The Analyzer requires that The Host parallel port support Bi-directional data transfers. See LPT Port Setting for verifying that your parallel port supports and/or is set to a Bi-directional mode. If the parallel port on your Host system does not support Bi-directional data transfers you must then install a parallel port card that supports bi-directional data transfers.

```
Port Configuration Make sure that the installed parallel port card address does not conflict with an existing parallel port such as one for a printer.
```

Software Installation

On systems operating under Windows 2000 or XP:

- 1. Insert the CD-ROM.
- 2. The installation will automatically start the setup unless the auto Run is turned off, in that case select the CD-ROM from "My Computer" and click on setup.
- 3. After the warning for closing all other programs and before starting the installation, the Install Component selection window will open as shown in Figure 4.




Figure 4 Install Component Selection

- 4. Select the desired components for installation.
- 5. Click Next to complete the installation.

System Restart After installing the TA700/800 software you must restart your computer before you can use your analyzer software.

USB Driver During installation of the TA700_TA800 software automatically installs the USB driver, which will require the system to be rebooted. When the TA700/TA800 is attached to the system using the USB port, the system will search for the correct driver for the TA700/TA800. This step may require some user interaction, the user should only need to press next, and the system should find the correct driver. If this step does not work, please refer to the next section for details on how to manually install the USB Driver.

PCI Driver If at the end of installation the operating System requests a PCI driver, then you must manually point to the PCI driver folder.

Manual USB Driver Installation

To control the TA700/800 via the USB bus perform the following:

- 1. Power Up the TA700/800
- 2. Connect the USB cable between the TA700/800 USB Port interface and the Host Computer USB port.
- 3. After Windows detects the new device, select the "Search For Best Driver for Your Device" option button.
- 4. Click Next.
- 5. Choose the "Specific location" option button and deselect all other option buttons.
 - Click Next

- Using Browse go to: "c:\Program Files\Catalyst\TA700_800\Predefined\USB Driver" (Operating under Windows 2000 or Windows XP you need to enter the 'Win2k' directory.)
- 6. Click Next and then Finish to complete the TA700/800 USB port driver installation.

Manually Updating the TA700/800 USB Driver

- 1. Install the new TA700/800 software as described in the software installation section.
- 2. Click Start: Settings: Control Panel: System and click the Device Manager tab.
- 3. Find the Catalyst Test Tools entry.
- 4. Select and right click the Catalyst TA700/800 board.
- **Note:** If the TA700/800 board is not present, please connect the TA700/800 to the host computer using the USB cable.
 - 5. Select Properties and click the drivers tab.
 - 6. Click "Update Driver"
 - 7. Choose the "Specific location" option button and deselect all other option buttons.
 - Using Browse go to: "c:\Program Files\Catalyst\TA700_800\Predefined\USB Driver" (Operating under Windows 2000 or Windows XP you need to enter the 'Win2k' directory.)
 - Click OK.
 - 8. Click Next and then Finish to complete the USB driver update.

Connecting via Ethernet

You may use the ethernet connection using any one of the following 3 supported configurations:

- 1. The TA700/800 connected to a network via a hub, switch, or similar device.
- 2. The TA700/800 connected to the host computer (machine running the application software), via a hub, switch or similar device.
- 3. The TA700/800 connected directly to the host computer using a crossover cable.

Connecting to a Network

When connected to a network the TA700/800 must communicate with the DHCP server to establish a connection. The DHCP server will continually send the next available IP address to the TA700/800 until the TA700/800 software is started.

When the user starts the software, the user may be prompted if they wish the software to automatically use the offered IP address or if they wish to assign a specific IP address (the assigned IP address needs to be on the same network segment as the host computer). The menu also allows the user to save the selected option (automatic or specific address). If the assigned IP address is not available, the OS will notify the user of an IP address conflict.

nternet Protocol (TCP/IP) Propert You can get IP settings assigned auto this capability. Otherwise, you need to the appropriate IP settings.	matically if your network supports
 Obtain an IP address automatic Use the following IP address 	aly
Use as default at next application	on run
ОК	Cancel

After the user clicks 'OK' the software will search for all TA700/800 units connected to the network, and will display a list of available TA700/800 units. After the user selects the desired TA700/800 unit, the software will assign the IP address to the selected unit, completing the connection and will launch the software.

lect Device				
evice List				
Device ID	In Used	Connection Type	Board Type	
✓ 000E85000005	No	Ethernet	TA 850	
	ТК	C:	ncel	

Connecting via Hub, Switch or Similar device

When connected to the host machine via a hub, switch or other similar device or directly using a crossover cable the Catalyst board must communicate with the host computer to establish a connection. The host computer will continually broadcast the next available IP address to the Catalyst Board until the Catalyst software is started.

When the software starts, the user may be prompted if they wish the software to automatically use the offered IP address or if they wish to assign a specific IP address (the assigned IP address needs to be on the same network segment as the host computer). The menu also allows the user to save the selected option (automatic or specific address). If the assigned IP address is not available, the OS will notify the user of an IP address conflict.

After the user clicks 'OK' the software will search for all Catalyst boards connected to the network, and will display a list of available Catalyst boards, after the user selects the desired Catalyst board, the software will assign the IP address to the selected board, completing the connection and will launch the software.

TA700/800 Overview

The TA700/800 PCI Bus Analyzer/Exerciser offers analysis/exerciser capability for either PCI or PCI-X applications with the following capabilities:

- A convenient, easy to use **Easy Mode** that allows you to perform 95% of your PCI bus data capture & trigger without any programming.
- An **Advanced Mode** offers you a powerful programming capability for complex triggering.
- An **Exerciser** that generates bus transactions to exercise the bus as a master or target while allowing you to monitor and capture the resulting performance. An on board target memory allows testing read/write operation of master agents.
- A Timing Analyzer capability is also included that allows the user to capture bus timing violations. Not available for TA700P (PMC). Not in current version for TA800.

Additionally, the TA700/800 includes **Performance Analysis** for real-time and statistical measurement as well as comprehensive Device Compliance Test capability.

TA700/800 Working Mode Configurations

The TA700/800 may be operated in one of 6 working mode configurations, each offering a convenient Easy Mode which requires no programming:

The working mode configuration is selectable on the Main Menu Bar.

Latalyst Enterprises, Inc. TA700_TA800 Sof	tware	
File Edit View Configuration Tools Macro Wi	ndow Help	
🛛 🗃 🛃 🖬 🚑 🐰 🖿 💼		<u>\$</u>
	PCI State Analyzer	Easy Mode Switch to Advanced
	PCI Timing Analyzer	
	PCI Analyzer/Exerciser	
	PCI Async Timing Analyzer	
	PCI-X State Analyzer	
	PCI-X Analyzer/Exerciser	

State Analyzer Only (PCI - PCI-X)

The TA700/800 Capture and Trigger mode allows hardware or software oriented PCI/ PCI-X bus debug without any programming or setup in the convenient to use **Easy Mode**. A comprehensive selection of Pre-defined setups allows a variety of data capture on several available trigger conditions for PCI and PCI-X applications.

The **Advanced Mode** provides for comprehensive user definition of complex data capture and triggering projects. Users may define up to eight events covering all PCI/ PCI-X signals and employ them in a 32 level Sequencer program for a custom data capture and triggering project. Sequencer state changes in a program may be defined in terms of events, Boolean expressions of events and Protocol Errors.

State & Timing Analyzer (PCI)

This mode of operation is not supported by the TA700PDC, TA800 or PCI-X.

To perform timing analysis for possible violation and to characterize Setup & Hold limits on all or selected signals.

State Analyzer & Exerciser (PCI - PCI-X)

To perform Device compliance testing, characterize a PCI device by emulating various bus cycles & terminations, injecting errors and generating traffics to measure the PCI bus response. The exerciser may be used as a bus master to test and debug new designs.

In **Easy Mode** the Capture and Trigger operates identically to that as in the State Analyzer Only, except that the bus signals are generated by an exerciser program that you define.

The **Advanced Mode** offers the same capabilities for analysis as the State Analyzer Only except that as in the Easy Mode the bus signals are generated by a user defined exerciser program.

Asynchronous Timing Analyzer (PCI)

This mode of operation is not supported by the TA700PDC, TA800 or PCI-X.

This option is used to perform high resolution sampling of the PCI bus signals using a 664 MHz asynchronous clock.

Additional Features

Performance Analysis

The TA700/800 provides continuous Real-Time performance analysis that operates with Pre-defined or User-defined analysis files. On-board dual ported FIFOs interface between the counters and the host system for transferring the measured data in real-time without ever having to stop the counters. This feature provides a very complete and accurate event count of up to 533 MB/Sec for TA700PCI (796 MB/Sec for TA700 PCI-X). 533 MB/Sec for TA800 PCI (1066 MB/Sec for TA800 PCI-X). An implementation of eight counters with up to 32 bits allows a virtually unlimited count of events.

TA700/800 includes 8 counters which may be programmed to monitor the primary bus activities and point-to-point signals or signals from the secondary bus.

Your TA700/800 includes complete setups to measure the most typical parameters as well as giving you the ability to create your own setup. Real time Performance Analysis allows you to count actual data transfers for any agent or agents matching user specified address, measure and report bus utilization efficiencies, throughput, latencies and retries, on-the-fly.

You may use real time Performance Analysis simultaneously with the exerciser to generate traffic on the bus and measure performance of the target.

Performance Analysis results are presented in a Twelve-color display that you may customize with your own color preferences and record in graphical format for later review or demonstration.

Measurement intervals are selectable from 500 µsec to 10 minutes.

Statistical Analysis

Statistical Analysis is implemented by capturing data in memory and then performing software post processing.

Statistical Analysis measures and reports on Min, Max and Average occurrences for several different parameters such as Latencies, Retry, Data Transfers, Command Utilization, Bus Utilization and various Target Terminations.

The PCI Analyzer (Allowing the Master card to be plugged into the expansion slot on top) can also measure latencies from request to the 1st data transfer including all of the retries in between.

The data capture & trigger for post processing may be initiated per user defined events on the bus, therefore yielding a very repetitive and consistent result.

The parameters measured may be selected for graphical display on the screen and may be saved as graphical or list files for later review.

In the exerciser mode the TA700/800 can initiate data transfer to a target while the trace statistics measures the latency response of the target.

Special Capabilities

Several other features are included in the TA700/800 such as Protocol Errors, Mnemonics, Device Compliance Testing. Please refer to the appropriate sections for each of these features.

Launching Your TA700/800



Double click the TA700/800 Icon in the Program Manager Window.

The TA700/800 software is pre-configured at the factory to look for LPT2 as the selected port for the analyzer. If the software finds this port connected to the analyzer program will launch immediately otherwise the software will ask you to specify which LPT/USB port is connected to the hardware.

If you have connected your hardware to a different port e.g. LPT1, USB or Ethernet **(TA850 only)**, select the that port and click OK to launch the analyzer program.

Find LPT PortIf you are not sure which LPT port your hardware is connected to, check
"Search For LPT Port" then OK and let the software automatically locate
the LPT port that is connected to the hardware.

Find USB PortIf you would like to use a USB port to connect to your hardware, check
"Search for USB Port" then OK and let the software automatically locate
the available USB ports to connect to the hardware.



Note:

More than one TA700/800 may be connected via the USB bus at a time. In such cases please be sure to select the correct one using the "**Attach to device**" combo box.

1. Click OK to launch the software.

	Performing Initialization and self Test	
	Analyzer state :	
	Cancel	Analyzer 🥥 Abort Trigger 🎱
📭 Catalyst Enterprises, Inc. TA700_TA800 Software		
File Edit View Configuration Tools Macro Window Help		
📝 🗟 🖬 🎒 🕺 🖻 💼 📑 隆 🛗 PCI State Analyzer	· ⊕ ₩ ● 🖬 🖬	Easy Mode Switch to Advanced

Figure 5 Analyzer Tool Bar

In the event that no LPT/USB port is found connected to the hardware, the software will display the Hardware Not Detected message. To configure a LPT port see LPT Port Setting on page 15.

TA700_T	A800	×
1	TA700_TA800 Software will r	Hardware Not Detected. un in Simulation Mode.
	ОК	Cancel

Simulation Mode	Clicking OK in this dialog box will launch the analyzer software to operate in the simulation mode.
LPT Port Problems	If your analyzer hardware is connected to an LPT port and there is power to the analyzer, but you are still getting the message Hardware Not Detected then see the section on LPT Port setting below.
Bi-directional Port	The host system LPT port must be a Bi-directional port. See LPT Port Setting on page 15.
Launch Problems	In the event that you experience difficulties in launching your software, please see section on LPT Port Setting.

Operating in Simulation Mode

Your system will operate in the Simulation Mode as default if the hardware is not detected, however, you may operate in Simulation Mode directly without installing the analyzer hardware. To operate without hardware, select Hardware Not Installed (Simulation Mode) in the LPT Port Setting dialog box and click OK.

The Analyzer program will launch and display the tool bar as shown in Figure 5, but with the limitation that the analyzer will display previously captured bus data.

Limitations The Simulation mode lets you try all of the available functions, but keep in mind that the system is not capturing any real data and is displaying pre-captured results.

LPT Port Setting

Your system parallel port may not necessarily be set to a Bi-directional mode even if your system supports this mode.

Port not Configured If you continue to get a Hardware Not Detected even if you have set the required LPT port, please check your system setting for your parallel port.

To set the parallel port:

- 1. Restart your computer and during boot, press F1 key to enter Setup (some systems may use a different key than F1, please consult your system manual).
- 2. Once in setup select the Advanced, then Peripheral Configuration and then Parallel Port Mode.
- 3. Select the Parallel Port to be configured. If your system supports Bi-directional mode you must have choices for at least one of the following:

Bi-directional, ECP or EPP, preferably Bi-directional first then ECP and last EPP.

Note that Standard or Compatible modes are not a Bi-directional mode.

4. When finished with the configuration press ESC to exit setup and save the new configuration.

Configuration Menu


Configuration Tools Window Help Working Mode ▶ Protocol Errors Mmemonics External Signal Names External Signal Names External Trigger Settings Yoftage Check Yoftage Check Yoftage Check Bottor Bus > Color Settings > Software Settings > Authorization System Feature Status Configuration Space Information >	Configuration on the main menu bar to display the various configuration s.
Working Mode	Allows you to select the analyzer configuration. The choices are: PCI State Analyzer, PCI Timing Analyzer, PCI Analyzer/Exerciser, PCI Async Timing Analyzer, PCI-X State Analyzer and PCI-X Analyzer/ Exerciser.
Protocol Errors	Used to configure a Protocol Errors mask for use in triggering on protocol errors. See Protocol Errors on page 155.
Mnemonics	Used to define Mnemonics. Mnemonics may be used to display user assigned names to specific patterns, in search a pattern in the display or filter data patterns from a display. See Mnemonics on page 164.
External Signal Names	Allows you to assign specific names to external signals for display purposes only. "External Signals" on page 166
External Signal/Trigger S	ettings Allows you to configure external input and output triggers. See "External Signals" on page 166.
Voltage Check	Used to select or deselect the voltages to be monitored for tolerance compliance. See "Enabling Voltage Check" on page 17. Not available for TA700P (PMC).
Host Bus	Used to force the software to work with different bus characteristics than the ones detected by the TA700/800.
Zoom Options	Used to select zoom about X or Y cursor or between X and Y cursor or Zoom Around when displaying a Wave data capture window. See Using Zoom in the Wave Window on page 139
Color Setting	Used to set custom color combinations for the Analyzer Performance Analysis Window.
Software Settings	Used to set global software user preferences. "Global Software Settings" on page 21.
Authorization	Enables purchased system configurations. See "Authorization" on page 22
System Feature Status	Displays enabled system features. See "System Feature Status" on page 23
Configuration Space Info	rmation Displays the PCI characterization of the TA700/800 that is presented to the System BIOS.

Enabling Voltage Check

The TA700/800 is capable of monitoring the critical voltages on your PCI bus. TA700/800 monitors a 5% drop in voltage for selected voltages and turns the SYS status LED from green to red if any of the voltages drop by 5%.

Not available for TA700P (PMC).

To select voltages for monitoring:



Click **Configuration** on the main menu bar and then select **Voltage Check...** to open the Voltage Check dialog box.




Figure 6 Voltage Check Dialog Box

Check the boxes in the Monitor column for voltages that you wish to be monitored and click OK.

Note: Top connector voltages not available for CPCI or TA800.

When the TA700/800 is powered from the bus, the Check +3.3V supply to TA700/800 and Check Bus +3.3V both display the Bus status, however when an external power supply is used the Check +3.3V supply to TA700/800 will display the external power supply status.

After clicking **Verify Status**, the status column will display green LED for monitored voltages that are within tolerance. A red LED indication signifies an out of tolerance or missing voltage.

Verify that the SYS LED turns green signifying that the checked voltages are within 5% of their required values.

Host Bus

The TA700 hardware identifies the host bus type automatically at the occurrence of the rising edge of the host bus RST# and displays the result on the Status Bar at the bottom of the display.

```
Host Bus : PCI-X 133 MHz 3.3 Volt 64 Bit System Frequency = 33.33MHz
```

In the event that the automatic selection does not match the host bus type of your system hit reset and restart the software. If this fails you may set it manually as follows:



Click **Configuration** on the main menu bar and then select **Host Bus** to open the Host bus type selection dialog box.

Host Speed Change	×
Host Bus Width © 32 bit © 64 Bit	
Host Bus Type	
PCI 33.33MHz, 3.3V	
Apply Cancel Help	

Figure 7 Host Bus Type Selection Dialog Box

Click the down arrow next to the Host Bus Type list box and select the bus type of your system.

PCI-X 100MHz
PCI 33.33MHz, 3.3V
PCI 66MHz, 3.3V
PCI 33.33MHz, 5V
PCI 66MHz, 5V
PCI-X 133MHz
PCI-X 100MHz
PCI-X 66MHz

If your protocol selection does not correspond to your Host Bus selection you will get a bus mismatch warning message.

lost Bus Warning	×
The detected bus mode does not mat has detected the system bus as PCI, i	
	 · · · · · · · · · · · · · · · · · · ·

Change the protocol to match the detected systen bus by clicking the down arrow on the Working Mode selection list box and choose the required protocol.

Pa 💼 😼	PCI-X State Analyzer	•	₩?	۲	
ptureData1	PCI State Analyzer PCI Timing Analyzer PCI Analyzer/Exerciser PCI Async Timing Analyzer PCI-X State Analyzer PCI-X Analyzer/Exerciser				

Figure 8 Protocol Selection

Analyzer Window Colors



Click **Configuration** on the main menu bar and then select **Color Setting...** to open the Analyzer Window colors setting dialog box.

This color setting is used for the graph display in Performance Analysis and Trace Statistics Analysis.

Analyzer Window	Colors Setting			×
User Defined Co	olors			7
Color 0	Color 3	Color 6	Color 9	
Color 1	Color 4	Color 7	Color 10	
Color 2	Color 5	Color 8	Color 11	
Color Property-				
Red 0		F	Default	
Green 0	I	F	OK	
Blue 255	•		Cancel	

Global Software Settings



Click **Configuration** on the main menu bar and then select **Software Settings** to open the Global Settings dialog box.

Image: State of the state	TA700_TA800 Global Settings User Directory: C:\Program Files\Catalyst\PC Directory: TA, Release, V4,	
Configuration and Configuration with BCI Second Configuration	A Release V4. A SRC v4.83 TA SRC v4.83 TA SRC v4.83 TA SRC v4.83 TA TAGE0 S80 TA700 complant TA700 complant	Close Previous Sample Window Use Default Options for Utilities Ask for "Save changes" on exit Show Splash Screen at Startup View Sequencer in Text Mode Save Software Settings on Exit Disable host bus mismatch message
Scar comig compatible with FCI Spec. (C 2.1 (C 2.2		Scan Config compatible with PCI Spec: C 2.1 @ 2.2

Figure 9 Global Software Settings Dialog Box

Check the options that suit your needs and click **OK**.

Authorization

An authorization code is required to activate additionally purchased features to upgrade the TA700/800 as shipped.



To enter the authorization code, click **Configuration** on the main menu bar and then select **Authorization** to open the Authorization Code dialog box.

TA700_TA800 Authorization Dialog ? 🗙
Enter Authorization Code
- Authorization Code
OK Cancel

Figure 10 Authorization Code Dialog Box

Enter the factory provided Authorization Code and click OK. You may verify that the new configuration has been enabled as described in "System Feature Status" on page 23.



Note: The **Authorization** choice may be grayed out if your product includes all of the available features.

System Feature Status



Click **Configuration** on the main menu bar and then select **System Feature Status** to open the Features Status Display.

Board Settings Status : Simulation Mode Board Type : TA700 Factory Reference Number : 166 Ram Size : 128 K Expansion Memory Status : Disable Expansion Memory Size : 0 Feature Name Status 0 PCI State Analyzer Enabled 0 PCI Async Timing Analyzer Enabled 0 PCI-X Analyzer/Exerciser Enabled 0 PCI-X Analyzer/Exerciser Enabled 0 PCI Compliance Detected 0 PMC-DC Not Detected 0 CAPI Not Enabled 0 <th>Features Status Dialog</th> <th></th> <th></th> <th><u>?</u> ×</th>	Features Status Dialog			<u>?</u> ×
Factory Reference Number : 166 Ram Size : 128 K Expansion Memory Status : Disable Expansion Memory Size : 0 Feature Name Status Expansion Memory Size : 0 Feature Name Status 0 Feature Name Status 0 FCI State Analyzer Enabled PCI Analyzer/Exerciser Enabled PCI Analyzer/Exerciser Enabled PCI-X State Analyzer Waiting for the new release PCI-X Timing Analyzer Waiting for the new release PCI-X Analyzer/Exerciser Enabled PCI-X C Not Enabled PCI-DC Not Detected CPCI Not Detected		— Board	Settings	
Expansion Memory Status : Disable Expansion Memory Size : 0 Feature Name Status 0 PCI State Analyzer Enabled 0 PCI Timing Analyzer Enabled 0 PCI Analyzer/Exerciser Enabled 0 PCI Async Timing Analyzer Enabled 0 PCI-X State Analyzer Waiting for the new release 0 PCI-X Analyzer/Exerciser Enabled 0 PCI-X Async Timing Analyzer Not Enabled 0 PCI-X Async Timing Analyzer Not Detected 0 PCI-DC Not Detected 0 0 PCI-DC Not Detected 0 0	Status : Simulation Mo	ode	Board Type : TA70	10
Feature Name Status PCI State Analyzer Enabled PCI Timing Analyzer Enabled PCI Analyzer/Exerciser Enabled PCI Analyzer/Exerciser Enabled PCI Async Timing Analyzer Enabled PCI X State Analyzer Enabled PCI X Timing Analyzer Enabled PCI X Timing Analyzer Waiting for the new release PCI X Analyzer/Exerciser Enabled PCI X Analyzer/Exerciser Enabled PCI X Compliance Detected PMC-DC Not Detected CPCI Not Detected	Factory Reference Number :	166	Ram Size : 128 F	<
PCI State Analyzer Enabled PCI Timing Analyzer Enabled PCI Analyzer/Exerciser Enabled PCI Async Timing Analyzer Enabled PCI X State Analyzer Enabled PCI X State Analyzer Enabled PCI X Timing Analyzer Waiting for the new release PCI X Analyzer/Exerciser Enabled PCI X Analyzer/Exerciser Enabled PCI X Analyzer/Exerciser Enabled PCI X Compliance Detected PMC-DC Not Detected CPCI Not Detected	Expansion Memory Status :	Disable	Expansion Memory Size : 0	
PCI State Analyzer Enabled PCI Timing Analyzer Enabled PCI Analyzer/Exerciser Enabled PCI Async Timing Analyzer Enabled PCI X State Analyzer Enabled PCI X State Analyzer Enabled PCI X Timing Analyzer Waiting for the new release PCI X Analyzer/Exerciser Enabled PCI X Analyzer/Exerciser Enabled PCI X Analyzer/Exerciser Enabled PCI X Analyzer/Exerciser Enabled PCI X Compliance Detected PMC-DC Not Detected CPCI Not Detected		[eu .		
	PCI State Analyzer PCI Timing Analyzer PCI Analyzer/Exerciser PCI Async Timing Analyzer PCI-X State Analyzer PCI-X Timing Analyzer PCI-X Analyzer/Exerciser PCI-X Analyzer/Exerciser PCI-X Async Timing Analyzer PCI Compliance PMC-DC CPCI	Enable Enable Enable Enable Waitin Enable Not En Detec Not Do Not Do	ed ed ed ed g for the new release ed nabled ted etected etected	

Figure 11 System Features Status Display

The display shows all of the currently authorized system features.

Configuration Space Information

At power up the TA700/800 is automatically configured as a PCI agent and is setup to allow the system to see the configuration. However, once the Analyzer/Exerciser is programmed, the configuration space is hidden from the BIOS or any other agent trying to access the TA700/800 space configuration. The initial configuration space is stored by the software as shown below.



Click **Configuration** on the main menu bar and then select **Configuration Space Information** to open the Configuration Space Information Display.

TA700_TA800 Conf	figuration	Space Information			<u>? ×</u>
Γ	Ca	atalyst TA700_TA80	0 Analyzer/Ex	erciser Board	1
Vendor ID : 0X	<15A2	Vendor Name : 🖸	ATALYST ENTE	RPRISES INC.	
Device ID : 🕅	K0001	Command :	0×0080	Status :	0×0430
BIST: 🕅	<00	Header Type :	0×00	Revision ID :	0×01
Cache Line : 🛛 🕅	<00	Class Code :	11 - 80 - 00	Latency Timer :	<u>α×00</u>
Base Address	0C	4) (0×000000 5) (0×000000 6) (0×000000	00	Cardbus CIS Pointer : Subsystem ID : Subsystem Vendor ID :	0×0000
Reserve : 0×000	00	Reserve :	×000000	Expansion ROM :	0×00000000
Reserve : 0×000	00	Capabilities Pointer : 0	KA0	Max_Lat :	0×00
Min_Gnt : 0×00		Interrupt_Pin :	K01	Interrupt_Line :	0×00

Figure 12 Configuration Space Information Display

Note: Configuration space information from the TA700/800 board is available only at power on time and is not available after the board has been configured.

Protocol Errors

To trigger on protocol errors immediately in Easy Mode, see Protocol Errors on page 32 and for Advanced Mode operation see Protocol Errors on page 155.

External Signal Names

To assign unique names to displayed external signals see "External Signals" on page 166

Not enabled for the TA800.

External Trigger Settings

To set external trigger parameters see External Signals/Trigger on page 166.

Easy Mode

The Easy Mode offers you the capability to perform 95% of your bus analysis tests without the need for any programming. When operating in the Easy Mode your analyzer can perform the following:

- Capture data and trigger on bus protocol immediately.
- Perform Timing Violation detection and a search for Setup/Hold limits.
- Capture bus activity while exercising the bus.
- Do Performance analysis on PCI bus activity.
- Compute Statistics on selected parameters.
- Perform Compliance Device test. (In State Analyzer & Exerciser only)

Instant Data Capture & Trigger

Make sure that the TA700/800 is in the State Analyzer Only configuration and is operating in the Easy Mode as shown on the Main Menu bar below.

📴 Catalyst Enterprises, Inc. TA700_TA800 Software	
File Edit View Configuration Tools Macro Window Help	
📑 🗟 🖬 🚑 🙏 🛱 🛱 💺 🎬 PCI State Analyzer 💽 😁 🎗 🚳 🔛 🔤	Easy Mode Switch to Advanced

1. Click the Green button on the Main Menu bar to open the Capture Data and Trigger dialog box shown in Figure 13.

OCapture_Data.cdp	
Capture_Data.And Data Andre Stection Data Capture Selection C Specific Address(es) C Specific Addr	
Trigger Point Selection Image: Point Selection Trigger On : Address Address Command: Modify Remove Clear All Clear All	
Trigger Address/Data Size: 🕫 32 Bit C 64 Bit	
Display: C Partial Memory 1000 Samples C Entire Memory Pre-Trigger (50 %): Auto Run times Bun Cancel Save Load Import Data Display Configuration Note	

Figure 13 Capture Data and Trigger Dialog Box

 Select a Pre-Defined Trigger Point (See Table 1.) from the Trigger On dropdown list and click <u>Run</u>. Wait to capture data and to view result. Figure 14 and Figure 15 show a typical Wave and List result display.

1	Address	Triggers on specified address
2	Any Interrupt	Trigger when any interrupt occurs
3	Burst Longer	Triggers when the burst is longer than nnn times
4	Burst Shorter	Triggers when the burst is shorter than nnn times
5	DMA Transfers	Triggers when data burst is transferred
6	Data at Address	Triggers on specified data at address
7	GNT#	Triggers when GNT# is asserted
8	Master Abort	Triggers when a master abort occurs
9	Occurrence of SERR# or PERR#	Triggers when error SERR# or PERR# occurs
10	Protocol Error	Triggers when any PCI protocol error is detected
11	REQ#	Triggers when REQ# is asserted
12	Reset De-asserted	Triggers when reset is de-asserted, at rising edge of reset.
13	Assert - De-assert	Signal xxx asserted and then de-asserted nnn times
14	Asserted	Signal xxx asserted for more than nnn times
15	De-assert - Assert	Signal xxx de-asserted and then asserted for more than nnn times
16	De-asserted	Signal xxx de-asserted for more than nnn times.
17	Signal Shorter	Triggers when signal xxx is shorter than nnn times
18	Target Abort	Triggers when a target aborts
19	Target Disconnect	Triggers when a target disconnects
20	Target Retry	Triggers when a target Retry occurs
21	Target Retry nnn times	Triggers when a consecutive target Retry occurs more than nnn times
22	Target Termination	Triggers on target termination, combination
23	Vendor & Device ID	Triggers on Vendor & Device ID access.

Table 1. Pre-Defined PCI Trigger Points

1	Address	Triggers on specified address
2	Any Interrupt	Trigger when any interrupt occurs
3	Attribute	Triggers on a specific attribute phase with user defined address and command
4	Burst Longer	Triggers when the burst is longer than nnn times
5	Burst Shorter	Triggers when the burst is shorter than nnn times
6	DMA Transfers	Triggers when data burst is transferred
7	Data at Address	Triggers on specified data at address
8	GNT#	Triggers when GNT# is asserted
9	Master Abort	Triggers when a master abort occurs
10	Occurrence of SERR# or PERR#	Triggers when error SERR# or PERR# occurs
11	Protocol Error	Triggers when any PCI-X protocol error is detected
12	REQ#	Triggers when REQ# is asserted
13	Reset De-asserted	Triggers when reset is deasserted
14	Asserted-Deasserted	Signal xxx Asserted and then Deasserted for nnn times
15	Asserted	Signal xxx Asserted for more than nnn times
16	Deasserted-Asserted	Signal xxx Deasserted then Asserted for nnn times
17	Deasserted	Signal xxx Deasserted for more than nnn times
18	Signal Shorter	Triggers when signal xxx is shorter than nnn times
19	Target Abort	Triggers when a target aborts
20	Target Disconnect at Next ADB	Triggers when a target disconnects
21	Target Retry	Triggers when a target Retry occurs
22	Target Single Data Phase Disconnect	Triggers on target Disconnect termination.
23	Target Split Response	Triggers on target Disconnects during burst.
24	Vendor & Device ID	Triggers on Vendor & Device ID access

1010

iiii 🕹 🖬 (• 🖯		H H			Kode Switch to						
Setup Screen	CI State Anal Bookmark's	vzer Only o			d Exerciser B Ro 4	Zoon	• 0 Cic	DRei-Tria) cks	0 Clocks		DClocks						
Signal Name	Value (X)	.7	.6	.5	.4	3	.2	4	.0	1	2	3	.4	5	6	7	8
Clock			<u> </u>	_	_	_	_	_	÷	_		_	_		_	_	_
Liock Fime Gap		Time Gap							4 -	J							
Add[32]		rine dap						00000021									
Data[32]															99		
YCLE	WAIT	IDLE						1/0 WB	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	DATA	IDLE	
BAME#	1							7	-								
RDY#	0	<u> </u>							1								
DEVSEL#	1	<u> </u>								1						ī—	
TRDY#	1	<u> </u>								_					7		
STOP#	1																
lime_Rel	30. ns	1.0752 ms	30. no	30. m	30. m	30. no	30. m	30. no	30. no	30. m	30. no	30. m	30. m	30. no	30. m	30. m	30. no
AT_TGT1								—	-						 Clocks 		
.AT_Mstr	1. Clock								1. Clock								
AT_ARB																	

Figure 14 Wave File Output Display

To view the result as a list file output display, click the List button.

🖙 🗟 🖬 d	5 % % #	36 📅 PC	1 State Analyz	er		<u> (</u>	u u	E		🔨 witch to Advanc	red		
Sample Type : Pl	1 State Analyzer	Only or State			<u>Zezn</u>	067108		Y-TIMBel-Tri		Stef-YBell			
Setup Screen	Bookmark's	X >	+ n 🎟	R 4		> 4 Clock		Clocks	4 Clos				
Signal Name	Time Gap	Add[32]	Data[32]	CYCLE		E# IRDY#	DEVSEL	# TRDY#	STOP#		LAT_TGT1	LAT_Mstr LAT_ARB	
Value (%)				IDLE	1	1	1	1	1	30. ns			
-7	Time Gap			IDLE	1	1	1	1	1	1.0752 ms			
-6				IDLE	1	1	1	1	1	30. ns			
-6				IDLE	1	1	1	1	1	30. ns			
4	×			IDLE	1	1	1	1	1	30. ns			
3				IDLE	1	1	1	1	1	30. ne			
-2				IDLE	1	1	1	1	1	30. ns			
-1		00000021		1/0 WR	0	1	1	1	1	30. ns 🚬	т	J. Geek	
0	•			WAIT	1	0	1	1	1	30. ns		1. Clock	
1				WAIT	1	0	0	1	1	30. ns			
2				WAIT	1	0	0	1	1	30. ns			
3				WAIT	1	0	0	1	1	30. ns			
4				WAIT	1	0	0	1	1	30. ne			
5				WAIT	1	0	0	1	1	30. ns			
6			99	DATA	1	0	0	0	1	30. ns 📑	7. Clocks		
7				IDLE	1	1	1	1	1	30. ns			
8				IDLE	1	1	1	1	1	30. no			
9				IDLE	1	1	1.00	1	1	30. ns			
10				IDLE	1	1	1	1	1	30. ns			
11				IDLE	1	1	1	1	1	30. ns			
12				IDLE	1	1	1	1	1	30. ns			
13				IDLE	1.0	1	1.00	1	1	30. ns			
14				IDLE	1	1	1	1	1	30. ns			
15				IDLE	1	1	1	1	1	30. ns			
16				IDLE	1	1	1	1	1	30. ns			
17				IDLE	1.0	1	1.00	1	1	30. ns			
18				IDLE	1	1	1	1	1	30. ns			

Figure 15 List File Output Display



To return to the wave file output display, click the Wave button.

Selective Data Capture (Complete Bus)

C Everything Specific Address(es) [Any source] C Specific Address(es) [This slot only]	Exclude ADD[] 00000127 Comma Wait I ADD[] 0000000X Comma I Retries I ADD[] 0000000X Comma	and 🛛 🔆 🛄				
Trigger Point Selection Trigger On : Signal xxx shorter than nnn tii xxx: ACK64# •	mes 💌	New Modify Remo <u>v</u> e				
Trigger Address/Data Size: 6 32 Bit C 64 Bit						

You may refine your data capture by checking the Data Capture Selection as **Specific Address(es)**.

Figure 16 Capture Data At Specific Addresses Dialog Box

Selecting this option allows you to specify data capture at up to 3 address ranges with a specific associated command that is selected from the CBE# dialog box. To open the CBE Type dialog box click the ellipses button next to the Command edit box.




Figure 17 CBE Select Dialog Box

Selective Data Capture (Current Slot Only)

Choosing this option allows you to further refine your capture by limiting it to the bus traffic originated at this slot only.

🛞 Capture_Data.cdp	×					
Capture Data And Trigger Data Capture Selection C Everything C Specific Address(es) Command X0000 Command X0000						
Trigger Point Selection New Trigger On : Address Address Command : Manual Trigger Remove Clear All Clear All						
Display: Partial Memory Image: 1000 → Samples Entire Memory Image: 100 → Samples Entire Memory Pre-Trigger (50 %): Image: 100 → Samples Entire Memory Image: 100 → Samples Image: 100 → Samples <!--</td-->						

Figure 18 Capture Data for Current Slot Only.

Setup for this option is identical to the Selective Data Capture for the complete bus. You may specify data capture at up to 3 address ranges with a specific associated command that is selected from the CBE# dialog box. To open the CBE Type dialog box click the ellipses button next to the Command edit box.

CBE	x and the second se
CBE# Type	
	C 101X Config (This Slot Only)
C 0000 Interrupt ACK	101× Config (Entire Bus)
O 0001 Special Cycle	1010 Configuration Read
C 001X 1/0	C 1011 Configuration Write
C 0010 I/O Read	C 1100 Memory Read Multiple
C 0011 I/0 Write	C 1101 Dual Address Cycle
C 011X Memory	C 1110 Memory Read Line
O 0110 Memory Read	C 1111 Memory Write & Invalidate
C 0111 Memory Write	C Any Memory
OK	Cancel <u>H</u> elp

Figure 19 CBE Select Dialog Box

Protocol Errors

Data Capture & Trigger Examples

The capture data and trigger dialog box changes depending on the type of **Trigger On** chosen. The following are some examples.

Signal on shorter than nnn times. With this Trigger selection you must choose a signal from the xxx dropdown list and specify the number of times in the nnn edit box.

C Everything Specific Address(es) (Any source) C Specific Address(es) (This slot only)	Exclude Idles Wait Retries	ADD[] 00000127	Command Command Command	XXXX 11 XXXX 11 XXXX 11 XXXX 11
rigger Point Selection rigger On : Signal xxx shorter than nnn tim xxx : ACK64# nnn : 1		anual Trigger	• 32 Bit C 64 Bit	<u>N</u> ew <u>M</u> odify Remoye Clear <u>A</u> I
play: ☞ Partial Memory 100 •Trigger (50 %): ◄	0 ▶ Samp	les C Entire Memory	● 32 Bit C 64 Bit	

Figure 20 Specify Signal And Number of Times

When this **Trigger On** selection is chosen, note the **PE** button next to the Trigger On list box. Clicking this button opens the Protocol Error mask.

Everything Specific Ad (Any source Specific Ad (This slot or	dress(es)	Exclude Idles Wait Retries						
Trigger Point Sel	ection						New	1
Trigger On :							Modify	
Protocol Error	rotocol Errors		▼ PE				Impourly	?
	ERR01 - Ba	ck-to-Back timing	was used in a	a transaction in wh	ch was not proce	eded by a wirte tr	ransaction form the	sami
isplay: 💽 Part re-Trigger (50 :	VERR02 - FR. VERR03 - FR. VERR04 - IRC VERR05 - Imp VERR06 - IRC VERR07 - IRC	AME # is not ass AME # was asse DY# was not ass proper termination DY# was asserte DY# was asserte	erted within 16 ted before the erted a cycle in h.Either IRDY d on the same d when FRAM	clocks from the tir bus was granted(I mmediately after FF 4, TRDY#, or STO clock edge that F E# was high.PCI	he GNT# was as: before GNT# was BAME# was deas P# were not dea RAME# was asse Rev 2.2 - Appned	serted. PCI Rev 2 asserted).PCI Re serted. PCI Rev 2 sserted after FRA rted .PCI Rev 2.2 fix C,Rule 7.	1.2 - 3.4.1. av 2.2 -3.4.1. 2.2 - 3.3.1. ME# was deasserte	:d.P

Figure 21 Trigger on Protocol Error

Data Capture Options

Memory Display You may limit the captured data display to a specific number of samples by checking Partial Memory and entering the number of Samples to be captured or, you may check entire memory to allow the capture for the entire memory.

Extended Memory If your TA700/800 or TA700C has the optional extended memory, you may limit the capture to 1MS, 2MS, 3MS or 4MS. The memory limit flyout becomes active whenever the extended memory card is detected as present.

Display: 💿 Pa	rtial Memory 1000		1 MS	Entire I
Pre-Trigger (50 %):			2 MS 3 MS	Auto
<u>R</u> un	Cancel	<u>S</u> av_	4 MS	

Address/Data Size	Choose 32 bit or 64 bit addressing and data size.
Pre-Trigger	Pre-Trigger is set by default at 50% which defines the percentage of data to be captured before and after the triggering event. You may change this percentage by dragging the slider to the desired value.
Pre-Trigger Data	The capture of the specified percentage of the data prior to the triggering event cannot be guaranteed and may in some cases be 0. This can occur in cases where the triggering event occurs before the required number pre-trigger event data can be stored. In these cases the data display will show fewer than the specified data points prior to the triggering event. For more detail see Set Trigger on page 81.
Manual Trigger	Select this option when you wish to manually interrupt the data capture based on some external event. With this option selected, data will be continually captured to memory and overwritten as required until you stop the data capture.
Auto Run	Continually captures data for the number of times specified. A separate data file is generated each time that a capture is performed.
Exclude Cycles	To simplify the captured data display you may check the options to exclude: Idles , Wait States and Retries .

Performance Analysis



Click the Performance Analysis Icon on the menu bar to open the Performance Analysis dialog box

Performance Analysis Group:	General Performance				
Available Items :	_	Selected Items :			
Avg Burst Wait time Transfer Efficiencies Master Efficiency Target Efficiency	Add>	Data Rate Bus Utilization Idle time			
Counters Mode:	C Accumulative				-Address/Data Siz
Cycle Address:		Cycle Con	nmand: Don't Care	•	32 Bit
Computes the bus performance of	on the selected parame	eters.			64 Bit
Save data to file :				No of Sa	mples: 1000
date Interval (10 msec)	rvals only for events	Þ		No of ₩r	ndows(1-5) : 1 🚊

Figure 22 Easy Mode Performance Analysis Dialog Box

To perform an immediate Performance Analysis:

1. Click the down arrow next to the Performance Analysis Group list box and select one of the four available analysis groups.

General Performance	R
General Performance Performance for Specific Agent Transaction Termination Command Utilization	

- 2. Select the parameters for analysis from the Available Items list.
- 3. Select the counters mode, Reset or Accumulate and click Run.
- **Reset/Accumulate** With Reset selected, the measurement counters are reset at the beginning of each interval. With Accumulative selected, the measurement counters will continue to add up.
- Save SettingsTo save the measurement setup, first select Save to open the Save As
Dialog Box, enter a new file name to save as a *.pep file and click Save.




Figure 23 Performance Analysis Result

Save ResultsIf you would like to save the analysis results, click Save to File enter the
number of samples you wish to save and the name of the output file.Review ResultsFor instructions on reviewing a saved performance analysis file, see

Saved Performance Analysis Review on page 81.

35

Trace Statistics

PCI-X not supported in current version.

Trace Statistics analysis is implemented by capturing data in memory and then post processing it with software. The analysis software is capable of measuring important parameters such as Minimum and Maximum latency occurrences for any target or user defined specific target, command utilization such as how many times an I/O write versus I/O read occurs or, how many times memory commands occur. Available Trace Analysis parameters that may be selected for a report are listed on page 39.

Obtaining Trace Statistics



Click the **Trace Statistics Icon** on the menu bar to open the Trace Statistics dialog box

🔝 statistics_easy.tep
Trigger Point Trace Statistics Data Capture Selection Exclude I Ides Wait Retries Pretries
Trigger Point Selection New Trigger On : Address Address Command: Modily Remove Clear All Clear All
Save data to file : No of Samples: 1000 Update Interval (1 Sec) ▲ ▶ Pre-Trigger (50 %): ▲
<u>Bun</u> Cancel <u>Save Load</u> Import <u>Note</u>

Figure 24 Trigger Point Selection

1. Select a Trigger Point from the Trigger On dropdown list and then select the **Trace Statistics** tab to set the trace statistics options. For a list of available choices see Trace Analysis Options on page 39.

kististics_easy.tep	_ 🗆 ×
Trigger Point Trace Statistics	
Calculate C gunt Intel C gencent C gunt Intel Of DEVSEL Speed Intel C decomulative Total Intervolve Total Intervolve Total At 0000000 Change CMD Code Intervolve Total At 0000000 Change Maginum Change No of Data Transfer / Address Modess/Data Size: 32 Bit 64 Bit	
Save data to file No of Samples: 1000	
Update Interval (1 Sec)	
Pre-Trigger (50 %):	
Run Cancel Save Load Import	te

Figure 25 Easy Mode Trace Statistics Dialog Box

Selecting Parameters	Select the parameters to be measured from the Analyze List Of shown in Figure 25. Move the selected parameter to Trace List window for software to perform interrogation on that parameter during post processing by clicking the =>> button next to the Of edit box. Parameters may be defined as minimum , average , maximum or count and or percent depending on which unit applies. Parameters may also be defined, if applicable, by address type.
Choose for Processing	Highlight the parameters in the Trace List that you wish to have processed.
Number of Samples	Set the amount of data to be captured in the memory for post processing for each interval. The larger the number of samples the more time is required for downloading and processing, Therefore you should select an optimum number of samples to be captured to memory such as 1000. This takes about one second to process. If your application requires more data then a larger number should be entered.
Update Interval	If a small number of data samples is expected to be captured, say 1000, and the application does not require repeated measurement, you may want to sample data once every 5 or 10 seconds by changing the Update Interval to 5 or 10 seconds as required. The larger of the two number of data samples or faster update rate will be the dominating setup for data capture time.
Address/Data Size	Choose 32 bit or 64 bit addressing and data size.
Graph, Report	Checking either or both the Graph or Report check boxes will produce a corresponding graphical and or statistical report.
Pre-Trigger	Pre-Trigger is set by default at 50% which defines the percentage of data to be captured before and after the triggering event. You may change this percentage by dragging the slider to the desired value.

Pre-Trigger DataThe capture of the specified percentage of the data prior to the triggering
event cannot be guaranteed and may in some cases be 0. This can occur in
cases where the triggering event occurs before the required number
pre-trigger event data can be stored. In these cases the data display will
show fewer than the specified data points prior to the triggering event. For
more detail see Set Trigger on page 81.

2. When all the parameters have been specified, click Run to capture the specified data and perform the trace statistics determination.




Figure 26 Trace Statistics Graphical Display

Row	Value	Sample Item	
1	270 ns Mini	mum of Latency Target At Address: XXXXXXXXXXXXXXX - CMD: XXXXXXXX	
2	1.02 us Max	imum of Latency Target At Address: XXXXXXXXXXXXXXXX - CMD: XXXXXXXX	=
3	90 ns Maxi	mum of Latency Master At Address: XXXXXXXXXXXXXXXX - CMD: XXXXXXXX	_
4		num of Latency Master At Address: XXXXXXXXXXXXXXXXX - CMD: XXXXXXXXX	
5		of Throughput (MB/Sec)	
6		m of No of Data Transfer / Address	
ž		m of No of Data Transfer / Address	
is i		e of No of Data Transfer / Address	
lă –		of I/D At Address: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
10		of Memory At Addr/\ss: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
111	0 Count	of RETRY At Address: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
Madium		EVSEL Speed At Address: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
		EVSEL Speed At Address: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
		EVSEL Speed Al Addless: Antonio CMD: Antonio	
Sample			
14		imum of Latency Target At Address: XXXXXXXXXXXXXXXXX - CMD: XXXXXXX	
15		imum of Latency Target At Address: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
16 17		imum of Latency Master At Address: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
17		mum of Latency Master At Address: XXXXXXXXXXXXXXXX - CMD: XXXXXXXX	
18	0 Count	of Throughput (MB/Sec)	•

Figure 27 Trace Statistics Report

Save Measurements

All measurements may also be saved and reviewed later, select **SAVE** and specify the output file name. The results may be selected and reviewed from the View option on the Main Menu bar.

Trace Analysis Options

Latency Target	*Number of waits due to TRDY before first data phase
Latency Master	*Number of waits due to IRDY not asserted
Latency Arbiter	Number of clocks from REQ to GNT (master board must be plugged on top of the TA700)
Efficiency	Efficiency in percent for the duration of the captured data
Target Efficiency	*Number of TRDY# asserted over DEVSEL# asserted
Master Efficiency	*Number of IRDY# asserted over DEVSEL# asserted
Throughput Mb/Sec	Number of data transferred over time
Bus Utilization	Number of cycles DEVSEL# asserted over time
IDLE	Number of IDLE cycles
No. of Data Transfer/Addr	*Size of data burst
Wait	Number waits or wait time in percent
Int Ack	Number of INT ACK
I/O	*Total number of I/O Commands
I/O RD	*Number of I/O Read Commands
I/O WR	*Number of I/O Write Commands
Memory	*Number of Memory Commands
Mem RD	*Number of Memory Read
Mem WR	*Number of Memory Writes
Configuration	*Number of Configuration Cycles
CFG RD	*Number of Configuration Read
CFG WR	*Number of Configuration Write
MEM RM	*Number of Memory Read Multiple
DU ADD	*Number of Dual Address Commands
MEM RL	*Number of Memory Read Line Commands
MEM W&I	*Number of Memory Write and Invalidate
Total No of Data	*Number of Data Transferred during capture
RETRY	*Number of Target Retry
TABORT	*Number of Target Aborts
DIS+DATA	*Number of Target Disconnect + data
DIS-DATA	*Number of Target Disconnect - data
MABORT	*Number of Master aborts
Latency, REQ# to Data	Latency time from REQ# asserted until data transferred, including retries
DEVSEL Speed	Reports Target Decode speed
* Indicates a total or numbe	er at specified address or an address range

Exercise and Capture

Make sure that the TA700/800 is in the State Analyzer & Exerciser configuration and is operating in the Easy Mode as shown on the Main Menu bar below.





Click the **Green** button on the Main Menu bar to open the Capture Data and Trigger dialog box shown in Figure 28.

🞯 data_capture_exer.cdp	_ 🗆 ×
Exerciser Program Capture Data And Trigger Data Capture Selection Data Capture Selection Image: Comparison of the se	
Trigger Point Selection Trigger On : Address Command : Command :	New Modify Remoye Clear <u>A</u> ll
Trigger Address/Data Size: 32 Bit 64 Bit	
Display: • Partial Memory Pre-Trigger (50%): • Cancel Bun Cancel Save Load Import Data Display Configuration	on <u>N</u> ote

Figure 28 Capture Data and Trigger Dialog Box

The data capture and trigger operation behaves identically to that as in the State Analyzer Only configuration, with the exception, that the bus signals are generated by an exerciser program that you define.

For details of setting up a capture see "Instant Data Capture & Trigger" on page 26.

Defining an Exerciser Program

1. Click on the Exerciser Program tab to open the Exerciser Program definition dialog box as shown in "Exerciser Program Definition Dialog Box" on page 41.

1 1 1	00 1 E 1	Base Target Address 00000000			Target Termina	
<u> </u>	E 1		<u> </u>	•	MEM Write	M1
1		0000000	•	•	1/0 Write	M2
	E 1	0000000	v	•	I/O Read	мз
1	00 1	00000000	v	~	Interrupt ACK	M4
1	00 1	0000000	T	7	Interrupt ACK	M5
1	00 1	0000000	v	~	Interrupt ACK	M6
1	00 1	00000000	Y	Ψ.	Interrupt ACK	M7
1	00 1	00000000	Y	Ψ.	Interrupt ACK	M8
1	00 1	0000000	v	Ψ.	Interrupt ACK	M9
ble Local Memory	Enable Loca					
1	00 1	0000000			Interrupt ACK	M7 M8 M9

Figure 29 Exerciser Program Definition Dialog Box

- 2. Define up to 9 exerciser program lines by selecting a command type, data to be written or a previously defined data block if applicable, target address, and data size.
- 3. Set the exerciser options as described on page 42.
- 4. Click **<u>R</u>un** to perform data capture and trigger with exerciser generated signals.

Ele Edit V						idow <u>H</u> elp											_ 8 _ 8
🛎 🗟 🖬	<i>🗃 🖬 </i>	R 🕹 i	🗄 (PCI	Analyzer/8	xerciser	•	K? @	4 9 - I	i lui 🐁	Eass	Mode Switch to	Advanced					
Sample Type : I						Zoom		prRef-Trig	IN-TIMB		DAVID/Ref/YB						
Setup Screen	Bookmark's	• x				J	• D Ck		0 Clocks		0 Clocks						
Signal Name	Value (X)	.7	-6	15	4	-3	1 ⁻²	1	P	1	12	3	4	15	6	7	18
Clock						Л			Ľ٦.			Л	Л			Л	لت
Time Gap		Time Gap															
Add[32]								00000021									
Data[32]															99		
CYCLE	WAIT	IDLE						I/0 WR	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	DATA	IDLE	
FRAME#	1																
IRDY#	0																
DEVSEL#	1																
TRDY#	1																
STOP#	1																
Time_Rel	30. ns	1.0752 ms	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. m	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns
LAT_TGT1								I							→7. Clocks		
LAT_Mstr	1. Clock							H	1. Clock								
LAT_ARB																	
		•							-	Inst Rus	PCI-X Unknown	64 R#	Sustem	Frequencius	- 33.33MHz	Simulation M	ode NL

Figure 30 Wave File Output

Setting Exerciser Options



To set the exerciser options, click **Exerciser** on the menu bar and select **Options** from the drop down list to open the exerciser dialog box as shown in Figure 31.

Bus Exerciser's Options	<u>? ×</u>
- TA700_TA800 as Master Master Abort on No DEVSEL#-	On Target Disconnect/Retry
C Wait extra cycles	O Use same transaction
C Per PCI Specification	C Use next transaction
Master Assert FRAME#	
C Regardless of GNT#	
After GNT# asserted	
Master Completes Transaction at	Time Out-
Disabled	C Enabled
OK Cano	el Default

Figure 31 Exerciser Options Dialog Box

On Target Disconnect Retry	
Use Same Transaction	Completes from the disconnect point on, regardless of the number of times the target issues a disconnect. The TA700/800 will take it from where the target disconnect was issued and try to complete the transaction from that point on.
Use Next Transaction	The TA700/800 will bypass all of the transactions in the current command and will jump to the transaction for the next command.
Master Abort on No DEVSEL#	
Wait Extra Cycles	FRAME# says asserted 10 additional clock before issuing a Master Abort.
Per PCI Specification	A Master About will be issued on the 5th click if no DEVSEL# is asserted.
Master Assert FRAME#	
Regardless of GNT#	Once the TA700/800 is set to become a master, it asserts the frame and starts the transaction regardless of the status of the GNT#.

After GNT# Asserted	The TA700/800 will request the bus and start the transaction only after the GNT# is asserted.
Master Completes Transaction at Time Out	
Disabled	The TA700/800 continues to complete the transaction for however many clocks it takes regardless of GNT# being deasserted.
Enabled	The TA700/800 completes the current transaction as soon as possible after GNT# is deasserted.

Creating a Data Block File



To create an exerciser data file click the Data Block Icon on the Main Menu bar to open the Data File dialog box shown in Figure 32.

Block Patterns	_
Diode l'acomo	<u>D</u> elete Block
	<u>C</u> lose
	<u>H</u> elp
	Define Pattern Fill With Walking B

Figure 32 Data File Definition Dialog Box

Click <u>New Data Block</u> in the Data File Definition dialog box to enter a data block ("Data Block 0") in the Data Blocks area. With the new data block highlighted you may define a specific block pattern or create a walking bit type pattern.

Fixed Data Pattern

Click the **Define Pattern** button to open the Define Data Pattern dialog box.

Data Hex	00001FFF	Ŧ	Size & Posil		OK
List			Size :	32 bit 💌	Cancel
			Position :	D[310]	Help
			Repeat	4 times	

Figure 33 Define Data Pattern Dialog Box

Enter a pattern and select the number of times that pattern is to be repeated and click OK.

Multiple Line PatternYou may define a block of multiple lines that can be automatically
repeated. Figure 34 shows the definition of a two line pattern to be
repeated 3 times. To add a new line, enter the data in the edit box and then
click on the down arrow to include it in the list.

Data Hex		Size & Position	04
List	FFFFFFF	Size : 32 bit 💌	Cano
		Position : D[310]	Hel
		Repeat 3 tin	nes
		Repeat 3 tin	nes

Figure 34 Define Multiple Line Pattern

Figure 35 shows the resulting block pattern where the defined pattern is replicated 3 times.

Data Blocks	Block Patterns	<u>N</u> ew Data Blo
Block0''	000000000000000000000000000000000000000	<u>D</u> elete Block
	00000000FFFFFFFF	Close
	0000000000000000	Help
	00000000FFFFFFF 00000000000000000	<u>Ticip</u>
	00000000FFFFFFF	Define Patter
		Uefine Patter
		Fill With Walking

Figure 35 Resulting Multiple Line Pattern

Walking Data PatternClick the Fill With Walking Bits button to open the Fill With Walking
Bits dialog box as shown in Figure 36.

Fill With Walking Bit	×
Data Size & Position	
Size : 32 bit 💌 Position : D[3	10] 💌
	Direction
Walking Bit 🔿 O 💽 1	C Right to Left
Repeat 4 times	Eleft to Right
Start Position : 31	
OK Cancel	Help

Figure 36 Fill With Walking Bits Dialog Box

Enter the walking bit options desired and the number of times the data pattern is to be written and click **OK**.

Figure 37 is an example of a walking bit "1" set in a direction of left to right to be written 4 times.




Figure 37 Walking Bit Data File Example

To save the newly created Data file click Close click Yes In the Save Changes to the Data File Dialog box.

Enter a file name **name.dat** in the Save As dialog box and click Save.

The newly created data file is now available for use with the current exerciser program.

Archiving a Project

Once you have completed a project and saved it under a unique project name you may easily archive all of the project files in one operation.



To archive an open, but saved project, click File and choose Archive

The Archive Project Dialog opens displaying all of the applicable project files. As a convenience, you may also add other relevant files to the archive by clicking **Add file** and then choosing the file from the Add File to Archive dialog.

Note: Make sure that your sample file is included in the Archive Contents list.

Archive Project Dialog	X
Archive Name : J:\Catalyst\UserDir\AdvancedPCI ExerciserUserDef1.zip Archive Contents:	
J:\Catalyst\UserDir\AdvancedPCI ExerciserUserDef1udp.evn J:\Catalyst\UserDir\AdvancedPCI ExerciserUserDef1udp.prg J:\Catalyst\UserDir\AdvancedPCI ExerciserUserDef1udp.exp J:\Catalyst\UserDir\AdvancedPCI ExerciserUserDef1udp.exp J:\Catalyst\UserDir\AdvancedPCI ExerciserUserDef1.udp	Add File Delete File Save Send Cancel Help

To complete the archive click **Save.**

E-mail archive

To e-mail the archived project click **Send** and complete the e-mail address in the e-mail dialog. This feature is useful for obtaining product support from the factory.

Restoring a Project



To restore an archived project, click **File** and choose **Restore Project** to open the Open Archived Project dialog

ed Project				? ×
😋 UserDir	•	£	ď	
e				
DCI Eventing Une De Glatia				
xercisercapturebata1.2p				
				- 1
EasyPU ExerciserCaptureData1.zip				<u>O</u> pen
ZIP File (*.zip)		•		Cancel
	erciser PCI ExerciserUserDef1.zip xerciserCaptureData1.zip EasyPCI ExerciserCaptureData1.zip	UserDir verciser e PCI ExerciserUserDef1.zip verciserCaptureData1.zip EasyPCI ExerciserCaptureData1.zip	UserDir verciser e PCI ExerciserUserDef1.zip xerciserCaptureData1.zip EasyPCI ExerciserCaptureData1.zip	UserDir verciser e PCI ExerciserUserDef1.zip xerciserCaptureData1.zip EasyPCI ExerciserCaptureData1.zip

Choose an archived project and click **Open.**

E-mail Archived Project

New		۲
Open Close	Ctrl+O	
Liose		
Save	Ctrl+S	
S <u>a</u> ve as		
Printer Setup		
Print	Ctrl+P	
Print Pre <u>v</u> iew		
Archive Project	Ctrl+A	
Restore Project	Ctrl+E	
E-mail to	Ctrl+Z	
E <u>x</u> it		

To e-mail an archived or currently open project, click **File** and choose **E-mail to** open the e-mail dialog.




Figure 38 E-mail Dialog box

Default E-mail Client	The E-mail dialog box reflects the default E-mail client installed on your system.
Default Recipient	The default recipient of your E-mail is Catalyst Enterprises customer support, but you may change that to any valid E-mail address.

Exerciser Utilities

Dump Memory



To perform a memory dump select **<u>D</u>ump Memory** from the Exerciser dropdown list on the menu bar. This will open the Dump Memory dialog box.

Enter a Start address and an End address or Count and click **OK** to perform a memory dump as selected.

Dump Memory		×
Start Address	00000100	Address Len
End Address	00000200	🗢 64 Bit
Count		
	IK Cancel	<u>H</u> elp

Figure 39 Dump Memory Dialog Box

The resulting memory dump will be displayed as shown in Figure 40.

	-	
Address	Data	
0x000000000000000000000000000000000000	0x00000000F000EC59	
0x0000000000000104	0x00000000F000EFD5	
0x0000000000000108	0x0000000F000F065	
0x000000000000010C	0x000000000000000000000000000000000000	
0x0000000000000110	0x00000000F000EF6F	
0x000000000000114	0x00000000F000EF6F	
0x000000000000118	0x0000000F000EF6F	
0x000000000000011C	0x00000000F000EF6F	
0x000000000000120	0x0000000F000EF6F	
0x000000000000124	0x0000000F000EF6F	
0x000000000000128	0x00000000F000EF6F	
0x000000000000012C	0x0000000FD4E2637	
0x000000000000130	0x00000000F000EF6F	
0x000000000000134	0x0000000F000EF6F	
0x00000000000000134	0x0000000000000000000000000000000000000	

Figure 40 Dump Memory Result

Read/Modify Write



To perform read/modify write select **Read/Modify Write ...** from the Exerciser dropdown list on the menu bar. This will open the Read/Modify Write dialog box.

PCI Read/Modify Write Dialog	х
Cur. Address 007FE010 Address Size Data Size: 8 bit Image: Size G 44 Bit Data Position: DIT.01 Image: Size Cur. Add. Content 000000000000000000000000000000000000	

Figure 41 Read/Modify Write Dialog Box

- 1. Enter an address the contents of which you wish to modify in the Current Address edit box.
- 2. Enter the value to be written to that address in the New Value edit box.
- **NOTE:** This feature assigns the TA700/800 to be a bus master and may be used to read or write to any register or memory address of a target device without having to use a programming menu.

Write/Read Verify



To perform Write Read Verify select **Write/Read Verify** from the Exerciser dropdown list on the menu bar. This will open the Write/Read verify dialog box.

+Write/Read Verify			
Data File Name : d:\ca	atalyst\userdir\w1_32.dat		Browse
COMMAND Memory	TARGET ADDRESS	BE DATA/Data Block Name	DMA Size 8
Binary Format : 00000	000		
<u>_</u>	mpile	pile & <u>B</u> un	

Figure 42 Write/Read Verify Dialog Box

- 1. Select the command type from the Command dropdown list, enter the Target address, BE and either the data to be written or a previously defined data block and a DMA size.
- 2. Click Compile & Run to perform the Read/Write verification.
- 3. To view the executable code as shown in Figure 43 click <u>Compile</u> and then to perform the Read/Write verification click **Run**.

Line	Loop S O	Clock	Cycle Type	R Q #	FRAME#	I F D Y #		AD[]	C\ BE #	P A R	F A F 6 4	EQ	A C K 6 4 #	0 C K #	Int#	E R R	R	Loop Count	
M1		1	MEM Write	0	0	1		00000000007FE00	07	1	0	1	1	1	1111	1	1	2	
M2		2	Last Data Phase	1	1	0)	000000000000000000000000000000000000000	00	1	0	1	1	1	1111	1	1	0	
M3		3	Idle	1	1	1		000000000000000000000000000000000000000	00	1	1	1	1	1	1111	1	1	0	
M4		4	Idle	1	1	1		000000000000000000000000000000000000000	00	1	1	1	1	1	1111	1	1	0	
M5		5	Idle	1	1	1		000000000000000000000000000000000000000	00	1	1	1	1	1	1111	1	1	0	
M6		6	MEM Write	0	0	1	Т	00000000007FE04	07	0	0	1	1	1	1111	1	1	2	
M7		7	Last Data Phase	1	1	0)	000000000000002	00	1	0	1	1	1	1111	1	1	0	
M8		8	Idle	1	1	1		000000000000002	00	1	1	1	1	1	1111	1	1	0	
M9		9	Idle	1	1	1	Т	000000000000002	00	1	1	1	1	1	1111	1	1	0	
M10		10	Idle	1	1	1		000000000000002	00	1	1	1	1	1	1111	1	1	0	-
	iormat op Couni	ter ®	Infinite C Def	inite		U			nser	:			De	elet	•	Ç	he	ck Loops	

Figure 43 Write/Read Verify Compiled Program

Address	Written Data	Read Data	Verify	
00000000]	0x0000000	0x00000000	Pass	
00000004]	0x11111111	0x11111111	Pass	
00000008]	0x2222222	0x22222222	Pass	
0000000C]	0x33333333	0x33333333	Pass	
00000010]	0x4444444	0x4444444	Pass	
00000014]	0x55555555	0x55555555	Pass	
00000018]	0x66666666	0x66666666	Pass	
0000001C]	0x77777777	0x77777777	Pass	_
00000020]	0x88888888	0x88888888	Pass	
00000024]	0x99999999	0x99999999	Pass	

Figure 44 Write/Read Verification Result

Address Test



To perform an Address Test select <u>Address Test</u> from the Exerciser dropdown list on the menu bar to open the Address Test Program dialog box.

1. Enter the starting address to be tested and the number of addresses (Length) to be tested.

冒+A	ddress test Progr	am1			_ 🗆 ×
	COMMAND	TARGET ADDRESS	BE	Length	
	Memory	00FA3000	00	16	
	<u>C</u> ompile	Compile & <u>R</u> un	Ľ	<u>H</u> elp	

Figure 45 Address Test Program Dialog Box

2. Click the ellipses button next to the Length edit box to set the Read/Write properties, click OK and then Compile & Run. The test results are displayed as in Figure 47.

Program Line Properties	×
	h?
Addressing Size :	🔿 64 bit 💿 32 bit
Data Size : 32 bit	▼ Data Position : D[310] ▼
Read/Write Compile	Mode
C Burst	Single
	Address Increment : 4 bytes

Figure 46 Set Read Write Compile Mode Dialog Box

Address	Written Data	Read Data	Verify	
00FA30001	0x00FA3000	0x00FA3000	Pass	
DOFA3004]	0x00FA3004	0x00FA3004	Pass	
DOFA3008]	0x00FA3008	0x00FA3008	Pass	
DOFA300C]	0x00FA300C	0x00FA300C	Pass	
DOFA3010]	0x00FA3010	0x00FA3010	Pass	
00FA3014]	0x00FA3014	0x00FA3014	Pass	
DOFA3018]	0x00FA3018	0x00FA3018	Pass	
00FA301C]	0x00FA301C	0x00FA301C	Pass	
DOFA3020]	0x00FA3020	0x00FA3020	Pass	
DOFA3024]	0x00FA3024	0x00FA3024	Pass	

Figure 47 Address Test Result

Scan Configuration Registers



To perform a configuration scan select **Scan Configuration Registers** from the Exerciser dropdown list on the menu bar.

The system will search for PCI devices on the bus and display the configuration as shown in Figure 48. All devices on the bus are reported. To see information on additional devices click **Next**>.

7 of 7) PCI Device - S	imple communication c	ontroller		Bus No:	0
Vendor ID:	0×131F	Vendor Name:	Undefined vendor r	name	,
Device ID:	0×1021	Command:	0×0003	Status:	0×0280
BIST:	0×00	Header Type:	0×00	Revision ID:	0×02
Cache Line:	0×08	Class Code:	07 • 01 • 02	Latency Timer:	0×00
Base Address					
1) (XDD000000		4) 0×00000679		Cardbus CIS Pointer:	0×00000000
2) 0×0000D401		5) (0×00000289		Subsystem ID:	0×0000
3) 0×00000279		6) (0×00000689		Subsystem Vendor ID:	0×0000
Reserve:	0×0000	Reserve:	0×0000	Expansion ROM:	0×00000000
Reserve:	00 · 00 · 00	Capabilities Pointer:	0×00	Max_Lat:	0×00
Min_Gnt:	0×00	Interrupt_Pin:	0×01	Interrupt_Line:	0×08
Configuration Address: Wri	0×00800000 je PCI Configuration to	this Device	Read PCI Config	uration from this Device	


Figure 48 Configuration Header Display Dialog Box

You may edit all of the parameters displayed in white, if your hardware allows it. Edit the field and then click on the "Write PCI Configuration to this Device" button.

To save configuration read all devices, find your device and save it to a file.

PCI 2.1 or PCI 2.2 Specification

Scan check may be performed to either the PCI 2.1 or PCI 2.2 specification. The selection of which specification is made on the Software Global Settings dialog box. To set these options click **Configuration** on the main menu bar and then choose **Software Settings**.



- Scan Direction Limitation The TA700/800 may be used in any bus location including downstream from a bridge. Since the TA700/800 can only scan subsequent buses through a bridge in a forward direction devices above the bridge will not be found.
- **Device Compliance** To perform an immediate device compliance on a device, see **Compliance Device Test** on page 116.

Generate Traffic and Measure Performance

Make sure that the TA700/800 is in the State Analyzer & Exerciser configuration and is operating in the Easy Mode as shown on the Main Menu bar below.



Performance Analysis with exerciser requires you to define an exerciser program as described in Defining an Exerciser Program on page 41.



Click the Performance Analysis Icon on the menu bar to open the Performance Analysis dialog box as shown in Figure 49.

LINE	COMMANE Target Termina		DATA/Data Block Name	Target Address Base Target Address	C/BE	Number of Data	Target Address
M1	Interrupt ACK		Ŧ	00000000	E	1	
M2	MEM Read			00000000	00	1	
M3	MEM Write	•	•	00000000	00	1	
M4	Interrupt ACK	~	V	0000000	00	1	
M5	Interrupt ACK	~	Y	00000000	00	1	
M6	Interrupt ACK	v	Ŧ	00000000	00	1	
M7	Interrupt ACK	7	v	00000000	00	1	
M8	Interrupt ACK	Y		0000000	00	1	
M9	Interrupt ACK	Ŧ	¥	00000000	00	1	
					I Er	nable Loca	al Memory
Save	data to file :				1	Vo of Sam	ples: 1000

Figure 49 Performance Analysis with Exerciser

To perform Performance Analysis with the exerciser:

- 1. Define the exerciser program, such as reading or writing to a known memory location.
- 2. Click the Performance Analysis Tab and set up the Performance Analysis as described in Performance Analysis on page 34.
- 3. Click <u>R</u>un.

Generate Traffic and Measure Statistics

Make sure that the TA700/800 is in the State Analyzer & Exerciser configuration and is operating in the Easy Mode as shown on the Main Menu bar below.





Click the Trace Statistics Icon on the menu bar to open the Trace Statistics dialog box as shown in Figure 50.

statistics_generate_easy.tep	_ I X
Exerciser Program Trigger Point Trace Statistics	
Calculate C istal C Average Magimum Df RETRY Accumulative Total Istance At Deange CMD Concerned Address/Data Size: 32 Bit C 64 Bit Display Display Istance Display Istance Display Istance Display Istance Display Istance Image No. of periods 20 Image Negott	
Save data to file : No of Samples: 1000 Update Interval (1 Sec)	
Pre-Trigger (50%):	
<u>R</u> un Cancel <u>Save Load</u> Import	lote

Figure 50 Trace Statistics With Exerciser


To obtain Trace Statistics with the exerciser:

- 1. Set the trace statistics options and the Trigger Point as described in Obtaining Trace Statistics on page 36.
- 2. Click the Exerciser Tab and define the Exerciser Program as described in Defining an Exerciser Program on page 41.
- 3. When all the parameters have been specified, click **Run** to capture the specified data and perform the statistics reporting.

Timing Analysis - Synchronous

Make sure that the TA700/800 is in the State & Timing Analyzer configuration and is operating in the Easy Mode as shown on the Main Menu bar below.

This mode of operation is not supported by the TA700PDC, TA800 or PCI-X



In this mode you may immediately detect and capture timing violations on all bus signals. Any bus "glitch" of 1.5 ns or greater is captured as a timing violation.

You may also perform a Setup/Hold Limits search on any or all PCI bus signals by using a convenient signal mask.

Caution:

When performing measurements at 66.6MHz, make sure extender switch if OFF.



To perform an immediate timing analysis, click the Timing Violation Icon to open the Timing Violation Analysis dialog box.

	for Setup and Hold ti is made for minimun ecifications:		ıp & Hold requir	ement	
	Frequency	Setup Time	Hold Time	Glitch	1
	25-33.33 MHz	7 ns	2 ns	1.5 ns	
	33.33-66.66 MHz	3 ns	2 ns	1.5 ns	
File Name: J:\Catalyst\Pred		p		Increment filenar	ne automatically
Display: Partial Memory		C Entire Memory			
Pre-Trigger (50 %) :	l D	🗖 Auto Run 20	times		
<u>B</u> un Cancel	Save	<u>L</u> oad	[mport	Data Display Config	guration <u>N</u> ote

Figure 51 Timing Violation Analysis Dialog Box

Timing Violation Capture

1. Set the desired data capture options such as Pre-Trigger percent, Display Memory etc. and click Run.

The occurrence of the first timing violation will cause a trigger and open the Timing Violation Results display as shown in Figure 52. The red signals represent a timing violation. Bus signals are shown in a code. As an example 00000080 indicates that the timing problem is for AD7, and 1000000C indicates the problem is for AD28, AD3 & AD2 signals.




Figure 52 Timing Violation Results Display

Search for Setup & Hold Limits



To search for setup and hold limits click the Setup/Hold Limits search Icon to open the Setup and Hold Limits Mask definition dialog box.




Figure 53 Setup and Hold Limits Mask Definition Dialog Box

Select the signals that you wish to ignore in the search and then click **Search**. At the completion of the search the result is displayed as shown in Figure 54.

Setup	Time :	7.50	(Nanoseconds)
Hold	Time :	4.00	(Nanoseconds)

Figure 54 Setup and Hold Limits Search Result

Timing Analysis - Asynchronous


Not available for TA700PDC

PCI-X and TA800 asynchronous timing not supported.

Asynchronous timing analysis uses a 664 MHz independent clock to sample PCI bus signals. This clock is asynchronous to the PCI bus clock and allows a very high resolution sampling of the bus signals.

Caution: The TA700/800 may draw as much as 4.0 A during an asynchronous timing test, the TA700/800 board must be configured to operate from the + 3.3V bus power. JP2 shunted between pins 2 - 3.

To perform an asynchronous timing analysis, make sure that the TA700/800 is in the PCI Async Timing Analyzer working mode as shown on the Main Menu bar below.





Click the **Green** Icon on the Main Menu bar to open the Capture Data and Trigger dialog box shown in Figure 55.

Data Capture Selection			
 Everything 			
Trigger Point Selection			
Trigger On : Address	-	Address 00000000	<u>N</u> ew
		Command : DOOOX	Modify
	Manual Trigger		Remoye Clear <u>A</u> ll
splay: 🕫 Partial Memory 1000	Samples C Entire M	temory Asyncronous Option : Ͼ Optio	

Figure 55 Asynchronous Timing Capture Data And Trigger Dialog

1. Select a Pre-Defined Trigger Point (See Table 1. on page 27) from the **Trigger On** dropdown list, select the Asynchronous Option A or B and set the desired data capture options as outlined on page 33 and click **<u>R</u>un**. Wait to capture data and to view the result as shown in Figure 56.

Asynchronous Option A Samples PCI control signals and addresses AD[31..0]

Asynchronous Option B Samples PCI control signals and addresses AD[63..32]




Figure 56 Asynchronous Timing Data Capture Wave Display

Advanced Mode

The Advanced Mode expands the analyzer capability by allowing you to program special custom debugging projects and define complex triggering levels. Such projects are programmed by defining event patterns for triggering and triggering sequences om convenient Event Pattern definition and Sequencer programming menus.

The State & Timing analyzer configuration, in addition to the special programming with event and sequencer files, also expands the Timing Violation Analysis by allowing you to chose leading and trailing edge timing values.

With this expanded capability you may perform all of the same analysis functions as in the Easy Mode but with much customizing.

- Setup complex triggering level to Capture data and trigger using custom projects.
- Perform timing characterization timing violation detection.
- Capture bus activity and the device under test response under different conditions using the exerciser.
- Do Performance Analysis on PCI bus activities.
- Measure and report Statistics on selected parameters.
- Easy Mode AccessAs a convenience to allow you to get a quick snapshot of bus activity, the
Advanced Mode menu bar includes a Yellow button that gives you access
to an Enhanced Easy mode.
- **Enhanced Easy Mode** Accessing the Easy mode from the Advanced mode expands the exerciser programming capability to include program loops

Custom Capture Data Project

With the TA700/800 operating in the **Advanced Mode** as shown on the Main Menu bar below, make sure that the Working Mode is **PCI State Analyzer** or **PCI-X Analyzer**.



For a custom project you must define/program:

- A set of Events
- A sequencer Program

Example Files Your analyzer includes a set of pre-defined Project, Event and sequencer files. You may load a complete Project or import Events and Sequencer programs to perform pre-determined tasks. For more detail see Example Files on page 113.

1. Click the Black button on the Main Menu bar to open the Custom Project dialog box shown in Figure 57.

AdvancedPCI AnalyzerUserDef2	
Event Patterns Sequencer	
<pre>O StateD { While Capturing All PCI Signals At "Every_Clock" { While Capturing All PCI Signals At "Every_Clock" {</pre>	Add State Add State Delete Eont Full Screen
File Name: Increment filename autom	atically
Display: 🕫 Partial Memory 1000 🕒 Samples 🔿 Entire Memory	
Pre-Trigger (50 %):	
Bun Cancel Save Load Import Data Display Configuration Note	Help

Figure 57 Custom Project Dialog Box

Defining Event Patterns

An Event pattern defines the PCI/PCI-X bus signals, including address, data and control signals to:

- Define the data capture manipulation.
- Define events that are used for Performance Analysis and Bus Utilization measurement.

You may define up to 8 events identified as follows:

	EV1 - EV8	8 Events with identical capability.
DEFAULT NAMES		event names that may be changed to a user defined ference in the Sequencer and Performance analysis
PCI SIGNALS	All PCI bus signals are scan testing.	included except JTAG which is used for boundary
EXTERNAL		upports 16 external signals that are all sampled and synch with the PCI bus signals. Not available on

Creating an Event Pattern

EV1	Name	XFER	AD[]	CBE[]	P A R		FRAME	I R D Y #	¥	R D Y	0 P	L 0 C K #	R/G	INTX	E R R	R 5 T #	3. 3 ¥ a	Р Ч Е #	EXT ERM SIG
EV2						Ľ		#	L #	#	#	"					x		TAL
EV3 XXXXXXXXXXXXXX XXXXXXXXX XX X <th< td=""><td>EV1</td><td></td><td>*****</td><td>XXXXXXXX</td><td>XX</td><td>x</td><td>х</td><td>х</td><td>x</td><td>х</td><td>х</td><td>х</td><td>XXXX</td><td>XXXX</td><td>XX</td><td>х</td><td>х</td><td>x</td><td>XXX</td></th<>	EV1		*****	XXXXXXXX	XX	x	х	х	x	х	х	х	XXXX	XXXX	XX	х	х	x	XXX
EV4 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	EV2		*****	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXX
EV5 XXXXXXXXXXXXXXXXX XXXXXXX XX X X X X X	E¥3		*****	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXX
EV6 XXXXXXXXXXXXXXX XXXXXXX XX X X X X X X	EV4		XXXXXXXXXXXXXXXXXXXX	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXX
EV7 XXXXXXXXXXXXXXXX XXXXXXXX XX X X X X X	EV5		*****	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXX
EVG XXXXXXXXXXXXXXXXXX XXXXXXX XX X X X X X	EV6		*****	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXX
	EV7		*****	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXX
Clear All Event	E¥8]	*****	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXX
																CI	ear	All	Even

Click the Event Patterns tab to open the Event Pattern Definition dialog box.

Figure 58 PCI Event Pattern Definition Dialog Box

To enter a parameter or edit a previously entered parameter, double-click in the appropriate data field to open a corresponding dialog box, enter the required data, and click **OK**. The changes entered will be reflected in the edited data field.

Keyboard EditYou may also edit all of the data fields by using the keyboard by moving
through the available data fields using the arrow keys and pressing Enter
on the desired field to either open the associated dialog box or to change
the contents from X to 0 to 1.

Name an EventFor example, to define EV1 as mem_addr, double click in the EV1 field
to open the New Event Setting dialog, enter the new event name and
click **Rename**.

) Ad	lvancedPCI Aı	nalyzerUs	erDef1																_	
Eve	ent Patterns Se	quencer																		
	Name	XFER	AD[]	CBE[]	P A R	I D S E L	FRAYE#	I R D Y #	DE¥SEL	DY	5 T P #	L O C K #	R/G	INTX	E R R	R 5 T #	3 ¥	P Y E #	EXT ERN SIG NAL	
	mem_addr		****	XXXXXXXX	xx	х	x	x	# X	x	x	x	XXXX	XXXX	xx	x	x	x	xxxx	
	EV2		*****	XXXXXXXX		x	x	x	x					XXXX	XX	x	x	x	XXXX	
	EV3		*****	XXXXXX Net	v E ve	ent	Set	ting												×
	EV4		*****	XXXXXX	-		-											_		-11
	EV5		*****	XXXXXX	Ren				۰ س	_	_	_			_	-		_		111
	E¥6		*****	XXXXXX	Ne	wN	lam	e:		nen	n_a	ddr					B	ena	me	
	EV7		*****	XXXXXX																
	EV8		*****	XXXXXX	Sele	ct I	dne	mo	nic											
							15.4			<u> </u>	_	_			11		(Clos	e	
							4E1 4E2				4	^	<u>I</u> r	nport				_	_	
							IE3				1	_	E	xport	1			Hel	p	Ľ
File	Name:						IE4							inport.	-					
		_					IE5						Imp	oort All						
Dis	play: 💿 Partial N	demory 10	000 🕨 Samples 🤇	Entire M			1E 6						E	oort All	11					
	T: (50 m)						IES					_								
Pre	-Trigger (50 %):			C Auto F	41	IAN	1ES	I			_	•								
	Bun	Cancel	Save Loa	• 1 I ^L																- F
_	<u></u>	Canobi		<u>V</u>	_	-	-	-	-	-	-	-	_		_	-	_	-	_	

Figure 59 Naming an Event

Mnemonics as EventsTo use a pre-defined Mnemonic as an Event, double click in an Event
field, then select a Mnemonic from the Select Mnemonic window in the
New Event Setting dialog an click Import. For a detailed description of
Mnemonics see "Mnemonics" on page 164.

External Signals External input signals are an extension of event definition. You may include an external signal with an event definition by double clicking the in the External Signal data field and entering an external signal number between 0 and 0xFFFF.




Figure 60 Invoking an External Signal

Set DefaultTo set all of the PCI signals to the default value of don't care, X, for any
given event EVx, position the highlighted cursor anywhere in that row
and hit the "del" key.Set Transfer TypeThe transfer type selection dialog box shown in Figure 61 controls the

The transfer type selection dialog box shown in Figure 61 controls the pre-determined signal settings and address limits based upon the XFER type selected. For example, with A32 selected as shown, the address field is automatically limited to 32 bits, a limited CBE dialog as shown in Figure 62 is enabled, 64 bit settings in the PAR dialog and the R/G dialog are grayed out. Additionally the IDSEL, FRAME#, IRDY#, DEVSEL#, TRDY# and STOP# are pre-defined and unchangeable. Limit to Current Slot

You may qualify an event to be applicable to the transaction started at the current slot only by setting the **"Latched"** option in the R/G dialog.



Alternate qualification

A different way to qualify an event to the current slot is to double click the **XFER** field and then select the desired latched transfer type **LA32**, **LMX32**, **LA64 or LMX64**. These options are the same as A32, MX32 etc. except that they apply only to the slot that the TA700/800 is installed in.




Figure 61 PCI Transfer Type Selection Dialog Box

PCI-X Attributes When operating as a PCI-X analyzer an additional transfer type choice, Attributes, is enabled. See "PCI-X Attributes" on page 73 for description.

Mon't Care	C 101× Config (This Slot Only)
C 0000 Interrupt ACK	101X Config (Entire Bus)
🔿 0001 Special Cycle	C 1010 Configuration Read
C 001×1/0	C 1011 Configuration Write
© 0010 I/O Read	C 1100 Memory Read Multiple
C 0011 I/0 Write	1101 Dual Address Cycle
C 011X Memory	C 1110 Memory Read Line
O 0110 Memory Read	C 1111 Memory Write & Invalidate
O 0111 Memory Write	C Any Memory

Figure 62 Limited CBE Dialog Box

Name	XFER	AD[]	CBE[]	P A R	I D S E L	FRAME#	D	¥	TRDY#	S T O P #	C K	R/G	INTX	E R R	R 5 T #	3 ¥	P 7 E #	EXT ERN SIG NAL
EV1	A32	xxxxxxx	XXXX	x	X	F	x	₩ X	x	X	x	XX	XXXX	XX	x	x	x	xxxx
EV2		*****	XXXXXXXX	XX	x	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXXX
E¥3		*****	XXXXXXXX	XX	X	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXXX
E¥4		XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXXX
EV5		*****	XXXXXXXX	XX	X	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXXX
E¥6		*****	XXXXXXXX	XX	X	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXXX
EV7		*****	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXXX
EV8		*****	XXXXXXXX	XX	x	x	x	x	x	x	x	XXXX	XXXX	xx	х	x	x	XXXX
															Cle	ear.	All E	vents
Name:					_	_				1	п	Increm	ent filena	ame (auto	oma	tical	ly

Figure 63 PCI Event File Setup for XFER Type A32

Set Address RangeTo set an address range for an event, select an address XFER type and
double click in the AD[] field to open the data entry dialog. Check the Set
Range box, enter the address range values and click OK.

Name	XFER	AD[]	CBE[]	P A R	I D S E L	FRAYE#	R D Y	¥ 5	T 9 R 1 D 0 Y F	rlo	R/G	INTX	E R R	S T	¥	P EXT M ERN E # SIG NAL
EV1	A32	****	XXXX	×	×	F	X	<u>#</u>	x)	×	XX	XXXX	XX	×	x	x xxxx
EV2		*****	XXXXXXXX	XX	x			x			XXXX	XXXX	XX			x xxxx
EV3		*****	XXXXXXXX	XX	X	X		x		< X	XXXX	XXXX				x xxxx
EV4		*****	XXXXXXXX	XX	х	х	х	х	x	< X	XXXX	XXXX	XX	х	х	x xxxx
EV5		*****	XXXXXXXX	XX	х	х	x	x	x	ĸΧ	XXXX	XXXX	XX	х	x	x xxxx
E¥6		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		vv	v	v	v	v	v	/ v			vv	v	v	
EV7		Address														
EV8		Input Data Format														
Name:		• Hex • •	Binary J	▼ s	et F	lan	ge									

Figure 64 Setting an Address Range

EV2 XXXXXXXXXXXXXXXX XX XXXXXXX XX X			
EV3 XXXXXXXXXXXXXXXX XXXXXX XX X X X X X X	XX X	XX	x >
EV4 XXXXXXXXXXXXXXXX XXXXXXX XX X X X X X X		xx	хx
	XX X	хx	х×
	XX X	хх	xx
EV5 XXXXXXXXXXXXXXXXX XXXXXX XX X X X X X X	XX X	хx	xx
EV6 XXXXXXXXXXXXXXXXX XXXXXXX XX X X X X X	XX X	хx	XX
EV7 XXXXXXXXXXXXXXXX XXXXXXX XX X X X X X X	XX X	хх	XX
EV8 XXXXXXXXXXXXXXXXX XXXXX XX X X X X X X	XX X	хх	XX
	CI	Clear	All Ex

Figure 65 Address Range Set

PCI-X Attributes

To define an Event with Attributes double click the XFR field in the event pattern definition dialog and choose **Attributes** in the PCI-X transfer type dialog box.




Figure 66 PCI-X Transfer Type Selection Dialog Box

Note that for the event chosen with Attributes as XFER, the AD[] and CBE[] fields are merged.

Name	XFER	AD[]	CBE[]	P A R	I D S E		D Y	V S	D Y		O C K	R/G	INTX	E R R	R S T #	3 ∀ a	P M E #	EX1 ERI SIC
					L	E #	#	L	#	#	#					u x		NAI
EV1	A32	XXXXXXXX	XXXX	х	Х	F	Х	Х	Х	Х	х	XX	XXXX	XX	х	х	x	XXX
EV2	Attr	XXXXXXXXXX		X	Х	0	1	1	1	Х	х	XXXX	XXXX	XX	х	х	х	XXX
EV3		*****	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXX
EV4		*****	XXXXXXXX	XX	х	x	x	x	x	x	х	XXXX	XXXX	XX	х	х	x	XXX
EV5		XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	XXX
EV6		XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXX	XX	х	х	х	х	х	х	х	XXXX	XXXX	XX	х	х	х	xxx
FN7		*****	******	vv	¥	¥	۷	¥	۷	۷	۷	****	****	**	¥	۷	Y	Ľ
															Ck	ear i	All E	vents
Name:					_	_	_	_		1	_			_				
Name:												Increm	ent filena	ame a	auto	ma	ical	ly .

Figure 67 PCI-X Event Pattern Definition Dialog Box

Double click the merged AD[] and CBE[] fields to open the **Set Attributes** dialog as shown in Figure 68.

To Set Attributes

R	N S	R O	Tag	Requester Bus Number	Requester Device Number	Requester Function Number	Lower Byte Counter	Upper Byte Counter
Х	X	X	*****	******	*****	×××	******	×***
Attribute Type								

Figure 68 Attribute Setting Dialog

Check the desired Attribute Type and enter the required parameters.

Abbreviations The following is a definition of the abbreviation designated fields:

With **Burst** or **DWORD** attribute type is selected:

- R Reserved
- NS No Snoop
- RO Relaxed Ordering

When **Configuration** attribute type is selected:

R Reserved

When **Split Completion** attribute type is selected:

- BCM Byte Count Modified
- SCE Split Completion Error
- SCM Split Completion Message

Programming the Sequencer

The sequencer is used for data capture manipulation, generating complex triggering on bus events and starting the exerciser (if required).

The TA700/800 Sequencer includes 32 states, S0 to S31 (Limited to 16 states in TA800). The Sequencer always starts at S0. Each state can be programmed to go to any other state depending on the occurrences of specified patterns in that state. Jump to any state is conditional. At any of the states S1-S30, the Sequencer may jump to several other possible states depending on which of the specified conditions have been met first.

A Trigger may be set in the Sequencer to occur:

- 1. Unconditionally at any state
- 2. On protocol error (PE).
- 3. On occurrences of Events or on Boolean expressions of Events.
- 4. On occurrence of a timing error. Not supported on TA700PDC (PMC) and TA800.
- 5. On occurrence of an external signal input. **TA800 does not support external signals.**

Unconditional trigger is mostly useful when data sampling requires more than one Sequencer state. So the trigger may be set to occur at S1 and then continue to sample data based on several sequences of events. The data capture choices for every state are:

All	Captures all data on every cycle
None	Captures no data
EV1 - EV8	Captures data as specified for each events
!EV1-!EV8	Captures all data outside the specified address or data range
Expression	Captures data as defined by a Boolean expression

The state transition events for every state are:

Any	Unconditional		
Protocol Error	A Protocol Error		
Timing Error	Only in PCI Timing Analyzer. Not supported on TA700PDC (PMC) and TA800.		
EV1 - EV8	Predefined events		
!EV1-!EV8	If not pre-defined		
Expression	A Boolean equation of events. e.g. EV1+!EV2		
External	External signals		

Programming the Sequencer as Text




Figure 69 Prototype Text Programming Window

The text programming window opens with three default prototype states with all programmable parameters displayed in blue.

Additional States	You may add up to 30 additional states by clicking the Add <u>State</u> button. Programmable parameters are displayed as blue.			
Maximize Display	You may maximize the programming window by clicking the Full Screen button.			
To Change Paramete	ers			
1.	Position the display cursor over the parameter and double click the left mouse button to open a list box with available choices for that parameter. See Figure 70.			
2.	Choose the desired parameter with the display cursor and double click the left mouse button.			
To Delete a Paramet	er Double click the parameter to be deleted and select delete.			
Add Else If	You may include Else If statements in your program by clicking the Add <u>Else If button</u> . To remove the added Else If, double click on it and choose <delete> from the open list box.</delete>			
Tag and Discard	Tag and Discard allows the user to delete a portion of the capture memory. Setting Tag places a marker in capture memory and setting Discard causes the deletion of all captured data between Tag and Discard.			
	Click the ellipses after If [Event_A occurs] "" and choose Tag_Event at the point after which you expect a result. Then click the ellipses after ElseIf [Event_B occurs] "" in the state where you expect the result and choose Discard . Data will be discarded between the last Tag_Event set and the Discard set.			




Figure 70 Changing the Programmable Parameters

Optimum Workspace

To avoid scrolling the display in long sequencer programs you may minimize completed states by double clicking the symbol next to the state to be minimized. To expand the minimized state, double click the state name.




Figure 71 Minimized State Display

Deleting a StateTo delete a state, place the cursor in the text for that state and click the
Delete button.Pre-TriggerThe Sequencer menu includes a Pre-trigger xx% function which lets you
set the percent of data to be captured before and after the triggering event.
This percentage is set by default to 50%. For more details see "Set
Trigger" on page 81

Programming the Sequencer With Menu Form



To program the sequencer with a menu form click the **Form** button in the Sequencer programming window to open the form window as shown in Figure 72.

data_exe Event Patte	r_adv.udp ms Sequencer	Exerciser Progra	am					
S0 :	Store ALL ELSE IF NON ELSE IF NON	IE 🔽	IF ANY		Tag Ev nen Goto S0 nen Goto S0	-	s1 💌	
	ELSE IF	F EXPRESSION NONE		Tag Event Discard	ontinue Store Then Goto Then Goto Then Goto	52 • 51 •		
	I Set Trigger Time) 1 ELSE IF ELSE IF	ANY NONE NONE		Tag Event Discard	ontinue Store / Then Goto / Then Goto / Then Goto /	52 •	_	Iext
	Out.Smp Entire Memory (50 %): _	Partial Memory	ory 1000	▶ Sample	15		to Run 20	e automatically
<u>B</u> un	Cancel	Save	Load	Import	Data Display	Configuration	<u>N</u> ote	Help

Figure 72 Sequencer Menu Form Style Programming Dialog Box

Unlimited Else IfThe menu form allows only 2 Else If statements but in the Text For user may add as many Else If statements as desired.					
To View and P	rogram As Text	Click the Text button on the Sequencer Form menu.			
Pre-Trigger	Sequencer menu includes a Pre-trigger xx% function which lets you he percent of data to be captured before and after the triggering event. percentage is set by default to 50%. For more details see "Set ger" on page 81				
	The Sequencer d states as follows:	efinition dialog box shown Figure 72 displays the programmable			
	S0	The starting state, displayed always.			
	S1 - S31	These states can be viewed and programmed two at a time by using the scroll bar on the right side of the screen.			
Tag and Disca	Setti	ag and Discard allows the user to delete a portion of the capture memory. etting Tag places a marker in capture memory and setting Discard causes e deletion of all captured data between Tag and Discard.			
	after which you a "" in the state y	e ellipses after If [Event_A occurs] "" and choose Tag_Event at the point ich you expect a result. Then click the ellipses after Elself [Event_B occurs] he state where you expect the result and choose Discard. Data will be ad between the last Tag_Event set and the Discard set.			

Defining a Boolean Expression

To define an expression, scroll down the list of options in the dropdown list where you wish to use an expression and click on Expression to open the Expression Editor window as shown in Figure 73.

Expression Editor	×
Event Names EV1 EV3 EV4 EV5 EV6 EV7 EV8	Operators
	Expression
EV1 + EV2	
OK	Cancel <u>H</u> elp

Figure 73 Expression Editor Window


Double click the Event Names and Operators as required to define the desired Boolean expression and click **OK**.

The available Boolean operators available from left to right are: Logical Or, Logical And, Negation, Parentheses, Backspace and Clear.

Set Trigger

Set trigger is available to be set by the user for states S1 - S31. When set trigger is selected, a trigger is enabled, when the Sequencer enters that state for the first time. The amount of data to be captured before and after the trigger may be set as a percentage of pre-trigger, between 0% and 100%. This may be done by positioning the pre-trigger slider to the desired percentage. This feature allows the evaluation of bus activity leading up to and after the triggering event. The operation of the pre trigger in the data memory is conceptually illustrated in Figure 74

Pre-Trigger Data: The capture of the specified percentage of the data prior to the triggering event cannot be guaranteed and may in some cases be 0. This can occur in cases where the triggering event occurs before the required number pre-trigger event data can be stored. In these cases the data display will show fewer than the specified data points prior to the triggering event.



DATA MEMORY

Figure 74 Pre-Trigger Example, 20% Pre-Trigger

Exercise and Capture Data Project

With the TA700/800 operating in the **Advanced Mode** as shown on the Main Menu bar below, make sure that the Working Mode is **PCI Analyzer/Exerciser** or **PCI-X Analyzer/Exerciser**.





Click the **Black** button on the Main Menu bar to open the Exercise and Capture dialog box shown in Figure 75.




Figure 75 Exercise and Capture Data Project Dialog Box

For an exercise and capture data project you must program/define:

- An exerciser program
- A set of Events (See "Defining Event Patterns" on page 67)
- A sequencer program (See "Programming the Sequencer" on page 75)

The exerciser will run whenever a the sequencer enters a state for which it is set to start the exerciser.

Programming the Exerciser

Make sure that the **Exerciser Program** Tab is selected on the Custom Project Dialog box as shown in Figure 76.

AdvancedPCI ExerciserUserDef2							
Event Patterns 1	Sequence	Exerciser Program					
Data Block Settings							
L00P Counter	LINE	COMMAND Target Termination	DATA/Data Block Name	Number of Data	Target Address Base Target Address	C/BE	
2	M1	Interrupt ACK	V	1	00000000	00	
2		7	Y	1			
2		Y	Y	1			
2		×	7	1		<u> </u>	
2		7	7	1	<u> </u>		
Binary Format :							
Padding C No Padd	ing	• Insert Idle 3	Loop Counter	e (Definite 🔲 Ena	ble Local Memory	
Add Insert	<u>D</u> elete	Import From SMP Check	oops <u>C</u> ompile		Exe	rciser Options	
File Name:				<u> </u>	Increment filename auto	matically	
Display: 📀 Partia	I Memory	1000 Samples C	Entire Memory				
Pre-Trigger (50 %		· _	Auto Run 20 times				
Bun	Cancel	<u>S</u> ave Load.	Import Data Di	isplay Con	figuration <u>N</u> ote	Help	

Figure 76 PCI Exerciser Program Dialog Box

To program the Exerciser:

- 1. The Exerciser Program dialog box opens as default with one active program line. You may add additional active program lines by clicking <u>A</u>dd.
- **PCI-X Exerciser**

The PCI-X Exerciser operates similarly to that for PCI, but with some notable differences.

AdvancedPCI-X Exercise(UserDef3								
Event Patterns Sequencer Exerciser Program								
Γ								
	LINE	COMMAND Target Termination	DATA/Data Block Name	Number of Data	Target Address Base Target Address	C/BE		
	M1	Interrupt Ack	▼ 00000000 <u></u> ▼	1	00000000	0		
	<u> </u>		▼ <u></u>					
	<u> </u>					<u> </u>		
	i		¥ 🗸					
E	inary Forn	nat :						
	Add Insert Delete Import From SMP Check Loops Compile							
File	e Name:			🗖	Increment filename autor	natically		
Di	Display: Partial Memory Display: Partial Memory Display: Partial Memory							
Pr	e-Trigger (50%):	Auto Run 20 times					
	<u>B</u> un	Cancel <u>S</u> ave Lo	ad Import Data D	isplay Con	figuration <u>N</u> ote	Help		

Figure 77 PCI-X Exerciser Program Dialog Box

See page 85 for PCI-X differences.

2. Choose the number of lines to be added and the Line Type, Master or Target, in the number of lines dialog.

Number of Lines	×					
Number of lines : 🚺 🚊						
Line Type Master C Target						
OK Cancel						

Figure 78 Number of Lines Dialog Box

- **Insert Program Line** To insert a new program line between previously added active program lines, position the cursor below the line where you want to insert the new line and click the Insert button.
 - 3. Select a command such as MEM Write from the command dropdown list for each active program line. Commands differ PCI vs. PCI-X.

Available PCI Exerciser Commands:

Interrupt ACK Special Cycle I/O Read I/O Write MEM Read **MEM Write CONFIG Read CONFIG Write** MEM Read Multiple MEM Read Line MW & Invalidate Data Transfer DAC : I/O Read DAC : I/O Write DAC : MEM Read DAC : MEM Write DAC : MEM Read Multi DAC : MEM Read Line DAC : MW & Invalidate Data Transfer

TA700/800 to Transfer data as Target without termination and complete as expected.

Disconnect with data	TA700/800 to Generate Disconnect as Target at the last data phase.
Retry	Generates Retry as Target.
Disconnect without data	Generate disconnect after the last data phase.
Target Abort with data	Generate Target Abort at the last data phase.
Target Abort without data	Generate Target Abort after the last data phase.

Available PCI-X Exerciser Commands:

Interrupt ACK Special Cycle I/O Read I/O Write MEM Read DWORD MEM Write Memory Read Block (Alias) Memory Write Block (Alias) **Configuration Read Configuration Write** Split Completion Memory Read Block Memory Write Block Dual Address I/O Read Dual address I/O Write Dual Address Mem Read DWORD Dual Address Mem Write Dual Address Mem Read Block (Alias) Dual Address Mem Write Block (Alias) Dual Address Mem Read Block Dual Address Mem Write Block Target Target Single Data Phase Target Disconnect at Next ADB Target Retry Target Abort Target Split Response NOP

4. Enter a TARGET ADDRESS that you would like to write to and enter the DATA or select a Data Block to be written to that address.

32/64 bit Addressing To set 32 or 64 bit addressing mode click the enabled ellipses button at the end of the active program line Base Address Setting dialog box shown in Figure 80. Addressing selection applies on a line to line basis.

AdvancedPCI ExerciserUserDef1						
Event Patterns Exerciser Program Sequencer						
Data File Name :	Browse Data Block					
LOOP LINE COMMAND DATA/Dat Counter LINE Target Termination DATA/Dat	a Block Name Number Target Address C/BE of Data Base Target Address C/BE					
Binary Format :	Program Line Properties					
Padding Inset Idle Image: Control of the set Idle Im	Data Size : 8 bit 💌 Data Position : [D[70] 💌					
File Name: Display: © Partial Memory 1000 Samples © Entire Memory	Read/Write Compile Mode Burst Address Increment : 4 bytes					
Pre-Trigger (50 %): ▲ ▲ Auto Run ▲ Auto Run ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲ ▲	OK Cancel <u>H</u> elp					

Figure 79 Setting 32/64 bit Addressing Mode

TA700/800 Address as Target When a Target command is chosen from the available COMMAND list, clicking the ellipses button opens the Base Address Setting Dialog Box.

-			erUserDef2						<u>_</u> _×
			r Exerciser Program						
Data P	ile Name	:]						<u>B</u> rowse	Data <u>B</u> lock
L	00P Counter	LINE	COMMAND Target Termination			VData Block Name	Number of Data	Target Address Base Target Address	C/BE
	2	T1	Target Abort with Data	•	FFFFFF	F 🗾	1	>>>>>0257	00000
	2			~		Y	1		
	2			v		V	1		
	2			7		Y	1		
	2	ļ	J	~	ļ	Y	1	<u> </u>	
Binary	Format :	1111111	111111111111111111111111111111111111111	1111		Base Address Setting			×
Paddi		r	Insert Idle 3	1		DEVSEL# speed	assertion		
	No Pado					C Below Subtrac	tive	C Subtractive C	ិ Medium
∆dd	Insert	<u>D</u> elete	Import From SMP	heck	Loops	Slow		C Fast	
	_					Address Size		Data Size	
File Nam	ie:					32 Bit	C 64 B	it 💿 32 Bit	🔿 64 Bit
Display:	Partia	l Memory	1000 Samples	C	Entire I	DSEL	. –		
Pre-Trigo	ger (50 %	1: T	1	1	Auto			×	
<u><u> </u></u>		Cance	Save	Load	-	[OK	Terres and the second s	Cancel	Help

Figure 80 Target Base Address Setting

 DEVSEL# Speed Assertion
 Specifies DEVSEL# response speed when operating as a target.

 Fast (Not supported at this time) target responds within 1 clock period.

 Medium target responds within 2 clock periods. (Supported @ 33MHz only)

Slow target responds within 3 clock periods.

Subtractive target responds between the 5th and 6th clock period.

Below subtractive target responds between the 6th and 7th clock period.

In cases where a target response to a specific command is required the C/BE entry must be set to that command. C/BE commands are chosen from the C/BE dialog.

CBE	×
CBE# Type	
C XXXX Don't Care	101X Config (This Slot Only)
C 0000 Interrupt ACK	101X Config (Entire Bus)
O 0001 Special Cycle	C 1010 Configuration Read
C 001X1/0	O 1011 Configuration Write
O 0010 I/O Read	C 1100 Memory Read Multiple
C 0011 I/0 Write	C 1101 Dual Address Cycle
C 011X Memory	C 1110 Memory Read Line
C 0110 Memory Read	C 1111 Memory Write & Invalidate
O 0111 Memory Write	 Any Memory
ОК	Cancel <u>H</u> elp

Figure 81 C/BE Set to Respond to Any Memory Command

Burst Data Writes	For burst data write operations requiring multiple data you may select a previously created data file from a list of Data Files by clicking B rowse and selecting a pre-defined data file, or create a new data file by clicking Data Block. See Creating a Data Block File on page 44.			
Padding/Bus Utilization	Checking Insert Idle and entering the number of idles desired will insert Idle states at the end of each compiled command. See Figure 82. Adding idles at the end of commands allows the TA700/800 to be precisely controlled on how long it will utilize the bus.			
5. Set E	xerciser options as described in Setting Exerciser Options on page 90.			

6. When done, click **Compile...** to generate and view the executable exercise code as displayed in Figure 82.




Figure 82 Compiled Output File With Padding

Forcing Errors	All signals displayed in blue may be changed to force errors and
	anomalies.

Parity Error	Parity error is checked by the recipient of data. If PAR is not in compliance with data, PERR is asserted two clocks later. The TA700 behaves the same way, meaning that it can only assert PERR when it is the intended recipient of data. Although it seems as if PERR is programmable during all transactions it is only altered per the users program during the data phase of Read transactions generated by the TA700.
Wait States	Wait states may be inserted by pointing the cursor on the line where a Wait State is desired and then clicking Insert .
Looping	You may define a loop by clicking in the Loop Start column next to the program line where you wish for the loop to start and in the Loop End column next to the program line where you wish for the loop to end. Loop end may be placed in Idle lines.

Enable Loop For the loop to execute, check the **Autorun** check box and enter a value of up to 65535 in the **Number of times** edit box.

Forcing an Interrupt

You may force interrupts for a specific number of clocks during the program execution by double clicking in the INT# field for that line and then setting the interrupts in the INT# dialog box. See Figure 83.





Figure 83 Setting Interrupts

Set Interrupts

Setting interrupts may be done in two ways:

- 1. From a compiled program for a specified number of clocks.
- 2. Outside of a compiled program, indefinitely until reset by the user again.



To set one or more interrupts indefinitely, click $\underline{\mathbf{E}}$ xerciser on the menu bar and then select Set Interrupts from the dropdown list to open the Set Interrupt dialog box

	OK
	Cancel
SERR#	<u>H</u> elp
	Deassert INTX#

Figure 84 Set Interrupts Dialog Box

Select the interrupts that you wish to set and click **OK**.

Continuous Setting, Outside Program Setting the interrupts in this manner sets them continuously until you uncheck them.

Limited Duration, Inside Program You may set one or more interrupts for one or more program steps when running compiled Program files. See Forcing an Interrupt on page 89.

Setting Exerciser Options

You may set the exerciser options globally for all input program types or locally on the Exerciser Programming window.



ОТ

4 D'

To set the exerciser options, click **Exerciser** on the menu bar and select **Options** from the dropdown list to open the exerciser dialog box as shown in Figure 85.

Bus Exerciser's Options	<u>?</u> ×
TA700_TA800 as Master Master Abort on No DEVSEL#-	On Target Disconnect/Retry
C Wait extra cycles	Our Seame transaction
C Per PCI Specification	C Use next transaction
Master Assert FRAME#	
C Regardless of GNT#	
 After GNT# asserted 	
Master Completes Transaction at	Time Out
Disabled	C Enabled
OK Cano	cel Default

Figure 85 Exerciser Options Dialog Box

On Target Disconnect/Retry	
Use Same Transaction	Completes from the disconnect point on, regardless of the number of times the target issues a disconnect. The TA700/800 will take it from where the target disconnect was issued and try to complete the transaction from that point on.
Use Next Transaction	The TA700/800 will bypass all of the transactions in the current command and will jump to the transaction for the next command.
Master Abort on No DEVSEL#	
Wait Extra Cycles	TA700/800 waits for 10 extra cycles.
Per PCI Specification	

Master Assert FRAME#		
Rega	rdless of GNT#	Once the TA700/800 is set to become a master, it asserts the frame and starts the transaction regardless of the status of the GNT#.
After	GNT# Asserted	The TA700/800 will request the bus and start the transaction only after the GNT# is asserted.
Master Completes Transacti	on at Time Out	
Disat	bled	The TA700/800 continues to complete the transaction for however many clocks it takes regardless of GNT# being deasserted.
Enab	led	The TA700/800 completes the current transaction as soon as possible after GNT# is deasserted.

Easy Mode Trigger and Capture

The Advanced Mode menu bar allows you to open an enhanced Easy Mode dialog that permits you to trigger and capture data using predefined PCI and PCI-X trigger points and data capture settings while allowing you to create a custom exerciser program.

To perform a quick data capture with a minimum of programming:

1. Click the **Yellow** button on the Advanced Mode menu bar to open the enhanced Easy mode dialog.

data_exer_adv.cdp Exerciser Program Capture Dat Data Capture Selection Everything Specific Address(es) (Any source) C Specific Address(es) (This slot only)	And Trigger Exclude I des Weit Retries	×
Trigger Point Selection Trigger Un : Address	Address Mew Manual Trigger Manual Trigger	
Display: © Partial Memory 10 Pre-Trigger (50 %): < <u>B</u> un Cancel		

Figure 86 Capture and Trigger Dialog

- 2. Set the trigger and capture options as described in "Instant Data Capture & Trigger" on page 26
- 3. Click the Exerciser Program tab to open exerciser program dialog.

				Data Block Settings			Import	<u>E</u> dit	
l	.00P Counter	LINE	COMMAND Target Termination	DATA/Data Block Name	Number of Data		Address jet Address	C/BE	
	2	M1	Interrupt ACK	V	1	00000000		00	
	2		v	Y	1				
	2		7	7	1				
	2		Y	v	1				
	2		*	7	1				
Binar	Format :								
Pad	ding `NoPaddi	ng	Insert Idle 3	Loop Counter © Infinit	e () Definite	🗖 Ena	ble Local	Merr
	Insert	<u>D</u> elete	Import From SMP Check	oops <u>C</u> ompile			Exe	rciser <u>O</u> p	otions
Add									_
800									
				Entire Memory					
	: 👁 Partia	Memory	1000 Samples C	Linute memory					

Figure 87 Exerciser Program Dialog

- 4. Program the exerciser as described in "Programming the Exerciser" on page 83
- 5. Click **Run** and wait to capture data and display the result.

Timing Analysis - Synchronous

This mode of operation is not supported by the TA700PDC, TA800 or PCI-X.

Make sure that the TA700/800 is in the **Timing Analyzer** working mode and is operating in the **Advanced Mode** as shown on the Main Menu bar below.

🖫 C	Catalyst Enterprises, Inc. TA700_TA800 Software												
File	Edit	View	Configuration	Timing-Analyzer	Tools	Macro	Window	Help					
	; 🛃		6 X B	🔹 🕹 🖀	PCI	Timing /	Analyzer		• (10)	₩?	۲	2p	
													Advanced Mode Switch to Easy

Click the Black button on the main menu bar to open the Timing Measurement setup dialog box below.




Figure 88 Timing Measurement Setup Dialog Box

- Choose the signals intended for timing violation analysis in the Mask area of the dialog box and mask each signal that is to be excluded from the analysis. Alternately you may click the 32 bit or 64 bit button and then uncheck or check the signals that you want included in the analysis.
- 2. Set the desired Leading and Trailing edge values in the **Parameters** area of the dialog box by either **dragging** the vertical L and T bars to the desired position or by using the >>> or <<< buttons to position the timing definition bars incrementally. The >> and << buttons move the bars in 2 ns increments and the > and < buttons in 0.10 ns increments.

3. Click the Event Patterns and Sequencer Tabs and create Event Patterns and a Sequencer Program as described in Defining Event Patterns on page 62 and Programming the Sequencer on page 64 and click **<u>Run</u>**.

After the occurrence of a timing violation the timing violation display will open as shown in Figure 89. The red signals represent timing violation. Bus signals are shown as a code. As an example 00000080 indicates that the timing problem is for AD7, and 1000000C indicates the problem is for AD28, AD3 & AD2 signals.




Figure 89 Timing Violation Results Display

To view the result as a list file output display, click the List button.

Display Setup

IOIO

Use the setup screen to configure your display.

1. Click the **Setup Screen** button in the results display window to open the Timing Error Signal selection dialog box as shown in Figure 68.

Active Signals Remaining Signals Group PCI Add/321 • Data[32] • DSEL INDY# IDSEL INDY# LOCK# PAR Add All ->> Add All Group	Active Signals AD(31-0) TE-RFQ:# TE-RFQ:# TE-INT(A8CD) TE-INTA# TE-INTB# TE-INTD# TE-INTD# TE-INTD# TE-INTD# TE-INTD# CRemove c <remove aii<="" th=""><th>Show Differences in Time Show Differences in Clock Show Differences in Clock Show Orde Cuter Wrave Show Mode Column Wright 30 Color Property Red Q 4 P Blue 255 4 P</th></remove>	Show Differences in Time Show Differences in Clock Show Differences in Clock Show Orde Cuter Wrave Show Mode Column Wright 30 Color Property Red Q 4 P Blue 255 4 P
OK Ca	ncel <u>S</u> et Color	Default Color Help

Figure 90 Timing Error Signal Selection

- 2. Select the signals for display from the Remaining Signals list and click Add.
- 3. Select other display options such as display of time in units of time or clocks, show gridlines etc. and click OK.

For a detailed description of display manipulation, see "Display Manipulation" on page 129

Search for Setup & Hold Limits



To search for setup and hold limits click the Setup/Hold Limits search Icon to open the Setup and Hold Limits Mask definition dialog box.




Figure 91 Setup and Hold Limits Mask Definition Dialog Box

Select the signals that you wish to ignore in the search and then click **Search**. At the completion of the search the result is displayed as shown "Setup and Hold Limits Search Result" on page 97

g	/iolatic	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
Setup	Time :	7.50	(Nanoseconds)	
Hold	Time :	4.00	(Nanoseconds)	

Figure 92 Setup and Hold Limits Search Result

Timing Analysis - Asynchronous

This mode of operation is not supported by the TA700PDC, TA800 or PCI-X

Caution: The TA700/800 may draw as much as 4.0 A during an asynchronous timing test, the TA700/800 board must be configured to operate from the + 3.3V bus power. JP2 shunted between pins 2 - 3.

Make sure that the TA700/800 is in the **Async Timing Analyzer** working mode and is operating in the **Advanced Mode** as shown on the Main Menu bar below.

■ P Ca	atalys	it Ente	erprises, Inc. TA700	TA800 Software	
File	Edit	View	Configuration Tool:	Macro Window Help	
	5		a X h C	🖶 🎬 PCI Async Timing Analyzer 💌 😁 📢 🔘	
					Advanced Mode Switch to Easy

Note: The Async Timing Analyzer in the Advanced Mode operates identically to that in the Easy Mode. See "Timing Analysis - Asynchronous" on page 62

TA700/TA800 as Target

TA700/TA800 Enumeration

Once the TA700 is used in the System, it is enumerated. During the Enumeration the Operating System assigns a memory and I/O address to your TA700 which is used as TA700 Target Address. This will only happen if the S2 jumper is not installed and the S1 switch is down. If the TA700 is used in a passive environment you may assign any target address. To view the TA700 Configuration Space "Scan Configuration Registers" on page 55.

Once you start the software, the TA700 will not respond to any transactions, including configuration unless programmed on the Exerciser or Local Memory page.

Setting Target Operation

There are two ways to operate the TA700/TA800 as a Target.

- 1. By defining specific Target responses in the exerciser program.
- 2. By enabling Local Memory.

Defining Target Responses in Exerciser Program

On an exerciser program page, click the down arrow in the T1 LINE COMMAND to choose a Target Termination.

LINE	COMMAND Target Termination	
T1	Data Transfer	•
M1 M2	Data Transfer Disconnect with Data Retry	
M3 M4	Disconnect without Data Target Abort with Data Target Abort without Data	•

Image: Target Abort with Data Image: DATABLOCK0" Image: Z2330000 XXXX 1 M1 interrupt ACK Image: DATABLOCK0" Image: DATABLOCK0"	ddress
12 Interrupt ACK DATABLOCK0" 00000000 00 1 13 Interrupt ACK ✓ DATABLOCK0" 00000000 00 1	
13 Interrupt ACK Y "DATABLOCK0" V 0000000 00 1	
14 Interrupt ACK 🔽 "DATABLOCK0" 🔽 00000000 00 1	
15 Interrupt ACK 🔽 "DATABLOCK0" 🔽 00000000 00 1	
16 Interrupt ACK 🔽 "DATABLOCK0" 🔽 00000000 00 1	
17 Interrupt ACK 🔽 "DATABLOCK0" 🔽 00000000 00 1	
8 Interrupt ACK 🔽 "DATABLOCK0" 🔽 00000000 00 1	
Enable Local M	emory

Enter a **Base Target Address** and set up target data with **Data** or a pre-defined **Data Block**. Note, however, that this data will not be stored.

Figure 93 Setting Exerciser as Target

Note: When set up this way the TA700/TA800 will only respond with specifically programmed responses and not as a random target.

Enable Local Memory

Check the **Enable Local Memory** check box on the Exerciser Program tab. Note, however that this enables the TA700/800 to behave as a real target, but does not offer the flexibility to modify target response behaviour for specialized testing.

The PCI exerciser allows the TA700/800 to be programmed to act as a 1 MB random access memory behaving like a real target while still operating as an Analyzer. The local memory becomes active when the **Enable Local Memory** box is checked on the Exerciser program page and the Run button is pushed. The local memory will stop responding after the exerciser is manually stopped.

- Setting the Base Address The TA700/800 base address is assigned by the system BIOS at boot up time. The first 20 bits (5 bytes) are assigned to the local memory and initially set to don't care. The user may change these bits to use the local memory for some specific memory access. You may assign any target address if the TA700/TA800 is being used in a passive environment.
 - **Note:** If you wish for local memory to correspond to a range of addresses you need to specify that range with X's. e.g. 0xA0000XXX which corresponds to 4K address range starting from 0xA0000000.

	Base Address Setti			
Bin Format : 00000000000000000000000000000000000			01100	
Hex Format : 0000000000000000	CBE#	[] 011X		
	Pre-write Memory Content	s Settings		
Define Local Memory Contents				r l
Data File Name :				
Start Address: 00000	Selected Data	Block :	v	
Count:			Data Block	1
	Dump Memory Setti	ngs		-
Dump File Name:		-		1
Start Address: 00000	Count	End Address: FFFFF	 Dump	Disable Local
Start Address. 00000	count.	End Address. Jimm	- South	Memory
e Name:				ename automatically
· · · · · · · · · · · · · · · · · · ·				and attendeday
play: 💿 Partial Memory 1000	Samples C Entire	Memory		

Figure 94 PCI Local Memory Programming Dialog

Memory Organization The 1 MB local memory is organized in 8 byte by 128KB locations as illustrated in Figure 95.

Address	Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0
00007:00000	+7	+6	+5	+4	+3	+2	+1	+0
00007:00000	+15	+14	+13	+12	+11	+10	+9	+8

Figure 95 PCI Local Memory Organization

Predefining DataTo load the memory with user predefined data, check the Define Local
Memory Contents check box and then the Data Block button.Define the desired data blocks as described in "Creating a Data Block
File" on page 44. When defining data please note that data is to be entered
such that the MSD is in the highest address byte complying with the local
memory organization format shown in Figure 95.

Dump Memory

You may view the local memory contents after a local memory operation. To view the local memory content, specify the start address and the end address that you wish to view and click the **Dump** button.

		1	_
Address Offset (Hex)	Contents (Hex)	Contents (ASCII)	
00007-00000	07 06 05 04 03 02 01 00	0 0 0 0 0 0 0	
0000F-00008	OF OE OD OC OB OA O9 O8	0 0 0 0 0 0 0 0	
00017-00010	17 16 15 14 13 12 11 10	0 0 0 0 0 0 0 0	
0001F-00018	1F 1E 1D 1C 1B 1A 19 18	0 0 0 0 0 0 0 0	
00027-00020	27 26 25 24 23 22 21 20	' <u>&</u> % \$ # " !	
0002F-00028	2F 2E 2D 2C 2B 2A 29 28	/ , + *) (
00037-00030	37 36 35 34 33 32 31 30	7 6 5 4 3 2 1 0	
0003F-00038	3F 3E 3D 3C 3B 3A 39 38	? > = < ; : 9.8	
00047-00040	47 46 45 44 43 42 41 40	GFEDCBA0	
0004F-00048	4F 4E 4D 4C 4B 4A 49 48	ONMLKJIH	
00057-00050	57 56 55 54 53 52 51 50	W V U T S R Q P	
0005F-00058	5F 5E 5D 5C 5B 5A 59 58	_ ^ 1 \ [Z Y X	
00067-00060	67 66 65 64 63 62 61 60	gfedcba`	
0006F-00068	6F 6E 6D 6C 6B 6A 69 68	onmlkjih	
00077-00070	77 76 75 74 73 72 71 70	wvutsrqp	
00078-00078	7F 7E 7D 7C 7B 7A 79 78	□ ~ } { z y x	
00087-00080	87 86 85 84 83 82 81 80	‡ † ,, f , □ €	
0008F-00088	SF SE SD SC SB SA S9 SS	OŽOCKŠ%^	
00097-00090	97 96 95 94 93 92 91 90	· · · · · · · ·	
00098-00098	9F 9E 9D 9C 9B 9A 99 98	Ÿž 🛛 œ > š 🚥 "	

Figure 96 Local Memory Content

Performance Analysis

Your TA700/800 offers you two ways to do Performance Analysis, Real-time and statistical. Performance Analysis that may be performed in any of the TA700/800 working modes except the Timing and Timing Asynchronous.

Exerciser Program When operating in the State Analyzer & Exerciser working mode, an exerciser program is required to generate bus traffic.

Real-time analysis uses hardware counters and dual ported FIFOs. The counters count the events at all times and interface with CPU via the FIFO to pass the results. This method results in the most accurate performance measurement since the counters are never stopped to be read.

ADVANTAGE:	Continuous Real-time measurement.
DISADVANTAGE:	Measurement results are based on an average. Minimum and maximum can not be measured and reported in this mode.

Statistical analysis is done by capturing the data into memory and post processing it by software. In this mode TA700/800 allows the capture to occur after an occurrence(s) of events so the captured data would include mostly the desired transactions and not unrelated bus activities.

ADVANTAGE:	Many more measurements are possible than in the Real-time method. It is possible to measure Min, Max and Average counts.
DISADVANTAGE:	Non Real-time, Software post processing the data.

Real-time Analysis

Continuous, Real-Time Analysis measures bus performance of up to 796MB/Sec, 64-bit 100 MHz. The analysis measurements are taken in accordance with predefined analysis projects (*.pap). Some predefined analysis projects are included with your software for immediate use or, you may create your own custom analysis projects by setting analysis options, creating analysis equations, event patterns and exerciser programs.

Performing a Pre-defined Analysis



Click the Performance Analysis Icon on the menu bar to open the Performance Analysis dialog box and select the Performance Analysis Tab.

PCL_AdvancedExerciserPerform Event Patterns Exerciser Program Show Events/Signals: IF Event1 IF Event1 IF Event1 IF Event1 IF Event3 IF Event4 IF Event5 IF Event6 IF Event7		Periods 10 Advanced Options
Update Interval (500 us)	Intervents with low occurrences.	No of Semples, 1000 No of Windows(1-5) : 1 🛫

Figure 97 Performance Analysis Dialog Box

1. Click Load to open the Load dialog box.

Load			?×
Look jn: 🔂	UserDir	- 🗈 🗹	📸 📰 📰
AnalyzerE			
Compliance	e		
performance	ce.pep		
, File <u>n</u> ame:	*.pep		<u>O</u> pen
Files of type:	Performance Analysis Project	Files (* nen)	Cancel
r nos or gype.	Trenomance Analysis Project	nes (.pop)	//

- 2. Select a pre-defined analysis file and click Open to load the file.
- 3. Click **<u>R</u>un** to perform an analysis.

Creating a New Analysis Project

To create a new analysis program you must define/program:

- Performance Analysis Options
- Event Patterns
- Analysis Equations
- An Exerciser Program

Setting Analysis Options:

To set analysis options make sure that the Performance Analysis Tab has been selected and click on the Advanced Options button in the Performance Analysis Dialog Box to open the Analysis Type Setting dialog box shown below.

Analysis Type Setting	×
Analysis Type C Entire Bus C Specific Address C Events at a Specific Address Per Event File	This is the normal mode and events of the event file are counted in the update interval.
Address : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	X <u>C</u> hange
	OK Cancel

ANALYSIS TYPE		
	Entire Bus	To count the events defined in the event file at all addresses.
Address Override	Specific Address and Eve	nts at a Specific Address selections override the addresses set in the event file.
	Specific Address	To count only all of the address events defined in the event tab.
	Events at a Specific Addre	ess To count all of the events defined in the event tab after the occurrence of the specific address selected. This mode may be used to measure a data burst rate of a specific transfer.
	SPECIFIED ADDRESS RANGE A1	ALL SUBSEQUENT SPECIFIED EVENTS COUNTED UNTIL IDLE DATA FOR A2 NOT COUNTED
	IDLE IDLE A1 C	11 _{A1} D2 _{A1} IDLE IDLE A2 D1 _{A2} D2 _{A2}
		TIME NOT INCLUDED IN THE SPECIFIED ADDRESS RANGE
G		

Specific Address

Selecting the Specific Address or the Events at a Specific Address enables address entry on the Performance Analysis dialog box.

Per Event Tab

To count bus cycles such as memory and I/O operations at two or more addresses that are specified in the event tab, e.g. I/O operation of two different agents.

UPDATE INTERVAL

Set the update rate between 500 us and 10 minutes by positioning the Update Interval slider with the mouse cursor.

ANALYSIS WINDOW SETTINGS

Percent Ratio	Select Based on The Greatest to display results relative to the largest value or Based on Clock , to display an absolute measurement of all values. Select *1, *10, *20, *50 or *100 to zoom the display scale from 100% full scale to 1% full scale.
Reset/Accumulate	With Reset selected, the measurement counters are reset at the beginning of each interval. With Accumulative selected, the measurement counters will continue to add up.
Chart Mode	Choose Only Update Period to display the default number of period only and choose Periods and specify number updated periods desired to see on the display.
Show Expression	Chose Report Mode and or Chart Mode to see the result of the equation in both report format as well as graphical.

Defining Event Patterns

- 1. Click the Event Patterns Tab.
- 2. Define the Event Patterns as described in Creating an Event Pattern on page 68.

Writing And Editing Analysis Equations

Analysis equations are needed for generating the results of the measurement on the Reports window. They are entered in simple algebraic format observing standard algebraic conventions for operations using EV1 to EV8 (or their corresponding name) as the variables, **Clock** is the number of system clock cycles specified in the update interval of the project, e.g. in a 66MHz system and an update interval of 10ms clock would equal to 660000. **Freq** is the system frequency expressed in millions, e.g in a 66MHz system **Freq** would be 66. The "Description" line is used to enter the report title.

1. Click the Equation Tab to open the Equation Editor dialog box as shown in Figure 98

Available Items:	Description:	(64 bit, 66 MHz) PCI Performance, Efficienc	ies, Throughput	and Bus Utilizati	ion
data master target idle	Name	Expression Unit In		Shov_▲ In Grap	
devsel stop	Bus	(Clock-idle)*100/Clock		% (Entire	×
EV8	Idle time	100*idle/Clock		% (Entire	
Freq Clock	Wait time	(devsel-data)*100/devsel 100*data/devsel		%	X
CIOCK	Transfer Master	((100*master)/(devsel))		%	x
	Target	((100 master)/(devsel)) ((100*target)/(devsel))		%	x
	rugot			~	
					F
	* - ×	. / () 🗮	Add	Insert	<u>D</u> elete
	Express	ion Dialog			×
Save data to file :	Nam	e Expression		Unit	
Update Interval (10 msec)	Mas	ter Effici ((100×master)/(devsel))		%	- 11

Figure 98 Equation Editor Dialog Box

Add a New Line		To add a new equation line at the bottom of the list, click the <u>A</u>dd button.
Insert a Line		To insert a new equation above an existing equation line click the cursor in the line above which you wish to insert the new line and then click the <u>I</u>nsert button.
New Equation		Double click in a blank Expression line to open the Expression Dialog.
	2.	Type an equation name in the Name edit box.
	3.	Enter the equation in the Expression edit box using the Available Items and operators from the Equation tab.
	4.	Enter the units to be displayed in the Unit edit box.
Edit Equation		Double click in the line of the equation that you wish to edit to open the Expression Dialog and perform the necessary editing.
Programmi	ng	the Exerciser
	1.	Click the Exerciser Program tab.
	2.	Program the Exerciser as described in "Programming the Exerciser" on page 83
Save Results		If you would like to save the analysis results, click Save data into the File enter the number of samples you wish to save and the name of the output file.
Save Settings		To save the measurement setup, first select Save to open the Save As Dialog Box, enter a new file name to save as a *.pep file and click Save .
	3	To perform the analysis Click OK

3. To perform the analysis Click OK.




Figure 99 Analysis Real Time Display

4. In the Display area, select any combination from the available display options, 2D, 3D, Stacked, etc... . From the "Graphic Settings" in the Performance analysis menu you may select scale for vertical and horizontal display.



Saved Performance Analysis Review

Your TA700/800 offers you the ability to review the results of previously performed and saved performance analyses.



Click <u>View</u> on the menu bar and then select <u>Performance Analysis Review</u> to open the **Open** dialog box.

Open					? ×
Look jn:	🔁 Ta660	•	£	r.	•••• ••••
pcitestfiles					
I					
File <u>n</u> ame:	pa_test_review.paf				<u>O</u> pen
Files of <u>type</u> :	Performance Analysis File (*.paf)		-		Cancel

Select a previously generated performance analysis file *.paf and click **OK** to open the performance analysis windows and a Statistics Review Window for that analysis file as shown in Figure 100.




Figure 100 Review of Saved Performance Analysis

To review the previously saved performance analysis you may drag the scroll bar on the Play Control Panel to the desired location or command it to step through automatically.

Trace Statistics

PCI-X Trace Statistics not supported in current version.

Trace Statistics analysis is implemented by capturing data in memory and then post processing it with software. The analysis software is capable of measuring important parameters such as Minimum and Maximum latency occurrences for any target or user defined specific target, command utilization such as how many times an I/O write versus I/O read occurs or, how many times memory commands occur. "Trace Analysis Options" on page 39 lists the parameters that you may select for a report.



Click the **Trace Statistics Icon** on the menu bar to open the Trace Statistics dialog box.

II Statistics_adv.tap	. 🗆 ×
Event Patterns Sequencer Equation Trace Statistics	
Calculate Image: Count of total Of RETRY Image: Count of total Accumulative Total Image: Count of total At Image: Change: Ch	
Save data to file . No of Samples: 1000	
Update Interval (1 Sec)	
Pre-Trigger (50%):	
Bun Cancel Save Load Import Mote Hell	lp 🛛

Figure 101 Trace Statistics Dialog Box

Creating a New Trace Project

To create a new trace project you must define/program:

- Trace Statistics Options.
- Event Patterns
- A sequencer program
- Analysis Equations
- An Exerciser Program

Setting Trace Options

Selecting Parameters	Select the parameters to be measured from the Analyze List Of shown in "Trace Statistics Dialog Box" on page 110 Move the selected parameter to the right window for software to perform interrogation on that parameter during post processing by clicking the =>> button next to the Of edit box. Parameters may be defined as minimum, average, maximum or count and or percent depending on which unit applies. Parameters may also be defined, if applicable, by address type.
Optimum Number of San	aples Set the amount of data to be captured in the memory for post processing for each interval. The larger the number of samples the more time is required for downloading and processing, Therefore you should select an optimum number of samples to be captured to memory such as 1000. This takes about one second to process. If your application requires more data then a larger number should be entered.
Update Interval	If a small number of data samples is expected to be captured, say 1000, and the application does not require repeated measurement, you may want to sample data once every 5 or 10 seconds by changing the Update Interval to 5 or 10 seconds as required. The larger of the two number of data samples or faster update rate will be the dominating setup for data capture time.
View List	Select the items you want to view on the display by highlighting and clicking the items in the View List.
Display as Text	The report in text as well as graphics may be displayed on the screen during run time by checking the Report box.
Save Measurements	All measurements may also be saved and reviewed later, select SAVE and specify the output file name. The results may be viewed under view.

Defining Event Patterns

- 1. Click the Event Patterns Tab
- 2. Define the Event Patterns as described in "Timing Analysis Synchronous" on page 95.

Programming the Exerciser

- 1. Click the Exerciser Program tab.
- 2. Program the Exerciser as described in "Programming the Exerciser" on page 83

Defining Equations

- 1. Click the Equations Tab
- 2. Define Equations as described in "Writing And Editing Analysis Equations" on page 106

Running the Trace Project

After all of the configuration and programming steps have been completed, click the Trace Statistics Tab and verify that the items that you wish to collect statistics on are highlighted.

1. Click **<u>R</u>un** to collect trace statistics.

Example Files

A number of pre-defined projects with defined event patterns and sequencer programs are include with your analyzer. You may **Load** a complete project to perform an immediate data capture and trigger, or you may **Import** event patterns and sequencer programs to assemble a project without much programming.

Create a Project

Click the **Black** button on the menu bar to open a Project Definition dialog box.




Figure 102 Project Definition Dialog Box

Load a Project

To load a pre-defined project click the **Load** button on the bottom of the Project Definition Dialog Box.

Load Look in:	AnalyzerExerciser	?× • • • •
i data_exer data_exer data_exer data_exer delay_cnt exe_seq.u	udp seve_seq_x.udp _adv.udp s MUX.udp _adv_x.udp s tinning_adv.udp r.udp	
File <u>n</u> ame: Files of <u>type</u> :	*.udp User Defined Project Files (*.udp)	 Cancel

Select a pre-defined project from the examples folder and click OK.

Import a Sequencer Program To import a pre-defined sequencer program, open a new project, select the sequencer tab and click the **Import** button on the bottom of the Project Definition Dialog Box.

Import Seque	encer From			? ×
Look jn:	😋 AnalyzerExerciser	- <u>-</u>	1	•••
Advanced	PCI-X_evnsequdp.seq	eve_seq_asych	udp.seq	3
all_events	udp.seq	eve_seq_xudp.s	seq	3
ata_exer	_adv_xudp.seq	😹 eve_sequdp.sec	1	3
ata_exer	_advudp.seq	📄 generate_measu	ure_adv_>	(pap.seq 📓
atacaptu	re_exercudp.seq	📄 generate_measu	ure_advpa	(pap.seq) (pap.seq) (p.seq)
delay_cntr	rudp.seq	mux_modeudp.s	eq	3
•				F
File <u>n</u> ame:				<u>O</u> pen
Files of type:	Sequence File (*.seq)		-	Cancel

Select a pre-defined sequencer from the examples folder and click **OK**.

Import an Event Pattern To import a pre-defined event pattern, select the event tab and click the **Import** button on the bottom of the Project Definition Dialog Box.

Import Event Patterns From	? ×
Look jn: 🦳 AnalyzerExerciser	- 🗈 🖆 📰 🖽
AdvancedPCI-X_evnsequdp.evn all_eventsudp.evn data_exer_adv_xudp.evn data_exer_advudp.evn datacapture_exercudp.evn datacapture_exercudp.evn	iiii eve_seq_asychudp.evn iiiii iiii eve_seq_xudp.evn iiiiii iiii eve_sequdp.evn iiiiiiii iiii generate_meas_advpep.evn iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii
File name: Files of type: Event Pattern (".evn)	

Select a pre-defined event from the examples folder and click **OK**.


Program Device

The Program Device function initializes the configuration registers for use in a passive motherboard.



To program a device, click "Program Device" from the Compliance dropdown list.

A reminder message appears requiring a passive backplane.



Click **OK.** After a brief period a list of programmable devices appears as shown in Figure 103.

Program Device Dialog	×
Found Devices :	
Bus No= 0 Vendor ID = 8086 Device ID = 7110	Bridge device
Bus No= 0 Vendor ID = 8086 Device ID = 7111 [Func 1]	Mass storage controller
Bus No= 0 Vendor ID = 8086 Device ID = 7112 [Func 2]	Serial bus controllers
Bus No= 0 Vendor ID = 8086 Device ID = 7113 [Func 3]	Bridge device
Bus No= 0 Vendor ID = 5333 Device ID = 8901	Display controller
Bus No= 0 Vendor ID = 11F6 Device ID = 1401	Network controller
· ·	
Program Checked Devic	es <u>C</u> lose <u>H</u> elp

Figure 103 Select Device for Programming Dialog

Check the box next to the device you wish to program and then click the **Program** Checked Devices button.

TA700_T	A800 X
⚠	Program Device is completed.
	OK

Figure 104 Programming Device Complete Message

Compliance Device Test

The TA700/800 incorporates a built in "Compliance Device Test" that performs the **PCI compliance checklist.** The Compliance Device Test is available only while operating in the **Analyzer & Exerciser** configuration.



To view a comprehensive description of the PCI Compliance Checklist, click <u>**Compliance**</u> on the menu bar and then select <u>**View** check list</u> which opens the checklist as a Microsoft Word for 2.1 spec and Acrobat format for 2.2 spec that you may review on line or print.

PCI Compliance Checklist

- **NOTE 1:** To view the Compliance checklist version 2.1 specifications requires Microsoft Word 97 or higher to be installed on your system.
- **NOTE 2:** To view the Compliance checklist version 2.2 requires Acrobat 4.0 or higher reader to be installed on your system.
- **NOTE 3:** You can run the tests at an offset that is specified in the compliance.inf file. For more information refer to Manual\Compliance-Readme.txt.
- **Disable Device Drivers** When performing a device compliance test on your device that has resident device drivers, you must disable them for the duration of the test to avoid hanging the system. This is due to the compliance test rewriting of the DUT registers for the purposes of the test.

Executing a Compliance Device Test



Click "Start Test" from the Compliance drop down list on the menu bar to open the Compliance Tests Configuration dialog box.

Note: Be sure that your board is not involved in running any application program during the Compliance Test.

Compliance Tests Configuration	X
Device Selection	
Vendor ID : 11F6 Device ID : 1401	Function NO : F0
Vendor Name : Undefined vendor name	
Found Devices : Vendor ID = 11F6 Device ID = 1401	Network controller
Vendor ID = 8086 Device ID = 7110 Vendor ID = 8086 Device ID = 7111 [Func Vendor ID = 8086 Device ID = 7112 [Func Vendor ID = 8086 Device ID = 7112 [Func Vendor ID = 8086 Device ID = 7113 [Func Or Component (Vendor ID = 5333 Device ID = 8901 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401 Image: Or Component (Vendor ID = 11F6 Device ID = 1401<	2] Serial bus controllers 3] Bridge device Display controller Network controller > ♥ 1.06 ♥ VG_01 ♥ VG_06 move ♥ VG_04
Output File Name : TEST.RTF	
<u>Start</u> <u>Close</u> Load Sa <u>v</u> e	Help Options
VG_03. Does the device come up disabled? (Bottom three bits initialized to zero on power-up and PCI RST#).	of Command register must be

Figure 105 Compliance Tests Configuration Dialog Box

Click the browse button to the right of the **"Found Devices"** field to have the TA700/ 800 search for all PCI devices on the bus. The software will then display a list of found devices with the ID code and the vendor code for each of the devices found on the bus.

- 1. Select the device you like to perform the test on.
- 2. Choose the desired tests from the "Tests List" and click Add ->.

Test Description

For a description of each test, click on a test and view the test description on the bottom of the Compliance Tests Configuration dialog box.

Setting the Compliance Test Options

Configuration Space Tests	Master Protocol Tests	
Device Type	Transaction Type-	
C Target © 32 Bit	🔽 ALL	🔽 Special
C Master C 64 Bit	Memory	Memory RM
Master and Target	1/0	Memory WI
Tayaat Brataaal Taata	Configuration	Memory RL
- Target Protocol Tests	Interrupt	🔽 Dual Address
Encoded Message FFFF	DEVSEL# Speed	
Message Data FFFF	Medium	Subtractive
	Slow	🔽 Below Subtractive
Report Mode		
I Detail	Checklist compatible w	vith
	C Spec 2.1	
Find Free Address	ן └	
Automatically Manaully Setting	Auto Run 3	÷

Select the desired device for compliance test and open the Compliance Tests Options by clicking the **Options** button.

Figure 106 Compliance Tests Options Selection Dialog Box

Configuration Space Tests Check the device to be tested as Master, Target or both.

Master Protocol Tests	Select protocol test options such as I/O, Memory. For Master test the user is expected to interact and cause his master card to perform a series of expected transactions. For the list of these transactions and the order they appear refer to the "Compliance Test_IUT User Guide.doc".
Target Protocol Tests	Performs Target tests, in this mode the TA700/800 is a master and requires little interaction from the user to perform target related tests on UUT.
DEVSEL# Speed	Select the target DEVSEL# decode speed.
Auto Run	In cases where you would like the test to be performed repetitively, check the Auto Run box and set the number of times for the test to be repeated. Click OK to complete setting the options.
Checklist Compatible with	Select the PCI specification that you wish the test to follow, PCI 2.1 or PCI 2.2.
Save Configuration	You may save the test configuration for use later by clicking Save . Assign a test file name to the configuration and click Save .
Report Mode	When Overview is checked, only test results are displayed, however, when Detail is checked all details are listed and explained.

Running Compliance at an Offset

To run compliance at an offset you must specify the offset in the compliance.inf file (in decimal) located in TA700_TA800 directory. Keep in mind that the least 2 significant bits are masked. For more information refer to the compliance_readme.txt file in TA700_TA800\manual directory

Executing a Saved Configuration

Run Previous Configuration To run a Compliance test with a previously saved configuration, click Load and select a configuration file.

Specify the output file name where the test results are to be saved and click \underline{S} tart.

After clicking **Start** several messages may display, depending on the selected test, to guide the user through the test.

Example Test

The following test (1.09) finds the addresses that are free for the TA700/800 as target.

Compliance Tests Configuration
Device Selection
Vendor ID : 11F6 Device ID : 1401 Function ND : F0 💌
Found Devices : Vendor ID = 11F6 Device ID = 1401 Network controller
Tests List
Component Protocol checklist for a mas
1.01
- 1.05 - 1.06
-1.08
Output File Name : TEST.RTF
<u>Start</u> <u>Close</u> <u>Load</u> <u>Save</u> <u>H</u> elp <u>Options</u>
1.09 PCI BUS DATA PARITY ERROR SINGLE CYCLES
<u> </u>

Figure 107 Compliance Test Setup

Choose test (1.09) and click Add -> and then <u>Start</u>.

After a short time the device found dialog as shown in Figure 108 will open, requesting you to perform an action.

OK and then program the	IUT to perform the	following transactions	
t perform this transaction p	reco Cancel	rollorning danoadana	
and	Target Address 0×10000000	DATA	1
			·
	and Read with CBE #=0000	Read with CBE #=0000 0X10000000	tead with CBE#=0000 0x10000000

Figure 108 Device Found Dialog

Perform the requested action and click **OK**.

С	Compliance Test 1.09 (Medium Speed Memory Target)				
	Please press OK and then program the IUT to perform the following transactions . If you can not perform this transaction press Cancel.				
	No. Command		Target Address	DATA	
L	1	Mem Write	0×10000000	0000000	
	OK Cancel Abort			lbort	

Repeat Process for all displayed windows.

Compliance Test 1.09 (Medium Speed I/O Target)				
Please press DK and then program the IUT to perform the following transactions . If you can not perform this transaction press Cancel.				
No. Command	Target Address	DATA		
1 1/0 Read with CBE#=0000	0×10000000			
OK Cancel Abort				

Compliance Test 1.09 (Medium Speed I/O Target)					
Please press OK and then program the IUT to perform the following transactions . If you can not perform this transaction press Cancel.					
No.	Command	Target Address	DATA		
1	1/0 Write	0×10000000	0000000		
OK Cancel Abort					

Compliance Test 1.09 (Medium Speed Configuration Target) × Please press OK and then program the IUT to perform the following transactions . If you can not perform this transaction press Cancel.				
No. Command		Target Address	DATA	
1	Config Read with CBE#=0000	0×20000000		
OK Cancel Abort				

C	ompli	ance Test 1.09 (Medium Spe	ed Configuratio	on Target)	×							
		e press OK and then program the I can not perform this transaction pr		following transactions .								
	<u> </u>	Command	Target Address	DATA								
	1	Config Write	0×20000000	0000000								
	OK Cancel Abort											

After the final action is performed, a Compliance Result report is displayed.

	Component Configurat	ion Checi	klis
Test	Description	Result	
CO_01	Does each PCI resource have a configuration space based on the 256 byte template defined in section 6.1, with a predefined 64 byte header and a 132 byte device specific region?	Yes 🖌 No	N//4
CO_02	Do all functions in the device support the Vendor ID, Device ID, Command, Status, Header Type and Class Code fields in the header? See figure 6-1.	Yes 🖌 No	N/A
CO_03	Is the configuration space available for access at all times?	Yes 🖌 No	N//
CO_04	Are writes to reserved registers or read only bits completed normally and the data discard?	Yes 🖌 No	N//
CO_05	Are reads to reserved or unimplemented registers, or bits, completed normally and a data value of 0 returned?	Yes 🖌 No	N//
CO_06	Is the Vendor ID a number allocated by the PCI SIG?	Yes 🖌 No	N//
CO_07	Does the Header Type field have a valid encoding?	Yes 🖌 No	N//
CO_08	Do multi-byte transactions access the appropriate registers and are the registers in "little endian" order?	Yes 🖌 No	N//
CO_09	Are all READ ONLY register values within legal ranges? For example, the interrupt pin register must only contain values 0-4.	Yes 🖌 No	N//
CO_09	Vendor ID Implementation .	OK	
CO_09	Latency_Timer Implementation .	OK	
CO_09	Interupt_Line Implementation .	OK	
CO_10	Is the class code in compliance with the definition in Appendix D?	Yes 🖌 No	- N//
CO_10	Base Class is :	Display cont	trolle
CO_10	SubBase Class is :	VGA-compa	
		controller. M	
		addresses 0/	
		through OBF	
		1/O addresses	
		to 3BBh and	
		to 3DFh an	
		aliases of the addresse	
CO_11	Is the predefined header portion of configuration space accessible as	Yes 🖌 No	
_	bytes, words, and dwords?		
CO_12	Is the device a multifunction device?	Yes No 🖌	N/A
CO_13	If the device is multifunction, are configuration space accesses to	Yes No N	ia 🖌

Figure 109 Compliance Result Report

This report may be printed for future reference.

An additional report is generated on the display during this test. This report may be used to access the details on the performed test for the data generated and captured on the bus during the test. To access this data double click on the message line for the desired test to open a display with the data, written and read, from the IUT board. For NO responses the cursor is usually located at the non compliant event as shown in Figure 110.




Figure 110 Display With Non Compliant Trigger

E-Mail Device Compliance Results

When encountering difficulty with running a device compliance test, you may perform the troublesome test and e-mail the result to Catalyst customer support.



Click "E-mail results to . ." from the Compliance drop down list on the menu bar.

Perform step 1 by clicking the Empty Folder button.

Archive & e-mail compliance test suite results to Catalyst	? 🗙
Step 1: Clear all sample files from compliance output folder.	Empty Folder
Step 2: Click OK to run the Compliance Test Suite	OK.
Step 3: Fill in the blanks on the checklist and close it	Open Checklist
Step 4: Be sure that the checklist is closed.	OK.
Step 5: Archive & e-mail results to Catalyst	Archive & E-mail
	Close

Then perform step 2 by clicking OK

Archive & e-mail compliance test suite results to Catalyst	<u>?×</u>
Step 1: Clear all sample files from compliance output folder.	Empty Folder
Step 2: Click OK to run the Compliance Test Suite	ОК
Step 3: Fill in the blanks on the checklist and close it	Open Checklist
Step 4: Be sure that the checklist is closed.	OK.
Step 5: Archive & e-mail results to Catalyst	Archive & E-mail
	Close

Set up a compliance test configuration in the Compliance Tests Configuration dialog box as shown in Figure 111.

Compliance Tests Configuration
Device Selection
Vendor ID : 11F6 Device ID : 1401 Function NO : F0 💌
Vendor Name :
Found Devices : Vendor ID = 11F6 Device ID = 1401 Network controller
Tests List
Component Configuration checklist O C0_01 C0_02 O DC P DS P BA P VG General Component Protocol checklist(max General Component Protocol checklist(targ C0_03 C0_03
Output File Name : TEST.RTF
Start Close Load Save Options
Component Configuration checklist

Figure 111 Compliance Tests Configuration Dialog Box

Click **<u>Start</u>** to start the test. After a brief period of time the test completes and displays the PCI compliance checklist

	Archive & e-mail compliance test suite results to Catalyst	Image: Weight of the system Image: Weight of the system <t< th=""></t<>
	Step 1: Clear all sample files from compliance output folder. Empty Folder	Hardings mode smith to bay
	Step 2: Click DK to run the Compliance Test Suite DK	
	Step 3 FII in the blanks on the checklist Compliance Tests Configuration	
	Step 4: Glose the checklist document. Device Selection	
	Step 5 Archive & e-meil results to Get#yst. Vendor ID : 11F6 Device Vendor Name :	e ID : 1401 Function NO : F0
Close Compliance	Found Bevices : Vendor ID = 11F6 Den	vice ID = 1401 Network controller
Configuration Dialog	W Microsoft W	ord - TEST0004.RTF
Configuration Dialog	Tests List Eite Edit y	Yew Insert Format Iools Table Window Help Acrobat
	E- Component Cor ⊕ CO	😂 🖪 🖤 🙏 🖻 🖻 ダ 🗠 🍓 🏶 🔡 🗔 🖩 🤣 🖾 ¶ 📿 🖉 🌙
	B DC Heading 2	▼Arial ▼ 12 ▼ B I U 画書書目 註目律律 □ • ┛ • ▲
	+ BA • *****	K · · · · · · · · · · · · · · · · · · ·
	Compliance Test Suite (Click on any line DO1 Found the device, test will cont General Compo	
	General Compo	
	ICO 01 Does each PCI resource has B Component Prof	
	>YES	
	[CO 02] Do all functions in the devic	
	=============>>YES Output File Name :	Revision 2.1
	010 The IUT supports vendor ID, de	Device is: Network controller (Ethernet controller) Device Address: 0x80000000
	Component Configure	Vendor ID: 0x11F6 Device ID: 0x1401
	CO_03 Is the configuration space a	
		4

Figure 112 PCI Compliance Checklist

Close the Compliance Configuration Dialog by clicking the <u>Close</u> button or the Windows Close button to enable step 3.

chive & e-mail compliance test suite results to Catalyst	?
Step 1: Clear all sample files from compliance output folder.	Empty Folder
Step 2: Click DK to run the Compliance Test Suite	OK
Step 3: Fill in the blanks on the checklist and close it	Open Checklist
Step 4: Be sure that the checklist is closed.	0K.
Step 5: Archive & e-mail results to Catalyst	Archive & E-mail

Click Open Checklist for step 3 to display the Checklist

W Microsoft Word - PCI_Compliance_Checklist-User_checklist.doc										
🐑 Eile Edit View Insert Format Tools Table Window Help Acrobat										
□ 🛩 🖬 🖨 🖪 ♥ 🐰 🖻 🖻 🍼 🕬 - ↔ - 🍓 ኛ 📝 📰 🖼 🐺 🔲 🦉 🖉 🦉										
Title Arial	▼ 30 ▼ B <i>I</i> U 書書書目 註 註 律 律 ⊡ • <i>2</i> • <u>A</u> •									
L X · · · · · · · · · · · · · · · · · · ·										
Catalyst Enterprises Inc.										
· ·										
	with compliance checklist function, please read the below documer									
my question.										
	e under test) is a multifunction device?									
2. What is your DUT										
	implemented base address register on your DUT?									
5.1. If yes please :	fill the below table.									
	Base Addresses Register N/A I/O									
	Register IVA I/O									
	Base Address 1									
	Base Address 2									
	Base Address 3									
	Base Address 4									
	Expansion BOM Base Address									
Page 2 Sec 1 2/2	At Ln Col REC TRK EXT OVR WPH									

Fill in the required blanks on the checklist, close it and click OK for Step 3 to enable step 4.

Archive & e-mail compliance test suite results to Catalyst	? ×
Step 1: Clear all sample files from compliance output folder.	Empty Folder
Step 2: Click OK to run the Compliance Test Suite	OK.
Step 3: Fill in the blanks on the checklist and close it	Open Checklist
Step 4: Be sure that the checklist is closed.	OK
Step 5: Archive & e-mail results to Catalyst	Archive & E-mail
	<u>C</u> lose

Click OK for step 4 to enable step 5.

1	Archive & e-mail compliance test suite results to Catalyst	? ×
	Step 1: Clear all sample files from compliance output folder.	Empty Folder
	Step 2: Click DK to run the Compliance Test Suite	0K.
1	Step 3: Fill in the blanks on the checklist and close it	Open Checklist
	Step 4: Be sure that the checklist is closed.	0K.
	Step 5: Archive & e-mail results to Catalyst	Archive & E-mail
		Close

Click Archive & E-mail to open the E-mail client dialog.

Custo	omer	Suppo	rt Servi	ces									_ 0
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>I</u> nsert	F <u>o</u> rmat	<u>T</u> ools	<u>M</u> essag	ge <u>H</u> elp						
		Х	F		ŝ	2√	ABC	U		. 🗠	×.	5	
Send		Cut			Undo	Check	Spelling	Attach	Priority	Sign	Encrypt	Offline	
🛐 To:	51	@froggu	catalyst-	ent.com									
Cc:													
Subject	: 0	ustomer	Support	Services									
Attach:	Ē	Domp	liance.zip	(45.9 KB)								
mes Ne	w Ro	man	-	12 💌	TE B	ιzι	JA	= = +	≡ £≣			- 🔍 🗔	য
Descr	iptio	n of pi	roblem.										

Figure 113 E-mail Client Dialog Box

Default E-mail Client

The E-mail dialog box reflects the default E-mail client installed on your system.

Default Recipient The default recipient of your E-mail is Catalyst Enterprises customer support, but you may change that to any valid E-mail address

Display Manipulation

Captured data may be displayed in either a waveform Figure 114, a list window as shown in Figure 115 or both simultaneously as shown in Figure 116. To enhance viewing the data you may add or delete signals for viewing, use cursors to measure timing differences and zoom in and out around the X and Y cursors to analyze the captured events.




Figure 114 Waveform Data Display

You may rearrange the displayed signal order by selecting the signal name in the display with the left mouse button and then dragging it to a new location.

Signal Level Display A convenient numeric signal level readout appears next to each signal name. The level indicated is at the active cursor position. Clicking on the cursor select button on the Data Display menu bar toggles the numeric readout to match the cursor selected. Clicking the + button enables this feature.

Bookmark's		X 🕨	+ 1010	0 ⊞≣
Value (X)	-7	-6 I	-5	1

CYCLE	WAIT	IDLE
FRAME#	1	
IRDY#	0	
DEVSEL#	1	
TRDY#	1	
STOP#	1	
Time_Rel	30. ns	1.0752 ms

1010

To view the list file output display, click the List button.

Setup Screen	Bookmark's	• X Þ	+ n =		Zoom	[X-T][> ► [-4 Cloc		Y-T] (YRef-T) Clocks	rig) (X-Y (-4 Cl] (XRef-YRef) ocks		
Signal Name	Time Gap	Add[32]	Data[32]	CYCLE	FRAME#	IRDY#	DEVSEL#	TRDY#	STOP#	Time_Rel	LAT_TGT1	LAT_Mstr LAT_/
∨alue (X)				IDLE	1	1	1	1	1	30. ns		
-7	Time Gap			IDLE	1	1	1	1	1	1.0752 ms		
-6					1	1	1	1	1	30. ns		
-5					1	1	1	1	1	30. ns		
-4	×				1	1	1	1	1	30. ns		
-3					1	1	1	1	1	30. ns		
-2					1	1	1	1	1	30. ns		
-1		00000021		I/0 WR	0	1	1	1	1	30. ns		
0	•			WAIT	1	0	1	1	1	30. ns		0.0 ns
1				WAIT	1	0	0	1	1	30. ns	т	
2				WAIT	1	0	0	1	1	30. ns		
3				WAIT	1	0	0	1	1	30. ns		
4				WAIT	1	0	0	1	1	30. ns		-
5				WAIT	1	0	0	1	1	30. ns		
6			99	DATA	1	0	0	0	1	30. ns	🕈 150. ns	
7				IDLE	1	1	1	1	1	30. ns		
8					1	1	1	1	1	30. ns		
9					1	1	1	1	1	30. ns		
10					1	1	1	1	1	30. ns		2
11					1	1	1	1	1	30. ns		
12					1	1	1	1	1	30. ns		1
13					1	1	1	1	1	30. ns		

Figure 115 List Data Display

To view the waveform and the list file outputs display simultaneously, click the split screen button on either, an open waveform or list display.

🔜 E_SpecAdd.smp							E_SpecAdd.smp				
Setup Screen	Bookmark's	▲ X →	+ n =				Setup Screen	Bookmark's	Zoom + 1010 # 101 - Zoom		
Signal Name	Time Gap	Add[32]	Data[32]	CYCLE	FRAM		Signal Name	Value (X)	-7 -6 -5 -4 -3		
∨alue (X)				WAIT	1				A		
-7	Time Gap			IDLE	1	•	Clock				
-6					1		Time Gap		Time Gap		
-5					1		Add[32]				
-4					1		<u> </u>				
-3					1		Data[32]				
-2					1		CYCLE	WAIT	IDLE		
-1		00000021		I/0 WR	0		FRAME#	1			
0				WAIT	1		IRDY#	0			
1				WAIT	1		DE√SEL#				
2				WAIT	1			1			
3				WAIT	1		TRDY#	1			
4				WAIT	1		STOP#	1			
5				WAIT	1		Time_Rel	30. ns	1.0752 ms 30. ns 30. ns 30. ns 30. ns		
6			99	DATA	1		LAT_TGT1				
7				IDLE	1						
8					1		LAT_Mstr	0.0 ns			
9					1		LAT_ARB				
10					1						
11					1	-1			-1		

Figure 116 Simultaneous Waveform and List Display


Linked Cursors

The cursors in the waveform and list windows are linked such that when you reposition a cursor in one window, the corresponding cursor in the other window moves to the same location.

Multiple Results Windows

In cases where you would like to view several open windows simultaneously:

Click Configuration on the main menu bar.



Choose **Software Settings** from the drop-down list to open the TA 700 Global Settings Dialog box.




Figure 117 TA700/800 Global Settings Dialog

Uncheck the Close Previous Sample Window check box and click OK

Adding and Removing Signals for Display

All PCI bus signals are always captured and stored on disc, but may not necessarily be displayed as default unless selected. For a signal to be viewed you must make sure that it is included for display. The capability to add or remove signals from the display offers you the ability to make the display less cluttered by including only the signals of current interest.

All signals stored Adding and removing signals is a display function only. All captured data are saved in the output file on the hard disc and is available for display by including the signal name on the setup screen.

To add a signal to an open display:

Click the Setup Screen button to open the Active Signals dialog box.




Figure 118 Active Signals Dialog Box

Find the signal to be added in the Remaining Signals area and click **Add**. To find signals quicker the signals are grouped in several classifications. When you select a group, all of the signals of that group display in the Remaining Signals window. Conversely you may remove signals from the Active Signals window by highlighting them and clicking **Remove**. When done click **OK**. The signals are always added to the end of the display but they may be dragged by the mouse to the desired location in the display for viewing.

Termination Display In addition to the software determined termination, displayed in the sample viewer **CYCLE** column, you may add a column to display a hardware determined termination.

Note: This feature is not available for the expansion memory in the TA700.

To display the hardware determined termination: Click the Setup Screen button in an open sample window to open the Active Signals dialog box.

Active Signals			<u>?×</u>
Remaining Signals Group TOOLS T Mnemonics Termination BOOKMARK	Active Signals Add[32] Data[32] CYCLE FRAME# IRDY# DEVSEL# TRDY# STOP# STOP# Time_Rel	C Show Differences in Time Show Differences in Clock Show Latency in Time Show Latency in Clock C List Show Mode Wave Show Mode Move X Cursor Move Y Cursor Red 0	 Show Grid Lines Show Signal Values Show Timegap Show Clock Column Width : €0 Row Height :
Add -> Add All Grou	ps ==>> < Remove All < Remove All Cancel	Green 0 • • • • • • • • • • • • • • • • • •	

Figure 119 Active Signals Dialog Box

Click the down arrow next to the Group drop down list box, choose **Tools**, select **Termination**, click **Add->** and then **OK** to include it in the Active Signals list.

📪 Catalyst Enterprise		_		nple.smp]						
🔜 File Edit View C										
j 🖻 🗟 🖬 🎒	ัพ พิ.พี 🗏	🕨 🛗 PCI State A	nalyzer	•	N? 🔍 🔛	LLI			<u>\$</u>	
									Switch to A	dvanced
Sample Type : PCI St	tate Analyzer Only			Zoom	X-T] XRef-T		Y-T] (YRef-Trig		-YHel]	
Setup Screen Bool	kmark's 🖣 Y) + vr	III 🔁 🕢		▶ 6 Clocks	0	Clocks	6 Clocks		
Signal Name	Time Gap	Add[32]	Data[32]	CYCLE	Termination	FRAM	/IE# IRDY#	DEVSEL#	TRDY#	STOP#
∨alue (Y)	Time Gap	00000000		MEM WR		0	1	1	1	1
0	🖝 Time Gap	00000000		MEM WR		0	1	1	1	1
1 H	ardware de	termined te	rminatio	WAIT		1	0	1	1	1
2	ui u wui e ue	ter mineu te		WAIT	\backslash	1	0	1	1	1
3 ~ ~ ~				WAIT	\backslash	1	0	1	1	1
4 Software d	etermined	termination	·	WAIT		1	0	1	1	1
5				MABORT		1	0	1	1	1
6	×			IDLE	MABORT	1	1	1	1	1
7	Time Gap	11111110		MEM WR	1.0.000111	0	1	1	1	1
	This dap			WAIT		1	0		1	-
0				WAIT		1	0		1	1
10						1	, i i i i i i i i i i i i i i i i i i i		1	2
10				WAIT		1	0	1	1	1
11				WAIT		1	0	1	1	1
12				MABORT		1	0	1	1	1

Figure 120 Hardware Determined Termination Included in Display

This feature is useful to display a hardware determined termination for cases where, for some sequencer qualified captures, the software has insufficient data to decode a termination.

PCI-X Attribute Display To display PCI-X attributes you must include them in the Active Signals list. Click the **Setup Screen** button in a PCI-X sample window to open the Active Signals dialog box.

Active Signals			×
Group ATTRIBUTE	Active Signals Add[32] Data[32] CYCLE FRAME# IRDY# DEVSEL# TDDY# STOP# Time_Rel LAT_TGT1 LAT_Mstr LAT_ARB s=>>>	Show Differences in Time Show Differences in Clock Show Latency in Time Show Latency in Clock List Show Mode Wave Show Mode Move X Cursor Move X Cursor Move Y Cursor Red Green G Hue 255 L	Show Grid Lines Show Signal Values Show Timegap Show Clock Column Width : 55 Row Height : 30
OK	Cancel <u>S</u> et	Color Default Color	<u>H</u> elp

Figure 121 Select PCI-X Attributes for Display

Click the down arrow in the **Group** drop down box and choose **Attribute**. Select individual attributes and click the **Add->>** button or click the **Add All->>** button to move the signals to the Active Signal list. Click **OK** when done.

🖫 Catalyst Enterprises, I	Inc. TA700 Software - [Analyzer_x.smp]		_ @ ×
	iguration T <u>o</u> ols M <u>a</u> cro <u>W</u> indow <u>H</u> elp		X
🖻 🗟 🖬 🖨 🦌	🐐 🔐 👪 🛗 PCI-X State Analyzer 🗾 🔄	Ad	Ivanced Mode Switch to Easy
Sample Type : PCL X Sta	ate Analyzer Only or State Analyzer and Exerciser Zoom		21 KRef-YRef
Setup Screen Bookman	rk's 🖣 X 🕨 🔅 1010 🎟 🖾 🖣	► 5 Clocks 0 Clocks 5	Clocks
Signal Name Value	× 0 1 2 3 4 5	5 6 7 8 9	10 11 12 13 14
Clock			
Time Gap			
LAT_TGT1		8. Clocks	
LAT_Mstr	3. Clocks		
LAT_ARB			
BCM			
SCE			
NS	p		
SCM			
RO	p		
TAG	02		
Comp Bus No			
Req Bus No	00		
Comp Dev No			
Req Dev No	00		
Comp Func No			
Req Func No	p		
		Unknown 64 Bit	System Frequency = 33.33MHz Simulation Mode NUM

Figure 122 PCI-X Attribute Display

Attribute Abbreviations

BCM	Byte Count Modified
SCE	Split Completion Error
NS	No Snoop (NS)
SCM	Split Completion Message
RO	Relaxed Ordering (RO)
Comp Bus No	Completer Bus No.
Req Bus No	Requester Bus No.
Comp Dev No	Completer Device No.
Comp Func No	Completer Function No.
Req Func No	Requester Function No.
Comp ID	Completer ID
Req ID	Requester ID
Seq ID	Sequence ID
SEC Bus ID	Secondary Bus No
Byte En [3-0]	Byte Enable

Quick Signal Edit

To quickly add or remove signals from the display, right click the mouse in the signal name area.



Figure 123 Quick Signal Edit List

Clicking Insert Signal will open the Insert Signal dialog shown in Figure 124.




Figure 124 Insert Signal Dialog

Choose the signal to be added and click **OK**.

Using a Bookmark Bookmarks are a convenient way to mark a point in the results display by name such that you can rapidly return to that point by name. To create a bookmark:

Right click the mouse in the signal display area where you wish to place a bookmark to open the Quick Signal Edit list.



Choose **Set New Bookmark** to open the Bookmark dialog box shown in Figure 125.




Figure 125 Bookmark Dialog

Enter a name for the bookmark and click <u>A</u>dd and then <u>Close</u>. For additional bookmarks, search the display for another point of interest and repeat the process.

Using a Bookmark You can jump X or Y cursors, to the bookmarked point from anywhere in the display by clicking the **Bookmark's** button on the Waveform or List data display to open the Bookmark Search Dialog shown in Figure 126.

Bookmark	
BOOKMAIK	×
Name Bookmark #2	Add
Bookmark #1	<u>C</u> lose
Bookmark #2	<u>D</u> elete
	<u>G</u> o to Bookmark
	Help
	□ Move⊻
	☐ MoveY
Sample File : D:\TA-660\Data\Simulation\E_Spec Sample No : 32	:Add.smp

Figure 126 Bookmark Search Dialog

	Select the bookmark location you desire and then Go to bookmark.
Remove Display Signal	To remove a signal from display right click the mouse on the signal name or on the signal line and choose Delete Signal in the Quick Signal Edit List.
Signal Trace Color	You may tag special signals of interest to be displayed in a different color to differentiate them from the rest. To assign a color to a signal trace:
	Right click the mouse under the signal which you wish to change the color to open the Quick Signal Edit List and choose Define Signal Color to open the Signal Color Selection Dialog box as shown in Figure 127, select a color and click OK .
Background Color	To choose a different background color, right click the mouse in the signal display area to open the Quick Signal Edit List and choose Define Background Color to open the Signal Color Selection Dialog box as shown in Figure 127, select a color and click OK .



Figure 127 Signal Color Selection Dialog

Latency Report

To view Master/Target Latencies add the signals LAT_XX to the display See Figure 118.

Latency Clock vs Time You may display latencies in clock or time units by making the choice in the Setup Screen as shown in Figure 118.

Using the Cursors

Each of the data displays incorporates three cursors that are labeled X, Y and T. All of them are initially overlaid and positioned at location 0, which is the trigger position of the display. The Trigger or T cursor is always locked at location 0 of the display. It cannot be repositioned. and serves as the measurement reference.

Moving the X Cursor	The X cursor may be dragged by selecting the left mouse button and positioning the mouse cursor over the display cursors and then dragging to the desired location or by clicking the left mouse button with the mouse cursor positioned anywhere in the display. This will cause a display in the [X-T](XRef-Trig) box to show the difference in clocks, or, if selected, time, between the trigger and the X cursor.
Moving the Y Cursor	Similarly the Y cursor may be dragged by positioning the mouse cursor over the cursors with the right mouse button selected or by clicking the right mouse button with the mouse cursor anywhere in the display. This

	will cause a display in the [Y-T](YRef-Trig) box to show the difference in clocks, or if selected, time, between the trigger and the Y cursor. The difference between the X cursor and the Y cursor is shown in the [X-Y](XRef-YRef) box as well.
Time vs. Clocks Display	To display differences in clocks or time select Show Differences in Time or Show Differences in Clock from the Active Signals Dialog box as desired. See Figure 118.

Jump Within Data Display

You may quickly jump within a data display relative to the start position, trigger position or cursor positions, using the Jump option.



To jump within the display click **Tools** on the menu bar and then select Jump to open the Jump Dialog box.

Setup Screen	Bookmark's	X > + 000 BB Com [M1] (Micl-Tag) [M1] (Micl-Tag) [M2] (Micl-Tag)	
Signal Name	Value (X)	4 -3 -2 -1 0 1 2 3 4 5 6 7 8 9	
Clock			Ĺ
Time Gap			
Add[32]		00000021	
Data[32]		Jump XI99	
CYCLE	WAIT	DLE I/D W C Relative To Trigger Position WAIT WAIT DATA IDLE	
FRAME#	1	C Relative to X Position	-
IRDY#	0	C Relative to Y Position	
DEVSEL#	0	Jump Value : 4	-
TRDY#	1	OK Cancel Help	-
STOP#	1		-

Figure 128 Selecting a Jump Option

Select the desired jump option, enter the desired distance for the jump and click OK.

Using Zoom in the Wave Window

Zoom is available only in the wave window and permits you to scale the display by a factor of 0.1 to 10. To zoom the display you may click on and drag the zoom slider to a zoom position or simply click to the right of the slider button to zoom in and to the left of the slider button to zoom out.

Zoom Options

To zoom about the X, Y or between the X & Y cursors click Configuration on the main menu bar and select the **Zoom Options** as shown in Figure 129.




Figure 129 Setting Zoom Options

Zoom <u>A</u>round

Choosing this option zooms the current display window independently of the cursors.

User Defined Display Configuration

Users may modify the display by adding, removing, and rearranging the position and color of the signals as it fits best for their application. This format may be saved and recalled for different data capture and trigger projects.

Display Configuration To save and recall this configuration file, simply make all the desired changes to the display and do a "Save As", select a file name with extension.ddc (Data Display configuration).

To recall this configuration format click on "Data Display Configuration" Button on the bottom of the project menu before executing the project, browse and select the file name desired for this project and enable it in the drop down menu.

Note: Saving the Data display configuration does not work on the pre-captured data provided with the software in the simulation mode, it has to be done on user captured data.

Everything			
· · · · · · · · · · · · · · · · · · ·			
C Specific Address(es) Exclude ☐ Idles ☐ Wait ☐ Ret			
rigger Point Selection			
Frigger On : Address	×	Address 00000000000000000000000000000000000	<u>N</u> ew <u>M</u> odify
	🧮 Manual Trigger		Clear <u>A</u> ll
isplay: C Entire Memory		Samples T Auto F	
e-Trigger (50 %) : 🔳		Address/Data Size: 💿 32 Bit	C 64 Bit
Run Cancel	Save Load Import.	Data Display Configuration	Note <u>H</u> elp

🔽 Data Display Configuration

<u>0</u>K

c:\program files\catalyst\ta660_release_4\userdir\test.ddc

<u>C</u>ancel

<u>H</u>elp

Search

The search option permits you to examine any output file and to quickly locate PCI bus data patterns including search patterns defined in Mnemonics.

The search option is enabled whenever an output file is displayed on the screen. Whenever an output file is displayed the Menu Bar is expanded to include the additional **Find**, **Find Next** and **Find Previous** icons.





Click the Search button to open the Search Pattern definition dialog box.




Figure 130 Search Pattern Definition Dialog Box (D32 XFER)

1. Set the search parameters and address or parameter pattern that you wish to locate and click OK.

Search Settings Retained The search settings for each search are retained for future use, unless cleared by clicking the <u>Clear List</u> button. To search with previously defined settings, highlight the appropriate line and click OK.

Name	XFER	AE	P[]	P A R	CBE[]	I D S E L	FRAME#	[) T R / D Y #	P	K	R/G	INTX	E R R	R S T #	3. 3 ¥au ×	M E	EXT ERN SIG NAL
		xxxxxxxxx		XX	20000000	X	×	x	< X	x	×	××××	xxxx	xx	x	×	X	~~~
	A32	XXXX	xxxx	X	XXXX	х	F	X	< X	х	х	xx	xxxx					
	D32	××××	~~~~	X	XXXX	X	х	0 () ()	х	х	xx	XXXX	xx	х	х	X	XXXX
	kass Patta	m [~		Termination	Tarr	not l	Bahri		_	_			T			<u>C</u> lea	ar List
		em >>>>>>>> m >>>>>>>>>>>>>>>>>>>>>>>>>	*****		Termination	Targ	get l	Retry		ual	Add	Iress Pa	ittern Tur				- (ar List DK incel
Virtual Adv Protocol E Search From- Beginnin C Last Item	rrors Patte g of File Found	m [Searc		ction			Retry	Virt	ual. I 3			ittern Typ 🕤 64 Bit				Ca	ЭK
Virtual Adv Protocol E Search From- Beginnin C Last Item	rrors Patte g of File	m [Searc	h Dire	ction			Retry	Virt								Ca)K incel
Virtual Add Protocol E Search From Beginnin	rrors Patte g of File		Searc	h Dire	ction			Retry	Virt								Ca)k

Figure 131 Search Settings Retained

Each time you initiate a new search, an unconfigured search line is added to the list. You may use it to set up new search parameters or use one of the previously defined ones.

Search AlsoYou may expand your search to include Virtual Address Pattern, Protocol
Errors Pattern and/or External Signals Pattern or termination type by
checking the appropriate check box in the Search Also area.

Search may also be made for names. These names are defined and assigned to patterns in the mnemonics menu.

External Signals Pattern To search external signals, double click in the **Extern Signal** field and select the external signal pattern required in the data entry dialog.




Figure 132 Defining External Signals Patterns

Protocol Errors Pattern

To search with protocol error patterns, click the ellipses button next to the Protocol Errors Patterns edit box and define the Protocol error pattern by clicking the don't care X repeatedly to set it to a 1 or 0 as desired.





Figure 133 Search Also Protocol Errors

Search Using Mnemonic To search for a match pattern defined as a Mnemonic click in the Name Field of the search pattern dialog and choose the mnemonic name that you wish to use in the search.

NAME3 NAME4 NAME5 NAME6 NAME7 NAME8 NAME9 NAME9 NAME10	OK Cancel



Defining Mnemonics For instructions on how to define Mnemonics see "Mnemonics" on page 164.
Virtual Address Pattern To search for a Virtual Address pattern, click the Virtual Address check box in the Search Also area and enter the address relative to the start address of a Burst or DMA transfer (Which is transferred on the bus) to locate the corresponding data point. Virtual addresses are displayed in black in the results display.

Termination To search for a termination, click the down arrow next to the Termination drop-down list box and choose the desired termination type to search for.

earch Pattern						
S Name XFER A R C H	AD[]	P CBE[]	D R R E R T S A D V D O E M Y S Y F L E # E # # # L	D C P K # #	RS RT #	VE a#SIG uNAL x
Search Also Vitual Address Patt Protocol Errors Patt Search From C Beginning of File C Last Item Found C Beginning of Scree C X Cursor C Y Cursor	em bootootootootootootootootootootootootoot	Termination	Target Retry Target Abort Target Disconnect Target Disconnect Master Abort ackward	Without Data	4 Bit	<u>C</u> lear List OK Cancel <u>H</u> elp

Figure 135 Search for Virtual Address and Termination Selection



After the initial search, you may perform forward or backward searches for the same item by clicking on the **Find Next** or **Find Previous** buttons on the menu bar.

Required Data

The search forward or search backward functions require collected data in the selected search direction in order to operate. A search is performed in relation to the X cursor. When a match is found a new Search S cursor appears at that location.

Converting Captured Data

The captured data may be converted to several standard formats such as text, Excel and PCX graphics.

Convert To Text

You may convert an output (*.smp) file to ASCII text for later use in off-line data analysis programs. A text file may be created from the currently displayed (*.smp) file immediately after data capture or from a previously saved output file.



To create a text file from a displayed data file. Click <u>File</u> on the menu bar and then select **Save As**

Select a folder where you wish to save the text file, enter a File Name and choose Save as type **Text Files (*.txt)** and click <u>Save</u>.

Select Sampl	e File				?×
Save jn: 🔂	Compliance	• E	<u></u>	<u>e</u> *	
					- 1
					- 1
					- 1
 	F		_		
File <u>n</u> ame:	transaction		- 1		<u>S</u> ave
Save as type:	Text Files (*.txt)		•		Cancel

After a short time the Text File created window will open, displaying the name and the path to the converted text file.

TA700	
Text file of	d:\catalyst\userdir\text_example.txt created.
	OK

Make a note of the path to the file and click **OK** to close the window.

To view the newly created text file click **<u>File</u>** on the menu bar and then select **<u>Open</u>**.

Open					? ×
Look in: 🦳	Compliance	•	🖻 💆	<u> </u>	
transaction	n.txt				
J					_
File <u>n</u> ame:	transaction.txt			<u>(</u>	<u>)</u> pen
Files of type:	Text Files (*.txt)		•	C	ancel
_	-				


Select the file and click **Open** to view the text file as shown in Figure 136.

	ion.txt - Notep Search <u>H</u> elp	ad									غلك
	Top Top										-
ample#	Add[32]	Data[32]	CYCLE	FRAME#	IRDY#	DEVSEL#	TRDY#	STOP#	Time_Rel	LAT_TGT1	- đ
1		[]	IDLE	1	1	1	1	1	0. ns		- 1
			IDLE	1	1	1	1	1	30. ns		
	80000030		CFG RD	0	1	1	1	1	390. ns		
1			WAIT	1	0	1	1	1	30. ns		
			WAIT	1	0	0	1	1	30. ns		
		FF 01 01 AF	DATA	1	0	0	0	1	30. ns	30. ns	
i			IDLE	1	1	1	1	1	30. ns		
			IDLE	1	1	1	1	1	30. ns		
			IDLE	1	1	1	1	1	30. ns		
			IDLE	1	1	1	1	1	30. ns		
0			IDLE	1	1	1	1	1	30. ns		
1			IDLE	1	1	1	1	1	30. ns		
2	00000000		INTACK	0	1	1	1	1	30. ns		
3			WAIT	1	0	1	1	1	30. ns		
4			WAIT	1	0	1	1	1	30. ns		
5			WAIT	1	0	1	1	1	30. ns		
6			MABORT	1	0	1	1	1	30. ns		
7			IDLE	1	1	1	1	1	30. ns		
8			IDLE	1	1	1	1	1	30. ns		
9			IDLE	1	1	1	1	1	30. ns		
0			IDLE	1	1	1	1	1	30. ns		
1			IDLE	1	1	1	1	1	30. ns		
2			IDLE	1	1	1	1	1	30. ns		
											_
(Þ

Figure 136 Text File Display

Convert to Excel™

You may convert an output (*.smp) file to an Excel (*.xls) spreadsheet for later off-line analysis.



To create an ExcelTM for a displayed data file. Click <u>File</u> on the menu bar and then select **Save As**.

Select Sampl	e File		? X
Save jn: 🔂	Compliance	- 🗈 💆	📸 🔳
File <u>n</u> ame:	transaction		<u>S</u> ave
Save as type:	Worksheet Files (*.xls)	•	Cancel

Select a folder where you wish to save the $Excel^{TM}$ file, enter a File Name and choose Save as type **Worksheet Files (*.xls)** and click <u>Save</u> which will begin the conversion process.

Extract Signal values
Cancel

After a short time the Conversion Completed Successfully message will display.

TA660	X
٩	Conversion completed successfully.

You may now open the file using Excel[™] as shown in Figure 137 and perform any required data manipulations.

	N2 A	- B	= C	D	6	F	0	н	1		17		M	N	0	P	0	
			CYCLE	FRAME#	E	DEVSEL#	G	STOP#	Time_Rel	J	K	L	M	N	0	P	Q	
	Add[32]	Data[32]	IDLE			I I			1 0. ns	DAI_IGII	LAI_MStr	DAT_ARB						
			IDLE	1		1 1			1 U. ns 1 30. ns			-		L				-
3	80000030		CFG RD	0		1 1			1 30. ns 1 390. ns									
	auuuusc		WAIT	1) 1			1 390. ns 1 30. ns		0.0 ns	-						
			WAIT	1					1 30. ns 1 30. ns		0.0 ns							-
		FF0101AF		1						30. ns								
			IDLE	1					1 30. ns	30. ns								
			IDLE	1		1 1			1 30. ns 1 30. ns									
0			IDLE	1		1 1			1 30. ns 1 30. ns									
			IDLE	1		1 1			1 30. ns 1 30. ns									
1			IDLE	1		1 1			1 30. ns 1 30. ns			60. ns						
23			IDLE	1		1 1			1 30. ns 1 30. ns			bu. ns						-
3 4	0		INTACK	0		1 1			1 30. ns 1 30. ns									
4 5	U		WAIT	1		1 1			1 30. ns 1 30. ns		0.0 ns							
5			WAIT	1) 1			1 30. ns 1 30. ns		0.0 hs							
D 7			WAIT	1) 1			1 30. ns 1 30. ns									-
3			MABORT	1		0 1			1 30. ns 1 30. ns			-						-
3			IDLE	1					1 30. ns 1 30. ns									
9			IDLE						1 30. ns 1 30. ns									-
1			IDLE	1		1 1			1 30. ns 1 30. ns									
1			IDLE	1		1 1			1 30. ns 1 30. ns			-						
23			IDLE	1		1 1			1 30. ns									
3 4			IDLE	1		1 1			1 30. ns 1 30. ns									
1			IULE	1		1 1			1 30. ns									
5																		-
0 7																		
3														-				
9																		
2									-									
l						-			-									
1						-			-			-		-				+
3						-			-			-		-				+-
4						-			-									
2						-			-					-				+-
567						-			-			-		-				+
/ B									-									
9									-									
9						-			-									
0														-				
ő	> H She	at1 /									1						E	Þ

Figure 137 ExcelTM File Display

Capture a Screen

You may perform a screen capture at any time and save it as a *.pcx graphics file for later review or inclusion in a report.



To perform a screen capture click $\underline{\textbf{Tools}}$ on the menu bar and choose Capture Screen . . .

Position the cursor where you would like to capture the screen and with the left mouse button depressed drag the cursor to define the screen capture area. Release the mouse button to open the Save As dialog. Assign a file name to the screen capture to be saved and click **OK**.

Save As					? ×
Save in:	😋 UserDir	•	È	<u>e</u> ř	
AnalyzerE>	erciser				
Compliance	2				
🚞 Utility					
🛛 🖬 wave_disp	lay-01.pcx				
1					
File <u>n</u> ame:	wave_display-02				<u>S</u> ave
Save as type:	Capture Screen to PCX file(*.pcx)		-		Cancel
	, .		_	_	

The capture progress bar will display, and when complete, you may open the *.pcx file for viewing using a graphics program or import it in a word processing program such as WordTM as an illustration.

Make PCX File	
Cancel	

Tools to Analyze Captured Data

Compare

Compare permits you to perform a comparison of two output files to generate a screen display of the differences found. This feature may be particularly useful to compare an output file of a known working product to that of a malfunctioning product.



To compare two files select **Compare** from the Tools menu to open the compare output files dialog box shown in Figure 138.

Compare files	×
First File ELEASE_4\Data\Simula	ation\E_SpecAdd.smg Browse From 0
Second File c:\program files\catalyst	\ta660_release_4\dat Browse From 0
Compare Size	Output File
Entire File	Save result into the file Load Result
C Partial File	Output File cmprpt.crp
No. of samples	OK Cancel Help

Figure 138 Compare Output Files Dialog Box

- 1. Select the comparison files by browsing the first and second file list boxes.
- 2. Choose the sample at which you would like the comparison to start by entering the start sample number in the **From** edit box, (the default value is 1).
- 3. Click either, the **Entire File** or **Partial File** radio buttons to select the entire file or a partial file to be compared. Checking **Partial File** requires you to specify the number of samples to be compared.
- 4. Click OK.

Compare Equal

If the contents of the two files match the **Two files are equal** dialog box will display



Compare Different

If the two files are not identical then the **Compare Results** window as shown in Figure 139 will open displaying the differences between the two files.

Sample#	Differences	
6: 7: 8: 9: 10: 11: 12: 13:	AD, C/BE, FRAME#, AD, C/BE, IRDY#, AD, C/BE, PAR, IRDY#, DEVSEL#, AD, C/BE, PAR, IRDY#, TRDY, DEVSEL#,	1
14: 15: 31: 32: 33: 34: 35: 36:	AD, C/BE, PAR, AD, C/BE, PAR, AD, C/BE, FRAME#, AD, C/BE, PAR, IRDY#, DEVSEL, AD, C/BE, PAR, IRDY#, DEVSEL#, IDSEL, AD, C/BE, PAR, IRDY#, DEVSEL#, IDSEL, AD, C/BE, PAR, IRDY#, DEVSEL#, IDSEL, AD, C/BE, PAR, IRDY#, DEVSEL#, IDSEL,	-1

Figure 139 Compare Differences Display

Different File Sizes If you are comparing two files with the **Entire File** option checked and the two files are of unequal length, you will get the following warning.



Click OK and repeat the action with the Partial File option checked.

Filtering Captured Data

Filtering feature permits you to modify an existing *.smp data files to include or exclude a set of user defined patterns. This modification is saved into a new file.

To perform filtering you must first define the patterns that you wish to use for filtering. The patterns are defined as mnemonics.

For a complete discussion of other applications of Mnemonics, see "Mnemonics" on page 164.



To define a mnemonic for filtering, click on the **Mnemonics** icon on the menu bar or select <u>**Mnemonics**</u> from the <u>**Configuration**</u> dropdown list on the menu bar.

To define a mnemonic for filtering, double click a **NAME#** to open an Event name dialog box. Select and enter a unique name (e.g. YOUR_NAME) for the search pattern that you wish to define. Complete the filter parameter definition by clicking on the appropriate parameters for that name to open the corresponding dialog box and entering the desired settings.

Name	XFER	AD[]	P A R	CBE[]	I D S E L	FRAME#	IRDY#	DEVSEL#	T R D Y #	S T (P #	R/G	INTX	E R R	R S T #	3. 3 V a u x	EXT ERN SIG NAL
YOUR NM	A32		×	XXXX	×	F	×	×	×	×	< xx	××××	××	x	×	××××
NAME2		*******	xx	******	х	x	х	х	х	x	< xxxx	xxxx	xx	х	х	xxxx
NAME3		xxxxxxxxxxxxxxxx	xx	******	х	х	х	х	х	X	< xxxx	xxxx	xx	x	х	xxxx
NAME4		*******	xx	xxxxxxxx	х	х	х	х	х	XX	< xxxx	xxxx	xx	х	х	xxxx
NAME5		******	XX	******	х	х	х	х	х	XX	< xxxx	XXXX	xx	х	х	XXXX
NAME6		XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	xx	XXXXXXXXX	х	х	х	х	х	XX	< xxxx	xxxx	xx	х	х	xxxx
NAME7		xxxxxxxxxxxxxxxxxx	xx	xxxxxxxxx	х	х	х	х	х	X	< xxxx	xxxx	xx	х	х	xxxx
NAME8		xxxxxxxxxxxxxxxxxxx	xx	xxxxxxxxx	х	х	х	х	х	XX	< xxxx	xxxx	xx	х	х	xxxx
NAME9		xxxxxxxxxxxxxxxxxx	xx	xxxxxxxx	х	х	х	х	х	XX	< xxxx	XXXX	xx	х	х	xxxx
NAME10		XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	xx	xxxxxxxx	х	х	х	х	х	XX	< xxxx	XXXX	xx	х	х	xxxx
NAME11		XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	xx	xxxxxxxx	х	х	х	х	х	XX	< xxxx	XXXX	xx	х	х	XXXX
•																Þ

Figure 140 Mnemonics Setup for Filtering



To filter a previously sampled data file click **Tools** on the menu bar and then select **Filter Data** ... to open the Filter Data dialog box as shown in Figure 141.

Filter Data	×
Source File : [i\catalyst\predefined\simulation\analyzer_x.smp Output File : [i\catalyst\predefined\simulation\name_5.smp	Browse Browse
Filter Signals Patterns Selected Patt	terns
NAME1 NAME2 NAME3 NAME4 NAME7 <u>R</u> emove	
Filter Type © Include Signals © Exclude Signals	hals
OK Cancel <u>H</u> elp Go to	Mnemonics

Figure 141 Filter Data Dialog Box

To configure the filter:

- 1. Select the Source file to be filtered and an Output File which is the destination file for the filtered results.
- 2. Select the desired Filter signal mnemonics one at a time from the Patterns list and click <u>A</u>dd-> to include them in the Selected Patterns List.
- 3. Determine the filter type by checking the Include or Exclude Signals button to define if the patterns are to be included or excluded from filtering.
- 4. Click Ok

After a short time the Filter Data complete dialog box opens.

Filter Da	ta 🔜 🔣
٩	The file c:\program files\catalyst\ta660_release_4\data\simulation\e_specaddOut.smp was created. Would you like to view it now?
	<u>Yes</u> <u>N</u> o

Figure 142 Filter Data Complete Dialog Box

Click <u>Yes</u> to view the filtered file or <u>No</u> to view it later. You may view and search the filtered file as any other data file.

Filtering ExampleFigure 143 shows an example of results of filtering with a Mnemonic.
The active window in the display shows filter results where only memory
transactions were selected for inclusion.

🛃 SampleData.s	mp				<u> </u>	- 🗆 ×	😹 test_hit.smp					_ 0 ×
Setup Screen	n 🎟 Q	Zoom		(X-T) (XR ef-Trig) D Clocks	(Y-T) 0 Clo	(YRei-Tr icks	Setup Screen	vi 💷 🔈	Zean		(X-T) (XRef-Trig) 0 Clocks	[Y-T] [YRef-T 0 Clocks
	Add[32]	Data[32]	CYCLE	FRAME#	IBDY#	E DI		Add[32]	Data[32]	CYCLE	FRAME#	IRDY# DI
-4			IDLE	1	1	1 🔺	0	a		WAIT	0	1 1 -
-3				1	1	1	1	0000021		M0 WR	0	1 1
-2				1	1	1	2	0000020		M0 WR	0	1 1
-1	00000000		INTACK	0	1	1	3	0000021		M0 WR	0	1 1
0	<u>a</u>	50	DATA	1	0	0	4	0000043		MO WR	0	1 1
1			IDLE	1	1	1	5	0000040		MO RD	0	1 1
2	00000021		1/0 WR	0	1	1	6	0000040		MO RD	0	1 1
3		89	DATA	1	0	0	7	0000043		M0 WR	0	1 1
4			IDLE	1	1	1	8	0000040		MO RD	0	1 1
5	00000020		1/0 WB	0	1	1	9	0000040		MO RD	0	1 1
6		60	DATA	1	0	0	10	0000043		M0 WR	0	1 1
7			IDLE	1.00	1	1	11	0000040		MO RD	0	1 1
8	00000021		1/0 WB	0	1	1	12	0000040		MO RD	0	1 1
9		88	DATA	1	0	0	13	0000043		1/0 WR	0	1 1
10			IDLE	1	1	1	14	0000040		MO RD	0	1 1
11	00000043		1/0 WB	0	1	1	15	0000040		MO RD	0	1 1
12		00	DATA	1	0	0	16	0000043		1/0 WR	0	1 1
13			IDLE	1	1	1	17	0000040		M0 RD	0	1 1
14	00000040		1/0 RD	0	1	1	18	0000040		MO RD	0	1 1
15		A9	DATA	1	0	0	19	0000043		MO WR	0	1 1
16			IDLE	1	1	1	20	0000040		MO RD	0	1 1
17	00000040		1/0 RD	0	1	1 -	21	0000040		MO RD	0	1 1 💻
	4					Þ		4				۲.

Figure 143 Filter Results Display

Special Setups

Protocol Errors

The TA700/800 monitors over 50 different protocol errors and detects all of them automatically every time a data capture is made. The detected errors are displayed in red on the output display provided, that the ERROR signal has been selected for display using the Active Signals dialog box. To include the protocol errors on the display click the **Setup Screen** button and then make sure that **ERROR** has been included in the Active Signal list.

Protocol Error

A predefined trigger selection for Protocol Error is included as one of the trigger choices in the **Data Capture & Trigger On** menu in the **Easy Mode**. For **Advanced mode** the Protocol Error is also listed as an input of each sequencer state to cause the conditional jump or triggering selection as well. You may use the Protocol Error selection in the easy mode to trigger on protocol errors without any special setup required.

To limit the number of errors that can cause a trigger you may mask out the unwanted protocol errors.



To mask undesired protocol errors click the **Protocol Errors** icon on the menu bar to open the Set Protocol Errors dialog box.

✓ERR0	· FRAME# must b	e de-asserted as so	oon as IRDY# can be asse	ted from the time	STOP# was	asserted. PCI Rev
			transaction in which was no			
ERR2	- FRAME# is not a	sserted within 16 c	locks from the time GNT#	was asserted. PCI	Rev 2.2 · 3.	.4.1.
✓ERR3	FRAME# was as	serted before the b	us was granted(before GN	T# was asserted).	PCI Rev 2.2	-3.4.1.
			mediately after FRAME# w			
✓ERR5	 Improper terminal 	tion .Either IRDY#.	TRDY#, or STOP# were	not deasserted aft	er FRAME#	was deasserted.PC
			lock edge that FRAME# w			
VIENHO	 INUT# was asse 					
✓ERR7	 IRDY# was asse 	rted when FRAME	# was high.PCI Rev 2.2 - /	Appnedix C,Rule 7		
✓ERR7 ✓ERR8	 IRDY# was asse After IRDY# was 	rted when FRAME asserted, IRDY# c	# was high.PCI Rev 2.2 -) or FRAME# were changed	Appnedix C,Rule 7 before the current	data phase	was completed or F
✓ERR7 ✓ERR8 □ERR9	 IRDY# was asse After IRDY# was IRDY# was asse 	rted when FRAME: asserted, IRDY# o rted during the sec	# was high.PCI Rev 2.2 - / or FRAME# were changed ond address phase of a Du	Appnedix C,Rule 7 before the current ral Address Cycle.	data phase	was completed or F
✓ERR7 ✓ERR8 ─ERR9 ✓ERR10	 IRDY# was asse After IRDY# was IRDY# was asse IRDY# was asse 	rted when FRAME asserted, IRDY# or rted during the sec serted during speci	# was high.PCI Rev 2.2 - / or FRAME# were changed ond address phase of a Du ial cycle. PCI Rev 2.2 3.7	Appnedix C,Rule 7 before the current al Address Cycle. .4.1.	data phase	was completed or F
✓ERR7 ✓ERR8 ←ERR9 ✓ERR10 ✓ERR11	 IRDY# was asse After IRDY# was IRDY# was asse PERR# was as PERR# was as 	rted when FRAME: asserted, IRDY# or rted during the sec serted during speci serted during addre	# was high, PCI Rev 2.2 -) or FRAME# were changed ond address phase of a Du ial cycle, PCI Rev 2.2 3.7 ass cycle, PCI Rev 2.2 3.	Appnedix C,Rule 7 before the current al Address Cycle. .4.1.	data phase	was completed or F
ERR7 ERR8 ERR9 ERR10 ERR11 ERR11	 IRDY# was asse After IRDY# was IRDY# was asse IRDY# was asse PERR# was as PERR# was as PAR does not n 	rted when FRAME: asserted, IRDY# c rted during the sec serted during speci serted during addre hatch parity across	# was high.PCI Rev 2.2 - / or FRAME# were changed ond address phase of a Du ial cycle. PCI Rev 2.2 3.7 ess cycle. PCI Rev 2.2 3. AD[31:0] and CBE[3:0]	Appnedix C,Rule 7 before the current ial Address Cycle. .4.1. 7.4.2.	data phase	was completed or F
ERR7 ERR8 ERR9 ERR10 ERR11 ERR11	 IRDY# was asse After IRDY# was IRDY# was asse IRDY# was asse PERR# was as PERR# was as PAR does not n 	rted when FRAME: asserted, IRDY# c rted during the sec serted during speci serted during addre hatch parity across	# was high, PCI Rev 2.2 -) or FRAME# were changed ond address phase of a Du ial cycle, PCI Rev 2.2 3.7 ass cycle, PCI Rev 2.2 3.	Appnedix C,Rule 7 before the current ial Address Cycle. .4.1. 7.4.2.	data phase	was completed or F

Figure 144 Protocol Errors Mask Enable

Uncheck the protocol Errors that you wish to exclude from causing a trigger and click **OK**. See Table 3. for a description of protocol errors.

Err.#	Description
ERR0	FRAME# must be de-asserted as soon as IRDY# can be asserted from the time STOP# was asserted PCI Rev 2.2- 3.3.3.2.1.Rule 5
ERR1	Back-to-Back timing was used in a transaction in which was not proceeded by a write transaction form the same master. PCI Rev 2.2 -3.4.2
ERR2	FRAME# is not asserted within 16 clocks from the time GNT# was asserted. PCI Rev 2.2 - 3.4.1
ERR3	FRAME# was asserted before the bus was granted(before GNT# was asserted).PCI Rev 2.2 -3.4.1
ERR4	IRDY# was not asserted a cycle immediately after FRAME# was deasserted. PCI Rev 2.2 - 3.3.1
ERR5	Improper termination .Either IRDY#, TRDY#, or STOP# were not deasserted after FRAME# was deasserted.PCI Rev 2.2 - 3.3.1
ERR6	IRDY# was asserted on the same clock edge that FRAME# was asserted .PCI Rev 2.2 - 3.3.1
ERR7	IRDY# was asserted when FRAME# was high.PCI Rev 2.2 - Appendix C,Rule 7
ERR8	After IRDY# was asserted, IRDY# or FRAME# were changed before the current data phase was completed or FRAME# reasserted during the same transaction. PCI Rev 2.2 - Appendix C, Rules 8 b and 8 d
ERR9	(*Not implemented*)"IRDY# was asserted during the second address phase of a Dual Address Cycle. PCI Rev 2.2 - 3.9"
ERR10	PERR# was asserted during special cycle. PCI Rev 2.2 3.7.4.1
ERR11	PERR# was asserted during address cycle. PCI Rev 2.2 3.7.4.2
ERR12	(*Not implemented*) PAR does not match parity across AD[31:0] and CBE[3:0] PCI Rev 2.2 - 3.7.1
ERR13	(*Not implemented*) PAR64 does not match parity across AD[63:32] and CBE[7:4] Rev 2.2 - 3.8
ERR14	(*Not implemented*) Data parity error was detected on AD[310], but PERR# was not asserted. PCI Rev 2.2 - Appendix C. Rule 32.b
ERR15	(*Not implemented*) Data parity error was detected on AD[6332], but PERR# was not asserted. PCI Rev 2.2 - Appendix C, Rule 37 c
ERR16	"DEVSEL# was removed while transaction was not completed yet. PCI Rev 2.2 - 3.3
ERR17	Target has responded to a reserved command by asserting DEVSEL#. PCI Rev 2.2 - 3.1.1
ERR18	DEVSEL# was asserted during special cycle. PCI Rev 2.2 3.6.2
ERR19	DEVSEL# was asserted before FRAME# was asserted. PCI Rev 2.2 3.3.1 and 3.3.2
ERR20	Target does not allow for turnaround time. TRDY# must not go low at the first clock after assertion of FRAME# in a read transaction. PCI Rev 2.2 - 3.3.1. & 3.3.2.
ERR21	TRDY# was asserted before DEVSEL# was asserted. PCI Rev 2.2 - Appendix C, Rule 14
ERR22	DEVSEL#, TRDY# or STOP# were changed before the current data phase was completed, after TRDY# was asserted. PCI Rev 2.2 - Appendix C, Rule 12 d
ERR23	TRDY# asserted while target is requesting abort. PCI Rev 2.1 3.3.3.2.1.

Table 3. PCI Protocol Errors (0-51)

Err.#	Description
ERR24	Improper termination by Target. STOP# was asserted and de-asserted while FRAME# was still asserted. PCI Rev 2.2 3.3.2.1. Rule 4
ERR25	STOP# was asserted before DEVSEL# was asserted. Appendix C, Rule 14
ERR26	DEVSEL#, TRDY# or STOP# were changed before the current data phase was completed, after STOP# was asserted. PCI Rev 2.2 - Appendix C, Rule 12 d
ERR27	Improper Back-to-Back transaction. Either DEVSEL#, TRDY#, or STOP# were not delayed and were asserted on the first cycle of the Back-to-Back transaction. PCI Rev 2.2 3.4.2.
ERR28	The first transaction on the LOCK# was not a read transaction. PCI Rev 2.2 Appendix F, F.1, Rule 2
ERR29	LOCK# was not released when Retry was requested by the Target. PCI Rev 2.2 Appendix F, F.1, Rule 4
ERR30	LOCK# was not released after target abort. PCI Rev 2.2 - Appendix F, F.1, Rule 5
ERR31	LOCK# was not asserted the clock following the address phase or was not kept asserted throughout the transaction. PCI Rev 2.2 - Appendix F, F.1, Rule 3
ERR32	REQ64# was not asserted during the same time as FRAME#. PCI Rev 2.2 - 3.8
ERR33	ACK64# was not asserted during the same time as DEVSEL#. PCI Rev 2.2 - 3.8
ERR34	REQ64# was asserted during a non-memory transaction. PCI Rev 2.2 - 3.8
ERR35	ACK64# was asserted before REQ64# was asserted. PCI Rev 2.2 - 3.8
ERR36	TRDY# is not asserted within 8 clocks on the data phase of the burst transfer. ERR36 applies only to second or subsequent transfers, first transfer which is 16 clocks is covered by ERR37. PCI Rev 2.2 - 3.5.4.1
ERR37	TRDY# or STOP# not asserted within 16 clocks on the first data phase of the burst transfer. PCI Rev 2.2 - 3.5.4.1
ERR38	IRDY# was not asserted within 8 clocks from the time FRAME# was asserted. PCI Rev 2.2 - 3.5.4.1
ERR39	Master did not abort within 6 clocks from the time FRAME# was asserted while DEVSEL# was never asserted. PCI Rev 2.2 - 3.5.4.1
ERR40	DEVSEL# asserted after 5 clocks from the time FRAME# was asserted. PCI Rev 2.2 - 3.5.4.1
ERR41	REQ# was not deasserted for a minimum of 2 clocks after a Retry and or a Disconnect by the Target. PCI Rev 2.2 - Appendix C, Rule 10
ERR42	Target has not recognized configuration cycle type 00 or 01 and has asserted DEVSEL#. PCI Rev 2.2 - 3.2.2.3
ERR43	The IO byte address (AD0, AD1) given at the start of cycle does not match the CBE, byte enable. PCI Rev 2.2 3.2.2.1
ERR44	Memory Write and Invalidate Command were not implemented in Linear Incrementing Burst Mode. PCI Rev 2.2 3.2.2.2
ERR45	Target did not disconnect after the first phase of Reserved Burst Ordering in memory commands. PCI Rev 2.2 - 3.2.2.2
ERR46	Master abort was done prior to 4 clocks from the address phase. PCI Rev 2.2 - 3.3.3.1 and 3.9
ERR47	Reserved command was performed. PCI Rev 2.2 - 3.1.1
ERR48	A second DAC was performed immediately following a DAC. PCI Rev 2.2 - 3.9

Table 3. PCI Protocol Errors (0-51)

Table 3. PCI Protocol Errors (0-51)

Err.#	Description
	Byte enables were changed before the data phase was completed, A master must keep the byte enables stable during the complete data phase. PCI Rev 2.2 - Appendix C, Rule 3b
ERR50	An INTx signal has been asserted and then deasserted before an Interrupt Acknowledge. PCI Rev 2.2 - 3.6.4
ERR51	Bus Command was not reflected on C/BE[74] during DAC transaction. PCI Rev 2.2 - 3.9

PCI-X Protocol Errors

Table 4. PCI-X Protocol Errors (0-58)

<i>Err.</i> #	Description
ERR0	Burst transactions are only allowed for memory transactions or Split Completion. PCI-X Rev 1.0 -1.5
ERR1	The starting address of Configuration Read and Configuration Write transactions must be aligned to a DWORD boundary. PCI-X Rev 1.0 -1.10.1
ERR2	The C/BE bus is reserved and must be driven high the clock after the attribute phase. PCI-X Rev 1.0 -1.10.1
ERR3	The initiator must assert FRAME six clocks after GNT is asserted and the bus is idle on a configuration transaction. PCI-X Rev 1.0 -1.10.2
ERR4	IRDY must be asserted two clocks after attribute phase. PCI-X Rev 1.0 -1.10.2
ERR5	(*Not implemented*) For write and split completion initiator must toggle between first and last data in starting wait states
ERR6	Fast back-to-back transactions are not permitted. PCI-X Rev 1.0 -1.10.4
ERR7	(*Not implemented*) Initiator should driver address four clock before asserting frame in configuration transactions
ERR8	PERR can not be asserted during attribute phase. PCI-X Rev 1.0 -1.10.6
ERR9	For I/O and memory DWORD transactions, AD0 and AD1 must match the byte enable. PCI-X Rev 1.0 -2.3
ERR10	In attribute phase reserved bits must be zero. PCI-X Rev 1.0 -2.5
ERR11	Initiators must not generate reserved commands. PCI-X Rev 1.0 -2.6
ERR12	After the attribute phase and during the data phase(s) of a transaction, the C/BE bus is reserved and must be driven high by the initiator for all transactions except Memory Write. PCI-X Rev 1.0 -2.6
ERR13	DEVSEL can not be asserted 1, 5 or more than 6 clocks after address phase. PCI-X Rev 1.0 -2.8
ERR14	If the completer sets the Split Completion Error (SCE) bit in attribute phase, it must set also the Split Completion Message (SCM) bit to indicate the Split Completion has message. PCI-X Rev 1.0 -2.10.4
ERR15	(*Not implemented*) If the transaction is a Split Completion Messages, the Lower Address field in the Split Completion address must be set to zero, and the Byte Count field in the Completer Attributes must be set to four. PCI-X Rev 1.0 -2.10.6
ERR16	(*Not implemented*) Delayed transactions not allowed.
ERR17	Memory write and Split Completion can not be completed as Split Transaction. PCI-X Rev 1.0 -1.7
ERR18	Initiator can not signal Master Abort before 8 clocks after assertion of FRAME. PCI-X Rev 1.0 -1.10.2
ERR19	The initiator must terminate the transaction when the byte count is satisfied. PCI-X Rev 1.0 -1.10.2,
ERR20	The initiator is permitted to disconnect a burst transaction (before the byte count is satisfied) only on an ADB. PCI-X Rev 1.0 -1.10.2

<i>Err.</i> #	Description
ERR21	The target must deasserts TRDY, STOP and DEVSEL on the first clock after the last data phase. PCI-X Rev 1.0 - 1.10.3
ERR22	If the target signals Split Response, Target-Abort, or Retry, the target must do so within 8 clocks of the assertion of FRAME. PCI-X Rev 1.0 -1.10.3
ERR23	If the target signals Single Data Phase Disconnect, Data Transfer, or Disconnect at Next ADB, the target must do so within 16 clocks of the assertion of FRAME. PCI-X Rev 1.0 -1.10.3
ERR24	Once the target has signaled Disconnect at Next ADB, it must continue to do so until the end of the transaction or must signal Target Abort. PCI-X Rev 1.0 -1.10.3
ERR25	The requester must terminate a Split Completion with Data Transfer or Target-Abort (except PCI-X bridge that is forwarding a Split Completion from one PCI bus to another). PCI-X Rev 1.0 -1.10.8
ERR26	TRDY must be asserted more than one clock after the attribute phase. PCI-X Rev 1.0 -2.8
ERR27	If a transaction has four or more data phases, the initiator signals the end of the transaction by deasserting FRAME one clock before the last data phase. PCI-X Rev 1.0 -2.11.1.1
ERR28	The initiator must deassert FRAME at least two clocks after the target asserts TRDY. PCI-X Rev 1.0 -2.11.1.1
ERR29	The initiator must deassert IRDY one clock after the last data phase but never less than two clocks after the first data phase. PCI-X Rev 1.0 -2.11.1.1
ERR30	Not a valid termination with respect to IRDY, FRAME. PCI-X Rev 1.0 -2.11.1.1
ERR31	(*Not implemented*) If the target signals Disconnect at Next ADB less than four data phases from an ADB the transaction must cross that ADB and disconnects on the next one. PCI-X Rev 1.0 -2.11.2.2
ERR32	Single Data Phase Disconnect, Retry or Split Response must be signaled in the first data phase. PCI-X Rev 1.0 - 2.11.2
ERR33	Master can not insert wait states. PCI-X Rev 1.0 -1.6
ERR34	Target can not insert wait states after first data phase. PCI-X Rev 1.0 -1.6
ERR35	Target initial wait states for memory write and Split Completion transactions must come in pairs. PCI-X Rev $1.0 - 1.6$
ERR36	REQ64 can be asserted only for memory transactions (except Memory Read DWORD) or Split Completion. PCI- X Rev 1.0 -1.10.1
ERR37	(*Not implemented*) Dual transactions should not be used for addresses less that 4GB
ERR38	(*Not implemented *) Dual address & split
ERR39	The first transaction on the LOCK# was not a read transaction. PCI-X Rev 1.0 - 8.5.1
ERR40	LOCK# was not released when Retry was requested by the Target. PCI-X Rev 1.0 - 8.5.1
ERR41	LOCK# was not released after target abort. PCI-X Rev 1.0 - 8.5.1
ERR42	LOCK# was not asserted the clock following the address phase or was not kept asserted throughout the transaction. PCI-X Rev 1.0 - 8.5.1
ERR43	Target has not recognized configuration cycle type 00 or 01 and has asserted DEVSEL#. PCI-X Rev 1.0 - 1.10.5

Table 4. PCI-X Protocol Errors (0-58)

<i>Err</i> . #	Description
ERR44	Target has responded to a reserved command by asserting DEVSEL#. PCI-X Rev 1.0 - 2.4
ERR45	DEVSEL# was asserted during special cycle. PCI-X Rev 1.0 - 2.7.3
ERR46	FRAME# was asserted before the bus was granted (before GNT# was asserted). PCI-X Rev 1.0 - 1.10.2
ERR47	(*Overlapped Error*) IRDY# was asserted during the second address phase of a Dual Address Cycle. PCI-X Rev 1.0 - 2.12.1
ERR48	Reserved command was performed. PCI-X Rev 1.0 - 2.4
ERR49	PERR# was asserted during special cycle. PCI-X Rev 1.0 - 1.10.6
ERR50	PERR# was asserted during address cycle. PCI-X Rev 1.0 - 5
ERR51	PAR does not match parity across AD[31:0] and CBE[3:0] PCI-X Rev 1.0 - 5.3
ERR52	PAR64 does not match parity across AD[63:32] and CBE[7:4] PCI-X Rev 1.0 - 5.3
ERR53	Data parity error was detected on AD[310], but PERR# was not asserted. PCI-X Rev 1.0 - 1.10.6
ERR54	Data parity error was detected on AD[6332], but PERR# was not asserted. PCI-X Rev 1.0 - 1.10.6
ERR55	REQ64# was not asserted during the same time as FRAME#. PCI-X Rev 1.0 - 2.12.3
ERR56	ACK64# was not asserted during the same time as DEVSEL#. PCI-X Rev 1.0 1.12.3
ERR57	ACK64# was asserted before REQ64# was asserted. PCI-X Rev 1.0 - 2.12.3
ERR58	Bus Command was not reflected on C/BE[74] during DAC transaction. PCI-X Rev 1.0 - 2.12.1

Table 4. PCI-X Protocol Errors (0-58)

Number of Errors

Detected errors are displayed as an ERROR signal name in red in the display window if the signal ERROR has been selected for display on the screen.



To determine the total number of errors encountered in the entire captured data file click <u>**Tools**</u> on the analyzer menu bar and then select **Number of <u>Errors</u>** to open the number of errors display box as shown in Figure 145.

Sample Type :	PCI State ar	d Timing /	Analyzer			Zoom	×	T10/Ref-Tr	a) <u>M-TIC</u>	(Ref-Trig)	K-Y1 KRe	YBell			
Setup Screen	Bookmark's		X 🕨	+ 1010	III 🔁	•	• 00	llocks	0 Clock	(\$	0 Clocks				
Signal Name	∨alue (×)	-8	.7	·6	.5	4	-3	·2	1	0	1	2	3	4	5
Clock										h					лî
Time Gap															
Add[32]															
Data[32]															
CYCLE	WAIT	WAIT	WAIT	WAIT	WAIT	TA700				WAIT	WAIT	WAIT	WAIT	WAIT	WAIT
FRAME#	1						Marchar	of Errors = 1							
IRDY#	0					_!_	Number	or Errors = 1	000						
ERROR	00000->	00000000	000000000	0000000000	0000000000	000	OK.]	00000	00000000	0000000000	000000000	000000000	000000000	
DEVSEL#	0														
TRDY#	1														
STOP#	1														
Time_Rel	30. ns	30. m	30. m	30. ms	30. ns	30. ms	30. ns	30. m	30. ns	30. ms	30. ns	30. no	30. ns	30. m	30. ms
LAT_TGT1										-					_
LAT_Mstr															
LAT_ARB															

Figure 145 Number of Errors Display

Protocol Error Type

To view the type of the detected protocol error in either a list or wave display you must make sure that the ERROR signal has been added to the display. Figure 146 illustrates a typical protocol error wave display with the ERROR signal added. The error appears as a red number on the error signal line where it occurred in synch with the rest of the PCI bus signals. To determine the protocol error type triggered on, double click on the red NUMBER to open the detected protocol error message shown in Figure 147.

Signal Name	Value (X)	6	5	-4	-3	-2	. 4	0	1	2	3	4	5	6	7
olghaireane	10006 (7)	1	ĩ –	1.4	ı Č	12	1 ⁷¹	Ļ	Ľ	l ²	ı"		ı	ı°	7
Clock							<u> </u>	Ľ.							П
Time Gap															
Add[32]															
Data[32]															
CYCLE	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT	WAIT
FRAME#	1														
IRDY#	0						6								
DEVSEL#	0						.0								
TRDY#	1														
STOP#	1														
ERROR	00000->	00000000	00000000	00000000	00000080	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	000000
Time_Rel	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns
LAT_TGT1															
LAT_Mstr															
LAT_ARB															

The check mark(s) next to the error(s) indicate(s) the type of the error(s) and description of the error according to PCI specifications.

Figure 146 Protocol Error Wave Display




Figure 147 Detected Protocol Error Message

Mnemonics

Mnemonics is a convenient debugging tool that assigns pre-defined names to matching patterns. The Pre-defined names may be:

- 1. Included in the captured data display screen next to the matching patterns for quick identification.
- 2. Used in the search menu to specify and find a desired pattern.
- 3. Used in Filter Data menu to include or exclude data from a previously generated data file.
- 4. Defined for complex patterns such as data that occurs only after a specific address.

You may define up to 100 individual patterns to use in the data output display, search menu and Filter Data menu.

You may create several files each intended for a specific application.



To define mnemonics, click on the **Mnemonics** icon on the menu bar.

Name	XFER	ADĮ		P A R	CBE[]	SE	FR ADY E#	DT ER VD SY E# L	S L T O C C # #	R/G	INTX	E R R	R S T #	3. 3 V a u x	EXT ERN SIG NAL
YOUR_NM	A32		Event Name							××	××××	×	×	×	××××
NAME2		XXXXXXXX								- bxx	XXXX	xx	x	х	XXXX
NAME3		XXXXXXXXX							- XX	××××	xx	х	х	xxxx	
NAME4		XXXXXXXXX	Mnemonic I	Name	e: New_02					××	××××	xx	х	х	xxxx
NAME5		XXXXXXXXX								××	****	xx	х	х	xxxx
NAME6		XXXXXXXXX								- ××	xxxx	xx	х	х	xxxx
NAME7		XXXXXXXXX			OK	Ca	ancel			- ××	××××	xx	х	х	xxxx
NAME8		xxxxxxxx	-							- xx	xxxx	xx	х	х	xxxx
NAME9		xxxxxxxx	XXXXXXXX	xx	XXXXXX	XX	хх	ΧХ	хх	XXXX	XXXX	xx	х	х	xxxx
NAME10		xxxxxxxxx	xxxxxxx	xx	xxxxxx	XX	хх	хх	хx	xxxx	xxxx	xx	х	х	xxxx
NAME11		>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	xxxxxxx	xx	xxxxxx	XX	хх	хх	хx	XXXX	××××	xx	х	х	xxxx
•															►

Figure 148 Mnemonics Definition Dialog Box

To define a mnemonic, double click a **NAME#** to open an Event name dialog box select and enter a unique name for the pattern. To define a complex address/data pattern click on the XFER field and select the MX32 or MX64 mode.

Not a Measurement While similar in appearance and action to the Event file, the mnemonics definition is only an assignment of names to matching patterns used to search and highlight an already collected data and is not used to perform any measurements.

Displaying Patterns Matching Mnemonics

Figure 148 illustrates a simple mnemonic file named YOUR_NM that is to be used to highlight a matching pattern in collected data.

To view a pattern with this mnemonic you must add it to the displayed signals list. To add the mnemonic:

Click the **Setup Screen** on either the wave or list data display to open the Active Signals Dialog Box.

Remaining Signals Active Signals oup MNEMONICS CYCLE Inemonics	Show Differences in Time Show Differences in Clock Show Latency in Time Show Latency in Clock List Show Mode Wave Show Mode	Show Grid Lines Show Signal Values Show Signal Values Show Timegap Show Clock Column Width: 60 Ben Weight:
Add -> Add All Groups ==>> Add All Groups ==>> < Remove All	MoveX Cursor MoveY Cursor Red 0 4 Green 0 4 Blue 255 4	Row Height : 30 > > >

Figure 149 Add Mnemonic to Display

Select **MNEMONICS** from the Group drop down list, select the mnemonic to be added and click **Add->** and then **OK** to complete the operation.

Figure 150 illustrates the search result with a mnemonic.

Setup Screen	Bookmark's	• x >	+ 1010 === (Zoom	[X-T] [XRef-Trig] ▶ [-2 Clocks	[Y-T] (YRef-Trig) 0 Clocks	[X-Y] [XRef-YRef] -2 Clocks		
Signal Name	Value (X)	-5	-4	-3	-2	-1	0	1	2
Clock							<u> </u>		
Time Gap									
Add[32]						00000021			
Data[32]									
CYCLE	IDLE	IDLE				1/0 WR	WAIT	WAIT	WAIT I
FRAME#	1								
IRDY#	1								
DEVSEL#	1								
TRDY#	1								
STOP#	1								
Time_Rel	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns	30. ns
LAT_TGT1									
LAT_Mstr							0.0 ns		
LAT_ARB									
Mnemonics						YOUR_NM			
									-
		•					1		

Figure 150 Searching a Display With a Mnemonic


External Signals

External Input Signals

Your analyzer accepts 16 external signals that may be used in performing Performance analysis and event recognition. These signals are accessed via an External cable, provided with the analyzer and they are captured to memory in synch with PCI signals. The signals are named XX00 to XX15 by default. They may be renamed in the External Signals Dialog Box by the user.

Warning: External signal inputs level is 5V compliant, exceeding this level may damage the board. Additionally the signals must be valid for at least 2 clock cycles.

Fully enabled on TA700 and TA800A, only signal XX00 is enabled on TA800 Rev. B



Choose **External Signal Names** from the <u>C</u>onfiguration list on the main analyzer menu bar to open the External Signal Names dialog.

ternal Signal Names	
××00 : ××00	××08: ××08
XX01 : XX01	∞09: ∞09
××02: ××02	×10: ×10
∞03: ∞03	×11: ×11
××04 : ××04	×12: ×12
××04 : ××04	×12: ×12
××05: ××05	××13: ××13
₩06: ₩06	×14: ×14

The wires in the cable carrying these signals follow the resistor color code convention as defined in the following tables.

Signal	Name	Color	
1	XX00	Brown	
2	XX01	Red	
3	XX02	Orange	
4	XX03	Yellow	
5	XX04	Green	
6	XX05	Blue	
7	XX06	Violet	
8	XX07	Gray	
9	XX08	White	
10	XX09	Black	
11	XX10	Brown	
12	XX11	Red	
13	XX12	Orange	
14	XX13	Yellow	
15	XX14	Green	
16	XX15	Blue	
17 *	GND	Violet	
18 *	GND	Gray	
19 *	GND	White	
20 *	Key	Black	
21 *	Ext_O0	Brown	
22 *	Ext_O1	Red	
23 *	Ext_O2	Orange	
24 *	Ext_O3	Yellow	

 Table 5. External Signal Color Code Assignment TA700 (PCI, PCI-X, PDC*)

* For PDC pin assignments see "External Signals" on page 241.

Signal	Name	Color
1	XX00	Brown
2	GND	Red
3	-	Orange
4	-	Yellow
5	GND	Green
6	-	Blue
7	-	Magenta
8	GND	Gray
9	-	White
10	-	Black
11	GND	Brown
12	-	Red
13	-	Orange
14	GND	Yellow
15	-	Green
16	-	Blue
17	GND	Magenta
18	-	Gray
19	-	White
20	GND	Black
21	-	Brown
22	-	Red
23	KEY	Orange
24	-	Yellow

Table 6. External Signal Color Code Assignment TA800 (PCI, PCI-X)

Signal	Name	Color	
1	XX00	Brown	
2	GND	Red	
3	XX01	Orange	
4	XX02	Yellow	
5	GND	Green	
6	XX05	Blue	
7	XX07	Magenta	
8	GND	Gray	
9	XX05	White	
10	XX06	Black	
11	GND	Brown	
12	XX07	Red	
13	XX08	Orange	
14	GND	Yellow	
15	XX09	Green	
16	XX10	Blue	
17	GND	Magenta	
18	XX11	Gray	
19	XX12	White	
20	GND	Black	
21	XX13	Brown	
22	XX14	Red	
23	KEY	Orange	
24	XX15	Yellow	

 Table 7. External Signal Color Code Assignment TA850 (PCI, PCI-X)

Signal	Name	Color
1	XX00	Brown
2	XX01	Red
3	XX02	Orange
4	XX03	Yellow
5	XX04	Green
6	XX05	Blue
7	XX06	Violet
8	XX07	Gray
9	XX08	White
10	XX09	Black
11	XX10	Brown
12	XX11	Red
13	XX12	Orange
14	XX13	Yellow
15	XX14	Green
16	XX15	Blue
17	GND	Violet
18	GND	Gray
19	GND	White
20	GND	Black

 Table 8. External Signal Color Code Assignment (TA700 CPCI)

External Output Trigger

The external output trigger is a TTL level output with a duration of 1/2 system clock cycle. This signal is delayed by 17 clock periods from the actual trigger point. The trigger polarity is set from the Configuration menu selectable on the main menu bar.

Macros

TA700/800 software allows users to define a series of routines, that open files and execute programs, as macros and assign them to a Function key.

To define a macro:

- 1. Click "Macro" on the main menu bar
- 2. Select <u>Macro Editor</u> to open the define new macro dialog box shown in Figure 152.


Catalyst Enterprises, Inc. TA700 Software - [E_SpecAddData.sr	np]	
😞 <u>F</u> ile <u>E</u> dit <u>Vi</u> ew <u>R</u> un <u>C</u> onfiguration E <u>x</u> erciser Co <u>m</u> pliance T <u>o</u> ols	Macro Window Help	
🖙 🗟 🖬 🎒 🦌 🏠 🖓 🐻 PCI Analyzer/Exerci	<u>D</u> efine/Undefine Key <u>M</u> acro Editor	• 🕸 🕯
Sample Type : PCI State Analyzer Only or State Analyzer and Exer Setup Screen Bookmark's	Run Last Project F5	(ef-Trig)

Figure 151 Defining a Macro

Define New Macro Dialog Macro Description (will used in Menu Up to 40 char Mux_Test		×
Enter Macro Commands below	Available Commands	
Function Argument	Cpen Run Argument Bemove Bemove All	
Save Save As Load	Cancel Help	

Figure 152 Defining the Macro

- 3. Enter a Macro description e.g. Mux_Test in the Macro Description text box.
- 4. Select the type of function to be performed, i.e. OPEN from the available commands and click ADD.
- 5. Click in the newly added command line to highlight it and then click <u>Argument</u> to locate an appropriate function *.udp file.



In this example the function is to OPEN a frequently tested file called MUX.udp. Several functions such as OPEN and RUN may be intermixed and selected in a macro function.

6. Highlight the desired file and click **Open** to display the completed Macro definition.

Define New Macro Dialog Macro Description (will used in Menu Up to 40 char Mux_Test	acters)
Enter Macro Commands below Function Argument Open j:\catalyst\userdir\analyzerexercise	Available Commands Open Run <-ADD Argument Remove Remove All
Save Save Load	Cancel Help

Figure 153 Completed Macro Definition

7. To save the newly created Macro click Save <u>As</u> to open the Save As dialog.

Save As			? ×
Save jn:	😋 AnalyzerExerciser	- 🗈 🖻	* 📰 📰
J.	Induce to all	1	
File <u>n</u> ame:	Mux_test		<u>S</u> ave
Save as <u>t</u> ype:	Macro Files (*.MAC)	•	Cancel

8. Assign a File name and click **Save.**

Assigning a Macro to a Function Key:

1. Click "Macro" on the main menu bar and choose the **Define/Undefine Key** to open the Macro Assign Key dialog.

Macro Assign/Un	asign Key	×
Function Keys	F4 Macro File Name	
No Macro A	Assigned to this key	
Assign	Un Assign Macro Editor Close	Help

Figure 154 Macro Assign Key Dialog

2. Click the ellipses next to the Macro File Name edit box to display defined macros.

Open			? ×
Look jn:	AnalyzerExerciser	- 🗈 🖻	
Mux_test.			
File name:	Mux_test.MAC		<u>O</u> pen
Files of type:	Macro Files (*.MAC)	_	Cancel

Figure 155 Defined Macros

3. Choose the macro for assignment to the function key and click **Open**.

acro Assign/U	nasign Key			X
Function Keys	F4 💌 Macr	o File Name Analyze	rExerciser\Mux_b	est.MAC
No Macro	Assigned to this k	зy		
Assign	Un Assign	Macro Editor	Close	Help

Figure 156 Assigning a Macro to a Function Key

4. Choose a function key from the Function Keys dropdown list and click Assign.

The assigned function key is now available to open the mux_mode.udp project.

NOTE: Please note that before a macro is assigned to a project, the project must be defined and saved. All project types including Performance Analysis, Statistical, Timing, etc may be defined as part of a macro utility.

System Administration

Multiple Users

Your system software comes with a pre-defined folder (directory) structure for storing input and output files. All pre-defined Easy Mode input files are stored in the Data folder.




Figure 157 TA700/800 Directory Structure

You may configure your system using the Windows File Manager or Explorer for multiple users by creating a different User Directory (Folder) for each user to separate user specific projects.

Troubleshooting

Hardware Not Found

When launching your TA700/800 Analyzer, a **Hardware Not Found** may be indicative of a problem with your parallel or USB port. Make sure to check your LPT Port settings as described in "LPT Port Setting" on page 15 or, if using USB, make sure that the USB cable is securely installed and that the USB driver has been installed as described in "Manual USB Driver Installation" on page 6

Device Not Found

When performing a configuration registers scan some devices on the bus are not found. Verify that the TA700/800 is not in downstream from a bridge. See page 56 for a description of scan direction limitations.

No LEDs Lit on Powerup

If no LEDs are lit on TA700 on powerup set +3.3V Power source jumper for on board regulator operation. See "Jumper Configuration" on page 226.

PCI-X 100 MHz Inoperative

Verify that there is no DUT in TA700 test connector. The TA700 will not operate at 100 MHz with a device in the test connector. See "Optional Auxiliary PCI connector" on page 2 Make sure that the extender switch is OFF.

No Trigger

If after clicking Run the analyzer does not trigger for a long time.

Waiting for data
Analyzer state : Running
Analyzer 🥥 Stop <u>A</u> bort Trigger 🥥

Click the Stop button in the "Waiting for data. . . " screen to open the data capture display window.

Setup Screen	Bookmark's	Zoom [X-T] (XRef-Ti
Signal Name	∨alue (X)	-1 0
Clock Time Gap	Time Gap	Time Gap
Add[32]		
REQ#	1	
Data[32]		

A display with only two captured locations may be indicative of a BIOS that views your card as transparent to the slot used and shuts off the clock to that slot.

To correct this condition go to your CMOS setup and check the options for "PCI clock Enable/Disable" and disable the option.

Top Connector Live Power Rails

In cases where an external power supply is used for the TA700/800, but the power supply is off, the host bus +12V and -12V rails on the top connector will be live. This is a condition that happens for TA700 PCI Boards Revision C and above.

Recommendations:

- 1. Apply the external power prior to powering up the host bus.
- 2. Insert or remove your DUT from the top connector with no power applied to the bus.

Active Session Conflict

Two active software sessions when attached to the same parallel port will cause the TA700/800 to operate improperly.

Recommendations:

- 1. Make sure that there is only one active session.
- 2. For applications that require two TA700/800 analyzers and two software sessions running in the same system, you may implement that by using two parallel ports with each session connected to its own port.

To implement this:

- 1. Run the first session with only one TA700/800 connected to a parallel port.
- 2. Disconnect the TA700/800 from the parallel port.
- 3. Connect the second TA700/800 to the second parallel port and start another software session.
- 4. Reconnect the first TA700/800.

System Clock Shutdown

Some host systems may shut down the system clock to the TA700/800 slot if the TA700/800 is set to be transparent to the BIOS.

Known Issues

For the most current known issues and problem resolutions visit

http://www.getcatalyst.com

TA700/800 SPECIFICATIONS

ANALYZER

Bus Type		
	TA700/800	PCI / PCI-X
	TA700C	CPCI
	TA700PDC	РМС
Bus width	32 or 64 bit wide	
Maximum Clock Rate	Up to 100 MHz (Up to TA800) analyzer	66.66 MHz for PMC, up to 133.33 MHz for
	Up to 66.66 MHz (Up t	to 133.33 MHz for TA800) exerciser
Min	25 MHz (PCI, PCI-X, C	CPCI)
	100 kHz (PMC, TA800)
External Signals		
	16 Input Channels	Sampled in memory, may be used as trigger inputs or as input to performance analysis. (Not supported by TA800)
	1 External Trigger Out	Positive or negative TTL Level synchronized to the sequencer first time trigger.
Memory Depth per Chan	nel	
	Trace, 95 PCI signals	128K
	Trace, optional	4 Meg (Not supported for TA700PDC or TA800)
	External Signals	16 x 128K
	Exerciser, 95 signals	128K
	Protocol Errors	128K
	Timing Errors	128K
	Time Tag	128K
Word Recognizers	8 Event patterns.	
Triggering Events	Any of the 8 events, Bo or protocol errors.	oolean equation of the events, or trigger on timing
30 - 20 bit Counters		ay counters at each state. (14 - 20 bit counters in t or delay counters at each state)
32 Level Sequencer		by Store, Set Trigger, Set Tag, Discard, If, Else If, ay Count and Start Exerciser statements.(16 level

Counter Use

Count Accumulative count & reset as High Pass filter for triggering on system crashes. Count & reset as Low Pass filter.

TIMING MEASUREMENT

Synchronous

Not Supported by PMC and TA800

Strobe	Window strobe (2 edges)
Width	94 (64 bit PCI + control signals).
Resolution	100 Ps/edge
Operating Frequency	25 MHz to 67MHz
Spread	2-12 ns 33 MHz mode
	2-5 ns 66 MHz mode
Glitch Detection	1.5 ns
Signals	Any or all PCI bus signals may be included or masked individually.
Display	Red flag on the data display for each PCI signal, identified by the PCI signal name.

Asynchronous

Not Supported by PMC and TA800

Clock	664 MHz
Width	64 bit (selectable PCI control signals + addresses for AD [0 31] or AD[32 63])
Resolution	1.5 ns
Memory Depth	512K

TIME TAG

Counter	40 bits
Resolution	TA700 10 ns to 40 ns
	TA700PDC 15 ns to 1.0 ms
	TA800 7.5 ns to 1.0 ms
Recording Duration	Up to 5 Hours at 15 ns, up to 10 Hours at 30 ns.
Reported display	Absolute time from the start, Relative to trigger point, relative to each data sample, Latencies for Target and Master.

PERFORMANCE ANALYSIS

Real-time, Continuous

Event Counters	8 counters, each 32 bit.	
Count qualifier	Every bus cycle, User d defined sequence of ever	lefined address space or Sequencer (Based on user ents)
Count Modes	Reset or Accumulative	
Count Interval	500 us to 10 minutes	
Output Results Reports		
	Pre-defined	Bus utilization, Efficiencies, Throughput, Latencies, DMA transfers, Idle time; I/O vs. Memory utilization.
	Custom	Per user defined equations.
Measurement Reports	Normalized to largest p	per interval or Absolute measurement.
Output Display (Real Time) Text Report, Bar Graph, Pie Chart and histogram.		
Display Modes	Color; 2D or 3D	

Statistical (Memory Capture)

Real-time FIFOs

Host CPU interface

•	
Capture Depth	User defined up to 128 K
Capture Qualifier	User defined sequence of events.
Measurement types	Min, Max or Average. Number of occurrences. Percentage of occurrences.
Measurement Qualifiers	User-defined address, address range or cycle type.
Report Types	Graphical and Text
Measured Parameters	Latency Target
	Latency Master
	Latency Arbiter
	Efficiency
	Target Efficiency
	Master Efficiency
	Throughput Mb/Sec
	Bus Utilization
	IDLE
	No of Data Transfer/Address
	Wait

Int Ack I/O I/O RD I/O WR Memory Mem RD Mem WR Configuration CFG RD CFG WR MEM RM Dual ADD MEM RL MEM W&I Total No Of Data RETRY TABORT DIS+DATA DIS-DATA MABORT Latency, REQ# to Data

UTILITIES

Search	By name, forward, backward and for consecutively re-occurring patterns.
Post-capture filter	Include or exclude use-defined patterns.
Convert Captured Data	ASCII
	EXCEL
	PCX
Compare Captured Data	User defined start and end from each file
Jump	Jump in results display relative to X and Y trigger positions from starting position.
Capture Screen	Capture a mouse cursor selectable screen area for saving as a *.pcx file.
Zoom	Zoom display around X and Y cursors, between X and Y cursors or Zoom around independently of cursors.

MNEMONICS

May be saved for recall in a different application. Unlimited files may be generated and saved.
Inverse decode of all PCI initiator and target termination.

EXERCISER

Bus Width	Up to 64 Bit
Bus Speed	25 to 66.6 MHz
	1 KHz to 133.33 MHz PCI-X for TA800
	1 KHz to 66.6 MHz for TA700PDC
Output Voltage Swing	3.3 V
Link	To the Analyzer, Start after defined events, Start after external trigger

Data Block generation

Data block generation of W1, W0 or user patterns 8, 16, 32 or 64 bit wide Up to 128K deep Multiple blocks of data in to a single file May be generated in the GUI and saved as ASCII format May be generated in a text editor and imported to the exerciser program

Master Mode

Read/Write to I/O, MEM or configuration registers.
DMA transfers of up to 128K, real-time.
Single execution, loop up to 65535 or indefinite.
Insert user defined Wait states, unlimited, any location.
Force Interrupts, Errors, Parity Errors.
Perform special bus cycles.
Test memory blocks.
Read Modify Write memory.
Execute programs with or without GNT# from arbiter.
Several programs may be cascaded for on-the-fly execution.
Respond to Retry, Abort and Disconnect.
Perform Dual address cycle programs.
Split completion for PCI-X exerciser.

Target Mode

Termination Type	Transfer data, Retry, Disconnect with or without data, Abort with or without data.
Decode Address	User defined I/O, Memory Read, Write single address or range, special cycle etc.
DEVSEL Speed	Fast (Not available in current version), Medium, Slow, Subtractive or Below Subtractive.
	Split response for PCI-X exerciser.

Local Memory

Read/Write memory	1 Meg Byte memory on board for random access read/write operation
Memory Depth	1MB organized as 8 x 128 Kbyte locations.
Transactions	32/64 bit
DEVSEL Speed Assertion	Slow
Initial Latency	7 wait states.
Not available for PCI-X and TA800, in current version of software.	

Voltage Check

N/A for TA700PDC

Voltages Monitored	+5V, +3.3V, +12V, +3.3V _{AUX}	
	+5V, +3.3V for the DUT (Not available for CPCI)	
	$(+5V, +3.3V, +12V, +3.3V_{AUX}, +3.3V_{IO}$ for TA800)	
Drop Measured	-5%	
Indicator	Red/Green LED (D8, D9 for TA700, D2, D3 for TA800)	

Voltage Requirement

TA700	+5V @ 10 mA for Rev. C	
	+3.3V @ 3 Amps and $+/-12V @ 50$ mA for Rev. B and earlier for extender operation.	
TA700PDC	+3.3V @ 3 Amps and +5V @ 10 mA.	
ТА700С	+5V @ 10 mA +3.3V @ 3 Amps	
TA800/TA850	+3.3V @ 1.79 Amps for typical 133.33 MHz Analyzer operation.	

Appendix A

TA700 COMAPI Library

The TA700EngineAPI is a COM Object library that enables programmers to use most of the TA700 software functionality in their programs. This library covers all the hardware functionality. The software has been developed for use with applications developed under COM Supported Platforms such as Microsoft Visual C++, Borland Delphi, and Microsoft Visual Basic. The library includes internal interfaces to detect, set device options and program TA700 hardware to execute a specified project with the desired event, sequence and program selections.

A sample file that demonstrates the use of several of the TA700 COM API features is included with this package.

Note: To use this library first you must register the following DLLs:

TA700EngineAPI.dll

Make sure to copy the most recent *.BIN files in to the working directory.

The easiest way to register these DLLs is to use the "Regsvr32.exe" program located in the Windows/System directory

Regsvr32 "<path>\TA700EngineAPI.dll"

Where <path> is the location of the TA700API DLL

Please note the following items before using the TA700 COM API Package:

- All samples are implemented at Microsoft Visual C++ 6.0
- TA700 COM API Package requires the file TA700EngineAPI_i.c.This file declares the GUID's for all Interfaces, COM Class... in the C style.
- The TA700 COM API Package requires the file TA700APIcons.h. This file declares some of the useful constants for developing with TA700 COM API. This feature is only enabled on C based platforms such at Visual C++.

Examples using each function are provided in the sample section on

Limitations: At this time the Com API does not support Performance Analysis and Trace Statistics.

This release support TA850 boards in addition to TA700 and TA800 boards. In addition to EPP & USB ports Ethernet Interface has been added to the interfaces supporting by COM API with TA850 boards. For this purpose some settings files have been added to the API Suite in the ".\System\Configuration\" folder, so it is necessary to have this folder in **parent folder** of "Ta700EngineApi.dll". Some interfaces have changed as follows:

New Methods

IRunProjectServer Interface

SetDeviceID()

FormatResultMessage()

SaveAsText()

DumpLocalMemory()

IChangeProjectServer Interface

GetTimingMasks()

GetTimingMasksAddress()

GetTimingMasksControl()

SetSampleNo()

GetSampleNo()

SetWorkingMode()

GetWorkingMode()

SetOutputFileName()

GetOutputFileName()

GetMasterAbortOption()

GetAssertFrameOption()

GetCompleteTransactionOption()

GetTargetDisconnectOption()

IRunProjectServer Interface

SetInterfaceMode()
SetPortNumber()

IUtilityserver Interface

SetFpgaFilesPath() SetInterfaceMode() SetPortNumber() AutoDetectSystemFrequency()

Removed/Moved Methods

IUtilityserver Interface

GetPortNumber() ShowFeaturesStatus() SetAuthorizationCode()

IRunProjectServer Interface

SetSampleNo() :	Moved to IChangeProjectServer Interface
SetWorkingMode() :	Moved to IChangeProjectServer Interface
SetProjectName() :	Merged with RunTa700Project() method
SetOutputFileName() :	Moved to IChangeProjectServer Interface
AutoDetectSystemFrequency():	Moved to IUtilityServer Interface
SetMasterAbortOption():	Moved to IChangeProjectServer Interface
SetAssertFrameOption():	Moved to IChangeProjectServer Interface
SetCompleteTransactionOption():	Moved to IChangeProjectServer Interface
SetTargetDisconnectOption():	Moved to IChangeProjectServer Interface

Note:

Make sure to create the interfaces only by Pure COM instantiation method or Smart Pointer method since some method IDs have changed. Automation Instantiation method is not supported.

TA-700 Modes Supported

- PCI Analyzer only Mode
- PCI Analyzer/Exerciser Mode
- PCI Timing Mode (100psec)
- PCI Asynchronous Timing Mode
- PCI-X Analyzer only Mode
- PCI-X Analyzer/Exerciser Mode

This release supports all PCI, CPCI, PMC, and PMC-DC protocols. In the EPP mode we support only the speed up mode. It means that at this release all programming & Capturing data is speed up. Also it must be mentioned that this release has some changes from last release 1.0, it is so important for all developers, please read below before using this release.

Support of Multithreading

The TA700 Engine API has been changed to be used as a multi threading mechanism while maintaining the supported API functions the same as they were before. TA700 API permits developers to use it at desired multi threading applications, meaning that the TA700 API Engine can be used to attach to multi boards, and run multi projects in the body of several threading processes simultaneously. See the following example that is used at UserApp application:

Assume that it is desired to run a master exerciser program on one TA700 board, and one Target Exerciser program on another TA700 board. These programs are named master.mtm and target.mtm. The following sequence illustrates this process:

Two instantiated objects are created by the IRunProjectServer Interface, first TempRun, and then TempRun2

```
if(!SUCCEEDED(CoCreateInstance(CLSID_RunProjectServer, NULL, CLSCTX_ALL,
IID_IDispatch, (void**)&pDispatch)))
Return;
if(!SUCCEEDED(pDispatch-
>QueryInterface(IID_IRunProjectServer, (void**)&TempRun)))
return ;
pDispatch->Release();
if(!SUCCEEDED(CoCreateInstance(CLSID_RunProjectServer, NULL, CLSCTX_ALL,
IID_IDispatch, (void**)&pDispatch2)))
return;
if(!SUCCEEDED(pDispatch2-
>QueryInterface(IID_IRunProjectServer, (void**)&TempRun2
return;
pDispatch2->Release();
```

Set all needed data for each. For example the interface type (EPP or USB), port No, FPGA path, project name (Master.mtm related project for one of them and Target.mtm related project for another)

```
TempRun->SetInterfaceMode(m_nProject1PortType);
TempRun->SetPortNumber(m_nProject1PortNo);
TempRun->SetFpgaFilesPath(strFPGAFolderPath);
```

Call the runTA700Project method of TempRun while the new thread is started which uses the TempRun2 as the connecting interface to RUNProjectServer COM server.

```
AfxBeginThread(ProgramControlThread, &pData, 0, THREAD_PRIORITY_NORMAL);
```

TempRun->RunTA700Project (strProjectName);

Note: "ProgramControlThread" is the function pointer for a similar process for embedded thread function.

Library Exported Interfaces

IRunProjectServer

This interface allows the developer to run a predefined TA700 project. The developer must define the following data fields:

- Path of FPGA Files,
- Voltage Mask
- Trigger Option polarity

Methods to set the required data Fields are included. The following are methods available for this interface:

- SetTriggerOption()
- RunTA700Project()
- SetFpgaFilesPath()
- SetProtocolErrorMasks()
- SetVoltageMasks()
- SetInterfaceMode()
- SetPortNumber()

- EnableCompilerOfExerciser()
- SetForceStopTimerValue()
- GetTerminationType()
- SetDeviceID()
- FormatResultMessage()
- SaveAsText()
- DumpLocalMemory()

SetTriggerOption (nOutTrigPolarity)

Parameters

NOutTrigPolarity

Specifies the new Polarity of External Signal Trigger. It can take 0-1 values no more.

- 1: Triggers on positive polarity
- 0: Triggers om negative polarity

RunTA700Project (BSTR ProjectName)

Parameters

BSTR Projectname.

The RunTA700Project method runs TA700 board with specified data and saves the result with a specified output file name.

SetFPGAFilesPath (bstrOutputFileName)

Parameters

bstrOutputFileName

Specifies the new path of the FPGA file that is needed for TA700 Run Engine.

SetProtocolErrorMask (nProtocolErrorMask)

Parameters

nProtocolErrorMask

Specifies the new Protocol Error mask.

For example if you want to unmask Protocol error No 11, you must set the 11th bit to 1 before passing the nProtocolErrorMask to this method:

```
Mask = (__int64)1 <<10;
If (Unmask)
nProtocolErrorMask |= mask;
else
nProtocolErrorMask &= ~ mask;
```

SetVoltageMasks (nVoltageMasks)

Parameters

nVoltageMaskSpecifies Voltage Mask. The TA700 monitors the critical voltages on
the PCI bus. A 5% drop in voltage for selected voltages and turns the
SYS status LED from green to red. If the bit set for a voltage in the
Voltage Mask this capability will be disabled for that voltage

bit 0: Board +5 Volt bit 1: Bus +5 Volt bit 2: Bus +3.3 Volt bit 3: Bus +12 Volt bit 4: Bus +12 vaux Volt‡ bit 5: Top Connector +5 Volt‡ bit 6: Top Connector +5 Volt‡

SetInterfaceMode (nInterfaceMode)

Parameters

nInterfaceMode

Specifies the new Interface Mode for Next run.

Pass 0 for EPP Port.

Pass ≥ 1 for USB Port

SetPortNumber (nPortNumber)

Parameters

nPortNumber

Sets the new Iport Number for the Next run. For example, you can have more than one EPP or USB port, so nPortNumber specifies the number of each port, this number is one base.

EnableCompilerOfExerciser (bEnabledCompiler)

Parameters		
bEnabledCompiler	Enables or disables Compiler of Exerciser for next run.	
	Parameter value =TRUE the TA700 API will compile the .prg file and use it.	
	Parameter value =FALSE the TA700 APIwill use precompiled exerciser file that is archived as. MTM.	
SetForceStopTimerValue (nTimerValue)		
Parameters		
nTimerValue	Sets the value for timer which TA700 Analyzer / Exerciser which when expired will cause a stop.	

GetTerminationType (nTerminationType)

Parameters			
nTerminationType	The Termination type of the last run will be saved at this parameter.		
Remarks	The GetTerminationType method returns the last termination type of Analyzer / Exerciser of the TA700. The type of this parameter is a predefined enumeration type at CAPI dll. The following is a declaration that can be used in your software:		
enum {			
eSuccessTerminatic	eSuccessTermination, // If Analyzer / Exerciser has finished normally		
eUserStopTerminati	eUserStopTermination, // If User has stopped the Analyzer/ Exerciser at GUI		
eCancelRetrievingD	eCancelRetrievingDataTermination, // If User has stopped the retrieving data at GUI		
eCancelProgrammingTermination, // If user has stopped the Hardware while it is configuring by software			
eErrorTermination,	eErrorTermination,// If software has any problem by Hardware		
eForcedStopTermina	ation // If analyzer/Exerciser was stopped manually by Software by the internal force stop timer		
}			

SetDeviceID(nDeviceType,IBoardSerialId)

Parameters	
nDeviceType	Type of board interface connection, 0 for TA700,TA800 and 1 for TA850
lBoardSerialId	The board serial id specified by Catalyst

FormatResultMessage(nMessageID, pbstrMessage)

Parameter	s
-----------	---

nMessageID The returned error code pbstrMessage The message depends on message id, this parameter is by reference return value

SaveAsText(bstrSampleFileName)

Parameters

bstrSampleFileName	Name of sample file (User does not have to include the txt extension)
Remarks	The SaveAsText method saves the specified sample file in text format with same name as the sample file with a .txt extension added automatically.

DumpLocalMemory(bstrProjectName)

Parameters	
bstrProjectName	Name of project file
Remarks	The DumpLocalMemory reads the local memory defined in project file and saves it as a .lmf file specified in project.

IChangeProjectServer

This interface allows the developer to change a predefined TA700 project.By this interface developers can do any modifications on Event,Sequencer, But not Exerciser of the specified project.All methods which are available at this Interface are below :

SetEventField()	GetTimingMasks()
GetEventField()	GetTimingMasksAddress()
SetPreTrigger()	GetTimingMasksControl()
GetPreTrigger()	SetSampleNo()
SetSeqFieldInt()	GetSampleNo()
GetSeqFieldInt()	SetWorkingMode()
SetSeqFieldStr()	GetWorkingMode()
GetSeqFieldStr()	SetOutputFileName()
SetElseStatementInt()	GetOutputFileName()
GetElseStatementInt()	SetMasterAbortOption()
SetElseStatementStr()	Open()
GetElseStatementStr()	Close()
SetTimingEnableValue()	SetAssertFrameOption()
SetTimingTClockValue()	SetCompleteTransactionOption()
GetTimingEnableValue()	SetTargetDisconnectOption()
GetTimingTClockValue()	GetMasterAbortOption()
SetTimingMasks()	GetAssertFrameOption()
SetTimingMaskAll()	GetCompleteTransactionOption()
SetTimingMasksAddress()	GetTargetDisconnectOption()
SetTimingMasksControl()	

Open (IpszProjectName)

	Parameters	
	lpszProjectName	Sets new Project Name
Close ()		
	Parameters	
	None.	
	Remarks	The Close method closes the last opened project.

SetSampleNo (nSampleNo)

Parameters

nSampleNo

Sets the number of samples to be taken.

GetSampleNo (pnSampleNo)

Parameters	
pnSampleNo	Number of samples taken.
Remarks	The GetSampleNo method returns the Number of samples that have been saved.

SetWorkingMode (nWorkingMode)

Parameters

nWorkingMode Specifies TA Working Mode. The following values define the working mode:

PCIBusAnalyzer	0
PCITimingAnalyzer	1
PCIBusExerciser	2
PCIAsyncTimingAnalyzer	3
PCIXBusAnalyzer	4
PCIXTimingAnalyzer	5
PCIXBusExerciser	6
PCIXAsyncTimingAnalyzer	7
None	8

GetWorkingMode (pnWorkingMode)

Parameters

pnWorkingMode	Value of saved project working mode.
PCIBusAnalyzer	0
PCITimingAnalyzer	1
PCIBusExerciser	2
PCIAsyncTimingAnalyzer	3
PCIXBusAnalyzer	4
PCIXTimingAnalyzer	5
PCIXBusExerciser	6
PCIXAsyncTimingAnalyze	er 7
None	8
narks	The GetWorkingMode method returns th

Remarks

The GetWorkingMode method returns the working mode value of saved project.

SetOutputFileName (bstrOutputFileName)

Parameters

bstrOutputFileName	Output File Name such as FileName.Smp
Remarks	The SetOutputFileName method Sets output file name.

GetOutputFileName (pbstrOutputFileName)

Parameters	
pbstrOutputFileName	Returned File Name such as MyFile.Smp
Remarks	The GetOutputFileName method returns the last output file name.

SetTargetDisconnectOption (bTargetDisconnect)

Parameters

bTargetDisconnect	Sets the Target Disconnect status for next run of TA Board.
If set TRUE:	The TA will bypass all of the transactions in the current command and will jump to the transaction for the next command
Remarks	The SetTargetDisconnectOption method the Target Disconnect status for next running for TA700 Board.
If it is set to true then otherwise Co	impletes from that point on, regardless of the number of times the target issues a disconnect. The TA700 will take it from where the target disconnect was issued and try to complete the transaction from that point on.
Use Next Transaction.	

Use Next Transaction.

GetTargetDisconnectOption (pbTargetDisconnect)

Parameters	
pbTargetDisconnect	Returns last set Target Disconnect status.
Remarks	The GetTargetDisconnectOption method returns the last set Target Disconnect status.

SetCompleteTransactionOption (bCompleteTransaction)

```
Parameters
```

bCompleteTransaction

Specifies the Master completion status on time out at next Run.

TRUE: The TA completes the current transaction as soon as possible after GNT# is deasserted.

FALSE: The TA continues to complete the transaction for however many clocks it takes regardless of GNT# being deasserted.

GetCompleteTransactionOption (pbCompleteTransaction)

Parameters

pbCompleteTransaction Returns the last set Master completion status.

SetAssertFrameOption(pbAssertFrame)

Parameters

bAssertFrame

Specifies Assertion Status of Frame Signal for TA board for next Run.

FALSE: Asserts the frame and starts the transaction regardless of the status of the GNT#.

TRUE: Requests the bus and starts the transaction only after the GNT# is asserted.

GetAssertFrameOption(pbAssertFrame)

Parameters

pbAssertFrame Returned Assertion Status of last set Frame Signal.

Remarks

SetMasterAbortOption (bMasterAbort)

bMasterAbort

Parameters

Specifies the duty cycle of TA Board on Master Abort.

TRUE: The TA will issue a Master ABORT on the 5th clock if no DEVSEL# is asserted.

FALSE: The FRAME# will stay asserted indefinitely and the TA will not issue a Master ABORT.

GetMasterAbortOption (pbMasterAbort)

Parameters

pbMasterAbort Returned duty cycle of TA Board on Master Abo	bMasterAbort	Returned duty cycle of TA Board on Master Abort.
---	--------------	--

SetEventField(nEventNo, nFieldIndex, lpszNewValue)

Parameters	
nEventNo	Specifies the Event No that must be modified with lpszNewValue.
nFieldIndex	Specifies the Index of the Event that must be modified with lpszNewValue.
lpszNewValue	Specifies the new Event value that must be set for an Event.
Remarks	The SetEventField method sets the new value lpszNewValue at the specified part of event specified by nFieldIndex.

GetEventField (nEventNo, nFieldIndex, strValue)

Parameters	
nEventNo	Specifies the Event No for which Event value will be returned.
NFieldIndex	Specifies the Index of the Event for which Event value will be returned.
strValue	The Event value returned for Event specified by nEventNo & nFieldIndex.

SetPreTrigger (npreTrigger)

Parameters

npreTrigger	Specifies Trigger Point to be set.
-------------	------------------------------------

GetPreTrigger (npreTrigger)

- Parameters
 - npreTrigger Returned Trigger Point.

SetSeqFiledInt (nStateNo, nFieldIndex, nNewValue)

 Parameters
 nStateNo
 Specifies the state No that must be updated.

 nFieldIndex
 Specifies the index of state Part that must be updated.

 nNewValue
 Specifies the new value of specified part of sequencer state.

 Remarks
 The SetSeqFieldInt method updates the sequencer state with nNewValue.

GetSeqFiledInt(nStateNo, nFieldIndex, nValue)

Parameters	
nStateNo	Specifies the state No whose data is to be returned. Value between 0-31.
nFieldIndex	Specifies the index of state Part that whose data is to be returned.
nValue	Returned value of specified part of sequencer state.

SetSeqFiledStr (nStateNo, nFieldIndex, strExpression)

Parameters	
nStateNo	Specifies the state No whose data is to be retrieved. Range between 0-31.
nFieldIndex	Specifies the index of state Part whose data is to be retrieved.
strExpression	Specifies the value for specified part of sequencer state.

GetSeqFiledStr (nStateNo, nFieldIndex, strExpression)

Parameters

nStateNo	Specifies the state No whose data is to be retrieved. Range between 0-31.
nFieldIndex	Specifies the index of state Part whose data is to be retrieved.
strExpression	Returned value of specified part of sequencer state.

SetElseStatementInt (nStateNo, nElseNo, nFieldIndex, nNewValue)

nStateNo	Specifies the state No whose data is to be updated. Range between 0-31.
nElseNo	Specifies the Else No whose data is to be updated. Range between 0-10.
nFieldIndex	Specifies the index of state Part that whose data is to be updated.
nNewValue	Specifies the new value for specified part of sequencer state.

GetElseStatementInt (nStateNo, nElseNo, nFieldIndex, nValue)

Parameters	
nStateNo	Specifies the state No whose data is to be retrieved.Range between 0-31.
nElseNo	Specifies the Else No whose data is to be updated.Range between 0-10.
nFieldIndex	Specifies the index of state Part whose data is to be retrieved.
nValue	Returned value of specified part of sequencer state.

SetElseStatementStr(nStateNo,nElseNo,nFieldIndex,strExpression)

Parameters	
nStateNo	Specifies the state No whose data is to be retrieved. Range between 0-31.
nElseNo	Specifies the Else No whose data is to be updated. Ranged between 0-10.
nFieldIndex	Specifies the index of state Part that whose data is to be retrieved.
strExpression	Specifies the value of specified part of sequencer state.

GetElseStatementStr(nStateNo, nElseNo, nFieldIndex, strExpression)

Parameters	
nStateNo	Specifies the state No whose data is to be returned. Ranged between 0-31.
nElseNo	Specifies the Else No whose data is to be updated.Ranged between 0-10.
nFieldIndex	Specifies the index of state Part that whose data is to be returned.
strExpression	Specifies the current value of specified part of sequencer state.
Remarks	The GetElseStatementStr method gets specified part of sequencer belonging to strExpression parameter.

SetTimingEnableValue(nTimingEnableValue)

Parameters	
nTimingEnableValue	Specifies the Value of Enable parameter for next run. The scale of This parameter is nanosecond, and with .1 nanosecond tolerance.
GetTimingEnableValue(pnTimingEnableValue)	

Parameters	
pnTimingEnableValue	The Value of Enable parameter returned.

SetTimingTClockValue(nTimingTClkValue)

nTimingTClkValue

Specifies the Value of T-Clk parameter for next run. The scale of This parameter is nanosecond, and with .1 nanosecond tolerance.

GetTimingTClockValue(pnTimingTClkValue)

Parameters

pnTimingTClkValue Value of T-Clk parameter returned.

SetTimingMasks(ptrTimingMasks)

Parameters	
ptrTimingMasks	Specifies the Value of the Signal Masks parameter for next run.
	The order of the Timing mask is shown below:
	"AD[64], CBE[8], PAR, PAR64, PERR, SERR, REQ, GNT,
	REQ64, ACK64, STOP, LOCK, RST, INTA, INTB, INTC, INTD, FRAME,TRDY, IRDY, DEVSEL, IDSEL, PME"
For example:	
	AD[0]->ptrTimingMasks[0]
	AD[1]->ptrTimingMasks[1]

GetTimingMasks(ptrTimingMasks)

Parameters		
ptrTimingMasks	The Value of Signal Masks parameter returned.	
	The order of the Timing mask is shown below:	
	"AD[64], CBE[8], PAR, PAR64, PERR, SERR, REQ, GNT,	
	REQ64, ACK64, STOP, LOCK, RST, INTA, INTB, INTC, INTD, FRAME, TRDY, IRDY, DEVSEL, IDSEL, PME"	
For example:		
	ptrTimingMasks[0] -> AD[0]	
	ptrTimingMasks[1] ->AD[1]	
SetTimingMaskAll(bMaskValue)		
Parameters		
bMaskValue	Specifies the Value of all Signal Masks parameters for next run.	
Remarks	SetTimingMaskAll method sets the Value of Timing Masks parameter for next run by bMaskValue.	
SetTimingMasksAddress(bAdd32, bMaskValue)		

Parameters	
bAdd32	Specifies the mode of Masking for address signals. If it will be true the masking is on the Address 32bits els on all address signals.
	TRUE: Masking is on 32 bits of address
	FALSE: Masking is on all address signals
bMaskValue	Specifies the value of Masking for address signals.

GetTimingMasksAddress(ptrAddressMask)

Parameters

ptrAddressMask Returned value of Masking for address signals.

SetTimingMasksControl(bMaskValue)

Parameters

bMaskValue	Specifies the Value of control Signal Masks parameter for next run.
Remarks	The SetTimingMasksControll method sets the Value of Control
	Timing Masks parameter for next run by bMaskValue.

GetTimingMasksControl(ptrControlMask)

Parameters	
ptrControlMask	Returned value of control Signal Masks parameter.
Remarks	The GetTimingMasksControll method returns the Value of Control Timing Masks parameter.

IUtilityServer

This interface allows the developer to get some TA board information such as attached LPT no or Bus Frequency which is connected to TABoard. The methods which are available at this Interface are:

SetFpgaFilesPath() SetInterfaceMode() SetPortNumber() AutoDetectSystemFrequency()

AutoDetectSystemFrequency (nSystemFrequency)

Parame	eters	
n	SystemFrequency	Specifies the Bus Frequency of TA board connected.
Remar	RemarksThe AutoDetectSystemFrequency method geTA board is connected to the bus	
Notice:	-	n frequency, TA boards must be programmed by calling SetFPGAFilsePath wise the TA may be not be found by the specified FPGA Path.

SetInterfaceMode (nInterfaceMode)

Parameters

Doromotoro

nInterfaceMode	Specifies the new Interface Mode for Next run.
Pass 0 for EPP Port.	
Pass \geq 1 for USB Port	

SetPortNumber (nPortNumber)

Parameters	
nPortNumber	Specifies port Number for Next run. So software will attach to this port Number, for example you can have more than one EPP or USB port, so it specifies the number of each port, this number is one base.
Remarks	The SetPortNumber method sets the Port number for the next run.
SetFPGAFilesPath (bstrOutputFileName)	

Parameters

bstrOutputFileName	Specifies the path of FPGA file that is needed for the TA Run Engine.
Remarks	The SetFpgaFilesPath method Sets the path to FPGA files.

Examples

The following are some examples of working with TA700 Com API, illustrating the use of all of the methods supported by our library:

IRunProjectServers Interface Examples

```
LPDISPATCH pDispatch = NULL;
IRunProjectServer* Run = NULL;
VERIFY(SUCCEEDED(CoInitialize(NULL)));
VERIFY (SUCCEEDED (CoCreateInstance (
     CLSID RunProjectServer,
     NULL,
     CLSCTX ALL,
     IID IDispatch, (void**)&pDispatch)
));
VERIFY (SUCCEEDED (pDispatch->QueryInterface (
     IID IRunProjectServer,
     (void**)&Run))
);
//Set the device specifics for TA850 with 0x123 serial id
Run->SetDeviceID(0 , 0x123);
//-- Set port number to 1, so it means that you want to attach to first USB
                                       port
Run->SetPortNumber(1);
//Set the Interface to Hardware to USB Port
Run->SetInterfaceMode(1);
//-- Set the Trigger to trigger on a positive level
Run->SetTriggerOption(1);
//-- By default the TA700 detects and monitors the critical voltages on the
PCI bus but with
//-- this setting the Bus 3.3 Volt will be masked
Run->SetVoltageMasks(2);
//-- By default the TA700 detects all protocol errors specified for PCI, PCI-
                                       X bus but , with
```

IChangeProjectServer Interface Examples

```
IChangeProjectServer* Project = NULL;
VERIFY(SUCCEEDED(CoInitialize(NULL)));
VERIFY (SUCCEEDED (CoCreateInstance (
     CLSID ChangeProjectServer,
     NULL,
     CLSCTX ALL,
     IID IDispatch,
      (void**) &pDispatch))
     );
VERIFY (SUCCEEDED (pDispatch->QueryInterface (
     IID IChangeProjectServer,
     (void**) & Project))
     );
Project->Open((LPCSTR)m strProjectName);
//-- Upadting EVENT Fields of Project --//
long nEventNo;
     long nFieldIndex;
```

//-- Set same setting for all 8 Events

//-- IMPORTANT NOTICE

//-- At TA700ComApi pack, there is the file "TA700ApiCons.h".

//-- With this file we declare some common values such as: $\ensuremath{\texttt{EVN}}\xspace_{\texttt{NAME}}$,

//-- EVN_XFER ..., you can add this file to your VC++ project, or you

//-- Declare same values for other projects

//-- If you use this header file the tables below describe the values used.

Event Field

XFER type	STRNewValue StrValue
A32	XFER_A32
D32 (Data XFERs only IRDY = 0, TRDY=0, DEVSEL=0)	XFER_D32
D32 (Data XFERs including Wait Cycles, DEVSEL=0)	XFER_D32S
MX32 (DE_Multiplex)	XFER_MX32
A64	XFER_A64
D64 (Data XFERs only IRDY = 0, TRDY=0, DEVSEL=0)	XFER_D64
D64 (Data XFERs including Wait Cycles, DEVSEL=0)	XFER_D64S
MX64 (DE_Multiplex)	XFER_MX64
IDLE	XFER_IDLE
Per User Defined	XFER_USER

"nEventNo" is used to select which event to modify. See the table below for the valid parameters:

EVENT NAME	nEventNo
EV1	EVN_EV1
EV2	EVN_EV2
EV3	EVN_EV3
EV4	EVN_EV4
EV5	EVN_EV5

EVENT NAME	nEventNo
EV6	EVN_EV6
EV7	EVN_EV7
EV8	EVN_EV8

"nFieldIndex" is used to select which field to modify. See the following table for the valid parameters:

FIELD NAME	nFieldIndex
Name	EVN_NAME
XFER	EVN_XFER
AD[]	EVN_ADD
PAR	EVN_PAR
CBE[]	EVN_CBE
IDSEL	EVN_IDSEL
FRAME#	EVN_FRAME
IRDY#	EVN_IRDY
DEVSEL#	EVN_DEVSEL
TRDY#	EVN_TRDY
STOP#	EVN_STOP
LOCK#	EVN_LOCK
R/G	EVN_R/G
INTX	EVN_INTX
ERR	EVN_ERR
RST#	EVN_RST
PME#	EVN_PME

```
for(int nCount = 0;nCount < 8;nCount++)</pre>
```

{

```
Project->SetEventField(nCount, EVN_NAME ,_T("Add32"));
Project->SetEventField(nCount, EVN_XFER ,XFER_A32);
Project->SetEventField(nCount, EVN_ADD ,_T("00001"));
Project->SetEventField(nCount, EVN_PAR,_T("1"));
Project->SetEventField(nCount, EVN_CBE,_T("0001"));
Project->SetEventField(nCount, EVN_IDSEL ,_T("1"));
```

```
Project->SetEventField(nCount, EVN FRAME , T("1"));
          Project->SetEventField(nCount, EVN IRDY
                                                       , T("1"));
          Project->SetEventField(nCount, EVN DEVSEL, T("1"));
          Project->SetEventField(nCount, EVN TRDY
                                                     , T("1"));
                                                     ,_T("1"));
          Project->SetEventField(nCount, EVN STOP
          Project->SetEventField(nCount, EVN LOCK , T("1"));
          Project->SetEventField(nCount, EVN RG, T("10"));
          Project->SetEventField(nCount, EVN INTX , T("1000"));
          Project->SetEventField(nCount, EVN ERR, T("1"));
          Project->SetEventField(nCount, EVN RST , T("1"));
          Project->SetEventField(nCount, EVN CACHE
                                                    , T("1"));
          Project->SetEventField(nCount, EVN PME, T("1"));
          Project->SetEventField(nCount, EVN USER , T("1"));
     }
     BSTR strValue = NULL;
     Project->GetEventField(nEventNo, nFieldIndex,&strValue);
     //-- Upadting SEQUENCER Fields of Project --//
     //-- Set same setting for all 32 states --//
//-- IMPORTANT NOTICE
//-- At TA700ComApi pack, there is the file "TA700ApiCons.h".
//-- At this file we declare some common values such as:
//--SEQ TRIGGER,
//-- SEQ EXERCISER ..., you can add this file to your VC++ project,
//--You must declare same values for other projects
//-- If you will use this header file below is some description about its
                                      values:
```

Sequencer Fields

Field Name	nFieldIndex	nNewValue options
Set Trigger	SEQ_TRIGGER	TRUE::FALSE
Start Exerciser	SEQ_EXERCISER	TRUE::FALSE
If(Time)	SEQ_IF_TIME	TRUE::FALSE
If Counter	SEQ_IF_COUNT	Count/Time
		SEQ_NANO_SECOND
Time Unit	SEQ_TIME_UNIT	SEQ_MICRO SECOND
		SEQ_MILLI_SECOND
Tag Event	SEQ_IF_TAG	TRUE::FALSE
If Then Goto	SEQ_IF_THEN	Define the State to goto (SEQ_S1 ~ SEQ_S31)
Number of ELSE IF statements	SEQ_ELSE_NO(<20)	Number of else statements

Valid values for strExpression and return values for strValue:

SEQ_ALL
SEQ_ANY (Not used in SEQ_STORE)
SEQ_NONE
SEQ_EV1
SEQ_EV2
SEQ_EV3
SEQ_EV4
SEQ_EV5
SEQ_EV6
SEQ_EV7
SEQ_EV8
SEQ_NOTEV1
SEQ_NOTEV2
SEQ_NOTEV3
SEQ_NOTEV4
SEQ_NOTEV5
SEQ_NOTEV6
SEQ_NOTEV7
SEQ_NOTEV8
SEQ_EXPRESSION
SEQ_PEROTOCOL
SEQ_TIMING
SEQ_EXTERNAL

ELSE Fields

Field Name	nFieldIndex	nNewValue/nValue
ELSE IF condition	SEQ_ELSE_CONDITION	See above
Discard	SEQ_ELSE_DISCARD	TRUE::FALSE
Then Goto	SEQ_ELSE_THEN	SEQ_S0 to SEQ_S31

```
for(int nCount = 0; nCount < 32; nCount ++)
{</pre>
```

Project->SetSeqFieldInt(nCount,SEQ_IF_THEN,SEQ_EV5);

```
Project->SetSeqFieldInt(nCount,SEQ_ELSE_NO,10);
```

```
Project->SetElseStatementInt(nCount,0,SEQ_ELSE_CONDITION,SEQ_EV5);
Project->SetElseStatementInt(nCount,0,SEQ_ELSE_DISCARD,1);
Project->SetElseStatementInt(nCount,0,SEQ_ELSE_THEN,SEQ_EV5);
```

```
Project->SetSeqFieldStr(nCount,SEQ_STORE,_T("EV1+EV2"));
Project->SetSeqFieldStr(nCount,SEQ IF CONDITION, T("EV2+EV3"));
```

```
Project->SetElseStatementStr(nCount,0,SEQ_ELSE_CONDITION
, _T("EV3+EV4"));
```

```
}
Project->GetSeqFieldInt(nStateNo,nFieldIndex,&nValue);
Project->GetSeqFieldStr(nStateNo,nFieldIndex,&btrExpression);
Project-GetElseStatementStr(nStateNo,nElseNo,nFieldIndex,
&btrExpression);
```

```
Project->GetElseStatementInt(nStateNo,nElseNo,nFieldIndex,&nValue);
Project ->SetTimingEnableValue(150);
Project ->SetTimingMasks(TimingMask);
Project ->SetTimingTClockValue(30);
Project ->SetTimingMaskAll(TRUE);
Project ->SetTimingMasksAddress(TRUE,FALSE);
Project ->SetTimingMasksControl(FALSE);
Project->Close();
CoUninitialize();
```

IUtilityServer Interface Examples

```
UtilityServer* Utility = NULL;
VERIFY(SUCCEEDED(CoInitialize(NULL)));
VERIFY (SUCCEEDED (CoCreateInstance (
     CLSID UtilityServer,
     NULL,
     CLSCTX ALL,
     IID IDispatch,
     (void**) &pDispatch))
     );
VERIFY (SUCCEEDED (pDispatch->QueryInterface (
     IID IUtilityServer,
     (void**) &Utility))
     );
long nPortNo = 0;
//Set the device specifics for a TA700 or TA800
TempUtility->SetDeviceID(1,0);
//Set the port Number to 1, so it means that you want to attach to first USB
                                       port
TempUtility->SetPortNumber(1);
//Set the Interface to Hardware to USB Port
TempUtility->SetInterfaceMode(2);
CoUninitialize();
```

Data File Structure

The format for the SMP consists of 3 parts:

Header 32 Bytes

Data (Sample size *number of sample size) bytes

Display Information Not used by TA700ComAPI, for screen display of GUI only.

HEADER GROUP NAME	BYTES USED
SAMPLE SIGNATURE ¹	1-16
NUMBER OF SAMPLES IN FILE (in Hex; LSB -> MSB)	17-20
TRIGGER POSITION (in Hex; LSB-> MSB relative to start of file	21-24
SIZE OF EACH SAMPLE (in Hex; LSB, MSB)	25-26
CLOCK TIME (ns)9in Hex; LSB, MSB)	27-28
SETUP TIME (For Timing Modes, otherwise is RESERVED)	29-30
HOLD TIME (For Timing Modes, otherwise is RESERVED)	31-32

1. This field can be any one of the following values:

"SampleOptionANE": PCI Analyzer/Exerciser Mode data file

"SampleOptionTIE": PCI Synchronous Timing Analyzer Mode data file

"SampleOptionOAE": PCI Asynchronous Timing Analyzer Option A Mode data file

"SampleOptionOBE": PCI Asynchronous Timing Analyzer Option B Mode data file

"SampleXptionANE": PCI-X Analyzer/Exerciser Mode data file

[&]quot;SampleXptionTIE": PCI-X Synchronous Timing Mode data file

[&]quot;SampleXptionOAE": PCI Asynchronous Timing analyzer Option A Mode data file

[&]quot;SampleXptionOBE": PCI Asynchronous Timing analyzer Option B Mode data file

			DATA MAP	PING																							
CDOUDING	GROUPING	CROUDINC	SIGNAL	ВУТЕ	1		E	BIT U	USE	D																	
GRUUFING	GROUFING	GROUFING	NAME	DIIL	7	6	5	4	3	2	1	0															
AD[6300]			AD[39]		Х																						
ADD[64]			AD[38]			Х																					
DATA[64]			AD[37]				Х																				
		AD[3934]	AD[36]	36				Х																			
		AD[3934]	AD[35]						Х																		
			AD[34]							Х																	
_			AD[33]								Х																
			AD[32]									X															
			AD[31]		Х																						
			AD[30]			Х																					
			AD[29]				Х																				
		AD[3124]	AD[28]	37				Х																			
	AD[3100]	AD[3124]	AD[27]	- 37					Х																		
	ADD[32]		AD[26]							Х																	
	DATA[32]		AD[25]								Х																
			AD[24]									Х															
			AD[23]		X																						
						-	-	-	-	-	-	-		_	_	_	-	AD[22]			Х						
			AD[21]				Х																				
		AD[22, 16]	AD[20]	38				Х																			
		AD[2316]	AD[19]	30					Х																		
			AD[18]							Х																	
			AD[17]								Х																
					AD[16]									X													

			DATA MAP	PING									
CDOUDINC	CDOUDINC	CROUDING	SIGNAL	BYTE			E	BIT	JSE	D			
GRUUPING	GROUPING	GROUPING	NAME	DIIL	7	6	5	4	3	2	1	0	
			AD[15]		X								
			AD[14			Х							
			AD[13]				Х						
		AD[158]	AD[12]	. 39				Х					
		AD[138]	AD[11]	. 39					Х				
			AD[10]							Х			
			AD[9]								Х		
	AD[3100]		AD[8]									Χ	
	ADD[32] DATA[32]		AD[7]		X								
			AD[6]			Х							
				AD[5]				Х					
			AD[4]	40				Х					
		AD[70]	AD[3]	- 40					Х				
			AD[2]							Х			
			AD[1]								Х		
			AD[0]									X	
	CBE[70]	CBE[74]	CBE[7]		X								
			CBE[6]			Х							
	CDE[2,0]		CBE[5]				Х						
			CBE[4]	<i>A</i> 1				X					
			CBE[3]	41					Х				
		CBE[2]							Х				
		CBE[30]	CBE[1]								Х		
			CBE[0]									Х	

			DATA MAPI	PING								
CROUPING	CROUPING	GROUPING	SIGNAL	BYTE			E	BIT	USE	D		
GROUING	GROUING	GROUIING	NAME	DITE	7	6	5	4	3	2	1	(
			PAR		Х							
			PAR64			Х						
			SDONE				Х					
			SBO#	42				Х				
			SERR#	42					Х			
			PERR#							Х		
			REQ#								Х	
			GNT#									Х
	ACK LOC		REQ64#		X							T
		ACK64#			Х							
		L	LOCK#	1			Х					T
		STOP#	42				Х				T	
	SIGNALS		FRAME#	43					Х			T
			IRDY#							Х		
			TRDY#								Х	
			DEVSEL#									Х
			IDSEL#		X							
			RST#			Х						
			INTA#				Х					T
			INTB#	4.4				Х				T
			INTC#	44					Х			t
			INTD#							Х		t
			PME#								X	t
			USER#									X

			DATA MAPP	ING	_							
CDOUDING	CROUBING	GROUPING	SIGNAL	BYTE			E	BIT	USE	D		
GROUPING	GROUPING	GROUPING	NAME	DYIE	7	6	5	4	3	2	1	(
ERROR	TIME TAG		TIME TAG MSB	45	X	Х	X	Х	X	X	X	2
2316			TIME TAG	46	Х	Х	Х	Х	Х	Х	Х	2
			TIME TAG	47	Х	Х	Х	Х	Х	Х	Х	2
			TIME TAG	48	Х	Х	Х	Х	Х	Х	Х	2
			TIME TAG LSB	49	X	х	x	х	х	х	х	2
			ERROR 63		Х							
			ERROR 62			Х						
			ERROR 61	- 50			Х					
		ERROR	ERROR 60					Х				
		5663	ERROR 59						Х			
			ERROR 58							Х		
			ERROR 57								Х	
			ERROR 56	5								
			ERROR 55		Χ							
			ERROR 54			Х						
			ERROR 53				Х					
		ERROR	ERROR 52	51				Х				
		4855	ERROR 51	51					Х			
			ERROR 50							Х		
		ERROR 49								Х		
			ERROR 48									-
			ERROR 47		Х							
		ERROR 4047	ERROR 46	52		Х						
			ERROR 45				Х					

			DATA MAPI	PING										
GROUPING	GROUPING	GROUPING	SIGNAL	ВҮТЕ	1		E	BIT	USE	D				
	GROUING	GROUING	NAME	DITE	7	6	5	4	3	2	1	(
			ERROR 43						Х					
		ERROR	ERROR 42	52						Х				
		4047	ERROR 41	52							Х			
			ERROR 40									2		
			ERROR 39		X									
			ERROR 38			Х								
			ERROR 37				Х							
		ERROR	ERROR 36	52				Х						
		3239	ERROR 35	_							Х			
			ERROR 34							Х				
			ERROR 33								Х			
			ERROR 32									2		
			ERROR 31		Х									
			ERROR 30			Х						1		
			ERROR 29				Х							
		ERROR	ERROR 28	5.4				Х				1		
		2431	ERROR 27	54					Х					
			ERROR 26							Х		T		
			ERROR 25								X	T		
			ERROR 24									2		
		ERROR 23		X							F			
		ERROR 2316	ERROR 22	2		Х						t		
			RRROR 21	55			Х					T		
			ERROR 20					Х				t		

			DATA MAPI	PING								
CROUBING	CROUBING	CROUBING	SIGNAL	ВУТЕ			E	BITU	USE	D		
GKUUPING	GROUPING	GROUPING	NAME	BYIE	7	6	5	4	3	2	1	0
			ERROR 19						Х			
		ERROR	ERROR 18	55						Х		
		2316	ERROR 17	55							Х	
			ERROR 16									Χ
			ERROR 15		Х							
			ERROR 14			Х						
			ERROR 13				Х					
		ERROR	ERROR 12	56				Х				
		158	ERROR 11	56					Х			
			ERROR 10							Х		
			ERROR 9								Х	
			ERROR 8									Χ
			ERROR 7		Х							
			ERROR 6			Х						
			ERROR 5				Х					
		ERROR	ERROR 4	57				Х				
		70	ERROR 3	57					Х			
			ERROR 2							Х		
			ERROR 1								Х	
			ERROR 0									X
			XX15		X							
	E. Gianal	VCDD2	XX14	50		Х						
	ExSignal	XGRP3	XX13	58			Х					
			XX12					Х				

		DA	ATA MAPPIN	G																					
GROUPING	GROUPING	GROUPING	SIGNAL	BYTE			E	BIT	USE	D															
GROUPING	GROUPING	GROUPING	NAME	DYIE	7	6	5	4	3	2	1	0													
			XX11						Х																
		XGRP2	XX10	58						Х															
		AGKI 2	XX09	56							Х														
			XX08									Х													
			XX07		Х																				
	ExSignal	XGRP1	XX06			Х																			
	ExSignat	AOKI I	XX05				Х																		
			XX04	59				Х																	
			XX03	57					Х																
		XGRP0	XX02							Х															
					XX01								Х												
					XX00									Х											
TE_AD[630]	TE_AD[6332]		TE_AD[63]		X																				
			TE_AD[62]			Х																			
			TE_AD[61]				Х																		
		TE_AD[6356]	TE_AD[60]	60				Х																	
		TL_AD[0550]	TE_AD[59]	00					Х																
			TE_AD[58]							Х															
	-		-														TE_AD[57]							Х	
			TE_AD[56]									Х													
			TE_AD[55]		Х																				
		TE_AD[5548]	TE_AD[54]	61		Х																			
			TE_AD[53]	01			Х																		
			TE_AD[52]					Х																	

		DA	ATA MAPPIN	G																			
GROUPING	GROUPING	GROUPING	SIGNAL	BYTE			E	BITU	USE	D													
GROUIING	GROUING	GROUIING	NAME	DITE	7	6	5	4	3	2	1	0											
			TE_AD[51]						Х														
		TE_AD[5548]	TE_AD[50]	61						Х													
			TE_AD[49]	01							Х												
			TE_AD[48]									Х											
			TE_AD[47]		X																		
			TE_AD[46]			Х																	
			TE_AD[45]				Х																
		TE AD[47 40]	TE_AD[44]	(2)				Х															
		TE_AD[4740]	TE_AD[43]	62					Х														
		TE_AD[42]						Х															
			TE_AD[41]								Х												
			TE_AD[40]									Х											
			TE_AD[39]		Х																		
									TE_AD[38]			Х											
																			-		TE_AD[37]		
		TE AD[20.20]	TE_AD[36]	(2)				Х															
		TE_AD[3932]	TE_AD[35]	63					X														
			TE_AD[34]							Х													
			TE_AD[33]								Х												
	TE_AD[310]		TE_AD[32]									Х											
			TE_AD[31]		X																		
		TE_AD[3124]	TE_AD[30]	<i>.</i> .		Х						1											
			TE_AD[29]	64			X																
			TE_AD[28]					Х															

		D	G																							
GROUPING	GROUPING	GROUPING	SIGNAL	вуте			F	BIT	USE	D																
GROUING	GROUING	GROUIING	NAME	DITE	7	6	5	4	3	2	1	0														
			TE_AD[27]						Х																	
		TE_AD[3124]	TE_AD[26]	64						Х																
		1L_AD[5124]	TE_AD[25]	04							Х															
			TE_AD[24]									X														
			TE_AD[23]		Х																					
			TE_AD[22]			Х																				
			TE_AD[21]				Х																			
		TE AD[22 1/]	TE_AD[20]	65				Х																		
		TE_AD[2316]	TE_AD[19]	03					Х																	
			TE_AD[18]							Х																
			TE_AD[17]								Х															
			TE_AD[16]									Χ														
			TE_AD[15]		Х																					
			TE_AD[14]			Х																				
			TE_AD[13]				Х																			
			TE_AD[12]					Х																		
		TE_AD[158]	TE_AD[158]	TE_AD[158]	TE_AD[158]	TE_AD[158]	TE_AD[158]	TE_AD[158]	TE_AD[158]	TE_AD[158]	TE_AD[158]	TE AD[158]	TE_AD[11]	66					Х							
			TE_AD[10]							Х																
			TE_AD[9]	_								Х														
			TE_AD[8]									X														
			TE_AD[7]		X																					
		TE_AD[70]	TE_AD[6]	67		Х																				
			TE_AD[5] 67				X					<u> </u>														
			TE_AD[4]					X				┢														

	DATA MAPPING											
GROUPING	GROUPING	GROUPING	SIGNAL						D			
GROUING	GROUIING	GROUIING	NAME	DITE	7	6	5	4	3	2	1	0
			TE_AD[3]						Х			
		TE_AD[70]	TE_AD[2]	67						Х		
			TE_AD[1]	07							Х	
			TE_AD[0]									Х
			TE_C/BE[7]		Х							
		TE_C/BE[74]	TE_C/BE[6]			X						
			TE_C/BE[5]				Х					
	TE C/BE[70]		TE_C/BE[4]	68				Х				
		TE C/BE[30]	TE_C/BE[3]						Х			
			TE_C/BE[2]							Х		
			TE_C/BE[1]								Х	
			TE_C/BE[0]									Х
TIMING			TE_PAR		Х							
ERRPOR			TE_PAR64			Х						
CONTROL			TE_SDONE				Х					
SIGNALS			TE_SBO#	69				Х				
			TE_SERR#	09					Х			
			TE_PERR#							Х		
			TE_REQ#								Х	
			TE_GNT#									Х
			TE_REQ64#		Х							
			TE_ACK64#	70		Х						
			TE_LOCK#	,0			Х					
			TE_STOP#					Х				

		D	ATA MAPPINO	Ĵ								
GROUPING	GROUPING	GROUPING	SIGNAL			BIT US			USE	D		
GROUIING	GROUTING	GROUTING	NAME	DITE	7	6	5	4	3	2	1	0
			TE_FRAME#						Х			
			TE_IRDY#	70						Х		
			TE_TRDT#	70							Х	
			TE_DEVSEL#									Х
			TE_IDSEL		Х							
			TE_RST#			Х						
			TE_INTA#				Х					
			TE_INTB#	71				Χ				
			TE_INTC#	71					Х			
			TE_INTD#							Х		
			TE_PME#								Х	
			TE_USER#									X
			NOT USED		Χ							
			TEQ_PAR			Х						
			TEQ_IDSEL	50			X					
			TEQ_PERR#	72				Х				┢
			TEQ_AD						X			┢
			TEQ_CBE							Х		┢

APPENDIX B

TA700 PCI Card




Figure 158 TA700 PCI Analyzer Card

TA700 PCI Analyzer card supports all available features. The features are enabled with the access code as described in "Authorization" on page 22.

Status LED Function Description

SYS When green it indicates that the system and DUT voltages are within 5% of their nominal values. If any of +5V, 3.3V, +12V drop by more than 5%, the SYS LED turns red. Upon power on it comes up red during a power self test and turns green when the software executes.

- **DUT** Indicates that voltage to the DUT is on. In this case the user may not remove or insert any card in the top connector of the TA700.
- **TRIG** Indicates that the analyzer has met the trigger condition and is awaiting for the post-trigger data to be captured.

D3, D11 When illuminated, the TA700 has been configured.

Jumper Configuration

Note: If your board does not have JP16 then use alternate jumper configuration as provided on page 229.

TA700 +3.3V Power Source selection

JP2		
Shunt 1-2	center to left	+3.3V from on board 5V regulator
Shunt 2-3	center to right	+3.3V Bus Power (Default)

TA700 +5V Power Source Selection

JP16		
Shunt 1-2	center to bottom	+5V from external supply
Shunt 2-3	top to center	+5V Bus Power (Default)

Connecting an External Power Supply

Install Shunt 1-2 center to left on JP2 (3.3V)

Install Shunt 1-2 center to bottom on JP16 (+5V)

Connect the external power supply to JP1 as follows:

JP1		
JP1.1	Top pin	+5VEX
JP1.2	Center pin	+5VEX
JP1.3	Bottom	GND

This configuration applies +5V power to the TA700 from the external power supply and redirects the 3.3V power from the on board regulator.

Bus Protocol & Speed Sensing

JP10	
Shunt 1-2 Top two	PCI-X 133MHz
Shunt 3-4 Below top	DUT capabilities
Shunt 5-6 Next to bottom	PCI-X 66MHz
Shunt 7-8 Bottom two	PCI (Default)


Note: The JP10 jumper settings tell the central system arbiter what the capability of the board. The PCI and PCI-X bus speed and type is determined by the system BIOS at powerup. During the time that RST# is asserted, the system reads the signals on B49 (M66EN) and B38 (PCIXCAP) from all of the boards asserted on the bus. At the rising edge of RST# a message defining the bus protocol and operating speed that satisfies the lowest performance on the bus is sent to all of the cards on the bus. This message is sent by the following five control signals: FRAME, IRDY#, TRDY#, DEVSEL# and STOP#.

For example, if PCIX CAP is set to 0, the DUT is only PCI protocol capable and if M66EN is 0, then the bus speed is PCI 33MHz and for M66EN = 1 the DUT is PCI 66MHz capable. For non zero values of PCIX CAP the bus speed is dependent on the voltage level and can be either, PCIX 66MHz or PCIX 133 MHz.

Additionally the JP10 jumper setting allows the same bus information to be acquired from the DUT during RST# or allow setting a predefined protocol and bus speed regardless of the DUT capability

The bus information returned at the rising edge of RST# that must be decoded by the DUT for proper information is also decoded by the TA700 and is displayed on the bottom of the screen.

Caution The JP10 setting information and the bus data returned at the rising edge of RST# do not have to match if there is more than one agent on the bus.



TA700 Power Up configuration

S2 Jumper	Bottom two
Open (Note 1.)	TA700 Declared as PCI agent (Default)
Installed (Note 2)	TA700 Transparent to the System BIOS

Note 1: The TA700 operating as a PCI agent requires 256 I/O space and 1 Meg of memory from the host system.

Note2: The TA700 will not respond to any transactions including configuration.

S2 Jumper (Factory Use Only)	Top two
Open	X
Installed	А

J7 Trigger Out

External Signals

JP15	Pin	Pin	
Ext_In0	1	2	Ext_In1
Ext_In2	3	4	Ext_In3
Ext_In4	5	6	Ext_In5
Ext_In6	7	8	Ext_In7
Ext_In8	9	10	Ext_In9
Ext_In10	11	12	Ext_In11
Ext_In12	13	14	Ext_In13
Ext_In14	15	16	Ext_In15
GND	17	18	GND
GND	19	20	Key
Ext_O0 *	21	22	Ext_O1 *
Ext_O2 *	23	24	Ext_O3 *

* Not Implemented

Alternate Jumper Configuration

Use this if your board does not have JP16.

TA700 +3.3V Power Source selection

JP2		
Shunt 1-2	center to left	+3.3V from external power supply.
Shunt 2-3	center to right	+3.3V Bus Power (Default)

Bus Protocol & Speed Sensing

JP10	
Shunt 1-2 Top two	PCI-X 133MHz
Shunt 3-3 Below top	DUT capabilities
Shunt 5-6 Next to bottom	PCI-X 66MHz
Shunt 7-8 Bottom two	PCI (Default)

External Power Selection

JP1	
1	+3.3VEX
2	+5VEX
3	GND

TA700 Power Draw

Board Model TA700 Rev F

Conditions for the measurements:

- 1. Current measured with PCIX6432, Fluke 75 Multimeter, HP1631D Storage scope.
- 2. No Extended Memory (M700) installed.
- 3. Bus traffic generated from TST660 board.
- 4. TA700's 3.3V generated internally.

Measurements.

Scenario 1. Board powered ON and idle. Interface cable not connected.

Bus Speed (MHz)	Power Rail	Current Draw (Amps)	Power Consumed (Watts)
100	5V	2.21	11.05
66	5V	1.78	8.90
33	5V	1.19	5.95

Scenario 2. Board configured and idle, SW session opened.

Bus Speed (MHz)	Power Rail	Current Draw (Amps)	Power Consumed (Watts)
100	5V	1.45	7.25
66	5V	1.42	7.10
33	5V	1.40	7.00

Scenario 3. Board running Analyzer test.

Bus Speed (MHz)	Power Rail	Current Draw (Amps)	Power Consumed (Watts)
100	5V	2.95	14.75
66	5V	2.16	10.80
33	5V	1.38	6.90

Scenario 4. Board running Asynchronous Timing test.

Not Applicable since running this configuration mode is not recommended when internal 3.3V is set to internally generated.

Scenario 5. Frequency Measurement by TA700 SW

Bus Speed (MHz)	Power Rail	Current Draw (Amps)	Power Consumed (Watts)
100	517		. ,
100	5V	4.09	20.45
66	5V	3.81	19.05
33	5V	3.43	17.15

Note: Frequency measurement is done every 4 seconds and extra current draw lasts 100 ms.

Scenario 6. FPGA Configuration Time.

Power Rail	Current Draw	Power Consumed
Power Kall	(Amps)	(Watts)
5V	4.09	20.45

TA700 Extended Memory Card

The 4 Mega sample extended memory card plugs into the 4 Memory Expansion connectors on the TA700 PCI Analyzer card. See Figure 158.




Figure 159 TA700 Extended Memory Card

Specifications:

Maximum operating speed Sampling

100 MHz 4 Mega samples of all PCI signals + time tag.

- **Note 1:** There must be a stable clock on the bus prior to capturing data to the extended memory.
- Note 2: Extended Memory does not capture External Signals and Protocol Errors.

APPENDIX C

TA700C CompactPCI Card

Figure 160 shows a TA700C CompactPCI Analyzer card identifying status LED locations, external signal, external trigger input and output connections and external power jumper location.




Figure 160 TA700C CompactPCI Analyzer Card

Status LED Function Description

SYS (Red/Green LED)	When green it indicates that the system voltages are within 5% of their nominal values. If any of $+5V$, $3.3V$, $+12V$ drop by more than 5%, the SYS LED turns red. Upon power on it comes up red during a power self test and turns green when the software executes.
D3, D11	When illuminated, the TA700C has been configured.
TRIG	Indicates that the analyzer has met the trigger condition and is awaiting for the post-trigger data to be captured.

Jumper Configuration

TA700C +3.3V Power Source selection

JP2		
Shunt 1-2	top to center	+3.3V from on board 5V regulator
Shunt 2-3	bottom to center	+3.3V Bus Power (Default)

TA700C +5V Power Source Selection

JP16	
Shunt 1-2 top to center	+5V from external supply
Shunt 2-3 bottom to center	+5V Bus Power (Default)

Connecting an External Power Supply

Install Shunt 1-2 top to center on JP2 (3.3V)

Install Shunt 1-2 top to center on JP16 (+5V)

Connect the external power supply to JP1 as follows:


JP1	
JP1.1 Bottom pin	+5VEX
JP1.2 Center pin	+5VEX
JP1.3 Top Pin	GND

This configuration applies +5V power to the TA700C from the external power supply and redirects the 3.3V power from the on board regulator.

Bus Protocol & Speed Sensing

JP10	
Shunt 1-2 Top two	PCI-X 133MHz
Shunt 3-4 Next to top	N/A
Shunt 5-6 Next to bottom	PCI-X 66MHz
Shunt 7-8 Bottom two	PCI (Default)

- **Note:** The JP10 jumper settings tell the central system arbiter the capability of the board. The PCI and PCI-X bus speed and type is determined by the system BIOS at powerup. During the time that RST# is asserted, the system reads the signals on D21 (M66EN) and B16 (PCIX CAP) from all of the boards asserted on the bus. At the rising edge of RST# a message defining the bus protocol and operating speed that satisfies the lowest performance on the bus is sent to all of the cards on the bus. This message is sent by the following five control signals: FRAME, IRDY#, TRDY#, DEVSEL# and STOP#.
- **Caution** The JP10 setting information and the bus data returned at the rising edge of RST# do not have to match if there is more than one agent on the bus.



TA700C Power Up configuration

S2 Jumper	Bottom two
Open	TA700C Declared as PCI agent (Default)
Installed	TA700C Transparent to the System BIOS

Note: The TA700C operating as a PCI agent requires 256 I/O space and 4 Meg of memory from the host system.

S2 Jumper (Factory Use Only)	Top two
Open	X
Installed	А

J7 Trigger Out

J4 GND

External Signals

JP15	Pin	Pin	
Ext_In0	1	2	Ext_In1
Ext_In2	3	4	Ext_In3
Ext_In4	5	6	Ext_In5
Ext_In6	7	8	Ext_In7
Ext_In8	9	10	Ext_In9
Ext_In10	11	12	Ext_In11
Ext_In12	13	14	Ext_In13
Ext_In14	15	16	Ext_In15
GND	17	18	GND
GND	19	20	GND

TA700C Extended Memory

The 4 MS extended memory card plugs into the 4 Memory Expansion connectors on the TA700C CompactPCI Analyzer card. See Figure 160



Figure 161 TA700C Extended Memory Card

Specifications:

Maximum operating speed Sampling

100 MHz 4 Mega samples of all PCI signals + time tag.

Note: There must be a stable clock on the bus prior to capturing data to the extended memory.

APPENDIX D

TA700PDC PMC Module Analyzer Exerciser

Figure 162 shows a TA700PDC PMC Module Analyzer identifying status LED locations, external signal, external trigger input and output connections and external power jumper location.




Figure 162 TA700PDC PMC Module Analyzer Exerciser

Status LED Function Description

D3, **D11** When illuminated, the TA700PDC has been configured.

Jumper Configuration

TA700P +3.3V Power Source selection

JP2		
Shunt 1-2	center to right	+3.3V External Power
Shunt 2-3	center to left	+3.3V Bus Power (Default)

TA700P +5V Power Source Selection

JP3	
Shunt 1-2 center to right	+5V External Power
Shunt 2-3 center to left	+5V Bus Power (Default)

Connecting an External Power Supply

JP1		
JP1.1 Left pin	+3.3VEX	
JP1.2 Center pin	+5VEX	
JP1.3 Right pin	GND	

TA700 Power Up configuration

JP17	
Open	TA700P Declared as PCI agent (Default)
Closed	TA700P Transparent to the System BIOS

Note: The TA700P operating as a PCI agent requires 256 I/O space and 4 Meg of memory from the host system.

J7 Trigger Out

External Signals

JP15	Pin	Pin	
Ext_In0	1	2	Ext_In1
Ext_In2	3	4	Ext_In3
Ext_In4	5	6	Ext_In5
Ext_In6	7	8	Ext_In7
Ext_In8	9	10	Ext_In9
Ext_In10	11	12	Ext_In11
Ext_In12	13	14	Ext_In13
Ext_In14	15	16	Ext_In15
Ext_O0 *	17	18	Ext_O1 *
Ext_O2 *	19	20	Ext_O3 *
GND	21	22	GND
GND	23	24	Key

Pin 1 is square pad.

JP16 is for factory use only.

* Not Implemented

APPENDIX E

TA800 PCI Card

Figure 163 shows a TA800 PCI Analyzer card identifying status LED locations, external signal, external trigger input and output connections and external power jumper location.




Figure 163 TA800 PCI Analyzer Card

Status LED Function Description

SYS (Red/Green LED)	When green it indicates that the system voltages are within 5% of their nominal values. If any of $+5V$, $+3.3V + 3.3V_{aux}$, $+3.3V_{io}$ or $+12V$ drop by more than 5%, the SYS LED turns red. Upon power on it comes up red during a power self test and turns green when the software executes.
TRIG	Indicates that the analyzer has met the trigger condition and is awaiting for the post-trigger data to be captured.
D1, D2	When both are illuminated, the TA800 FPGAs are properly configured.

Jumper Configuration

TA800 +3.3V Power Source selection

JP7		
Shunt 1-2	top to center	+3.3V from on board 5V regulator
Shunt 2-3	bottom to center	+3.3V Bus Power (Default)

External Power

External +5V connects to JP6 Pins 1 & 2 Gnd is pin 3. JP6 is keyed to mate with the Catalyst power supply.

Trigger Out

J7 Pin 1, gnd J7 pin 2 see Figure 163.

External Outputs:

JP1	
1 thru 4	External Outputs [0:3]
5 thru 8	GND

Bus Protocol & Speed Sensing

JP2	
Shunt 1-2 Top two	PCI-X 133MHz (Default)
Shunt 3-4 Next to top	PCI-X 66MHz
Shunt 5-6 Next to bottom	PCI

TA800 Power Up configuration

S1 Jumper	Bottom two		
Open	TA800 Declared as a PCI agent (Default)		
Installed (See note 1.)	TA800 is transparent to the System BIOS		

Note 1. Jumper is used on TA800 Rev. A boards only. Rev. B boards perform this function with switch S1.1.

Switch S1.1	
OFF	TA800 Declared as a PCI agent (Default)
ON	TA800 is transparent to the System BIOS

Note 2. Switch S1.2 on Rev, B boards is for internal use only.

Note 3. The TA800 operating as a PCI agent requires 256 I/O space and 4 Meg of memory from the host system.

External Inputs JP10 (Supported on TA800 Rev. B only)

Color	Signal	Pin	Pin	Signal	Color
Brown	Ext_In0	1	2	GND	Red
Orange	-	3	4	-	Yellow
Green	GND	5	6	-	Blue
Magenta	-	7	8	GND	Gray
White	-	9	10	-	Black
Brown	GND	11	12	-	Red
Orange	-	13	14	GND	Yellow
Green	-	15	16	-	Blue
Magenta	GND	17	18	-	Gray
White	-	19	20	GND	Black
Brown	-	21	22	-	Red
Orange	KEY	23	24	-	Yellow

APPENDIX F

TA850 PCI Card

Figure 164 shows a TA850 PCI Analyzer card identifying status LED locations, external signal, external trigger input and output connections and external power jumper location.




Figure 164 TA850 PCI Analyzer Card

Status LED Function Description

SYS (Red/Green LED)	When green it indicates that the system voltages are within 5% of their nominal values. If any of $+5V$, $+3.3V + 3.3V_{aux}$, $+3.3V_{io}$ or $+12V$ drop by more than 5%, the SYS LED turns red. Upon power on it comes up red during a power self test and turns green when the software executes
TRIG	Indicates that the analyzer has met the trigger condition and is awaiting for the post-trigger data to be captured.
D1, D2	When both are illuminated, the TA850 FPGAs are properly configured.

Jumper Configuration

External Power	JX1 Center +3.3V, Outer GND. JP6 must be set IAW Note 3, otherwise
	a power supply contention may occur.

J7 Pin 1, gnd J7 pin 2 see Figure 164.

External Outputs:

Trigger Out

JP1	
1 thru 4	External Outputs [0:3]
5 thru 8	GND

Bus Protocol & Speed Sensing

JP2	
Shunt 1-2 Top two	PCI-X 133MHz (Default)
Shunt 3-4 Next to top	PCI-X 66MHz
Shunt 5-6 Next to bottom	PCI

Switch S1.1	
OFF	TA850 Declared as a PCI agent (Default)
ON	TA850 is transparent to the System BIOS

Note 1. Switch S1.2 is for internal use only.

Note 2. The TA850 operating as a PCI agent requires 256 I/O space and 4 Meg of memory from the host system.

Note 3. With **JP6** installed, power is supplied from the bus. To use external power input, remove **JP6**.

External Inputs JP10

Color	Signal	Pin	Pin	Signal	Color
Brown	Ext_In0	1	2	GND	Red
Orange	Ext_In1	3	4	Ext_In2	Yellow
Green	GND	5	6	Ext_In3	Blue
Magenta	Ext_In4	7	8	GND	Gray
White	Ext_In5	9	10	Ext_In6	Black
Brown	GND	11	12	Ext_In7	Red
Orange	Ext_In8	13	14	GND	Yellow
Green	Ext_In9	15	16	Ext_In10	Blue
Magenta	GND	17	18	Ext_In11	Gray
White	Ext_In12	19	20	GND	Black
Brown	Ext_In13	21	22	Ext_In14	Red
Orange	GND	23	24	Ext_In15	Yellow

Index

A

Active Session Conflict 178 Address Range setting for events 72 Address Test 53 Addressing 32/64 bit 85 Advanced Mode 65 Analysis Equations writing and editing 106 Analysis Options setting 105 ANALYSIS TYPE 105 Analyzer installing 5 Analyzer Window colors 20 Archive email 47 project 47 Asynchronous Timing Analyzer 11 Attributes PCI-X 73 setting 73 Authorization 22 B Base address setting for local memory 100 **Bi-Directional Port 5 Boolean Expression** defining 80 Burst Data Writes 87 С Capture timing violation 60 Capture a Screen 148 Captured Data filtering 152 Captured data compare 150 Color Code external signals, CPCI 170 external signals, PCI, PCI-X 167, 168, 169 Compliance

at an offset 119 Compliance Device Test 116 **Configuration Registers** scan 55 **Configuration Space Information 24** Convert to Excel[™] 147 Convert To Text 145 Converting Captured Data 145 Cursors linked 130 using X and Y 138 Custom Capture Data Project 66 D Data Block File 44 Data capture choices 76 Data Capture Options Easy Mode 33 Data Pattern fixed 44 walking bit 45 Data Project custom 66 device compliance e-mail result to Catalyst 124 Device Not Found 176 DEVSELl# speed assertion 86 Disable Device Drivers 116 Display hardware termination 133 jumping within 139 PCI-X Attributes 134 signal levels 129 user defined 140 **Display Manipulation 129 Display Signal** removing 137 Dump Memory 50 Ε Easy Mode 26 enhanced 65 Easy mode access from advanced mode 92

Easy Mode Access from Advanced mode 65 E-mail client default 49 enhanced easy mode 92 Errors number detected 162 ethernet connecting with 8 Example Files 113 Examples capture/trigger (Easy Mode) 32 Exercise and Capture Advanced Mode 82 Easy Mode 40 Exerciser programming Advanced Mode 83 utilities 50 **Exerciser** Commands **PCI 84** PCI-X 85 **Exerciser** Program Easy Mode 41 Extended memory 232 limitations 232 external output trigger 170 External Signals 166 color code PCI, PCI-X 167, 168, 169 extension of event 69 External Trigger Settings 25 F Filtering example 154 Find LPT Port 13 Fixed Data Pattern 44 Forcing Errors 88 G Generate Traffic measure trace statistics 58 to measure performance 57 Global Software Settings 21 Η Hardware Installation 5 Hardware not Found 176 Host and Target Same 5 Host Bus 18

Host bus type 18 host system requirements 4 I Insert exerciser program line 84 Instant Data Capture & Trigger 26 Interrupt forcing 89 Interrupts setting 89 J Jump Within Data Display 139 Jumper Configuration alternate 229 TA700 226 TA700C 234, 244, 248 TA700P 240 K Keyboard Edit 68 Known Issues 178 L Launch Problems 14 Local memory programming 100 local memory enable 100 Looping 88 LPT Port finding 13 LPT Port Problems 14 Μ Macro assigning to function key 173 defining 171 Macros 171 Master Abort on No DEVSEL# Options 42, 90 Master Assert FRAME# 42, 91 Mnemonics 164 Mnemonics as Events 69 Multiple Line Pattern 44 Multiple Results Windows 131 Ν Name an Event 68 New Analysis Project creating 105 No LEDs Lit on Powerup 176 Number of Errors

detected 162 0 On Target Disconnect Options 42 **Optimum Number of Samples** for trace 111 Overview 1 Р Padding 87 Patterns Matching Mnemonics displaying 165 PCI Agent 3 PCI-X attribute display 134 attributes 70 Performance Analysis 11, 34 advanced mode 103 Easv Mode 34 real time 11 review 109 Port Configuration 5 power draw 230 Power Jumper Configuration TA700P 240 Pre-defined Analysis 104 Pre-Defined Trigger Points 27 **Pre-Trigger** data 81 Program Device 115 Protocol Errors 25, 155 PCI 156 PCI-X 159 0 Quick Signal Edit 135 R Read/Modify Write 51 Real-time Analysis 103 Requirements host system 4 Restore archived Project 48 S Saved Performance Analysis Review 109 Scan check PCI 2.1 or PCI 2.2 specification 55 Scan Configuration Registers 55 Scan Direction limitation 56 Search

external signals pattern 143 for termination 144 protocol errors pattern 143 using mnemonic 144 virtual address pattern 144 Selective Data Capture complete bus 30 current slot only 31, 32 Set Default event definition 69 Set Interrupts 89 Set Trigger 81 Set trigger 81 Setting Exerciser Options 90 Setup & Hold Limits search for 61 Simulation Mode 14 limitations 15 operating in 15 Software Installation 5 Software Settings global 21 **SPECIFICATIONS** TA700/800 179 State Analyzer Only 10 State Analyzer & Exerciser 11 state transition events 76 State & Timing Analyzer 11 Statistical Analysis 12 Status LED function description 3 TA700P 240 SWITCH Function TA700 3 System feature status 23 System Administration 175 System Clock shutdown 178 Т Tag and Discard 77, 79 TA700 Launching 13 PCI Card 225 series comparison iii working modes 10

TA700 Analyzer Card 3

TA700 Overview 10 TA800 PCI Card 243, 247 TA850 PCI Card 247 Termination hardware determined 133 searching for 144 Timing Analysis Advanced mode synchronous 95 asynchronous (Easy Mode) 62 Easy mode synchronous 59 synchronous (Easy Mode) 59 Timing Violation 60 Trace Analysis Options 39 Trace Options setting 111 Trace Project new Advanced mode 111 **Trace Statistics** advanced mode 110 Easy Mode 36 **Trigger Points** pre-defined PCI (Easy Mode) 27 pre-defined PCI-X (Easy Mode) 28 Troubleshooting 176 U Update Interval for trace 111 **USB** Driver installing 6 update manually 7 USB Driver Installation 6 USB Port finding 13 Using the Cursors 138 Utilities exerciser 50 V View several open windows 131 Virtual Address searching for 144 Voltage Check enabling 17 W Wait States inserting 88 Walking Data Pattern 45

Write Read Verify 52 Z Zoom in wave display 139 Options 140

Catalyst Enterprises, Inc. 60 Las Colinas Lane San Jose, CA 95119 Phone 408.365.3846 Fax 408.365.3847 www.getcatalyst.com