


# Model Name : SOM-DB5830

01	COVER
02	Block Diagram
03	Power Map
04	COMe R3.0 Type6 RAW A/B
05	COMe R3.0 Type6 RAW C/D
06	LAN0/USB 3.1 Port 0-1
07	USB3.1 Port 2-3
08	USB3.1 Redriver Port 0-1
09	USB3.1 Redriver Port 2-3
10	USB2.0 Port 4-7
11	BIOS socket/SATA/RTC
12	HD Audio Codec ALC888
13	PCIe X4 Slot 1-2
14	PCI Express X16 Slot
15	Clock Buffer PCI-E
16	VGA
17	LVDS Connector
18	HDMI Conn. DDI3
19	DP Conn. DDI port 1-2
20	SYS FAN / SMART FAN
21	GPIO/SMBus/I2C/MicroSD/BZ
22	BIOS / eSPI selection
23	Port 80/ LPC PH

24	COM Port 1-2 / CAN
25	LED/SCREW/PROBE/BTN/PCB
26	ATX power / +V5 DUAL
27	DC IN / +V3.3 DUAL
28	RAPID SHUTDOWN
29	Revision History






Table 57: PCIe Connector Power and Bulk Decoupling Requirements

Power Rail	PCIe x1, x4 or x8 Connector	PCIe x16 Connector
VCC_12V	2.1A @ 1000uF bulk	5.5A @ 2000uF bulk
VCC_3V3	3.0A @ 1000uF bulk	3.0A @ 1000uF bulk
VCC_3V3_SB	375mA @ 150uF bulk	375mA @ 150uF bulk

Table 7.2: Input Power - Pin-Out Type 6/7 Modules (Dual Connector, 440 pins)

Power Rail	Module Pin Current Capability (Amps)	Nominal Input (Volts)	Input Range (Volts)	Derated Input (Volts)	Max Input Ripple (mV)	Max Module Input Power (w. derated input) (Watts)	Assumed Conversion Efficiency	Max Load Power (Watts)
VCC_12V	12	12	11.4 - 12.6	11.4	+/-100	137	85%	116
VCC_SV_SBY	2	5	4.75 - 5.25	4.75	+/-50	9		
VCC_RTC	0.5	3	2.0 - 3.3		+/-20			

ATX12V Power Supply Design Guide

Table 4. Typical Power Distribution for a 300 W ATX12V Configuration

Output	Min. Current (amps)	Max. Current (amps)	Peak Current (amps)
+12 V1DC <sup>(1,2)</sup>	1.0	8.0	10.0
+12 V2DC <sup>(1,2)</sup>	1.0	14.0	
+5 VDC	0.3	20.0	
+3.3 VDC	0.5	20.0	
-12 VDC	0.0	0.3	
+5 VSB	0.0	2.0	2.5

Note: Total combined output of 3.3 V and 5 V is ≤ 120 W  
 Peak currents may last up to 17 seconds with not more than one occurrence per minute  
 (1) 12V1DC and 12V2DC should have separate current limit circuits to meet 240VA safety requirements.  
 (2) V2 supports processor power requirements and must have a separate current limit

**LVDS PWR**

+V12	+V12	1A (40mils)
+V5	+VLVDS_PANEL_PWR	1A (40mils)
+V3.3	+V3.3	1A (40mils)

**System FAN / Smart FAN**

+V12	2.2 x2 = 4.4A	4.4A (176mils)
------	---------------	----------------

**PCIe Slot**

+V12	+V12	PCIe X16 x1 + PCIe X4 x2
+V3.3	+V3.3	5.5A + (2.1A x2) = 9.7A (388mils)
+V3.3_DUAL	+V3.3_DUAL	3A + (3A x2) = 9A (360mils)
+V3.3_DUAL	+V3.3_DUAL	PCIe X16 x1 + PCIe X4 x2
		375mA + (375mA x2) = 1125mA (45mils)

**BUZZER**

+V5	+V5	50mA (2mils)
-----	-----	--------------

**ON\_NCP45521IMNTWG-H**

+V3.3	+V3.3	1A (40mils)
+V3.3_SDIO	+V3.3_SDIO	1A (40mils)

**VGA**

+V5	+V5	1A (40mils)
-----	-----	-------------

**ANPEC APW7145KAI-TRG**

+V5_DUAL	+V5_DUAL	2.5A (100mils)
+V3.3_DUAL	+V3.3_DUAL	3 A (120mils)

**REALTEK\_ALC888S-VD2-GR**

+V3.3	+V3.3	20.47mA (0.82mils)
+V5_DUAL	+V5_DUAL	237mA (10mils)

**USB3.0 x 4 port**

+V5_DUAL	+V5_DUAL	900mA x4 = 3.6A (144mils)
----------	----------	---------------------------

**USB2.0 x 8 port**

+V5_DUAL	+V5_DUAL	500mA x8 = 4A (160mils)
----------	----------	-------------------------

**PCIe Clock Buffer**

+V3.3	+V3.3	187mA (7.48mils)
-------	-------	------------------

**SN65HVD251DR**

+V5	+V5	65mA (2.6mils)
-----	-----	----------------

**ON\_NB7NPQ7042MMUTXG**

+V3.3_DUAL	+V3.3_DUAL	130mA x2 = 260mA (10.4mils)
------------	------------	-----------------------------

**LVDS INVERTER**

+V5	+V5	1A (40mils)
+V12	+V12	1A (40mils)

**MAXIM\_MAX6958AAEE+**

+V3.3	+V3.3	275mA (11mils)
-------	-------	----------------

**SMBUS Pin Header**

+V3.3_DUAL	+V3.3_DUAL(pin Header)	80mA (3.2mils)
------------	------------------------	----------------

**I2C Pin Header + ST\_M24C02-RMN6TP**

+V3.3_DUAL	+V3.3_DUAL(pin Header)	82mA (4mils)
------------	------------------------	--------------

**(From Module) SPI Flash + Pin Header**

+V3.3_DUAL	+V3.3_DUAL	100mA (4mils)
------------	------------	---------------

**HDMI retimer**

+V3.3	+V3.3	70mA (2.8mils)
-------	-------	----------------

**HDMI Connector**

+V1.1_DP159	+V1.1_DP159	325mA (13mils)
-------------	-------------	----------------

**HDMI Connector**

+V5	+V5	55mA (2.2mils)
-----	-----	----------------

**DP Connector x2**

+V3.3	+V3.3	500mA x2 = 1A (40mils)
-------	-------	------------------------


**SP3243EUEY-L**

+V5	+V5	100mA (4mils)
-----	-----	---------------



**ATX Connector**

+V12	+V12	24A (960mils)
+V3.3	+V3.3	20A (800mils)
+V5	+V5	15A (600mils)
+V5SB	+V5SB	2.5A (100mils)








**+VIN(SOM A/B/C/D) total:  
+V12 @ 12A  
+V4.75 @ 30A**






# LANO RJ-45 (w/ USB3.1 x2)



# LANO A201-1 change connector to 2.5G








LED-Function	LED Color#	LED State	Description
Link Speed	Green / Orange	Off	10 Mbps link speed
		Green	100 Mbps link speed
		Orange	1000 Mbps link speed
Link Status & Activity	Yellow	Off	No Link
		Steady On	Link established, no activity detected
		Blinking	Link established, activity detected



# USB3.1 x2


A101-1 170915  
 After ON Semi. review, ESD should work OK,  
 but will limit bandwidth due to loss.  
 Layout Note:  
 ESD net 可以為了順線修改 Net 順序

# USB3.2 Connector Port 2-3



# USB3.1 Gen2 Redriver for USB3.2 x2 Port 0-1




IP: I1OT-22



From PCH (S) USB\_SSTX1- USB\_SSTX1+ (S) USB\_SSRX1- USB\_SSRX1+ (S) USB\_SSTX0- USB\_SSTX0+ (S) USB\_SSRX0- USB\_SSRX0+

To PCH (S) USB\_SSTX1- USB\_SSTX1+ (S) USB\_SSRX1- USB\_SSRX1+ (S) USB\_SSTX0- USB\_SSTX0+ (S) USB\_SSRX0- USB\_SSRX0+

To Device (S) USB\_C\_SSTX1+ (S) USB\_C\_SSTX1- (S) USB\_C\_SSRX1+ (S) USB\_C\_SSRX1- (S) USB\_C\_SSTX0+ (S) USB\_C\_SSTX0- (S) USB\_C\_SSRX0+ (S) USB\_C\_SSRX0-



### Equalization Setting:

EQA/B/C/D are the selection pins for the equalization selection

EQA/B/C/D	Equalizer setting (dB)	
	@2.5GHz	@5GHz
0 (Tie 0Ω to GND)	6.7	12.4
R (Tie Rext to GND)	3.5	8.0
F (Leave Open)	5.3	10.6
1 (Tie 0Ω to VDD)	8.4	14.6

### Flat Gain Setting:


FGA/B/C/D are the selection pins for the DC gain

FGA/B/C/D	dB
0 (Tie 0Ω to GND)	-1.6
R (Tie Rext to GND)	-0.5
F (Leave Open)	1.0
1 (Tie 0Ω to VDD)	2.7

### Control pin Specifications (VDD = 3.3 ± 0.3V TA = 0 to 70°C)

Symbol	Parameter	Min.	Typ.	Max.	Units
<b>2-level control pins</b>					
V <sub>IH</sub>	DC input logic High	VDD*0.65			V
V <sub>IL</sub>	DC input logic Low			VDD*0.35	V
I <sub>IH</sub>	Input High current			25	µA
I <sub>IL</sub>	Input Low current	-25			µA
<b>4-level control pins</b>					
V <sub>IH</sub>	DC input logic "High"	0.92*VDD	VDD		V
V <sub>IF</sub>	DC input logic "Float"	0.59*VDD	0.67*VDD	0.75*VDD	V
V <sub>IR</sub>	DC input logic "With Rext to GND"	0.25*VDD	0.33*VDD	0.41*VDD	V
V <sub>IL</sub>	DC input logic "Low"		GND	0.08*VDD	V
I <sub>IH</sub>	Input High current			50	µA
I <sub>IL</sub>	Input Low current	-50			µA
R <sub>ext</sub>	External resistor connects to GND (±5%)	64.6	68	71.4	kΩ


### Block Diagram





# USB3.2 Gen2 Redriver for USB3.2 x2 Port 2-3

IP:IIOT-22



place near USB3C1 (Rear I/O)



### Equalization Setting:

EQA/B/C/D are the selection pins for the equalization selection

EQA/B/C/D	Equalizer setting (dB)	
	@2.5GHz	@5GHz
0 (Tie 0Ω to GND)	6.7	12.4
R (Tie Rext to GND)	3.5	8.0
F (Leave Open)	5.3	10.6
1 (Tie 0Ω to VDD)	8.4	14.6

### Flat Gain Setting:


FGA/B/C/D are the selection pins for the DC gain

FGA/B/C/D	dB
0 (Tie 0Ω to GND)	-1.6
R (Tie Rext to GND)	-0.5
F (Leave Open)	1.0
1 (Tie 0Ω to VDD)	2.7

### Control pin Specifications (VDD = 3.3 ± 0.3V TA = 0 to 70°C)

Symbol	Parameter	Min.	Typ.	Max.	Units
<b>2-level control pins</b>					
V <sub>IH</sub>	DC input logic High	VDD*0.65			V
V <sub>IL</sub>	DC input logic Low		VDD*0.35		V
I <sub>IH</sub>	Input High current		25		uA
I <sub>IL</sub>	Input Low current	-25			uA
<b>4-level control pins</b>					
V <sub>IH</sub>	DC input logic "High"	0.92*VDD	VDD		V
V <sub>IF</sub>	DC input logic "Float"	0.59*VDD	0.67*VDD	0.75*VDD	V
V <sub>IR</sub>	DC input logic "With Rext to GND"	0.25*VDD	0.33*VDD	0.41*VDD	V
V <sub>IL</sub>	DC input logic "Low"		GND	0.08*VDD	V
I <sub>IH</sub>	Input High current		50		uA
I <sub>IL</sub>	Input Low current	-50			uA
R <sub>ext</sub>	External resistor connects to GND (±5%)	64.6	88	71.4	kΩ

### Block Diagram



**ADVANTECH**

Title **USB3.1 Redriver Port 2-3**



Doc Number **SOM-DB5830**

Date: **Wednesday, January 18, 2023**


Sheet **9** of **33**

Rev **A3**


# USB2.0 Port 4-5 PWR





Layout Note:  
ESD net 可以為了網線修改 Net 順序




# USB2.0 Port 4-7




# USB2.0 Port 6-7 PWR






Layout Note:  
ESD net 可以為了網線修改 Net 順序




# SPI




With COM.0 Rev 3, the SPI interface maybe either 3.3V or 1.8V, as is best for the Module chipset at hand.



- A301-1: 1653005287-01 phase-out, change to 1653008397-01
- CN5 (1-2) MINIJUMPER\_2\_2.0mm <Characteristic> PH\_3x1V\_2.00mm
- CN6 (1-2) MINIJUMPER\_2\_2.0mm <Characteristic> PH\_3x1V\_2.00mm
- CN7 (1-2) MINIJUMPER\_2\_2.0mm <Characteristic> PH\_3x1V\_2.00mm
- CN8 (1-2) MINIJUMPER\_2\_2.0mm <Characteristic> PH\_3x1V\_2.00mm
- CN5 To QFN socket From B2B CONN To SOIC8 socket
- CN6 To QFN socket From B2B CONN To SOIC8 socket
- CN7 To QFN socket From B2B CONN To SOIC8 socket
- CN8 To QFN socket From B2B CONN To SOIC8 socket



# RTC BATTERY




# SATA

P/N: 1654005955  
P/N Length 3,3mm

P/N: 1654013393-01  
P/N Length 2,1mm

A101-2 Change SATA1-SATA4 from 1654005955 to 1654013393-01 for DFN request.






# HD Audio Codec REALTEK ALC888S-VD2-GR

+V3.3 @ total = 20.47mA  
 DVDD=19.8mA  
 DVDDIO=0.67mA



Pin29輸入5V  
 in25/38勿再輸入5V  
 in29為內部LDO input  
 in25/38為內部LDO output

+V5\_LDO\_IN @ 112.08mA  
 +V4.5\_LDO\_OUT @ 125mA

+V5\_DUAL @ 237mA





# PCI-E X4\_Slot1





A301-1: PCI-E X4 connector 1654014052-01 phase-out for standardization change to 1654014054-02.

# PCI-E X4\_Slot2



A301-1: PCI-E X4 connector 1654014052-01 phase-out for standardization change to 1654014054-02.



PCIE Clock Buffer support Gen4

A201-1 DEL PCIE GEN3 clock buffer  
ADD PCIE GEN4 clock buffer








Table 16. Parameters for Low-Power HCSL Output Test Load

Device	R <sub>s</sub> (Ω)	Z <sub>o</sub> (Ω)	L (inches)	C <sub>L</sub> (pF)
82VL123a	37	55	18	2
82VL123b	33	100	10	2
82VL123c	Internal	85	10	2
	7.5	100	10	2

SMBus Addressing



SMB_A1_tri	SMB_A0_tri	SMBus Address
0	0	D8
0	M	DA
0	T	DE
M	0	C2
M	M	C4
M	T	C6
T	0	CA
T	M	CC
T	T	CE

Functionality at Power-Up (PLL Mode)

100M_133M#	DIF_IN MHz	DIF[k]
1	100.00	DIF_IN
0	133.33	DIF_IN

PLL Operating Mode Readback

HiBW_BYPM_LOBw#	Byte0, bit 7	Byte 0, bit 6
Low (Low BW)	0	0
Mid (Bypass)	0	1
High (High BW)	1	1



5.4.9 Carrier Board LPC Devices  
Carrier Board LPC devices should be clocked with the LPC clock provided by the Module interface. If the Carrier Board has two loads on the LPC clock these loads should be connected to the common clock without a buffer. The Carrier Board should not have more than two loads on the LPC clock.  
Carrier Board LPC devices should be reset with signal CB\_RESET#.

A typical routing topology for a Module LPC device and two Carrier Board LPC devices clock is shown below. This topology is used by Modules that start and stop the LPC clock on the fly. In this case, a buffer cannot be used and all LPC devices must share a common clock.









Table 133. LPC\_CLK[1:0] Signals Trace Routing - 2 Branches (Sheet 1 of 2)

Parameter	Trace Width (mils)	Minimum Trace Spacing (mils)	Trace Length (mils)
Backdoor Leg and Fanout Leg	3.50	3.50	0-500
L1 Main Route	4mils P5, 4.5mils G5	15	500-1500
L2 Main Route	4mils P5, 4.5mils G5	15	800-2000
L3 Main Route	4mils P5, 4.5mils G5	15	800-2000

A201-1 DEL LPC CLK buffer

# VGA















Table 11: Display Port / HDMI / DVI Pin-out of Type 10 and Type 6

COM Express Pin Name	DDI0 Type 10	DDI1 Type 6	DDI2 Type 6	DDI3 Type 6	Function (DDIX) DisplayPort	Function (DDIX) HDMI / DVI
DDIX_PAIR0+	B71	D26	D39	C39	DPX_LANE0+	TMDSX_DATA2+
DDIX_PAIR0-	B72	D27	D40	C40	DPX_LANE0-	TMDSX_DATA2-
DDIX_PAIR1+	B73	D29	D42	C42	DPX_LANE1+	TMDSX_DATA1+
DDIX_PAIR1-	B74	D30	D43	C43	DPX_LANE1-	TMDSX_DATA1-
DDIX_PAIR2+	B75	D32	D46	C46	DPX_LANE2+	TMDSX_DATA0+
DDIX_PAIR2-	B76	D33	D47	C47	DPX_LANE2-	TMDSX_DATA0-
DDIX_PAIR3+	B81	D36	D49	C49	DPX_LANE3+	TMDSX_CLK+
DDIX_PAIR3-	B82	D37	D50	C50	DPX_LANE3-	TMDSX_CLK-
DDIX_HPD	B89	C24	D44	C44	DPX_HPD	HDMI_X_HPD
DDIX_CTRLCLK_AUX+	B98	D15	C32	C36	DPX_AUX+	HDMI_CTRLCLK
DDIX_CTRLDATA_AUX-	B99	D16	C33	C37	DPX_AUX-	HDMI_CTRLDATA
DDIX_DDC_AUX_SEL	B95	D34	C34	C38		



HDMI SEL

A201-1 change to HDMI2.0



SWAP	Input lane SWAP
NC	normal working Default Setting
1	receive lane polarity swap(retimer mode only)
0	receive lane swap(retimer and redriver mode)

EQ_SEL	EQ_SEL
NC	Adaptive EQ Default Setting
1	for Fixed at 14 dB
0	for Fixed EQ at 7.5 dB






HDMI_SEL#	HDMI_SEL
NC	Weak internal pull down
1	DVI mode
0	Normal mode Default Setting

SLEW	Slew rate control
NC	for 10 ps slow Default Setting
1	fastest data rate
0	for 5 ps slow




PRE_SEL	De-emphasis
NC	0dB Default Setting
1	Reserved
0	-2 dB

I2C_EN	I2C_EN
NC	Weak internal pull down
1	for I2C ENABLE
0	for PIN STRAP Default Setting

TX_TERM	Transmit Termination Control
NC	auto termination set Default Setting
1	No TX termination
0	for TX termination 75-100 Ω



DP1



LEVEL	SETTINGS
0	Option 1: Tie 1 kΩ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 kΩ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 kΩ 5% to V <sub>CC</sub> . Option 2: Tie directly to V <sub>CC</sub> .

Table 2. TDP142 Receiver Equalization GPIO Control

Equalization Setting #	ALL DISPLAYPORT LANES			EQ GAIN at 4.05 GHz (dB)
	DPEQ1 PIN LEVEL	DPEQ0 PIN LEVEL	DPEQ0 PIN LEVEL	
0	0	0	0	1.0
1	0	R	R	3.3
2	0	F	F	4.9
3	0	1	1	6.5
4	R	0	0	7.5
5	R	R	R	8.6
6	R	F	F	9.5
7	R	1	1	10.4
8	F	0	0	11.1
9	F	R	R	11.7
10	F	F	F	12.3
11	F	1	1	12.8
12	1	0	0	13.2
13	1	R	R	13.6
14	1	F	F	14.0
15	1	1	1	14.4

DP2


















Table 4. TDP142 I2C Target Address


DPEQ0/I1 PIN LEVEL	A0 PIN LEVEL	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)
0	0	1	0	0	0	1	0	0	0/1
0	R	1	0	0	0	1	0	1	0/1
0	F	1	0	0	0	1	1	0	0/1
0	1	1	0	0	0	1	1	1	0/1
R	0	0	1	0	0	0	0	0	0/1
R	R	0	1	0	0	0	1	0	0/1
R	F	0	0	0	0	0	1	0	0/1
R	1	0	0	1	0	0	1	1	0/1
F	0	0	0	1	0	0	0	0	0/1
F	R	0	0	1	0	0	0	1	0/1
F	F	0	0	1	0	0	0	1	0/1
F	1	0	0	1	0	0	1	1	0/1
1	0	0	0	0	1	1	0	0	0/1
1	R	0	0	0	1	1	0	1	0/1
1	F	0	0	0	1	1	1	0	0/1
1	1	0	0	0	1	1	1	1	0/1












# SMART FAN



# SYSTEM FAN



<b>ADANTECH</b>		
Title		<b>SYS FAN / SMART FAN</b>
Size	Document Number	Rev
	<b>SOM-DB5830</b>	<b>A3</b>
Date:	Wednesday, January 18, 2023	
Sheet 21 of 33		



### 3.6.3.6 CFL U/S/H SDXC Guidelines Change


Description: CFL-U, S and H PCH SDXC Guidelines has changed.

Resistor R1 (22 ohms) is added in the below topology diagram to be placed on SD\_DATA [3:0] and SD\_CMD within 12.7 mm away from the device.


Following PDGs will be updated in the next release.

# ESPI selection / BIOS selection

For COM.0 R3, the Module Carrier based BIOS options have been expanded to support eSPI devices. A third pin that affects the BIOS location, named ESPI\_EN#, works in conjunction with BIOS\_DIS1# and BIOS\_DIS0# to define the BIOS boot path.



1. The Carrier shall leave the ESPI\_EN# unconnected on the Carrier for LPC operation.
2. The Carrier shall tie ESPI\_EN# to GND for eSPI operation.




<b>ADI-ANTECH</b>		
Title		<b>BIOS / eSPI selection</b>
Size	Document Number	<b>SOM-DB5830</b>
Date:		Wednesday, January 18, 2023
Sheet		23 of 33
Rev		<b>A3</b>







# COM1




# RS-232 Transceiver



# COM1 BOX HEADER






# COM2 BOX HEADER




# COM2 (Default) / CAN (OPTIONAL)


A101-1 Fix CAN circuit  
 Modify Q18 and Q22 circuit based on COM Spec.  
 Change R238 from 1k to 0 ohm.




# COM/CAN selection



# CAN Transceiver




# CAN BOX HEADER





# LED


A101-1 20170906  
Change R value for each LED brightness.



A201-2 Follow SOM-DB5830 add WDTOUT\_LED





A101-1 20170906  
Change R value for each LED brightness.




A301-1 Add RSMRST\_OUT# LED for COMe R3.1

# FM/PCB




A301-1 PCB part\_number change to 19A6583020-01


# SCREW HOLE



# PROBE



# Button / Pin Header / Switch



<b>ADVANTECH</b>			
Title <b>LED/SCREW/PROBE/BTN/PCB/FM</b>			
Size	Document Number	<b>SOM-DB5830</b>	Rev <b>A3</b>
Date:	Wednesday, January 18, 2023		
	Sheet	26	of 33





**+V5\_DUAL@ Max. 2.5A**


**+V5\_DUAL@ 1.25A**

**+V3.3\_DUAL@ Max. 3A**

**+V3.3\_DUAL@ 1.6A**




# Rapid Shutdown




## +V12 Rapid Shutdown

CAD Note:  
Place close to large value Cap.




## +V5\_DUAL Rapid Shutdown +V5SB\_CB Rapid Shutdown

CAD Note:  
Place close to large value Cap.




## +V3.3 Rapid Shutdown

CAD Note:  
Place close to large value Cap.




## +V5 Rapid Shutdown

CAD Note:  
Place close to large value Cap.




## +V3.3\_DUAL Rapid Shutdown

CAD Note:  
Place close to large value Cap.



## +VBAT Rapid Shutdown





CAD Note:  
Place close to battery.



<b>ADVANTECH</b>		
<b>RAPID SHUTDOWN</b>		
Size	Document Number	Rev
	<b>SOM-DB5830</b>	<b>A3</b>
Date:	Wednesday, January 18, 2023	Sheet 29 of 33

# PCIe Redriver for J1\_PCIEEX16\_1\_TX

AD9111-1 Add re-driver for PCIeEX16



Gain setting:	
L0 (1K)	-6dB
L1(13K)	-3dB
L2(59K)	3dB
L3(Floating)	0dB

\*Default

Gain setting:	
L0 (1K)	-6dB
L1(13K)	-3dB
L2(59K)	3dB
L3(Floating)	0dB

\*Default





Table 3. 4-Level Control Pin Settings

LEVEL	SETTING
L0	1 kΩ to GND
L1	13 kΩ to GND
L2	59 kΩ to GND
L3	F (Float)

Table 2. Receiver Detect State Machine Settings

PD0	PD1	RX_DET	Channels 0-3 RX Common-mode Impedance	Channels 4-7 RX Common-mode Impedance	COMMENTS
L	L	L0	Always 50Ω	Always 50Ω	PCI Express RX detection state machine is disabled. Recommended for non PCIe interface use case where the DS160PR810 is used as buffer with equalization.
L	L	L1	Pre Detect: Hi-Z Post Detect: 50 Ω	Pre Detect: Hi-Z Post Detect: 50 Ω	Outputs polls until 3 consecutive valid detections
L	L	L2	Pre Detect: Hi-Z Post Detect: 50 Ω	Pre Detect: Hi-Z Post Detect: 50 Ω	Outputs polls until 2 consecutive valid detections
L	L	L3 (Float)	Pre Detect: Hi-Z Post Detect: 50 Ω	Pre Detect: Hi-Z Post Detect: 50 Ω	TX polls every ~150us until valid termination is detected, RX CM impedance held at Hi-Z until detection Reset by asserting PD0/1 high for 200us then low.
H	L	X	Hi-Z	Pre Detect: Hi-Z Post Detect: 50 Ω	Reset Channels 0-3 signal path and set their RX impedance to Hi-Z.
L	H	X	Pre Detect: Hi-Z Post Detect: 50 Ω	Hi-Z	Reset Channels 4-7 signal path and set their RX impedance to Hi-Z.
H	H	X	Hi-Z	Hi-Z	

Table 1. Equalization Control Settings



EQ INDEX	EQUALIZATION SETTING			TYPICAL EQ BOOST (dB)	
	EQ0_0 (Ch 0-3) / EQ1_0 (Ch 4-7)	EQ0_1 (Ch 0-3) / EQ1_1 (Ch 4-7)	EQ0_2 (Ch 0-3) / EQ1_2 (Ch 4-7)	@ 4 GHz	@ 8 GHz
0	L0	L0	L0	-0.25	-0.5
1	L0	L1	L1	2.0	4.0
2	L0	L2	L2	2.5	5.0
3	L0	L3	L3	3.0	6.0
4	L1	L0	L0	4.0	7.0
5	L1	L1	L1	4.5	7.5
6	L1	L2	L2	5.0	8.0
7	L1	L3	L3	6.0	9.5
8	L2	L0	L0	7.0	10
9	L2	L1	L1	8.0	11
10	L2	L2	L2	8.5	12.5
11	L2	L3	L3	9.0	13
12	L3	L0	L0	9.5	14.5
13	L3	L1	L1	10.0	15
14	L3	L2	L2	10.5	16
15	L3	L3	L3	12.0	18

Table 4. SMBUS/I2C Slave Address Settings

ADDR1	ADDR0	7-bit Slave Address Channels 0-3	7-bit Slave Address Channels 4-7
L0	L0	0x18	0x19
L0	L1	0x1A	0x1B
L0	L2	0x1C	0x1D
L0	L3	0x1E	0x1F
L1	L0	0x20	0x21
L1	L1	0x22	0x23
L1	L2	0x24	0x25
L1	L3	0x26	0x27
L2	L0	0x28	0x29
L2	L1	0x2A	0x2B
L2	L2	0x2C	0x2D
L2	L3	0x2E	0x2F
L3	L0	0x30	0x31
L3	L1	0x32	0x33
L3	L2	0x34	0x35
L3	L3	0x36	0x37



# PCIe Redriver for J1 PCIE16\_1 RX

AP01-1 Add re-driver for PCIE16



To COME conn.

From PCIE16\_2 connector



Gain setting:

L0 (1K)	-6dB
L1(13K)	-3dB
L2(59K)	3dB
L3(Floating)	0dB

\*Default

Gain setting:

L0 (1K)	-6dB
L1(13K)	-3dB
L2(59K)	3dB
L3(Floating)	0dB

\*Default





Table 3. 4-Level Control Pin Settings

LEVEL	SETTING
L0	1 kΩ to GND
L1	13 kΩ to GND
L2	59 kΩ to GND
L3	F (Float)

Table 2. Receiver Detect State Machine Settings

PD0	PD1	RX_DET	Channels 0-3 RX Common-mode Impedance	Channels 4-7 RX Common-mode Impedance	COMMENTS
L	L	L0	Always 50Ω	Always 50Ω	PCI Express RX detection state machine is disabled. Recommended for non PCIe interface use case where the DS160PR810 is used as buffer with equalization.
L	L	L1	Pre Detect: Hi-Z Post Detect: 50 Ω	Pre Detect: Hi-Z Post Detect: 50 Ω	Outputs polls until 3 consecutive valid detections
L	L	L2	Pre Detect: Hi-Z Post Detect: 50 Ω	Pre Detect: Hi-Z Post Detect: 50 Ω	Outputs polls until 2 consecutive valid detections
L	L	L3 (Float)	Pre Detect: Hi-Z Post Detect: 50 Ω	Pre Detect: Hi-Z Post Detect: 50 Ω	TX polls every ~150us until valid termination is detected, RX CM impedance held at Hi-Z until detection Reset by asserting PD0/1 high for 200us then low.
H	L	X	Hi-Z	Pre Detect: Hi-Z Post Detect: 50 Ω	Reset Channels 0-3 signal path and set their RX impedance to Hi-Z.
L	H	X	Pre Detect: Hi-Z Post Detect: 50 Ω	Hi-Z	Reset Channels 4-7 signal path and set their RX impedance to Hi-Z.
H	H	X	Hi-Z	Hi-Z	

Table 1. Equalization Control Settings

EQ INDEX	EQUALIZATION SETTING		TYPICAL EQ BOOST (dB)	
	EQ0_0 (Ch 0-3) / EQ1_1 (Ch 4-7)	EQ0_0 (Ch 0-3) / EQ0_1 (Ch 4-7)	@ 4 GHz	@ 8 GHz
0	L0	L0	-0.25	-0.5
1	L0	L1	2.0	4.0
2	L0	L2	2.5	5.0
3	L0	L3	3.0	6.0
4	L1	L0	4.0	7.0
5	L1	L1	4.5	7.5
6	L1	L2	5.0	8.0
7	L1	L3	5.0	9.5
8	L2	L0	7.0	10
9	L2	L1	8.0	11
10	L2	L2	8.5	12.5
11	L2	L3	9.0	13
12	L3	L0	9.5	14.5
13	L3	L1	10.0	15
14	L3	L2	10.5	16
15	L3	L3	12.0	18

Table 4. SMBUS/I2C Slave Address Settings

ADDR1	ADDR0	7-bit Slave Address Channels 0-3	7-bit Slave Address Channels 4-7
L0	L0	0x18	0x19
L0	L1	0x1A	0x1B
L0	L2	0x1C	0x1D
L0	L3	0x1E	0x1F
L1	L0	0x20	0x21
L1	L1	0x22	0x23
L1	L2	0x24	0x25
L1	L3	0x28	0x29
L2	L0	0x2B	0x2C
L2	L1	0x2A	0x2B
L2	L2	0x2C	0x2D
L2	L3	0x2E	0x2F
L3	L0	0x30	0x31
L3	L1	0x32	0x33
L3	L2	0x34	0x35
L3	L3	0x36	0x37

**SOM-DB5830 A1 01-1 PCB:19A6583000-01, 96 BOM:96965830000 Date: 2017/10/13**

**SOM-DB5830 A1 01-2 PCB:19A6583001-01, 96 BOM:96965830000 Date: 2018/03/26**

PG21: R519 need to mount for BUZZER function.  
PG20: Change SMART\_FAN1 from 1655004909-01 to 1655004347 for common part.  
PG27: Add C1142 & C1165 for +VIN low voltage power ripple.  
PG17: Change component at PG17 for LVDS sequence.  
PG18: Correct name error from SW\_HDMI\_EQ1 to SW\_HDMI\_EQ1.  
PG04: change J1 from 1653006504-01 to 1653002200 for duplicated part.  
PG20: Update SMART\_FAN1 PIN4 FANPWM schematic.  
PG20: Change C202 from 0.1uF to 0.01uF for FANTACH waveform abnormal.  
PG24: Update COM1 of Q28 schematic for connect mistake.  
PG24: Change R475 to 2k and R481 to 1k for CAN\_TX waveform abnormal.  
PG11: Change SATA1~SATA4 from 1654005955 to 1654013393-01 for DFM request.  
PG11: Update schematic for two SPI BIOS ROM support.  
PG11: Add J3(1-2) jumper for two SPI BIOS ROM support.  
PG21: Add SD\_PWR\_EN to CN1 PIN A86 to control SD CONN PWR.  
PG26: Add schematic for TYPE2# & TYPE0# select.  
PG15: Swap U7 SMB\_M\_CLK and SMB\_M\_DAT for connect mistake.  
PG17: Change R2033 from +V3.3 to +V5\_DUAL for +VLVDS\_PANEL\_PWR discharge.  
PG17: Change R2034 from 1.2Kohm to 52.3ohm for +VLVDS\_PANEL\_PWR discharge.  
PG23: Change TPM(U19) from 1410028322-01(FW5.61) to 1410028322-11(FW5.62).  
PG23: Change R459 from 33k to 4.7k for FAE recommend.  
PG23: Change LPC\_PH1 from 1653007220 to 1653007270-01 for DFM request.  
PG17: Reserve cap at LVDS signals for SI and remove Common Mode Choke.  
PG09: Change HW Strap setting of equalization and flat gain for USB3.1 GEN2 TX.  
PG21: Change Q27 from 1310390410-02 to 1310390410 for duplicated part.  
PGXX: Change 2N7002 from 1315700214 to 1315700214-01 for part shortage issue.  
PG06: Reserve Common Mode Choke co-layout for USB3.1 RX Port 0/1 signal.  
PG07: Reserve Common Mode Choke co-layout for USB3.1 RX Port 2/3 signal.  
PG10: Change USB20 port 4~7 Common Mode Choke from 1212003587-01 to 1212001302.  
PG06: Change USB20 port 0/1 Common Mode Choke from 1212003587-01 to 1212001302.  
PG07: Change USB20 port 2/3 Common Mode Choke from 1212003587-01 to 1212001302.  
PG10: Change USB20 CONN USB2.0\_1 from 1654012279-01 to 1654009643.  
PG29: Change C84/C85/C88/C89 from X7R 4.7uF 10% 10V SMD 0805 to X5R 4.7uF 10% 25V SMD 0603 for capacitance shortage issue.  
  
PG17: Unmount C155 for LVDS sequence.  
PG28: Change Q54 from 1315700210-04 to 1310006311-01 for clear CMOS issue.

**SOM-DB5830 A101-3 PCB:19A6583002-01, 96 BOM:96965830000 Date: 2018/10/03**

PG6: Change re-driver USB3.1 port 0/1.  
PG7: Change re-driver USB3.1 port 2/3.  
PG8: Change re-driver USB3.1 port 0/1.  
PG9: Change re-driver USB3.1 port 2/3.

**SOM-DB5830 A101-4 PCB:19A6583003-01, 96 BOM:96965830000 Date: 2019/05/09**

PGXX: Exchange SOM-AB1 and SOM-CD1 location at layout board file.

**SOM-DB5830 A201-1 PCB:19A6583010-01, 96 BOM:96965830010 Date: 2020/05/07**

PG04: change pin header for phase out for standardization  
PG05: change to 16G COM E connector  
PG06: change to 2.5G LAN connector  
PG11: change to 2 BIOS socket SOT&QFN  
PG13: change to GEN4 SLOT  
PG14: change to GEN4 SLOT  
PG15: change to use Gen4 clock buffer  
PG18: Change to HDMI2.0 spec  
PG23: DEL LPC to PORT 80, ADD I2C to PORT 80, DEL TPM IC .

**SOM-DB5830 A201-2 PCB:19A6853011-01 96 BOM:96965830010 Date: 2020/10/20**

PG19: Add U32/U33 DP Re-driver for Display 8.1Gbps.  
PG26: Add WDTOUT LED design for EC requirement. Update PCB part number.  
PG17: Change LVDS1 connector from 1653006918-01 to 1655005384-01 and modify pin define.  
PG06: USB3.1 description change to USB3.2.  
PG07: USB3.1 description change to USB3.2.  
PG11: BH1 change to 1760000571 for phase out component.

ADVANTECH			
Title		Revision History	
Size	Document Number	SOM-DB5830	Rev A3
Date:	Wednesday, January 18, 2023		Sheet 32 of 33



SOM-DB5830 A201-2 PCB:19A6583012-01 96 BOM:96965830010 Date: 2022/12/5

PG14, PG30, PG31: Add PCIE Gen4 re-driver.  
PG04: Change R11, R15 pull-up to +V3.3\_DUAL  
PG25: U22 Change to CAN-FD transceiver. (1410030897-01)  
PG27: U25 VCC pin change to +V3.3\_DUAL  
PG22: Reserve pull-down for SDIO\_WP. (R5379)  
PG20: Add DP\_HPD isolation for DP leakage.  
PG04: Add RSMRST\_OUT# for COMe R3.1  
PG06, 07, 10: Change to USB load switch for COMe 3.1 RSMRST\_OUT# requirement.  
PG06: Add ESD for LAN port.  
PG25: Add jumper for CAN-FD.  
PG08, PG09: Change Re-driver to Pericom PERICOM\_PI3EQX1004B1ZHEX (1410028782-01)  
PG19, PG08, PG09: Change EQ setting to switch.  
PG17: Change LVDS connector pinout for SI pinout.  
PG20: DP common mode chock 1212003215-01 phase out, change to 1212004461-01.  
PG11: 2.0mm jumper 1653005287-01 phase-out, change to 1653008397-01  
PG06, PG07: USB3 Gen2 common mode chock 1212004051-01 phase-out change to 1212004724-01  
PG18: HDMI common mode chock 1212003215-01 phase-out change to 1212004461-01  
PG28: PMOS 1310003473 phase-out change to 1310006980-01  
PG11: NMOS 1315033500 phase-out chang to 1310005735-01  
PG27: Fix RC 13 to 10.  
PG24: 7-seg 1304000487 phase-out for standerdization change to 1304005532-01.  
PG22: 2.0mm wafer 1655304020 phase-out for standerdization change to 1655000674-01.  
PG18, PG20: ESD 1300004385-01 phase-out for standerdization change to 1300005722-01.  
PG26: Switch 1600002558 phase-out for standerdization change to 1600004550-01.  
PG22 :SDIO load switch 1410023812-01 phase-out for standerdization change to 1410027524-01 (TPS22990).  
PG15, PG16, PG17, PG20, PG21, PG22, PG24, PG26, PG27, PG28, PG29 :  
2N7002K 1315700210-04 phase-out for standerdization change to 1310006283-01.  
PG13 :PCIE x4 connector 1654014052-01 phase-out for standerdization change to 1654014054-02.  
PG12 :Remoce SPDIF connector.  
PG04, PG05 :Change COMe symbol to rev 3.1  
PG26 :Add RSMRST\_OUT# LED for COMe R3.1  
PG14 :Change to PCIE Gen5 connector  
PG22 :Add GSPI connector  
PG22 :NPN 1310390410 phase-out for standardization, change to 1310005817-01.  
PG28 :Add 15K & Zener to protect Vgs at Vin=21V.  
PG28 :Adjust R531, R534 value for Zener breakdown condition.