Reference Manual



.

# **XDS SIGMA 2 INSTRUCTIONS**

Instruction name	Mnemonic	Operation code	Page
Add	ADD	1010 RIXS D	14
Logical AND	AND	1001 RIXS D	15
Branch	В	0100 RIXS D	15
Branch if Accumulator Negative	BAN	0110 1115 D	16
Branch if Accumulator Zero	BAZ	0110 0105 D	16
Branch if Extended Accumulator Negative	BEN	0110 1105 D	17
Branch on Incrementing Index	BIX	0110 0115 D	17
Branch if No Carry	BNC	0110 0015 D	17
Branch if No Overflow	BNO	0110 0005 D	17
Branch on Incrementing Index and No Carry	BXNC	0110 1015 D	17
Branch on Incrementing Index and No Overflow	BXNO	0110 1005 D	17
Compare	СР	1101 RIXS D	16
Divide (optional)	DIV	0101 RIXS D	15
Increment Memory	IM	1111 RIXS D	15
Load Accumulator	LDA	1000 RIXS D	14
Load Index	LDX	1100 RIXS D	14
Multiply (optional)	MUL	0011 RIXS D	15
Register Add	RADD	0111 1100 0	18
Register Add and Carry	RADDC	0111 1110 0	19
Register Add and Increment	RADDI	0111 1101 0	19
Register AND	RAND	0111 0000 0	18
Register AND and Carry	RANDC	0111 0010 0	19
Register AND and Increment	RANDI	0111 0001 0	19
Register Copy	RCPY	0111 0100 1	18
Register Copy and Carry	RCPYC	0111 0110 1	19
Register Copy and Increment	RCPYI	0111 0101 1	18
Read Direct	RD	0001 RIXS D	20
Register Exclusive OR	REOR	0111 1000 0	18
Register Exclusive OR and Carry	REORC	0111 1010 0	19
Register Exclusive OR and Increment	REORI	0111 1001 0	19
Register OR	ROR	0111 0100 0	18
Register OR and Carry	RORC	0111 0110 0	19
Register OR and Increment	RORI	0111 0101 0	19
Shift	S	0010 RIXS D	15
Store Accumulator	STA	1110 RIXS D	14
Subtract	SUB	1011 RIXS D	15
Write Direct	WD	0000 RIXS D	21

# XDS SIGMA 2 COMPUTER REFERENCE MANUAL

90 09 64F

December 1969



Xerox Data Systems/701 South Aviation Boulevard/El Segundo, California 90245

### REVISION

This publication, XDS 90 09 64F, is a revision of the XDS Sigma 2 Computer Reference Manual, XDS 90 09 64E (dated May 1969). The primary revision is the addition of Appendix D describing the Watchdog Timer. A change in text from that of the previous manual is indicated by a vertical line in the margin of the page.

### **RELATED PUBLICATIONS**

Title	Publication No.
XDS Sigma 2/3 Symbol Reference Manual	90 10 51
XDS Sigma 2/3 Extended Symbol Reference Manual	90 10 52
XDS Sigma 2/3 Basic FORTRAN/Basic FORTRAN IV Reference Manual	90 09 67
XDS Sigma 2 Mathematical Routines Technical Manual	90 10 36
XDS Sigma 2 Stand-Alone Systems Reference Manual	90 10 47
XDS Sigma 2/3 Basic Control Monitor Reference Manual	90 10 37
XDS Sigma 2/3 Real-Time Batch Monitor Reference Manual	90 10 37
XDS Sigma Interface Design Manual	90 09 73

ALL SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE

1.	SYSTEM DESIGN FEATURES	1
	General Characteristics	2
	Real-Time and Multiusage Features	
2.	System organization	4
	Information Format	_ 4
	Core Memories	
	Central Processing Unit	
	Register Block	
	Arithmetic and Control Unit	_ 5
	Instruction Format	7
	Effective Address Computation	_ 7
	Instruction Timing	_ 8
	Interrupt System	
	Internal Interrupt Levels	
	External Interrupt Levels	
	Interrupt Level States	
	Interrupt System Control	
	Interrupt Priority Sequence	
	Interrupt Routine Entry and Exit	
	Counter Interrupt Processing	
	CPU Interrupt Recognition Protection System	
	Protection System	_ 13
з.	INSTRUCTION REPERTOIRE	14
	Memory Reference Instructions	
	Conditional Branch Instructions	
	Copy Instruction	
	Direct Control Instructions	19
4.	INPUT/OUTPUT OPERATIONS	22
	Byte-Oriented I/O System	_ 22
	Device Number	
	I/O Control Doublewords	22
	Operational Status Byte	
	Device Orders	24
	I/O Tables	
	Device Interrupts	
	I/O Instructions	
	Device Status Byte	_ 26
	External Interface System	
	Direct-to-Memory Interface	_ 28
5.	OPERATOR CONTROLS	29
	Control Panel	_ 29
	POWER	
	PHASE	_ 29
	PROTECT PROGR	29
	INTERRUPT INHIBIT	
	O'FLOW	
	PROG ADD	
	Key-Operated Switch DISPLAY	
	DISE (A 1	
		_ 50

SELECT	31
REGISTER	31
MEMORY	31
INTERRUPT/INCREMENT ADDRESS	31
	31
COMPUTE	31
Initial Loading Procedure	32

### APPENDIXES

Α.	REFERENCE TABLES	33
	XDS Standard Symbols and Codes	33
	XDS Standard Character Sets	33
	Control Codes	33
	Special Code Properties	33
	XDS Standard 8-Bit Computer Codes (EBCDIC)	34
	XDS Standard 7–Bit Communication Codes	
	(USASCII)	34
	XDS Standard Symbol-Code Correspondences —	35
	Hexadecimal Arithmetic	39
	Addition Table	39
	Multiplication Table	39
	Table of Powers of Sixteen10	40
	Table of Powers of Ten <sub>16</sub>	
	Hexadecimal-Decimal Integer Conversion Table	41
	Hexadecimal – Decimal Fraction Conversion Table_	47
	Table of Powers of Two	51
	Mathematical Constants	51
Β.	INSTRUCTION EXECUTION CYCLE	52
c.	MEMORY ADDRESSING	54
	External Memory Adapter Model 1	54
	External Memory Adapter Model 2	54
	Continuous Addressing	54
D.	WATCHDOG TIMER	55
IND	DEX	56
	UL UCTRATIONS	

# **ILLUSTRATIONS** Frontispiece – SIGMA 2 Computer System

Fron	tispiece – SIGMA 2 Computer System	iv
1.	SIGMA 2 System Configuration	1
2.	SIGMA 2 Central Processing Unit	6
3.	Interrupt Level Operation	11
4.	Interrupt Priority Chain	12
5.	I/O Control Doublewords and I/O Tables	25
6.	SIGMA 2 Processor Control Panel	29
7.	SIGMA 2 Instruction Execution Diagram	53

# TABLES

۱.	Effective Address Computation and Timing	8
2.	Core Memory Allocation and Interrupt	
	Priority Groupings	9
3.	READ DIRECT Internal Control Functions	20
4.	WRITE DIRECT Internal Control Functions	21
5.	Device Status Byte	27
	-	

## **1. SYSTEM DESIGN FEATURES**


SIGMA 2, a third-generation computer system, is a totally integrated combination of high performance hardware and efficient software. The SIGMA 2 system makes full use of advanced design features first developed for SIGMA7, and it provides the user with a balanced system that offers advantages normally found only in large computer systems.


Large Capacity, Low-Cost Input/Output. SIGMA 2 uses XDS-designed monolithic integrated circuit registers to provide four fully automatic, buffered input/output channels as standard equipment. Up to 16 additional automatic channels as well as direct input/output capability can be added at low cost. Maximum channel I/O transfer rate is 400,000 8-bit bytes per second.

<u>Concurrent Foreground/Background Processing</u>. This multiprogramming capability permits the user to operate one or more fully-protected, real-time programs in the foreground while concurrently operating a general-purpose program in the background. Overhead in switching from one task to another is minimized because both hardware and software are specificially designed for rapid context switching. A hardware register permits the software to generate reentrant code efficiently. Thus, routines common to several programs, whether in foreground or background, need to be stored in memory only once.

Comprehensive, User-Oriented Software. SIGMA 2 programming systems increase user productivity by providing powerful, easy-to-use programming tools. As a result, user programs are written more quickly at lower cost. The availability of this comprehensive software package makes it possible to exploit the full potential of the hardware. The package includes two operating systems (Monitors), a FORTRAN compiler, two assemblers, and a variety of library and utility programs. To store these extensive software systems yet keep core memory costs at a minimum, XDS has developed its Rapid Access Data (RAD) files. RAD units offer the large capacity and low cost of ordinary disc files. In addition, by using one fixed read/write head for every track of data rather than sharing a movable head among a large group of tracks, the RAD eliminates the access delays associated with head movement. The RAD's fast access time and high data transfer rates produce greater overall system throughput. For basic computer configurations that do not have a RAD unit, a comprehensive group of stand-alone programming systems is provided. For use with larger computer configurations, SIGMA 2 programming systems are RAD-oriented to capitalize on the inherent benefits of this high-performance secondary storage.

Powerful, Multilevel Priority Interrupt System. The realtime oriented SIGMA 2 system provides for quick response to environmental conditions with up to 132 external interrupt levels. The source of each interrupt signal is automatically identified and responded to according to its priority. For further system flexibility, each interrupt level can be individually disarmed (so it stops accepting inputs) and/or disabled (so response is deferred), all under program control. Use of the arm/disarm, enable/disable features makes programmed dynamic reassignment of priorities quick and convenient, even while a real-time process is occurring. In establishing a configuration for any system, each group of 16 interrupt levels can have its group priority assigned differently, to meet the specific needs of an application. The way interrupt levels are programmed is not affected by their priority assignments.








Figure 1. SIGMA 2 System Configuration

<sup>&</sup>lt;sup>1</sup>Integral and/or external memories may be combined for capacities of 4K-64K words.

#### **GENERAL CHARACTERISTICS**

In its field, the SIGMA 2 computer is unique in its ability to function efficiently in general-purpose, real-time, and multiusage computing environments. The advanced features and operating characteristics contributing to this capability are:

- both word and byte organization of memory for maximum efficiency (words are 16 bits plus parity; bytes are 8 bits.)
- 16 memory sizes available, 4096 to 65,536 words
- ability to connect to SIGMA 5 or SIGMA 7 memory systems
- an extensive instruction set that facilitates efficient programming; SIGMA 2 instruction characteristics include:
  - only one word of storage required for each instruction
  - two levels of indexing and indirect addressing may be invoked individually or simultaneously
  - relative addressing (forward and backward)
  - use of index register 2 as a base address register
  - direct reference of up to 1024 addresses; 256 addresses beginning with location zero, 256 addresses beginning with the base address; 256 addresses beginning with the current instruction location (relative forward), 256 addresses backward from the current instruction (relative backward)
- eight general-purpose registers to control program operations; all are available to the program, providing:
  - two hardware index registers for preindexing (base address), post-indexing, or both (double indexing)
  - hardware register for subroutine linkages
  - double-precision accumulator
  - program address register
  - zero register (for a source of zeros)
  - temporary storage register
- rapid context switching, to preserve computer environment when switching from one program to another, including automatic status preservation on interrupt
- both word- and byte-oriented I/O systems, for maximum flexibility
- up to 20 fully automatic I/O channels operating simultaneously (4 channels are standard)
- I/O data chaining, for gather-read and scatter-write operations
- information transfer rate of approximately one million words per second for each external memory interface
- direct input/output of a full word without the use of an I/O channel (optional)

- a real-time priority interrupt system that features:
  - 2 to 16 internal interrupt levels and up to 132 external interrupt levels that can be individually armed, enabled and triggered by program control
  - automatic identification, customer-designated priority assignments, and extremely fast response time
  - memory parity interrupt (optional)
  - an optional power fail-safe feature, for automatic and safe shutdown in the event of a power failure, and unattended startup when power returns
  - an optional system protection feature that includes both memory write protection and operation protection for foreground programs
  - up to four real-time clocks (with a choice of resolutions)for independent time bases, available as an option
- a comprehensive array of modular software that expands in capability and speed as the system grows, with no reprogramming required
  - Free-standing software for small systems includes Symbol and XDS Basic FORTRAN
  - XDS Monitor for user convenience and increased capability in large systems
  - Symbol, a basic symbolic assembler
  - Extended Symbol for expanded features
  - XDS Basic FORTRAN
  - XDS FORTRAN IV
  - General Debug for symbolic program troubleshooting
  - Concordance program for documentation
  - System Generation program for creating installation master
  - Mathematics Library of standard functions
  - Bootstrap Generator for producing self-loading object programs

The wide range of standard and special-purpose peripheral equipment, already proven in field operations, includes:

- Rapid-Access Data Files: Capacities for 750,000 to 24,000,000 bytes per control unit; transfer rate of over 185,000 bytes/second; average access time of 17 milliseconds. Fixed read/write head per track eliminates positioning time associated with movablearm storage devices
- Magnetic Tape Units: 9-track, IBM-compatible
   60,000 or 120,000 bytes/second transfer rate; 7-track, IBM-compatible, 15,000/20,000/41,700/60,000 characters/second transfer rates
- Paper Tape Readers and Punches: readers with speeds of 20 and 300 characters/second, punches with speeds of 10 and 120 characters/second, plus spoolers

- Keyboard Printers: available with or without a paper tape reader and paper tape punch
- Card Readers: read cards punched in binary or EBCDIC card code, 200 to 1500 cpm
- Card Punches: binary or EBCDIC card codes, 300 cpm
- Line Printers: fully buffered, with 132 print positions and carriage control, 600 or 1000 lpm
- Graph Plotter: for two-axis plotting of data under digital control, 300 increments/second
- Display Equipment: oscilloscope display units, light guns, and character and vector generators
- Data Communications Equipment: a complete line of character- and message-oriented equipment

#### **REAL-TIME AND MULTIUSAGE FEATURES**

Real-time applications are characterized by a need for hardware that provides quick response to an external environment, sufficient speed to keep up with the real-time process itself, and input/output flexibility to handle a wide variety of types of data at varying speeds.

Multiusage applications, as implemented in SIGMA 2, are defined as the combining of real-time and background processing techniques into one system. The most difficult general computing problem is the real-time application with its requirements for extreme speed and capacity. Because the SIGMA 2 system has been designed on a real-time base, it is well qualified for the mixture of applications in a multiusage environment. Many of its hardware features that prove valuable for real-time applications are equally useful in background processing, but in different ways.

The major features that make SIGMA 2 uniquely suitable for both real-time and multiusage applications are described in the following paragraphs.

<u>Input/Output Facilities</u>. Three distinct SIGMA 2 input/ output systems offer flexibility and capacity to meet the needs of both real-time and general-purpose users: the byte-oriented, the direct-to-CPU, and the direct-tomemory I/O systems.

In the byte-oriented I/O system, each automatic I/O channel has its own high-speed registers and operates independently without requiring attention from the program once it has been started. Data is transferred one byte (8 bits) at a time. For high-speed peripherals, bytes are assembled into words in the I/O section and only one memory reference is made for two bytes. For slow-speed peripherals, one reference is made for every byte, with a partial write operation performed by the memory. All I/O channels may operate concurrently and parity checking is performed automatically.

The optional direct-to-CPU input/output system uses only a single instruction to transfer a full 16-bit data word to and from the A register. The same instruction that transfers data also provides a 16-bit control field for external

control and selection, and accepts status information returned from the external device to permit rapid sensing of an external condition. The direct I/O system is generally used for short bursts of asynchronous data transfers to avoid tying up an automatic channel. Direct I/O is also useful when data is to be accepted at medium to high speeds and each input must be examined immediately when received.

The optional direct-to-memory input/output system provides an additional memory bus to each of four external memories. It is used for very high speed I/O transfers to and from external devices or other processors. Transfers proceed at full memory speed on a word-oriented basis, with overlapping of multiple I/O and compute occurring automatically when multiple memory modules are available.

Priority Interrupt System. In a multiusage environment, many elements are operating asynchronously with respect to each other. Thus, having a true priority interrupt system, as the SIGMA 2 does, is especially important. With it the computer system can respond quickly (and in proper order) to the many demands made upon it, without the high overhead cost of complicated programming, lengthy execution time, and extensive storage allocations. Programs that deal with interrupt signals from special equipment must sometimes be checked out before the equipment is actually available. To simulate special equipment, any external SIGMA 2 interrupt level can be triggered by the CPU itself through execution of a single instruction.


<u>Context Switching.</u> When responding to a new set of interrupt-initiated circumstances, a computer system must preserve the current operating environment while it sets up the new environment. In SIGMA 2, relevant information about the current environment is retained as a 32-bit program status doubleword (PSD). When an interrupt occurs, the current PSD is automatically stored at an arbitrary location in memory and the interrupt-servicing routine begins, following the location into which the PSD is stored. At the end of the interrupt-servicing routine, the PSD is restored and the interrupt level cleared.

<u>Protection System</u>. Both real-time and background programs can be run concurrently in a SIGMA 2 system because the real-time program can be protected against alteration. The optional protection feature guarantees that protected areas of memory cannot be written into by a program residing in unprotected memory. The protection feature also prevents the execution of unprotected instructions that could change the I/O system or the protection system. The protection pattern can be changed very rapidly.

<u>Real-Time Clocks</u>. In real-time systems, timing information must be provided to cause certain operations to occur at specific instants. Other timing information is also necessary, such as elapsed time after a given event, or the current time of day. SIGMA 2 provides up to four real-time clocks, with varying degrees of resolution, to meet these needs. These clocks also facilitate handling of separate time bases and relative time priorities. Three of the clock counters can be driven from commercial a.c. line frequency (60 or 50 Hz), from 2- or 8-Hz oscillators, or from an external input; the first (operational) counter is driven by a 500-Hz source.

#### **INFORMATION FORMAT**

The basic element of SIGMA 2 information is a 16-bit word in which the bit positions are numbered from 0 through 15, as follows:



A SIGMA 2 word can also be divided into two 8-bit parts (called bytes) in which the bit positions of each byte are numbered from 0 through 7, as follows:

		By	yt	e	0					By	yte	э	1		
0	1	2	3	4	5	6	7	0	T	2	3	4	5	6	7

Two SIGMA 2 words can be combined to form a 32-bit element (called a doubleword) in which the bit positions are numbered from 0 through 31, as follows:

						0	nif														-				t wa			
0	1	2	3	14	5	6	7	8	9	10	11	12	13	14	15	16	17	1B	19 20	21	22	23 24	25	26	27 28	29	30 31	ī.

A doubleword is always referred to by the address of its most significant word.

Binary information in SIGMA 2 computers is generally expressed in hexadecimal notation because four binary digits of information can be expressed by a single hexadecimal digit. Thus, a byte can be expressed with a string of 2 hexadecimal digits, a word with a string of 4 hexadecimal digits, and a doubleword with a string of 8 hexadecimal digits. The following table lists hexadecimal digits and their binary and decimal equivalents.

Hexadecimal	Binary	Decimal
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
А	1010	10
В	1011	11
С	1100	12
D	1101	13
E	1110	14
F	1111	15

In this reference manual, a hexadecimal number is displayed as a string of hexadecimal digits surrounded by single quotes and preceded by the letter "X". For example, the binary number 01011010 is expressed in hexadecimal notation as X'5A'. Hexadecimal numbers are generally used to denote addresses and data values; however, there are many instances in which decimal numbers are more meaningful or are customary. Because the SIGMA assembler systems perform decimal/hexadecimal conversions, addresses and data values may be expressed as decimal numbers.

In SIGMA 2, fixed-point data consists of a 15-bit integer and a sign. Positive numbers are represented in true binary form, with a sign of zero. Negative numbers are represented in two's complement form, with a sign of one. All arithmetic operations assume that this format is used. Logical operations in SIGMA 2, on the other hand, assume that a logical data word format, consisting of 16 bits without sign, is used.

#### **CORE MEMORIES**

A SIGMA 2 computer can be equipped with either (or both) of two different types of core memory: integral and external.

A magnetic core memory can be provided as an integral part of the SIGMA 2 central processor configuration. This integral memory is available only to the SIGMA 2 central processor, and it provides a portion of the total SIGMA 2 system memory. In order to implement the maximum memory capacity (64K words), external memory is required in addition to (or in place of) the integral memory.

The external memory provides independent access paths for other processors or special (customer designed) devices; thus, the SIGMA 2 central processor may share common storage with other SIGMA 2's, SIGMA 5's, SIGMA 7's, special I/O processors, or other devices. By using two SIGMA 7 memory modules (of 16K words each) the external memory system may constitute a 64K SIGMA 2 memory system. An external memory adaptor allows the SIGMA 2 computer to treat each 32-bit word of the SIGMA 7 memory system as two 16-bit words. Special registers allow the programmer to establish a correspondence between any 4096-word portion of SIGMA 2 memory addresses and any 2048-word portion of SIGMA 5/7 memory addresses (32-bit word).

If integral memory is included in the system that also has external memory, the integral memory utilizes the lowernumbered memory locations. For example, if a 16K integral memory and 16K words of external memory are used, the integral memory contains locations 0 through 16K-1 and the external memory contains locations 16K through 32K-1.

When the SIGMA 2 memory system is 64K words, the memory is "wrap-around", or "circular", where the next location after 64K-1 is location 0. If a system has less then 64K words, any fetch operation from a nonexistent storage location causes zeros to be fetched, in which case a memory parity error also occurs. An attempt to store information in a nonexistent storage location essentially results in a "no operation".

See Appendix C for more information on memory addressing.

#### **CENTRAL PROCESSING UNIT**

The various elements in a SIGMA 2 system – memories, input/output devices, and device controllers – are organized around a central processing unit (CPU), which is the primary controlling element for most system functions. Not only does the CPU execute instructions, but it also controls all input/output for both the byte-oriented and the direct I/O systems. Basically, the SIGMA 2 CPU consists of a register block and an arithmetic and control unit (see Figure 2).

#### **REGISTER BLOCK**

The CPU register block consists of high-speed, integratedcircuit registers that are capable of communicating with the arithmetic and control unit simultaneous with the operation of the core memory. The register block is functionally divided into three parts: general registers, I/O channel registers, and memory protection system registers. Each register of the block is 16 bits in length and is identified by an address code in the range 0 through 7 for general registers, 8 through 47 for I/O channel registers, and 0 through 15 for protection system registers. Specific configurations of the READ DIRECT and WRITE DIRECT instructions are used to transfer information from the accumulator (general register 7) to other registers of the register block, and vice versa (see Chapter 3, "Direct Control Instructions").

#### **General Registers**

Eight registers of the register block are used mainly for storage of program control information. These registers are addressable by a COPY instruction (for register-toregister operations) and by certain configurations of the READ DIRECT and WRITE DIRECT instructions (for internal computer control operations). The functions of the general registers are as follows:

Address	Designation	Function
0	Z	Source of zeros for copy
1	Р	Program address
2	L	Link address
3	Т	Temporary storage
4	X1	Index 1 (post-index)
5	X2	Index 2 (pre-index or base)
6	E	Extended accumulator
7	А	Accumulator

A reference to the Z register in a COPY instruction produces a value of zero. The P register contains the address of the next instruction which would be executed in normal sequence. The six remaining registers can be used for various purposes by a program.

#### I/O Channel Registers

The next eight registers of the register block are used to hold control information for the four standard SIGMA 2 I/O channels (two registers are used for each channel). Additional I/O channel registers can be added, in groups of eight (up to a maximum of 40 registers, or 20 I/O channels). The I/O channel registers are loaded with control information from the accumulator by a specific configuration of the WRITE DIRECT instruction. The operation of I/O channel registers is described in Chapter 4, "I/O Control Doublewords".

#### Protection System Registers

Sixteen optional registers are available for both operation protection and memory write protection. Each bit in this 16-register group provides protection for a single 256-word "page" of core memory. (A complete discussion of this feature is given on page 13.)

#### ARITHMETIC AND CONTROL UNIT

The arithmetic and control unit contains the necessary registers and control circuitry to access general registers or core memory, to modify instruction addresses, to perform arithmetic and logical operations, to provide indications of computational results, and to preserve interrupt status information. Basically, the arithmetic and control unit consists of arithmetic and control registers and program status indicators.

#### Arithmetic and Control Registers

Three 16-bit registers (S, H, and D) and an adder are used to perform arithmetic and logical manipulations and to modify instruction addresses (see "Effective Address Computation").

#### Program Status Doubleword


When an interrupt occurs, the current state of the operating program is saved by the automatic storing of a program status doubleword (PSD), which is generated automatically from information in the program status indicators and general registers. When stored in memory, the PSD has the format

	(	)			(	)		P P	0	I I	E I	0	0	0	с				F	rc		ra	m	a	dd	re	ss				
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

The first word of the PSD contains five status indicators: protected program (PP), internal interrupt inhibit (II), external interrupt inhibit (EI), overflow (O), and carry (C). The second word of the PSD is the current contents of the program address register (general register 1). (Use of the PSD in interrupt entry and exit is discussed on page 12.)

The protected program indicator bit is a 1 if the current program is located in an area of core memory that is protected by the memory protection option; otherwise, this bit is a 0.

The internal and external interrupt inhibits determine whether a program interruption can occur. If an interrupt inhibit is 0, the respective interrupt levels are allowed to interrupt the program being executed. Conversely, if an interrupt inhibit is a 1, the respective interrupt levels are inhibited from interrupting the program. Inhibiting interrupt levels also removes them from the interrupt system priority chain, allowing a lower-priority interrupt level to interrupt the program. (Note, however, that the optional override group of internal interrupt levels cannot be inhibited.)






The overflow and carry indicators reflect the results of various operations. The overflow indicator is set to 1 if overflow occurs during an arithmetic operation. If, after an arithmetic operation, there is a carry from the most significant position (the sign position) of the adder, the carry indicator is set to 1. This feature is useful in multipleprecision operations, where the entire 16 bits are considered to be the low-order part of an extended operation. Also, on a subtract operation, the carry indicator will be set to 1 if there is a "borrow" from the sign position of the adder. In arithmetic operations, the carry and overflow indicators operate as described above. Some instructions, however, use these indicators to record status information generated as a result of the operation.

#### INSTRUCTION FORMAT

Most instructions in SIGMA 2 are of the memory reference type and have the following format:



In this format, the operation code (OP) occupies the four most significant bits, followed by four address-control bits (R, I, X, and S) and an 8-bit displacement. The R, I, X and S bits control self-relative/nonrelative/base-relative addressing, indirect addressing, and indexing.

Two groups of SIGMA 2 instructions have formats somewhat different from the format of the memory reference type of instructions. The formats of the copy instruction (for register-to-register operations) and the conditional branch instructions (which always invoke self-relative addressing) are described in Chapter 3 (see "Copy Instruction" and "Conditional Branch Instructions").

#### EFFECTIVE ADDRESS COMPUTATION

The SIGMA 2 computer forms the effective address of a memory reference instruction in three basic steps as follows:

Step 1 (determine reference address)

- a. If the R bit (bit 4 of the instruction word) and the S bit (bit 7 of the instruction word) are both 0's, the reference address is equal to the value in the displacement field of the instruction. (This is referred to as "nonrelative" addressing.)
- b. If the R bit is a 0 and the S bit is a 1, the reference address is equal to the value in the displacement field in the instruction plus the 16-bit value (base address) in index register 2. (This is referred to as "pre-indexing", or "base-relative" addressing.)
- c. If the R bit is a 1, the reference address is equal to the 16-bit value in the H register (address of

the instruction) plus the value in the low-order 9 bits of the instruction, interpreted as a 9-bit two's complement integer (this is referred to as "self-relative" addressing).

Step 2 (determine direct address)

- a. If the I bit (bit 5 of the instruction word) is a 0, the direct address is equal to the value of the reference address (as determined in step 1).
- b. If the bit is a 1, the reference address is treated as an indirect address; the direct address is the 16-bit value in the location whose address is equal to the reference address. In effect, the indirect address is replaced by the direct address value.

Step 3 (determine effective address)

- a. If the X bit (bit 6 of the instruction word) is a
   0, the effective address is equal to the value of the direct address (as determined by step 2).
- b. If the X bit is a 1, the effective address is equal to the value of the direct address plus the 16-bit value in index register 1. Note that indexing with X1 is applied after indirect addressing. This is referred to as "post-indexing".

The effective address for an instruction, therefore, is the final 16-bit address value developed for that instruction, starting with the displacement value in the instruction itself. The core memory location whose address equals the effective address value is referred to as the "effective location". Similarly, the contents of the effective location are referred to as the "effective word".

The process of effective address computation is summarized in Table 1. The symbols used in Table 1 are defined as follows:

- R Bit 4 of the instruction
- I Bit 5 of the instruction
- X Bit 6 of the instruction
- S Bit 7 of the instruction
- D Bits 8 through 15 of the instruction (Displacement)
- SD Sign extended displacement value
- (D) Contents of location D
- (X1) Contents of index register 1 (general register 4)
- (X2) Contents of index register 2 (general register 5)
- (H) Contents of the internal H register (the address of the instruction)

R	I	х	S	Effective Address	Additional Half-cycles
0	0	0	0	D	0
0	0	0	1	D + (X2)	1
0	0	1	0	D + (X1)	1
0	0	1	1	D + (X1) + (X2)	2
0	ା	0	0	(D)	2
0	1	0	1	(D + (X2))	3
0	١	1	0	(D) + (X1)	2
0	1	1	ĩ	(D + (X2)) + (X1)	3
1	0	0		(H) + SD	0
1	0	1		(H) + SD + (X1)	1
1	۱	0		((H) + SD)	2
1	1	1		((H) + SD) + (X1)	2

#### Table 1. Effective Address Computation and Timing

#### INSTRUCTION TIMING

Instruction timing is a function of the half-cycle time of the computer memory, because all operations are performed in some multiple of half cycles. A half cycle is one-half the average time required for the integral memory to perform a complete read/restore operation. When operations use only the integral memory, all half-cycles have approximately the same duration. The half-cycle time may be extended when references are made to external memory, because other processors may interfere with an access to an external memory. The minimal execution time for a memory reference instruction is five to eight half-cycles, depending on the instruction involved. This timing is based on an instruction that is coded either for self-relative or for nonrelative addressing.

For other cases, see Table 1.

A half-cycle is 460 nanoseconds (±3%) when integral memory is involved. Each memory access to an external memory involves an additional amount of time from 40 nanoseconds to 1 microsecond, depending on such factors as memory cycle time and cable length involved.

#### INTERRUPT SYSTEM

The SIGMA 2 priority interrupt system is an improved version of the system used successfully in XDS 9300/900 Series Computers. Up to 148 interrupt levels are normally available, each with a unique location (see Table 2) assigned to core memory, each with a unique priority, and each (except for the override group of interrupt levels) capable of being selectively armed and/or enabled by the CPU (see "Interrupt Level States").

Any interrupt level (except for the override group) can be "triggered" by the CPU; i.e., supplied with a signal at the same physical point where the signal from the external source would enter the interrupt level. The triggering of an interrupt level permits the testing of special systems programs before the special systems equipment is actually attached to the computer. It also permits an interrupt-servicing routine to defer a portion of the processing associated with an interrupt response by processing the urgent part of the interrupt response, triggering a lower-priority level (for a routine that handles the less-urgent part), then clearing the highpriority interrupt level so that other interrupts may be allowed to occur (before the less-urgent part is completed).

#### INTERNAL INTERRUPT LEVELS

Internal interrupt levels include those that are normally supplied with a SIGMA 2 system, as well as the optional counter (real-time clock), power fail-safe, memory parity, protection violation, and "counter-equals-zero" interrupt levels. The internal interrupt levels are arranged in three groups: the counter group, the override group, and the input/output group.

#### Counter (real-time clock) Group

These four optional interrupt levels are triggered by pulses from internal or external clock sources. Counter I has a constant frequency of 500 Hz; counters 2, 3, and 4 can be individually set to any of four manually switchable frequencies - the commercial line frequency, 2 kHz, 8 kHz, and a user-supplied external signal - that may be different for each counter. (All counter frequencies are synchronous except for the line frequency and the signal supplied by the user.) When a clock pulse is received by one of the counter interrupt levels (and the level is armed and enabled), the value in the memory location associated with the level is incremented by 1, and the level is cleared and armed. If the value in the affected memory location is zero after being incremented, the corresponding counter-equals-zero interrupt level in the input/output group of internal levels (see below) is then triggered. All other interrupt levels (including the counterequals-zero interrupt levels) are processed by interruptservicing routines and are designated as "normal" interrupt levels. The counter interrupt levels can be armed, disarmed, enabled, disabled, or triggered by means of a specific configuration (interrupt control mode) of the WRITE DIRECT instruction; however, these levels cannot be inhibited. The priority of the counter interrupt levels is immediately below the priority of the power off interrupt level, but above the priority of the memory parity error interrupt level.

#### Override Group

The interrupt levels in this group are associated with independent, optional SIGMA 2 features.

Addr Dec.	ress Hex.	Priority Level within Group	WRITE DIRECT Register Bit <sup>†</sup>	Assignment	Availability	Group	WRITE DIRECT Group Code <sup>tt</sup>
0 1 : 63	0 1 : 3F			First record loaded into memory during a load operation			
64 65 : 251	40 41 : FB			Unassigned			
252 253 254 255	FC FD FE FF	3 4 5 6	0 1 2 3	Counter 4 Counter 3 Counter 2 Counter 1	Optional (as a set) Optional (as a set)	Counter (no inhibit)	X'0'
256 257 258 259 260	100 101 102 103 104	1 2 7 8 9	none	Power on Power off Memory parity error Protection violation Multiply exception	Optional (as a set) Optional Standard <sup>ttt</sup>	Override (no inhibit)	none
261 262 263 264 265 266 267 268 269 270	105 106 107 108 109 10A 10B 10C 10D 10E	10 1 2 3 4 5 6 7 8 9	none 6 7 8 9 10 11 12 13 14	Divide exception Input/output Control panel Counter 4 = 0 Counter 3 = 0 Counter 2 = 0 Counter 1 = 0 Integral 1 Integral 2 Integral 3	Standard Optional (as a set) Optional (as a set) Optional (as a set) Optional	Input/Output (inhibited by bit 10 of PSD)	X'0'
271 272 273 : 287 288	10F 110 111 : 11F 120	10 1 2 : 16 1	15 0 1 : 15 0	Integral 4	(as a set)	External Group 5	X'5'
289 : 303	121 : 12F	2 : 16	1 : 15	Designated by customer	Optional (inhibited by bit 11 of PSD)	External Group 6	X'6'
384 385	: 180 181	: 1 2	0 1	-		: External	
: 399	: 18F	: 16	: 15			Group 12	X'C'

Table 2. Core Memory Allocation and Interrupt Priority Groupings

<sup>t</sup>When the WRITE DIRECT instruction is used in the interrupt control mode to operate on interrupt levels, the interrupt levels are selected by specific bit positions of the accumulator. The decimal numbers in this column indicate the bit positions in the accumulator that correspond to the various interrupt levels.

<sup>tt</sup>The hexadecimal numbers in this column indicate the group codes (for use with WRITE DIRECT) of the various interrupt levels.

<sup>ttt</sup>The multiply exception and the divide exception interrupt levels are included only in computers that do not have the multiply/divide option.

The override interrupt levels are always armed (cannot be disarmed), always enabled (cannot be disabled), cannot be triggered by a WRITE DIRECT instruction, and cannot be inhibited.

<u>Power Fail-Safe</u>. The two optional power fail-safe interrupt levels are used to enter routines that save and restore volatile information in the event of a power failure. The power-off interrupt level is triggered whenever the power supply voltage falls below a safe limit; likewise, the poweron interrupt level is triggered whenever power returns to safe limits. The power fail-safe interrupt levels have a higher-priority than the counter interrupt levels.

Memory Parity Error. The memory parity interrupt option is used to inform the program (or the computer operator) that a parity error has occurred upon accessing memory for an instruction, direct address (in the case of indirect addressing), or an operand. If the option is installed and the PARITY ERROR switches on the control panel are in the INTERRUPT/NORMAL positions when a parity error occurs, the memory parity interrupt level is triggered.

<u>Protection Violation</u>. The protection option includes the protection violation interrupt level. (The protection option is described on page 13.) If the option is installed and the PROTECT switch on the processor control panel is in the ON position when a protection violation is encountered, the protection violation interrupt level is triggered.

Multiply/Divide Exception. The multiply/divide option includes the additional logic required for executing the MULTIPLY and DIVIDE instructions. If the option is not installed, the multiply exception interrupt level and the divide exception interrupt levels are provided to allow for simulation of the unimplemented instructions. In this case, the appropriate exception interrupt level is triggered, whenever an attempt is made to execute a MULTIPLY or DIVIDE instruction.

#### Input/Output Group

This interrupt group includes two standard interrupt levels and eight optional levels. The I/O and control panel interrupt levels are standard; the four counter-equals-zero interrupt levels and the four integral interrupt levels are optional.

All interrupt levels in the input/output group can be inhibited by means of the internal interrupt inhibit (bit 10 of the PSD), and can be armed, disarmed, enabled, disabled, and triggered by specific configurations of the WRITE DIRECT instruction.

<u>I/O Interrupt Level</u>. The I/O interrupt level accepts interrupt signals from the standard I/O system. An I/O routine must contain an ACKNOWLEDGE I/O INTERRUPT (AIO) instruction that identifies the source and cause of an I/O interrupt.

<u>Control Panel Interrupt Level</u>. The control panel interrupt level is connected to the INTERRUPT switch on the processor control panel. The control panel interrupt level can

thus be triggered by the computer operator, allowing him to initiate a specific routine.

<u>Counter-equals-zero Interrupt Levels.</u> The counter-equalszero interrupt levels are associated with the four optional real-time clocks. For each clock option installed, the CPU automatically increments one of four core memory (counter) locations as the clock pulses are received. When the value in a counter location equals zero, the corresponding counterequals-zero interrupt level is triggered. Counting continues after the interrupt level is triggered; unless the counter interrupt level is disarmed or disabled, counting will continue until zero is reached again. (See "Counter Interrupt Processing".)

#### EXTERNAL INTERRUPT LEVELS

A SIGMA 2 system can contain up to 9 groups of optional interrupt levels, with up to 4 levels in the first integral group and up to 16 levels in each of the 8 external groups. The integral levels are controlled as part of the input/ output group of internal interrupt levels (i.e., inhibited with the internal interrupt inhibit), and have a lower priority than the other levels in the input/output group. All interrupts are controlled separately (i.e., inhibited with the external interrupt inhibit), and can be arranged in almost any priority sequence (see "Interrupt Priority Sequence").

#### INTERRUPT LEVEL STATES

A SIGMA 2 interrupt level is mechanized by means of three flip-flops. Two of the flip-flops are used to define any of four mutually exclusive states: disarmed, armed, waiting, and active. The third flip-flop is used to enable or disable the level. The various states and the condition causing changes in state (see Figure 3) are described in the following paragraphs.

#### Disarmed

When an interrupt level is in the disarmed state, no signal to that interrupt level is admitted; that is, no record is retained of the signal, nor is any program interrupt caused by it at any time.

#### Armed

When an interrupt level is in the armed state, it is capable of accepting and remembering an interrupt signal. The receipt of such a signal advances the interrupt level to the waiting state.

#### Waiting

When an interrupt level in the armed state receives an interrupt signal, it advances to the waiting state, and remains in the waiting state until it is allowed to advance to the active state.

If the level-enable flip-flop is off, the interrupt level can undergo all state changes except that of moving from the waiting to the active state. Furthermore, if this flip-flop is off, the interrupt level is completely removed from the chain that determines the priority of access to the CPU. Thus, an interrupt level in the waiting state with its level-enable in the off condition does not prevent an enabled, uninhibited interrupt level of lower priority from moving to the active state.

When an interrupt level is in the waiting state, the following conditions must all exist simultaneously before the level advances to the active state.

- The level is enabled (i.e., its level enable flip-flop is a 1).
- 2. The group inhibit (if applicable) is off (i.e., the appropriate inhibit is a 0).
- 3. No higher-priority interrupt level is in the active state (or is in the enabled, waiting state with its inhibit off).
- 4. The CPU is in an interruptible phase of operation.




Figure 3. Interrupt Level Operation

#### Active


When a normal interrupt level meets all of the conditions necessary to permit it to move from the waiting state to the active state, it is permitted to do so by being acknowledged by the computer which then stores the current PSD at the location specified by the contents of the location associated with the level. The first instruction of the interruptservicing routine is then taken from the location following the stored PSD. A new interrupt cannot occur until after the execution of this first instruction.

A normal interrupt level remains in the active state until it is removed from the active state by a specific configuration of the WRITE DIRECT (WD) instruction, followed by an LDX instruction. An interrupt-servicing routine can itself be interrupted (whenever a higher-priority interrupt level meets all of the conditions for becoming active) and then continued (after the higher-priority interrupt level is removed from the active state). However, an interrupt-servicing routine cannot be interrupted by a lower-priority interrupt level as long as its interrupt level remains in the active state. Normally, the interrupt-servicing routine returns its interrupt level to the armed state and transfers program control back to the point of interrupt Routine Entry and Exit").

#### INTERRUPT SYSTEM CONTROL

The SIGMA 2 system has two points of interrupt control. One point of control is achieved by means of the interrupt inhibits in the PSD. The interrupt inhibits can be changed by executing a WRITE DIRECT (WD) instruction or an interrupt routine exit sequence. The second point of interrupt control is at the individual interrupt level. The WD instruction can be used to individually arm, disarm, enable, disable, or trigger any interrupt level (except for the interrupt levels in the override group).

The WD instruction transmits its 16-bit effective address to all receiving elements of the SIGMA 2 system (see Chapter 3, "Direct Control Instructions"). In the case of interrupt system control, the following configuration of a WD effective address is used to control the alteration of the various states of the individual interrupt levels within the interrupt system:



Bit positions 0-3 must contain the value X'1', to specify the interrupt control mode. Bit positions 5-7 contain the code for the operation to be performed with the group of 16 interrupt levels (see Table 2) specified by bit positions 12-15. Bits 4 and 8-11 must be zeros.

This instruction uses the contents of the accumulator (general register 7) to determine which of the interrupt levels in the specified group are to be operated upon. For example, if bit positions 12–15 of the WD effective address contain the value X'0', bit position 0 of the accumulator corresponds to the counter 4 interrupt level, bit position 1 corresponds to the counter 3 interrupt level, and so on through bit position 15, which corresponds to the integral 4 interrupt level.

Each interrupt level in the designated group is operated on according to the function code specified by bits 5 through 7 of the effective address of WD. The defined codes and their associated functions are as follows:

#### Code Function

001 Disarm all levels corresponding to a 1 in the accumulator; no other levels are affected.

#### Code Function

- 010 Arm and enable all levels corresponding to a 1 in the accumulator; no other levels are affected.
- 011 Arm and disable all levels corresponding to a 1 in the accumulator; no other levels are affected.
- 100 Enable all levels corresponding to a 1 in the accumulator; no other levels are affected.
- 101 Disable all levels corresponding to a 1 in the accumulator; no other levels are affected.
- 110 Enable all levels corresponding to a 1 in the accumulator and disable all other levels.
- 111 Trigger all levels corresponding to a 1 in the accumulator. All such levels that are currently armed advance to the waiting state. Those levels currently disarmed are not altered, and all levels corresponding to a 0 in the accumulator are not affected. The interrupt trigger is applied at the same input point as that used by the device connected to the interrupt level.

The recommended method for producing the appropriate configuration of the WRITE DIRECT effective address is to indirectly address a memory location that contains the appropriate bit configuration for the desired effective address.

#### INTERRUPT PRIORITY SEQUENCE

SIGMA 2 interrupts are arranged in groups so that they may be connected in a predetermined priority arrangement by groups of levels. The priority of each level within a group is fixed, with the first level having the highest-priority and the last level having the lowest-priority. The user has the option of ordering a machine with a priority chain starting with the override group and connecting all remaining groups in any sequence. This allows the user to establish external interrupts above and below the input/output group of internal interrupts. Figure 4 illustrates this with a configuration that a user might establish, where (after the override and counter groups) external interrupt group 5 is given second highest-priority followed by the input/output group and all succeeding groups of external interrupts.


#### INTERRUPT ROUTINE ENTRY AND EXIT

When a normal interrupt level becomes active, the computer automatically saves the program status doubleword (which contains the protected program indicator, the interrupt inhibits, the carry and overflow indicators, and the program address). The status information is stored in the location whose address is contained in the dedicated interrupt location.

The current value in the program address (P) register is stored in the location following the status information. The significance of the stored program address depends upon the particular interrupt level, as follows:

a. For the protection violation, multiply exception, and divide exception interrupt levels, the stored program address is the address of the instruction

# Override and counter group (1st priority)



that was being executed at the time the interrupt condition occurred, or is the address of a nonexistent or protected location from which an instruction access was attempted.

b. For all other normal interrupt levels, the stored program address is the address of the next instruction in sequence after the instruction whose execution was just completed at the time the interrupt condition occurred.

After the program address is stored, the next instruction to be executed is then taken from the location following the stored program address. The first instruction of the interruptservicing routine is always executed before another interrupt can occur. Thus the interrupt-servicing routine may inhibit all other normal interrupt levels so that the routine itself will not be interrupted while in process.

At the end of an interrupt-servicing routine, an exit sequence restores the program status that existed when the interrupt level became active. An exit sequence is a WRITE DIRECT (WD) instruction with an effective address of X'00D8' followed immediately by a LOAD INDEX (LDX) instruction with an effective address equal to the address value in the interrupt location for the routine (no interrupt is allowed to occur between these two instructions). Execution of LDX in an interrupt routine exit sequence does not affect the contents of index register 1.

#### COUNTER INTERRUPT PROCESSING

The counter interrupt levels are not associated with interruptservicing routines as such. Instead, an active counter interrupt level is serviced by accessing the contents of the memory location assigned to the interrupt level, incrementing the value in the memory location by 1, and restoring the new value in the same memory location. The processing of an active counter interrupt level does not affect the overflow indicator or the carry indicator. Thus, the on-going program is not affected by a counter clock pulse (other than by the time required for processing) unless the result in the assigned memory location is all 0's after being incremented; in that case, the corresponding counter-equals-zero interrupt level is triggered.

#### **CPU INTERRUPT RECOGNITION**

If all other conditions are met and an interrupt level is waiting and enabled, the CPU will recognize the interrupt following the completion of any instruction except:

1. WD X'00D8' (precedes LDX for interrupt routine exit)

2. Between the storing of the PSD and the execution of the next instruction upon entering a normal interrupt subroutine.

#### **PROTECTION SYSTEM**

The primary purpose of the optional protection feature is to guarantee the integrity of a master or executive-mode (foreground) program while another (background) program is concurrently being executed. The SIGMA 2 protection system provides both operation protection and memory write protection by means of 16 words of register storage that are installed as part of the protection option. Each bit in these 16 words is associated with a specific block of core memory. A block of core memory is a region of 256 consecutive locations, whose lowest-numbered address is some integer multiple of 256; thus, bit 0 of protection register 0 is associated with core memory locations 0 through X'FF', bit 1 of protection register 0 is associated with core memory locations X'100' through X'1FF', and bit 15 of protection register X'F' is associated with core memory locations X'FF00' through X'FFFF'. A protection bit of 0 designates an

unprotected memory block and a protection bit of 1 designates a protected block.

The protection registers can be individually loaded by executing a WRITE DIRECT instruction with an effective address of X'8r', where r is a hexadecimal digit that designates which of the protection registers is to be loaded from the accumulator (A register). Thus, the protection bits for 16 memory pages (4096 words) can be set up by executing a single instruction.

Operation of the protection system is under control of the PROTECT switch and the key-operated lock on the processor control panel (see Chapter 5). If the protection system is operative, the following rules apply:

- 1. The privileged instructions (READ DIRECT and WRITE DIRECT) can be executed only if they are accessed from protected memory. If a privileged instruction is accessed from unprotected memory, the instruction is not executed; instead, the protection violation interrupt level is triggered.
- 2. An instruction accessed from unprotected memory can be immediately followed by an instruction accessed from protected memory only in response to an interrupt condition. If an instruction is accessed from protected memory and the immediately preceding instruction was accessed from unprotected memory, the instruction is not executed (unless it is in response to an interrupt condition); instead, the protection violation interrupt level is triggered. This rule applies to branching from unprotected memory to protected memory as well as to executing an instruction in protected memory as the next instruction in normal sequence after an instruction in unprotected memory.
- A STORE ACCUMULATOR (STA) or an INCREMENT MEMORY (IM) instruction can be used to alter protected memory only if the instruction is accessed from protected memory. If an attempt is made to alter protected memory with an instruction accessed from unprotected memory, the operation is not performed; instead, the protection vialation interrupt level is triggered.

## **3. INSTRUCTION REPERTOIRE**

This section contains descriptions of all SIGMA 2 instructions. With each description is a diagram showing the format of the instruction and its operation code (as a hexadecimal digit in the 4 high-order bit positions of the diagram). Some of the instruction diagrams are divided by a horizontal line, as in the SHIFT instruction on page 15. In these cases, the upper portion of the diagram represents the instruction format, while the lower portion represents the format of the instruction's effective address. Bit positions or fields that are shaded represent portions of the instruction's effective address that are ignored. However, these areas should always be coded with 0's to preclude conflict with features that may be implemented in the future.

Above each diagram are the mnemonic code and name of the instructions, sometimes followed by a parenthetic note about optional features or privileged operation. Under each diagram is a description of the instruction, followed by a list of the registers and indicators that can be affected by the instruction. The minimal execution time of the instruction is given in half-cycles (hc).

The following abbreviations are used in the descriptions:

- A Accumulator (general register 7)
- E Extended accumulator (general register 6)
- X1 Index 1 (general register 4)
- P Program address register (general register 1)
- PP Protected program indicator (PSD bit 8)
- II Internal interrupt inhibit (PSD bit 10)
- EI External interrupt inhibit (PSD bit 11)
- O Overflow indicator (PSD bit 14)
- C Carry indicator (PSD bit 15)
- EL Effective location
- EW Effective word, or (EL)

#### **MEMORY REFERENCE INSTRUCTIONS**

LDA

LOAD ACCUMULATOR

8 R I X S Displacement

LOAD ACCUMULATOR loads the effective word into the accumulator (general register 7).

Affected: (A)

Time: 5 hc

#### STA STORE ACCUMULATOR

E RIXS Displacement

STORE ACCUMULATOR stores the contents of the accumulator into the effective location.

Affected: (EL)

Time: 5 hc

LOX LOAD INDEX

	C	5		R	I		s	I 1							- 1
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

LOAD INDEX loads the effective word into index 1 (general register 4).

Time: 5 hc

Affected: (X1)

When LOAD INDEX is executed as the next instruction in sequence after a WRITE DIRECT (WD) instruction with an effective address of X'00D8', index register 1 is not affected; instead, LOAD INDEX performs the following operations in order to restore the program environment that existed before the computer acknowledged an interrupt condition:

- 1. sets the protected program indicator equal to bit 8 of the effective doubleword
- 2. sets the internal interrupt inhibit equal to bit 10 of the effective doubleword
- 3. sets the external interrupt inhibit equal to bit 11 of the effective doubleword
- 4. sets the overflow indicator equal to bit 14 of the effective doubleword
- 5. sets the carry indicator equal to bit 15 of the effective doubleword
- loads bits 16 through 31 of the effective doubleword into the program address register (general register 1)
- 7. clears the highest-priority active interrupt level and returns the interrupt level to the armed state
- resets the exit condition that was set by the preceding WD instruction (that caused LDX to perform the above operations)

Bits 0 through 7, 12, and 13 of the effective doubleword are ignored.

Affected: PP, II, EI, O, C, (P), highestpriority active interrupt level

ADD ADD

	A	1		( )		i 1					ac					
0	1	2	3	14	5	6	7	8	9	10	π	12	13	14	15	

ADD adds the effective word to the contents of the accumulator and then loads the result into the accumulator. If the signs of the two operands are equal but the sign of the result is different, overflow has occurred, in which case the overflow indicator is set to 1. If overflow does not occur, the overflow indicator is reset to 0. The carry indicator is set to 1 if a carry occurs from the sign bit position of the adder; if such a carry does not occur, the carry indicator is reset to 0.

Affected: (A), O, C

10 11 12 13 14 14 7 8 9


SUBTRACT forms the two's complement of the effective word, adds this value to the contents of the accumulator, and then loads the result into the accumulator. If the sign of the result in the accumulator is equal to the sign of the effective word but the sign of the original operand in the accumulator was different, overflow has occurred, in which case the overflow indicator is set to 1. If overflow does not occur, the overflow indicator is reset to 0. The carry indicator is set to 1 if a carry occurs from the sign bit position of the adder; if no carry occurs, the carry indicator is reset to 0. (A carry occurs if the 16-bit magnitude in the effective location is equal to or less than the 16-bit magnitude in A.)

Affected: (A), O, C

Time: 5 hc

Time: 23 hc

MUL MULTIPLY (optional)



MULTIPLY multiplies the effective word by the contents of the accumulator, loads the 16 high-order bits of the doubleword product into the extended accumulator (general register 6), and loads the 16 low-order bits of the doubleword product into the accumulator. Neither overflow nor carry can occur; however, the carry indicator is set equal to the sign of the doubleword product.

If the multiply/divide option is not implemented and an attempt is made to execute the instruction, the multiply exception interrupt level is triggered instead. The program address stored in memory as a result of the interrupt level becoming active is the address of the MULTIPLY instruction.

Affected: (E, A), C

#### DIV DIVIDE (optional)

٢					-	-	-		-							1
		1	5		R	I	Х	S	0	Dia	sp	lα	ce	m	er	nt
ι	0	T	2	3	4	5	6	1			•					15

DIVIDE divides the contents of the extended accumulator and the accumulator by the effective word.

If the absolute value of the quotient is equal to or greater than  $32,768(2^{15})$ , the overflow indicator is set to 1 and the instruction is terminated with the contents of the extended accumulator and the accumulator unchanged from their previous values, and the carry indicator set equal to the sign of the dividend.

If the absolute value of the quotient is less than  $2^{15}$ , the overflow indicator is reset to 0, the integer quotient is loaded into the accumulator, the integer remainder is loaded into the extended accumulator, and the carry indicator is set equal to the sign of the remainder. (The sign of the remainder is the same as the sign of the dividend.)

If the multiply/divide option is not implemented and an attempt is made to execute the DIVIDE instruction, the divide

exception interrupt level is triggered instead. The program address stored in memory as the result of the interrupt level becoming active is the address of the DIVIDE instruction.

Affected: (E), (A), O, C

Time: 24 hc



	Ş	>		R	I	х	s	C	Die	·					
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

LOGICAL AND forms the logical product of the effective word and the contents of the accumulator, and loads this product into the accumulator. The logical product contains a 1 in each bit position for which there is a corresponding 1 in both the accumulator and the effective word, the logical product contains a 0 in each bit position for which there is a 0 in the corresponding bit position of either operand.

Affected: (A)

Time: 5 hc

#### łM INCREMENT MEMORY F RIXS Displacement 7 8 9 10 11 12 13 14 15

INCREMENT MEMORY adds 1 to the effective word and then stores the result in the effective location. Overflow occurs only if the resulting value of the effective word is X'8000' (32,768), in which case the overflow indicator is set to 1; otherwise, the overflow indicator is reset to 0. Carry occurs only if the resulting value of the effective word is X'0000', in which case the carry indicator is set to 1; otherwise, the carry indicator is reset to 0.

Affected: (EL), O, C

Time: 6 hc

#### BRANCH




BRANCH loads the effective address into the program address register (general register 1). Thus, the next instruction is accessed from the location pointed to by the effective address of the BRANCH instruction.

Affected: (P)

Time: 2 hc

S SHIFT



SHIFT uses the 8 low-order bits of the effective address as a specification of the type of shift to be performed. The effective address is not used for a memory access; instead, bits 8, 9, and 10 of the effective address specify the type of shift and bits 11 through 15 of the effective address specify the number of bit positions to be shifted, as follows.

R

#### Bit Specification

0 specifies a <u>single</u>-register shift; that is, only the contents of the accumulator (general register 7) are to be shifted. The sign bit position is bit position 0 of the accumulator.

1 specifies a <u>double</u>-register shift; that is, the contents of both the extended accumulator (general register 6) and the accumulator are to be shifted simultaneously. The two registers are treated as a single, 32-bit register; bits shifted to the right of bit position 15 of the extended accumulator are copied into bit position 0 of the accumulator. Likewise, bits shifted to the left of bit position 0 of the accumulator are copied into bit position 15 of the extended accumulator. In this case, the sign bit position is bit position 0 of the extended accumulator.

O specifies an <u>arithmetic</u> shift. For single right shifts, the sign of the value in the accumulator (bit 0) is copied into vacated bit positions; for double right shifts, the sign of the value in the extended accumulator is copied into vacated bit positions. (In either case, bits shifted to the right of bit position 15 of the accumulator are lost.) For both single and double left shifts, 0's are copied into vacated bit positions and bits shifted to the left of the sign bit position are lost.

1 specifies a <u>circular</u> shift. For single shifts, bits shifted to the right of bit position 15 of the accumulator are copied into bit position 0; bits shifted to the left of bit position 0 of the accumulator are copied into bit position 15. For double shifts, bits shifted to the right of bit position 15 of the accumulator are copied into bit position 0 of the extended accumulator; bits shifted to the left of bit position 0 of the extended accumulator are copied into bit position 15 of the accumulator.

#### 10 0 specifies a <u>right</u> shift.

1 specifies a left shift.

11-15 This value specifies the number of bit positions of
 (N) the shift operation, which may be any number in
 the range 0 through X'1F' (31).

Bits 0 through 7 of the effective address are ignored.


The overflow indicator is set to 1 only if any bit shifted into the sign bit position during an arithmetic left shift is different from that previously in the sign bit position; otherwise the overflow indicator is reset to 0.

The carry indicator is reset to 0 at the beginning of the shift operation. If the shift is to the right, the carry indicator remains reset; however, if the shift is to the left, the carry indicator is inverted each time a 1 is shifted out of the sign bit position. Hence, the carry bit will represent even parity on the bits shifted out of the sign bit position.

Affected: (D), (A), O, C

```
Time: 7 + N hc
```

CP COMPARE



COMPARE algebraically compares the contents of the accumulator and the effective word, with both operands treated as signed quantities. The overflow and carry indicators are set or reset, according to the result of the comparison, as follows:

- O C Result of comparison
- 0 0 the operand in the accumulator is algebraically less than the effective word
- 1 0 the operand in the accumulator is algebraically greater than the effective word
- 1 1 the operand in the accumulator is equal to the effective word

Affected: O, C

Time: 5 hc

#### **CONDITIONAL BRANCH INSTRUCTIONS**

The eight conditional branch instructions specify conditional, relative branching. Each of the conditional branch instructions performs a test to determine whether the branch condition is "true".

If the branch condition is true, the instruction acts as a BRANCH instruction coded for self-relative addressing with neither indirect addressing nor indexing. (The conditional branch instructions automatically invoke self-relative addressing.) Thus, if the branch condition is true, the next instruction is accessed from the location pointed to by the effective address of the conditional branch instruction.

If the branch condition is not true, the instruction acts as a "no operation" instruction. Thus, if the branch condition is not true, the next instruction is accessed from the next location in ascending sequence after the conditional branch instruction.

#### BAN BRANCH IF ACCUMULATOR NEGATIVE

	6													nt
0	1 2	3	4	5	6	7	8	9	10	11	12	13	14	15

The branch condition is true only if bit 0 of the accumulator is 1.

Affected:	(P)	Time:	2 hc (branch)
			3 hc (no branch)

#### BAZ BRANCH IF ACCUMULATOR ZERO

	é	5								spl					
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

The branch condition is true only if the accumulator contains the value X'0000'.

Affected: (P)

Time: 4 hc

8

9

# BEN BRANCH IF EXTENDED ACCUMULATOR NEGATIVE

		(	6								sp					
1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

The branch condition is true only if bit 0 of the extended accumulator is 1.

Affected: (P)

Time: 2 hc (branch) 3 hc (no branch)

BNO BRANCH IF NO OVERFLOW

6 0 0 0 ± Displacement

The branch condition is true only if the overflow indicator is reset (0). The overflow indicator is not affected.

Affected: (P)

Time: 2 hc (branch) 3 hc (no branch)

BNC BRANCH IF NO CARRY

6 0 0 1 ± Displacement

The branch condition is true only if the carry indicator is reset (0). The carry indicator is not affected.

Affected: (P)

Time: 2 hc (branch) 3 hc (no branch)

#### BIX BRANCH ON INCREMENTING INDEX

6 0 1 1 ± Displacement

BIX adds 1 to the current value in index 1 (general register 4) and loads the result into index 1. The branch condition is true only if the result in index 1 is a nonzero value.

Affected: (X1), (P)

Time: 4 hc


# BXND BRANCH ON INCREMENTING INDEX AND NO OVERFLOW

	(	5		1	0										
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

If the overflow indicator is set (1), no operation is performed and the computer executes the next instruction in sequence. However, if the overflow indicator is reset (0), BXNO adds 1 to the current value in index register 1 (general register 4) and loads the result into index 1; the branch condition is true only if the result in index 1 is a nonzero value. The overflow indicator is not affected by this instruction.

Affected:	(X1), (P)	Time: 4 hc (branch)
		3 hc (O = 1, no branch)
		4 hc (O = 0, no branch)

# BXNC BRANCH ON INCREMENTING INDEX AND NO CARRY




If the carry indicator is set (1), no operation is performed and the computer executes the next instruction in sequence. However, if the carry indicator is reset (0), BXNC adds 1 to the current value in index register 1 and loads the result into index 1; the branch condition is true only if the result in index 1 is a nonzero value. The carry indicator is not affected.

Affected: (X1), (P)

Time: 4 hc (branch) 3 hc (C = 1, no branch) 4 hc (C = 0, no branch)

### **COPY INSTRUCTION**

The copy instruction specifies operations between any two general registers. The format of the copy instruction is:



Bit(s) Function

- 0-3 Bit positions 0-3 are coded as X'7', to specify the copy instruction.
- 4-5 Bit positions 4-5 specify which of 4 operations is to(Op) be performed. The operations are:
  - 4 5 Operation
  - 0 0 logical AND
  - 0 1 logical inclusive OR
    - 1 0 logical exclusive OR

overflow and carry indicators not affected

- 1 1 arithmetic add (overflow and carry indicators set as described for the instruction ADD)
- 6 Bit position 6 specifies whether the current value of
   (AC) the carry indicator is to be added to the result. If
   this bit is a 1, the carry indicator is added to the
   low-order bit position of the result. If this bit is a 0,
   the carry indicator is ignored.
- Bit position 7 specifies whether the value X'0001' is to
   (AI) be added to the result. If this bit is a 1, a 1 is added to
   the low-order bit position of the result. If bits 6 and 7
  - are both 1's, the value X'0001' is added to the result (regardless of the current value of the carry indicator).
- 8 Bit position 8 specifies whether the destination reg(CD) ister (specified by bits 9–11) is to be cleared before the operation called for by bits 4–7 is performed. If bit 8 is a 1, the destination register is initially cleared. If bit 8 is 0, the initial contents of the destination register remain unchanged until the result is loaded into the destination register.
- 9-11 Bit positions 9-11 specify the general register that
   (DR) is to contain the result of the instruction. A value of zero in this field specifies that the result is to be disregarded; however, the overflow and carry indicators may be affected.

#### Bit(s) Function

- 12 Bit position 12 specifies whether the source register (IS)operand (the value in the register specified by bits 13-15) is to be used as it appears in the source register, or is to be inverted (one's complemented) before the operation is performed. If bit 12 is a 1, the inverse of the value in the source register is to be used as the source register operand; however, the value in the source register is not changed. If bit 12 is a  $0_r$  the value in the source register is used as the source register operand.
- 13-15 Bit positions 13-15 specify the general register that
- (SR) contains the value to be used (or inverted and used) as the source register operand. A value of 0 in this field designates the value X'0000' as the contents of the source register.

The general registers are identified as follows:

Register	Function	Designation	
Z	Zero	0	24
P	Program address	1	
L	Link address	2	
T	Temporary storage	3	
X1	Index 1	4	
X2	Index 2 (base address)	5	
E	Extended accumulator	6	
А	Accumulator	7	

The contents of the P register, at the time the execution of the copy instruction begins, are the address of the next location in sequence after the copy instruction.

Affected: (DR), O, C Time: 5 hc

Examples:

Instruction	Effect
X'74F0'	Clear the accumulator to all zeros
X'74FF'	Invert (form the one's complement of) the contents of the accumulator
X'7DFF'	Negate (forms the two's complement of) the contents of the accumulator
X'7C78'	Subtract 1 from the contents of the accumulator
X'7D7B'	Subtract the contents of the T register from the contents of the accumulator
X'75A1'	Copy the contents of the P register plus 1 into the L register

The basic SIGMA 2 assembly language recognizes the following command mnemonics and generates the appropriate settings for bit positions 0-8 of the copy instruction. The settings for bit positions 9–15 are derived from the argument field of the symbolic line in which the command mnemonic appears. The source register operand is the contents of the source register if the IS bit is 0, or is the inverse (one's complement) of the contents of the source register if the IS bit is 1.

RCPY	REG	REGISTER COPY								
7	4	I DR	I S SR							
0 1 0 0	4 5 4 7	0 0 10 11	12 12 14 15							

RCPY copies the source register operand into the destination register. The overflow and carry indicators are not affected.

RADD REGISTER AD	D
------------------	---

_															
	7	7			C	-		0		DR		1 S		SR	
0	1	2	3	4	5	6	7	8	9	10	11	112	13	14	15

RADD adds the source register operand to the contents of the destination register and loads the result into the destination register. The overflow and carry indicators are set as described for the instruction ADD, based on the register operands and the final result.

ROR RI	EGISTER OR
--------	------------

		7			4	-				DR				SR		
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

ROR logically inclusive ORs the source register operand with the contents of the destination register and loads the result into the destination register. If the corresponding bits in the source register operand and the destination register are both 0, a 0 remains in the corresponding bit position of the destination register; otherwise, the corresponding bit position of the destination register is set to 1. The overflow and carry indicators are not affected.

#### REOR REGISTER EXCLUSIVE OR

		7			8	3		0		DR		S		SR		
0	1	2	з	4	5	6	7	8	9	10	11	112	13	14	15	

REOR logically exclusive ORs the source register operand with the contents of the destination register and loads the result into the destination register. If the corresponding bits of the source register operand and the destination register are different, the corresponding bit position of the destination register is set to 1; otherwise, the corresponding bit position of the destination register is reset to 0. The overflow and carry indicators are not affected.

RAND	REGISTER	AND

7 0 0 DR S SR
---------------

RAND logically ANDs the source register operand with the contents of the destination register and loads the result into the destination register. If the corresponding bits of the source register operand and the destination register are both 1, a 1 remains in the destination register; otherwise, the corresponding bit position of the destination register is reset to 0. The overflow and carry indicators are not affected.

RCPYI REGISTER COPY AND INCREMENT

	1		7			5	5		1		DR		I S		SR	
1	0	1	2	3	4	5	6	7	B	9	10	11	12	13	14	15

RCPYI copies the source register operand into the destination register and then adds 1 to the new contents of the destination

register. The overflow and carry indicators are not affected.

#### RADDI REGISTER ADD AND INCREMENT

	,	7			[	>	_	0	1	DR		I S		SR	
0	ï	2	3	4	5	6	7	8	9	10	11	12	13	14	15

RADDI adds the source register operand to the contents of the destination register, increments the result by 1, and loads the final result into the destination register. The overflow and carry indicators are set, as described for the instruction ADD, based on the register operands and the final result.

#### **RORI** REGISTER OR AND INCREMENT

		7			5	;		0	1	DR		I S	SR			
1	0	1	2	3	4	5	6	7	8	9	10	īΪ	12	13	14	15

RORI logically ORs the source register operand with the contents of the destination register, increments the result by 1, and loads the final result into the destination register. The overflow and carry indicators are not affected.

	7				(	9						3		SR		
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

REORI logically exclusive ORs the source register operand with the contents of the destination register, increments the result by 1, and loads the final result into the destination register. The overflow and carry indicators are not affected.

#### RANDI REGISTER AND AND INCREMENT

7	1	0	DR	I S	
0 1 2 3	4567	8	3.10.11	112	13 14 15


RANDI logically ANDs the source register operand with the contents of the destination register, increments the result by 1, and loads the final result into the destination register. The overflow and carry indicators are not affected.

#### RCPYC REGISTER COPY AND CARRY

7	6	Γ.	DR	I S	
0 1 2 3	4 5 6 7	8	9 10 11	112	13 14 15


RCPYC copies the source register operand into the destination register and then adds the current value of the carry indicator to the result in the destination register. The overflow and carry indicators are not affected.

#### **RADDC** REGISTER ADD AND CARRY



RADDC adds the source register operand to the contents of the destination register, adds the current value of the carry indicator to the result and loads the final result into the destination register. The overflow and carry indicators are set, as described for the instruction ADD, based on the register operands and the final result.

#### RORC REGISTER OR AND CARRY



RORC logically inclusive ORs the source register operand with the contents of the destination register, adds the current value of the carry indicator to the result, and loads the result into the destination register. The overflow and carry indicators are not affected.

#### **REORC** REGISTER EXCLUSIVE OR AND CARRY

7	А	0	DR	I S	SR
0 1 2 3	4 5 6 7	8	9 10 11	12	13 14 15

REORC logically exclusive ORs the source register operand with the contents of the destination register, adds the current value of the carry indicator to the result, and loads the final result into the destination register. The overflow and carry indicators are not affected.

#### RANDC REGISTER AND AND CARRY

	7	7			2	2		0		DR	`	I S		SR	2
0	1	2	3	4	5	6	7	18	9	10	11	12	13	14	15

RANDC logically ANDs the source register operand with the destination register, adds the current value of the carry indicator to the result and loads the final result into the destination register. The overflow and carry indicators are not affected.

#### DIRECT CONTROL INSTRUCTIONS

The two instructions READ DIRECT (RD) and WRITE DIRECT (WD) are used to perform a variety of operations, such as:

- transfer the contents of the accumulator into any general register or I/O channel register, and vice versa
- start an I/O operation, test an I/O operation, test an I/O device, halt an I/O operation, and acknowledge an I/O interrupt condition.
- preserve the current program status indicators in the accumutator, and conditionally alter the program status indicators
- load the optional protection system registers
- set a wait condition (stop computation)
- set an exit condition to prepare for a return to an interrupted program
- control the individual levels of the priority interrupt system
- perform asynchronous input/output (optional)
- control special systems equipment (optional)

The values of bits 0 through 3 of the effective address of the READ DIRECT and WRITE DIRECT instructions determine the mode of the instruction, as shown on the following page.

Bit	Posi	tion		
0	I	2	3	Mode
0	0 0 0	0 0	0 1 0	Internal computer control Interrupt control (WD only)
0 :	0	1	1	Assigned to various groups of standard SDS products
•	1	1	0	Special systems control (for customer
RD	1	1		use with specially designed equipment)
				IRECT (Privileged, partially optional)

 1
 R I X S
 Displacement

 Mode
 Function

 0.1.2.3.4.5.6.7
 8.9.10
 11112
 13.14.15

The effective address of the READ DIRECT instruction is used to specify the operation to be performed. In some operations, the contents of the accumulator are used as control or operand information for the specific operation to be performed. Data generated in response to such an operation may replace the previous contents of the accumulator. Two status bits, which may be generated as a result of the operation, are recorded in the overflow and carry indicators. In the internal control mode, bits 8-15 of the READ DIRECT effective address designate the assigned internal control functions, as shown in Table 3. In this mode, bits 0-7 of the effective address must be zeros. Therfore, the displacement field (bits 8-15) of the instruction designates the control function if the R, I, X, and S bits of the instruction are all coded as zeros.

With the installation of the optional direct I/O feature, the READ DIRECT instruction may be used to communicate directly with an external device. When this feature is installed, the READ DIRECT instruction presents the 16-bit effective address on a connector and holds it there until it receives an acknowledgment from the device. With the response, the device sends 16 bits of data (which are loaded into the accumulator) as well as two status bits (which are recorded in the overflow and carry indicators).

Affected:	determined by operation	Time:	Internal control mode (except I/O instructions): 5 hc
			I/O instructions and spe- cial systems control mode: 6 hc plus possible wait caused by delayed re- sponse from external unit

Eff 8	ectiv 9	e ada 10	iress 11	bits 12	13	14	15	Function
0	0	n	n	n	'n	n	n	Copy the contents of general (or I/O channel) register nnnnnn into the accumu– lator (A).
0	1	0	0	0	0	0	1	SIO )
0	1	0	0	0	0	۱	0	τιο
0	1	0	0	0	1	0	0	TDV Input/output instructions (see page 25)
0	1	0	0	1	0	0	0	HIO
0	۱	0	1	0	0	0	0	AIO
1	1	0	0	0	0	0	0	Save program status in the accumulator (set bit 8 of A equal to the protected pro- gram bit, set bit 10 of A equal to the internal inhibit, bit 11 equal to the external interrupt inhibit, bit 14 equal to the overflow indicator, and bit 15 equal to the carry indicator; reset remainder of accumulator to 0's).
1	1	1	0	I	E	0	0	Save program status in the accumulator; then, if bit 12 of the effective address (I) is 1, reset the internal interrupt inhibit to 0; (if I is 0 the internal interrupt inhibit is not affected); if bit 13 of the effective address (E) is 1, reset the external interrupt inhibit to 0 (if E is 0, the external interrupt inhibit is not affected).
1	1	١	1	Ι	E	0	0	Save program status in the accumulator; then, if bit 12 of the effective address (I) is 1, set the internal interrupt inhibit to 1 (if I is 0, the internal interrupt in- hibit is not affected); if bit 13 of the effective address (E) is 1, set the external interrupt inhibit to 1 (if E is 0, the external interrupt inhibit is not affected).
1	0	0	0	0	0	0	0	Set the bit positions of the accumulator equal to the states of the corresponding DATA switches on the operator control panel.

	C	)	·	R	I	Х	S	D	is	pl	ac	e	me	en	t
N	٨c	d	е					U	nc	ti	or	1			
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

The effective address of the WRITE DIRECT instruction is used to specify the operation to be performed. For some operations, the contents of the accumulator are used as an operand to be transmitted to a receiving section within the central processor. The overflow and carry indicators are used to record two bits of status that may be generated as a result of the WRITE DIRECT instruction.

In the internal control mode, bits 8–15 of the WRITE DIRECT instruction designate the assigned internal control functions, as shown in Table 4. In this mode, bits 0–7 of the effective address must be zeros. Therefore, the displacement field (bits 8–15) of the instruction designate the control function if the R, I, X, and S bits of the instruction are all coded as zeros.

In the interrupt control mode, the effective address of the instruction is used to provide control of the priority interrupt system. (See Chapter 2, "Interrupt System
Control".)

The WRITE DIRECT instruction may be used to transmit data directly to an external device. In this case, the optional direct I/O feature must be installed. When this feature is added, the 16-bit effective address and the 16-bit value in the accumulator are both presented in parallel on a connector and held there until the external device acknowledges. As the external unit acknowledges, it returns two bits of status information, which are recorded in the overflow and carry indicators.

Affected: determined by operation Time: Internal control mode: 5 hc

> Interrupt control mode: 8 hc

Special systems control mode: 6 hc plus possible wait caused by delayed response from external unit

	ectiv				1.0			
8	9	10	11	12		14	15	Function
0	0	n	n	n	n	n	n	Copy the contents of the accumulator (A) into general (or I/O channel) register nnnnnn.
0	1	n	n	n	n	n	n	Copy bit 0 of general (or I/O channel) register nnnnnn into the overflow indi- cator and then reset bit 0 of register nnnnnn to 0.
1	0	0	0	х	x	x	×	Copy the contents of the accumulator into protection register xxxx
1	1	0	0	0	0	0	0	Load program status from the accumulator (i.e., copy bit 8 of the accumulator into the protected program indicator, copy bit 10 of the accumulator into the internal interrupt inhibit, copy bit 11 of A into the external interrupt inhibit, copy bit 14 of A into the overflow indicator, and copy bit 15 of A into the carry indicator).
1	1	0	1	0	0	0	0	Set wait flip-flop to 1; this causes the central processor to stop computation. Wait ff is reset to 0 by any interrupt activation (including counter interrupts) or by moving COMPUTE switch to the IDLE position.
	1	0	1	1	0	0	0	Set exit condition. This effective address configuration prepares the CPU to exit from an interrupt-servicing routine. All normal interrupt levels are inhib- ited until after the execution of the instruction following WD, which must be a LOAD INDEX (LDX) instruction whose effective address is identical to the ad- dress in the interrupt location for that interrupt-servicing routine. In this case, the LDX instruction does not affect index register 1; instead, it loads the PSD from the first two words of the interrupt routine, arms the highest-priority active interrupt level, and resets the exit condition.
1	١	1	0	I	E	0	0	If bit 12 of the effective address (I) is 1, reset the internal interrupt inhibit to 0; (if I is 0 the internal interrupt inhibit is not affected); if bit 13 of the effective address (E) is 1, reset the external interrupt inhibit to 0 (if E is 0, the external interrupt inhibit is not affected).
۱	1	1	1	I	E	0	0	If bit 12 of the effective address (I) is 1, set the internal interrupt inhibit to 1 (if I is 0, the internal interrupt inhibit is not affected); if bit 13 of the effective address (E) is 1, set the external interrupt inhibit to 1 (if E is 0, the external in- terrupt inhibit is not affected).

#### Table 4. WRITE DIRECT Internal Control Functions

## 4. INPUT/OUTPUT OPERATIONS

The SIGMA 2 system utilizes three unique input/output systems. The standard, byte-oriented I/O system includes four byte-oriented I/O channels. This capability may be expanded to a total of 20 channels. The optional external interface system may be used in two ways: to send and receive 16-bit data, and to generate control signals and sample status conditions. These two independent I/O systems incorporate sufficient flexibility to satisfy the different requirements of general-purpose and real-time environments, yet their inherent simplicity adds to SIGMA 2 system reliability, maintainability, and ease of use. In addition, a direct-to-memory interface is available for special applications.

#### BYTE-ORIENTED I/O SYSTEM

The SIGMA 2 central processor can operate several byteoriented devices simultaneously. The CPU multiplexes its I/O service among the operating devices in a manner that keeps all devices running concurrently. The central processor has two words of register storage (I/O channel registers) reserved for each operating device. These enable the CPU to indicate the location in memory the transmission is going to or coming from, and what action is to be taken at the conclusion of the operation.

The basic SIGMA 2 central processor contains I/O channel registers for 4 I/O channels; since 2 registers are required for each channel, 8 I/O channel registers are standard. Up to 32 additional I/O channel registers may be added to the CPU (in increments of 8) for use with a maximum of 20 I/O channels.

Once "started" by an SIO instruction, peripheral devices request service asynchronously from the byte I/O system. Each such I/O service request causes the CPU to enter an I/O mode of operation, during which instruction execution ceases. The amount of time taken from computation depends on the particular configuration (cable lengths, priority, etc.) as well as the particular device; this time varies from 4 microseconds for one byte to 10.5 microseconds for four bytes. When the combined I/O rate for all active devices reaches 350,000 to 400,000 bytes/second, the amount of time left for computation is effectively zero.

#### **DEVICE NUMBER**

Each peripheral device controller attached to the byte I/O system is assigned an 8-bit device number at installation time. This number is manually selected by switches within each device controller, based on the equipment configuration for the specific installation. The device number not only identifies the particular device (and, if appropriate, the control unit) but also designates which I/O channel controls the device. Devices are generally of two types: those that do not share a control unit with other devices (for example, card readers, card punches, or printers), and

those that do (for example, magnetic tape units or XDS RAD files). A device that does not share its control unit with other devices has a single-unit device controller number associated with it. A device controller that operates more than one device has a block of 16 device numbers assigned to it. The two forms of device numbers are:



For single devices, the 5 low-order bits of the device number are the I/O channel number. Multiunit devices use a device controller number, specified in bits 9-11, which is also the I/O channel number. Therefore, only channels 0-7 can accommodate multiunit device controllers (one controller on each channel).

The channel number of a given device determines which I/O channel registers are used to control the transmission to and/ or from the device.

I/O channel registers are numbered from 8 through 47. The two I/O channel registers associated with each channel number can be computed with the following formulas:


first register = (2 x channel number) + 8 second register = (2 x channel number) + 9

Thus, devices with device numbers from 0 through 19 use I/O channel registers 8 through 47. (Registers 8 and 9 are for channel 0, registers 10 and 11 are for channel 1, and so forth.) The SIGMA 2 system does not include device numbers from 20 through 31. However, devices with device numbers from 32 through 51 may be attached to these same channels and also use I/O channel registers 8-47 respectively. The same is true for devices with numbers from 64-83 and 96-115. Thus, channels 0-7 may accomodate four single devices; however, only one such device may operate at a given instant on a given channel.

Each channel in a SIGMA 2 system can have a device operating at the same time; the only limitation is the total data transfer rate of the system (approximately 350,000 to 400,000 bytes per second).

#### I/O CONTROL DOUBLEWORDS

During an I/O operation, the I/O channel registers contain an I/O Control Doubleword (IOCD), which has the following format:



The doubleword is contained in the two registers associated with each I/O channel. The even-numbered register contains the word address of the I/O table being operated on. The odd-numbered register contains a count of the number of bytes involved in the I/O operations, as well as three flags. The first bit (E) is an error flag, which is set to 1 if any parity errors are detected on bytes received during an input operation, or if a memory parity error is detected during an output operation. The remaining two bits called the data chaining flag (DC) and the interrupt flag (I), specify actions to be taken by the I/O system when the transmission controlled by the IOCD is completed. A data chaining flag of 0 indicates that no further transmission is required after the current operation. When the byte count is reduced to zero, the device is told (via a signal called "count done") that the operation is over and that it should neither send nor receive more data but should terminate its operation. At the conclusion of an I/O operation, when all data has been transmitted and all checking associated with the data record has been performed, the device generates a "channel end" signal. At the time of channel end, the device transmits a byte of status information, called the operational status byte (explained later), that is loaded into the even-numbered I/O channel register associated with the device, replacing the word address in the IOCD. The device controller may also generate an "unusual end" signal in place of or in conjunction with "channel end". The actions caused in SIGMA 2 are the same as for "channel end", except that the Operational Status Byte (see below) contains different information. "Unusual end" may occur at any time during an I/O operation, and causes termination of all I/O operations for the device controller involved; the data chaining flag is ignored.

During normal operation, if data chaining is specified by the DC flag, then (instead of notifying the device, via the "count done" signal, that no further transmission is to take place when the byte count reaches zero) the I/O system automatically fetches a new IOCD from the doubleword location immediately following the current I/O table, and loads it into the I/O channel registers in place of the previous IOCD. Data transmission continues as before, but under control of the new IOCD (see Figure 5).

If the interrupt (I) flag is set (1), the SIGMA 2 I/O system will instruct the device controller to generate an interrupt request under the conditions listed below. This will cause an I/O interrupt. The proper program response must include an AIO instruction to determine which device controller is interrupting (with highest priority), and the reason for the interrupt. The two possible reasons are:

- "Channel end" or "unusual end" is generated in the Operational Status Byte; or
- 2. The byte count reaches zero and the data chaining flag is set.

#### OPERATIONAL STATUS BYTE

At the conclusion of the I/O operation, the device transmits the operational status byte to the CPU, which loads the status byte into bit positions 0-7 of the even-numbered I/O channel register associated with the device and loads zeros into the remainder of the register. (The loading of the operational status byte occurs even if channel end is signalled in the middle of an I/O table transmission.) The operational status byte contains five flags, as shown in the following diagram.

# $\begin{array}{c|c} T & I & C & C & 0 \\ \hline E & L & E & E \\ \hline 0 & 1 & 2 & 3 & 4 & 5 & 6 \end{array}$

#### Bit Function

- 0<sup>T</sup> The transmission error (TE) flag is set to 1 if the device or the device controller has detected any errors during the operation. This includes such errors as parity check on magnetic tape, and the parity check at the end of a RAD sector.
- 1<sup>t</sup> The incorrect length (IL) flag indicates whether (1) or not (0) the input or output record contained the number of bytes specified by the controlling IOCD's byte count. Incorrect length may or may not be considered an error, depending on the type of operation performed. For example, during a card read operation, if a byte count of 80 is specified, then the length is correct, because only 80 bytes can be read from the card in the EBCDIC format. If, however, a count of 75 bytes is specified, the card reader will receive a count done signal before it reaches the end of the card, which causes the incorrect length flag to be set to 1. Similarly, if the reader detects the end of the card before it receives a count done signal, the incorrect length flag is set to 1.
- 2<sup>T</sup> The chaining modifier (CM) flag is set to 1 by some devices to indicate that a special condition has been encountered. For example, the unbuffered card punch requires the output image to be transmitted 12 times, once for each row. After the twelfth row is punched, the punch controller sets the chaining modifier flag to 1 to indicate that the last transmission has been received and that no further transmissions are required for the current card. The chaining modifier may be used in different ways by other devices.
- 3 The channel end (CE) flag is set to 1 at the conclusion of every error free I/O operation, to indicate that all data involved in the operation have been transmitted and all checking associated with the data has been performed.
- 4 The unusual end (UE) flag is set to 1 if the operation terminated because of some unusual condition. The unusual condition may or may not be an erroneous or faulty condition; in any event, it is not a normal termination. For example, a magnetic tape Read operation that encountered an end-of-file record instead of a data record would produce an unusual end condition. A faulty operation such as a card jam in the middle of

<sup>&</sup>lt;sup>t</sup>These functions are not necessarily implemented in all peripheral device controllers. Refer to peripheral device reference manuals for more complete information.

a card-reading operation would also produce unusual end. If the UE flag is set, the state of the CE flag is not specified.

5-7 These bits are always loaded as zeros.

#### **DEVICE ORDERS**

When a device is started for an input/output operation, it first requests an order from the I/O system to determine what operation is to be performed. A device order is a byte transmitted to the device under control of the channel to which the device is attached. The orders that may be accepted by a device are: Write, Read, Read Backward, Control, Sense, and Stop. The code format for each order is shown in the following table. Bit positions marked "M" specify unique modifications that depend on the device to which the order is sent.

	Bit	posit	ion d	of de	vice	orde	r byt	е
Order	0	1	2	3	4	5	6	7
Write	м	м	м	м	м	м	0	1
Read	м	м	м	Μ	м	м	1	0
Read Backward	м	м	м	м	۱	۱	0	0
Control	м	м	м	м	м	м	1	1
Sense	м	м	м	м	0	1	0	0
Stop	I	0	0	0	0	0	0	0

The device orders operate in the following manner:

- Write. The Write order causes the device controller to initiate an output operation. The controller makes output requests to the I/O system and bytes are transmitted from memory, under control of the IOCD, to the device. The output operation normally continues until no further data chaining is to take place and the byte count of the last IOCD is reduced to zero. At this time, the channel signals count done and the device generates channel end. Channel end occurs when the device has received all information associated with the output operation, has generated all checking information, and (if possible) has performed all post-write checking. It is possible for some devices to generate channel end before count done is received.
- <u>Read.</u> The Read order causes the device to initiate an input operation. Bytes are transmitted by the device, then stored in memory under control of the IOCD. The input operation continues until the device generates channel end or until the byte count is reduced to zero and count done is signalled to the device. In either case, the operation is eventually terminated by a channel end signal when all checking has been performed on the input record.
- 3. <u>Read Backward</u>. The Read Backward order can be executed only by certain peripheral devices. The Read Backward order causes the device that can execute it

to start operation in a backward direction and to transmit bytes; however, the record appears in memory in reverse sequence from the way it was originaly written.

- 4. <u>Control</u>. The Control order is used to initiate special aperations by the device. For some operations, the Control order itself may be sufficient to specify the entire operation to be performed. With magnetic tape operations, for example, the Control order initiates such operations as rewind, backspace record, backspace file, space record, etc. These orders can all be specified by the modifier (M) bits of the Control order. If, however, the controller requires additional information for a particular operation, it is provided by the same IOCD that controls the transmission of the Control order. When all data necessary for the operation have been transmitted (and, in some cases when the operation itself is complete), the device controller signals channel end.
- 5. <u>Sense</u>. The Sense order causes the device to transmit one or more bytes of information describing its current operational status. These bytes are stored in memory under control of the IOCD. The type of status information that may be transmitted is a function of each individual device.
- 6. <u>Stop.</u> The Stop order (interpreted by some devices) causes a device to terminate its operation immediately. The I modifier bit (in position 0 of the Stop order) indictates that the device is to trigger the I/O interrupt level at the time it receives the Stop order. Bit positions 1, 2, and 3 of the Stop order are ignored.

#### I/O TABLES

All I/O operations are performed to or from an I/O table, which may be in any arbitrary region of memory. An I/O table consists of two or three parts, depending on the type of operation to be performed. The IOCD controlling the first I/O table must be loaded into the I/O channel registers by the program. A specific configuration of the WRITE DIRECT instruction is used to transfer information from the accumulator to the I/O channel registers (see Chapter 3, "Direct Control Instructions").

The first I/O table always contains an order byte in the first word of the table. If an even number of data bytes is to be transmitted for a given operation, then the order byte must appear in bit positions 8-15 of the first word of the table (in which case bits 0-7 are ignored). If an odd number of bytes is involved in the operation, the order byte must appear in bit positions 0-7 of the first word, and the first data byte in bit positions 8-15. In either case, the data bytes follow the order byte, as shown in Figure 5. The byte count in the first IOCD includes the order byte and all the data in the first I/O table. The data portion of an I/O table is always present for a data transmission operation, but may be absent for an operation initiated by a Control or Stop order.

Note that the interrupt bit should always be set (as shown) if an I/O interrupt is desired in the event of unusual end.

In the example shown in Figure 5, an interrupt will occur when data chaining occurs. A TIO instruction will establish that the controller is still busy, and hence the interrupt is known to signal data chaining (zero byte count) rather than unusual end or channel end.




Figure 5. I/O Control Doublewords and I/O Tables

If data chaining is called for, then the I/O table is followed immediately by a second IOCD that specifies a new starting address, new byte count, and new data chaining and interrupt flags. The bytes of the second IOCD are not included in the byte count of the first IOCD. All I/O tables after the first begin with data and do not include an order byte. They may begin in the left-or right-hand byte positions, depending on whether the table contains an even or odd number of bytes, respectively. If data chaining is to take place again, then the second I/O table is assumed to be followed immediately by a new IOCD.

#### **DEVICE INTERRUPTS**

All device controllers (and in the case of multiunit devices, the devices themselves) can generate a device interrupt. Each device remembers that it has generated an interrupt so that when the instruction ACKNOWLEDGE I/O INTER-RUPT (AIO) is executed, the device with the highest priority identifies itself to the program. Device interrupts are generated by the device at the time of data chaining or at unusual end or channel end if the interrupt (I) flag in the controlling IOCD is set to 1. The interrupt flat is inspected by the I/O system at channel end time, unusual end time, and at data chaining time.

In addition to these normal times for interrupts, some devices can accept a Control order (or even a Read or Write order) that directs the device to interrupt after the transmission operation is completed. This type of interrupt generally occurs at device end (that time during the operation of the device when all mechanical motion associated with a previously initiated operation has been completed). For example, a magnetic tape unit can be directed (with a Control order) to rewind and to interrupt when the rewind is complete. The order is accepted and channel end is generated immediately after the rewind operation begins. The device remembers the necessity to interrupt and, when the load point is encountered, the tape stops, and device end occurs; at this time the device generates an interrupt (and holds the interrupt-pending status until it is acknowledged). In this case, the magnetic tape control unit may be busy controlling the operation of another device for a read or write function. The pending device interrupt is a status condition that can be read by I/O instructions.

#### **I/O INSTRUCTIONS**

The CPU initiates and controls I/O operations using five instructions:

- Start Input/Output (SIO)
- Test Input/Output (TIO)
- Test Device (TDV)
- Halt Input/Output (HIO)
- Acknowledge I/O Interrupt (AIO)

These instructions are internal control functions of the READ DIRECT instruction. All instructions except AIO require a device number in bit positions 8–15 of the accumulator when the instruction is executed.

SIO START INPUT/OUTPUT

		1			(	)			4	4			1			ļ
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

SIO is used to initiate an input or output operation with the device selected by the device number contained in bit positions 8-15 of the accumulator. If a device recognizes the number, it returns its device status byte into positions 0-7 of the accumulator.


The overflow and carry indicators are set or reset, according to the result of the instruction, as follows:

O C Significance

0

- 0 I/O address recognized and SIO accepted
- 0 1 I/O address recognized but SIO not accepted
- 1 1 I/O address not recognized

Affected: (A)<sub>0-7</sub>, O, C Time: 6 hc plus wait for device response



TIO causes the device whose device number is in bit positions 8-15 of the accumulator to make the same responses it would make to an SIO instruction, except that the device is not started nor is its state altered. If a device recognizes the device number, it returns its device status byte to positions 0-7 of the accumulator.

The overflow and carry indicators are set or reset, according to the result of the instruction, as follows:

0	С	Significance

- 0 0 I/O address recognized and SIO can be accepted
- 0 1 I/O address recognized but SIO can not be accepted
- 1 1 I/O address not recognized

Affected: (A)<sub>0-7</sub>, O, C Time: 6 hc plus wait for device response

( D V			152		ICI	E.			
1		(	)	4		4			
0 1 2	3	4 5	6 7	8 9 10	1111:	2 13 14 15			

FOT OF MOT

TDV is used to obtain specific information about the device whose device number is contained in bit positions 8–15 of the accumulator. If a device recognizes the device number, it returns its device status byte to positions 0–7 of the accumulator.

The overflow and carry indicators are set or reset, according to the result of the instruction, as follows:

0	С	Significance

0	0	I/O address	recognized
---	---	-------------	------------

- 0 1 I/O address recognized and device-dependent condition is present
- 1 1 I/O address not recognized

Affected: (A)<sub>0-7</sub>, O, C

Time: 6 hc plus wait for device response

HIO	HALT	INPUT/OUTPUT
-----	------	--------------

	•	I			C	)			2	ł			8	3	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

HIO causes the device whose device number is in bit positions 8-15 of the accumulator to stop its current operation immediately. The HIO instruction may cause the device to terminate improperly. In the case of magnetic tape units, for example, the device is forced to stop whether it has reached an inter-record gap or not. A pending interrupt within the device will be reset. If a device recognizes the device number, it returns its device status byte to positions 0-7 of the accumulator. The overflow and carry indicators are set or reset, according to the result of the instruction, as follows:

- <u>O</u> <u>C</u> <u>Significance</u>
- 0 0 I/O address recognized and the device controller is not "busy".
- 0 1 I/O address recognized and the device controller was "busy" at the time of the halt 1 1 I/O address not recognized

Affected: (A)<sub>0-7</sub>, O, C Time: 6 hc plus wait for device response

ALC ACKINOWLEDGE I/O INTERRUPT	AIO	ACKNOWLEDGE I/O INTERRUPT
--------------------------------	-----	---------------------------

		1			C	)			5	;			(	)	
0	1	2	З	4	5	6	7	8	9	10	11	12	13	14	15

AIO is used to acknowledge an interrupt generated by an I/O device. It causes the highest-priority device to identify itself and return not only status, but its device number. If any devices have interrupts pending, the highest-priority device clears its pending interrupt and returns its status (which is loaded into positions 0-7 of the accumulator) and its device number (which is loaded into positions 8-15).

The overflow and carry indicators are set or reset, according to the result of the instruction as follows:

0	С	Significance

Affected: (A), O, C

- 0 0 Normal interrupt recognition
- 0 1 Unusual interrupt recognition
- 1 1 No interrupt recognition
  - Time: 6 hc plus wait for device response

#### DEVICE STATUS BYTE

As the result of executing an I/O instruction, if there is a device whose number corresponds to the number in the accumulator, its Device Status Byte is loaded into positions 0-7 of the accumulator. (The device number in bits 8-15 is not altered.)

The AIO instruction does not require the device number, since one of its functions is to obtain the number of the device that triggered the I/O interrupt level.

The overflow and carry indicators are set to record the nature of the response to all I/O instructions. The I/O status loaded into the accumulator by the I/O instructions is summarized in Table 5.

For the instructions SIO, TIO, and HIO the status indicators have the following meaning:

Device Interrupt Pending. Bit 0 indicates whether (if it is a 1) or not (if it is a 0) the device has generated an interrupt signal that has not yet been acknowledged. A new I/O operation cannot be initiated on this device until the pending interrupt signal has been acknowledged by means of an AIO instruction.

Table 5. Device Status Byte

Position and state in A	Position and state in A
Significance for 0 1 2 3 4 5 6 7 SIO, HIO, TIO <sup>†</sup>	Significance for 0 1 2 3 4 5 6 7 TDV, AIO
1device interrupt pending-00device ready-01device not operational-10device unavailable-11device busy0device manual1device automatic	1
<ul> <li> 1 device unusual end</li> <li> 0 0 - device controller ready</li> <li> 0 1 - device controller not operation</li> <li> 1 0 - device controller unavailable</li> <li> 1 1 - device controller busy</li> <li> 0 unassigned</li> </ul>	

Device Condition.<sup>†</sup> Bits 1 and 2 describe which of four possible conditions the device is currently in. The device conditions are:

- 00 Device ready. The device can accept and act upon an SIO instruction if no device interrupt is pending.
- 01 Device not operational. A nonoperational device does not accept an SIO instruction. It requires operator intervention before any action can be taken with regard to its operation.
- 10 Device unavailable.
- 11 Device busy. The device has accepted an SIO instruction and has not yet concluded the operation.

Device Mode. Bit 3, the mode status indicator, is a 1 if the operator has cleared the device for operation and has actuated the START switch, placing the device in the "automatic" mode. If the mode status indicator is a 0, the device is in the "manual" mode and requires operator intervention before it can operate. A ready device in the "manual" mode can accept an SIO instruction even though it cannot begin to operate until it is placed in the "automatic" mode. Some devices are "permanently" in the automatic mode.

<u>Unusual End Termination</u>. Bit 4 is set to 1 if the previous operation on this device resulted in an unusual end; otherwise, bit 4 is reset to 0.

Device Controller Condition. Bits 5 and 6 describe which of four possible conditions the device controller is currently in. These conditions are identical in meaning to the device conditions. The controller need not be in the same condition as the device, in the case of a multi-unit device controller. The device controller conditions are:

- 00 Device controller ready. If the controller is ready and the device is ready, an SIO instruction can be accepted.
- 01 Device controller not operational.
- 10 Device controller unavailable.
- 11 Device controller busy. The controller and the device connected to it (or one of the devices connected to it) have accepted an SIO instruction and the I/O operation thus initiated has not terminated.

Note that, in addition to the Device Status Byte in positions 0-7, the instruction AIO also causes the device number to be loaded into positions 8-15 of the accumulator.

#### **EXTERNAL INTERFACE SYSTEM**

With the incorporation of the optional External Interface System, the READ DIRECT and WRITE DIRECT instructions can be used to communicate with special system devices. WRITE DIRECT can be used to transmit a control signal, along with 16 data bits, to a device. Similarly, READ DIRECT can be used to transmit a control signal and then accept 16 data bits from the external unit. Both instructions can be used to obtain a 2-bit status response from the device.

When the External Interface Feature is installed, the WRITE DIRECT instruction can set up the 16 control lines plus the 16 data lines; these remain stable until an acknowledgment

<sup>&</sup>lt;sup>1</sup>For single-device controllers, bits 1–2 and 5–6 are identical. Some devices only differentiate between the "ready" and "busy" states, rather than identifying four distinct states.

signal is received from the device. A delay by the device in responding to WRITE DIRECT does not have any adverse effect on the operation of the byte-oriented I/O system.

The READ DIRECT instruction operates in a similar fashion. The 16 control lines are held stable and the device responds with its acknowledge signal and 16 data bits. The interface is sometimes referred to as the Direct Input/Output (DIO) interface. XDS publication 90 09 73 (Interface Design Manual) describes this interface in detail.

#### DIRECT-TO-MEMORY INTERFACE

With the addition of external memeory and the two-way access feature, another SIGMA 2 CPU or specially designed

external devices may directly access core memory without CPU intervention. The Direct-to-Memory Interface consists of 16 address lines, 16 time-shared bidirectional data lines, a parity bit, and various control signals. External devices may make memory requests at any time. If the CPU is not utilizing the same memory at the time of the external request, the request may be executed in 900 nanoseconds (total cycle time for read/restore). This is an I/O rate of greater than 1,000,000 16-bit words per second for each independent external memory bank, of which there may be a total of four.

For a detailed description of this interface, see the XDS Interface Design Manual.

#### **CONTROL PANEL**

The operator control panel contains the controls and indicators necessary to display the current status of the computer, to change that status, and to make changes or insertions into registers and memory. Certain maintenance functions are also provided on the control panel, as shown in Figure 6.

#### POWER

The POWER switch is a push-on/push-off indicating switch, which controls primary AC power to the system. When power is applied, the indicator is lighted. Protect violations are inhibited while power-on (or power-off) interrupts are waiting or active, to allow initial loading of the protect registers.

#### PHASE

The PHASE indicators display the phases of instruction executions, I/O operation, and control panel operations.

The PHASE indicator identified with "W" is lighted whenever the computer is in a "wait" condition as the result of a WRITE DIRECT instruction with an effective address of X'00D0'. The PHASE indicator identified with "I/O" is lighted whenever the computer is in the I/O mode of operation. The PHASE indicators identified with "8", "4", "2", and "1" are primarily for use by maintenance personnel.

#### PROTECT PROGR

The PROTECT PROGR indicator displays the current state of the protected program (PP) bit, which is bit 8 of the program status doubleword. The PROTECT PROGR indicator is lighted only if the protected program bit is set to 1. If the memory protection option is not installed, the protected program bit is always reset to 0.

#### INTERRUPT INHIBIT

The INTERRUPT INHIBIT indicators display the current states of the interrupt inhibits. The INT indicator is lighted only if the internal interrupt (II) inhibit (bit 10 of the program status doubleword) is set to 1. The EXT indicator is lighted only if the external interrupt (EI) inhibit (bit 11 of the program status doubleword) is set to 1.

#### 0'FLOW

The O'FLOW indicator displays the current state of bit 14 of the program status doubleword; the indicator is lighted only if bit 14 of the program status doubleword is set to 1.

#### CARRY

The CARRY indicator displays the current state of bit 15 (C) of the program status doubleword; the indicator is lighted only if bit 15 of the program status doubleword is set to 1.




Figure 6. SIGMA 2 Processor Control Panel

#### PARITY ERROR

The two PARITY ERROR switches are both 2-position switches that are latching in both positions. When the right switch is in the IGNORE position, all memory parity errors are ignored by the central processor. When the right switch is in the NORMAL position and the left switch is in the HALT position, the central processor performs the following actions whenever a parity error is detected during the fetching of an instruction, a direct address (in the case of indirect addressing), or an operand:

- 1. aborts execution of the current instruction
- enters a "halt" phase, with the program address (P) register containing the address of the instruction which was in process, and the address of the location in which the error was found displayed. No other display can be selected until the parity halt is cleared.
- 3. turns the PARITY ERROR indicator on

In order to proceed from a memory parity halt condition, the operator must move the COMPUTE switch from the RUN to the IDLE position and move the INITIALIZE switch to the RESET position, or move the right PARITY ERROR switch to the IGNORE position (in which case program execution will immediately be resumed).

Note: Refer to the description of the INITIALIZE switch for the additional effects of the RESET position of the INITIALIZE switch.

In either action, the memory parity halt condition is cleared and the MEMORY PARITY indicator is turned off.

When the right PARITY ERROR switch is in the NORMAL position, the left switch is in the INTERRUPT position, and the memory parity error interrupt option is installed, the central processor performs the following actions whenever a memory parity error is detected:

- 1. aborts execution of the current instruction
- 2. enters "wait" phase, with the program address (P) register pointing to the aborted instruction
- 3. triggers the memory parity interrupt level
- ignores any subsequent memory parity errors as long as the memory parity interrupt level is in the active state

If the memory parity error interrupt option is not installed and a memory parity error is detected while the PARITY ERROR switches are in the INTERRUPT/NORMAL positions, the central processor performs the following actions when a memory parity error is detected:

- 1. aborts execution of the current instruction
- enters "wait" phase, with the program address (P) register pointing to the aborted instruction. The wait phase is terminated by an interrupt becoming active, or by moving the COMPUTE switch to the IDLE position.

#### 30 Control Panel

#### PROTECT

The PROTECT switch controls the operation of the memory protection option. The protection system is operative only if the option is installed and the PROTECT switch is in the ON position (latching). If the PROTECT switch is in the OFF position (latching), the protection system is inoperative. The PROTECT switch does not affect the operation of the computer in any way if the protection option is not installed,

#### PROG ADD

The PROG ADD (program address) switch has two latching positions: HOLD and NORMAL. When the switch is in the HOLD position, the central processor does not increment the contents of the program address (P) register when an instruction is executed. When the switch is in the NORMAL position, the central processor increments the contents of the P register by 1 as each instruction is executed.

#### **KEY-OPERATED SWITCH**

The key-operated, 3-position locking switch can be moved from one position to the other only when the appropriate key is inserted. When the switch is in the unlocked position, all other switches on the control panel are operative. However, when the switch is in either the PROTECT ON or the PRO-TECT OFF position, the central processor ignores the physical positions of certain switches and, instead, operates as if the switches were in specific positions. The affected switches and their "locked" positions are:

Switch	Locked State
PARITY ERROR	INTERRUPT/NORMAL
PROG ADD	NORMAL
COMPUTE	RUN

When the key-operated switch is in the PROTECT ON position, the PROTECT switch is locked into the ON position; when the key-operated switch is in the PROTECT OFF position, the PROTECT switch is locked into the OFF position.

#### DISPLAY

The DISPLAY indicators are used to display the contents of the register selected by the SELECT switch.

#### DATA

The DATA switches are 2-position switches that are latching in the 1 and 0 positions. These switches are used to alter the contents of the register selected by the SELECT switch, when used in conjunction with the ENTER position of the REGISTER switch. Also, the state of the DATA switches can be read into the accumulator (A register), under program control, with a specific configuration of the READ DIRECT instruction.

#### SELECT

The SELECT switch is used to select the register to be displayed in the DISPLAY indicators. This switch is operative only when the key-operated switch is in the UNLOCKED position and the COMPUTE switch is in the IDLE position. The registers that can be displayed are:

- E Extended accumulator (general register 6)
- A Accumulator (general register 7)
- S Memory address register
- D Memory data register
- P Program address (general register 1)
- L Link address (general register 2)
- T Temporary storage (general register 3)
- X1 Index 1 (general register 4)
- X2 Index 2 (general register 5)

#### REGISTER

The REGISTER switch is used to alter the contents of the register selected by the SELECT switch. This switch is operative only if the key-operated switch is in the UNLOCKED position and the COMPUTE switch is in the IDLE position. When the REGISTER switch is moved to the CLEAR position (nonlatching), the register selected by the SELECT switch is cleared (reset to all 0's). When the REGISTER switch is moved to the ENTER position (nonlatching), the central processor performs a logical inclusive OR between the state of the DATA switches and the contents of the selected register and loads the result into the selected register. The DISPLAY indicators reflect the changed contents of the selected register.

#### MEMORY

The MEMORY switch is used to store the contents of the D register in core memory and to load the D register from a location in core memory. This switch is operative only when the key-operated switch is in the UNLOCKED position and the COMPUTE switch is in the IDLE position. When the MEMORY switch is placed in the STORE position (nonlatching), the current contents of the D register are stored in the memory location whose address is currently in the S register. When the switch is placed in the FETCH position, the contents of the memory location (whose address is currently in the S register) are loaded into the D register, and the contents of S are transferred to P.

#### INTERRUPT/INCREMENT ADDRESS

To the right of the MEMORY switch is a dual-function switch that has two nonlatching positions: INTERRUPT and INCRE-MENT ADDRESS. When the switch is placed in the INTER-RUPT position, the control panel interrupt level is triggered. If the interrupt level is armed (but not active) when it is triggered, it advances to the waiting state and cannot be triggered again until the level is cleared by the control panel interrupt-servicing routine. The INTERRUPT function is always operative. The central processor performs the following operations each time the switch is placed in the INCREMENT ADDRESS position (nonlatching):

- 1. increments the current contents of the S register by 1 and loads the result back into the S and P registers
- loads the contents of the memory location (whose address is equal to the new value in the S register) into the D register

The INCREMENT ADDRESS function is operative only when the key-operated switch is in the UNLOCKED position and the COMPUTE switch is in the IDLE position.

#### INITIALIZE

The INITIALIZE switch is used for initial central processor set-up, for subsequent reset operations, and for loading programs into core memory. This switch is operative only when the key-operated switch is in the UNLOCKED position and the COMPUTE switch is in the IDLE position. When the switch is placed in the RESET position (nonlatching), the central processor enters an initialized condition, which is defined by the following:

- 1. the PROTECT PROGR indicator, if operative, is turned on (set to 1)
- 2. the INHIBITS, O'FLOW, CARRY, and PARITY ERROR indicators are all turned off (reset to 0)
- 3. the S register is reset to 0
- all interrupt levels are reset to the disarmed, disabled state (except for the override group of interrupt levels, if any are installed, which are reset to inactive).
- 5. all device controllers and all I/O status indicators are reset to the "ready" condition

The LOAD position of the INITIALIZE switch is used to load an initial program into core memory (see "Initial Loading Procedure").

#### COMPUTE

The COMPUTE switch controls instruction execution. The switch has two latching positions (RUN and IDLE) and a nonlatching position (STEP). When the switch is in the IDLE position, the central processor neither executes instructions nor performs any input/output operations; however, all other control panel switches are operative. When the COMPUTE switch is placed in the RUN position the central processor starts executing instructions. The contents of the D register are taken as the first instruction to be executed.

Subsequent instructions are accessed from core memory, under control of the program address (P) register. When the COMPUTE switch is in the RUN position (or the keyoperated switch is in either the PROTECT ON or the PRO-TECT OFF position), the following control panel switches are inoperative: SELECT, REGISTER, MEMORY, INCRE-MENT ADDRESS function, INITIALIZE, and COMPUTE. If the COMPUTE switch is in the RUN position when the central processor executes a WRITE DIRECT instruction with an effective address of X'00D0', it enters a "wait" condition, in which case the Pregister contains the address of the next instruction in sequence. If an interrupt level advances to the active state while the central processor is in the "wait" condition, the condition is cleared, the interrupt-servicing routine is executed, and then instruction execution continues with the next instruction in sequence. The "wait" condition is also cleared when the COMPUTE switch is placed in the IDLE position (with the key-operated switch in the UNLOCKED position).

The central processor performs the following operations each time the COMPUTE switch is moved from the 1DLE to the STEP position:

- 1. execute the instruction currently in the D register
- if the instruction in D was not a Branch instruction, increment the value in the P register by 1, so that it points to the instruction to be executed after the new instruction in the D register
- access the next instruction from the location whose address is now in the P register (or from the effective address of the instruction in the D register, if the instruction causes a branch)

When the COMPUTE switch is moved to IDLE, P and S contain the address of the next instruction to be executed, which is displayed in D,

#### **INITIAL LOADING PROCEDURE**

The operator may cause an initial loading operation to be performed by the CPU in order to set up a new program in the machine. To do so, the operator performs the following actions:

- 1. Move the key-operated switch to UNLOCKED and the PROTECT switch to OFF.
- 2. Move the COMPUTE switch to IDLE. This action stops the computer from further execution of instructions.
- Actuate the RESET position of the INITIALIZE switch. This action clears all internal CPU indicators, stops all peripheral devices, and causes devices such as mass memories or disc files to clear their starting address registers to zero.

- 4. Actuate the LOAD position of the INITIALIZE switch. This action clears the accumulator, and the program address register. In addition, a load condition indicator is set within the computer and an SIO instruction is set up in the D register.
- 5. Select the A register with the SELECT switch, set DATA switches 8-15 to the number of the device from which the initial program is to be loaded, and then move the REGISTER switch to the ENTER position.
- 6. Move the COMPUTE switch to RUN. This action causes the computer to execute the SIO instruction in the D register and then enter the "wait" condition. The P and S registers are cleared. This SIO uses bits 8-15 of the accumulator (general register A) as the device number, and then loads the I/O status information into the accumulator. No memory reference is made to fetch an order from an I/O table; instead, the central processor generates a read order (X'02') and an input/output control doubleword (IOCD) of the form X'0000 0080' which specifies location 0 as a starting address and a byte count of X'80' (128 bytes).
- 7. Wait for the first record to be read from the selected input device. While the operator waits for the first record to be loaded, the following action takes place:

The device selected by the device number in the accumulator has started and has received its first order, which is a Read order. The device then transmits the initial record, which is stored in core memory beginning at location 0 and continuing through location X'3F' (a total of 64 words, if the first record on the selected device is that long). When the first record has been read, the device generates channel end and stops. No data chaining occurs and the I/O interrupt level is not triggered; however, the operational status byte is loaded into the even-numbered I/O channel register associated with the device number and bit 0 of the oddnumbered 1/O channel register is set to 1 if a parity error occurred during the input operation. When the operator observes the input device stop, he may then proceed to step 8.

 Move the COMPUTE switch to IDLE and then back to RUN for execution of the loaded program, beginning with location 0. From this point on, the computer is under control of the program just loaded into memory.

## APPENDIX A. REFERENCE TABLES

This appendix contains the following reference material:

Title	Page
XDSStandard Symbols and Codes	33
Standard 8–Bit Computer Codes (EBCDIC)	34
XDS Standard 7-Bit Communication Codes (USASCII)	34
XDSStandard Symbol-Code Correspondences	35
Hexadecimal Arithmetic	39
Addition Table Multiplication Table Table of Powers of Sixteen <sub>10</sub> Table of Powers of Ten <sub>16</sub>	39 39 40 40
Hexadecimal-Decimal Integer Conversion Table	41
Hexadecimal-Decimal Fraction Conversion Table	47
Table of Powers of Two	51
Mathematical Constants	51

#### **XDS STANDARD SYMBOLS AND CODES**

The symbol and code standards described in this publication are applicable to all XDS products, both hardware and software. They may be expanded or altered from time to time to meet changing requirements.

The symbols listed here include two types: graphic symbols and control characters. Graphic symbols are displayable and printable; control characters are not. Hybrids are SP, the symbol for a blank space, and DEL, the delete code which is not considered a control command.

Three types of code are shown: (1) the 8-bit XDS Standard Computer Code, i.e., the XDS Extended Binary-Coded-Decimal Interchange Code (EBCDIC); (2) the 7-bit United States of America Standard Code for Information Interchange (USASCII); and (3) the XDS standard card code.

#### **XDS STANDARD CHARACTER SETS**

1. EBCDIC

57-character set: uppercase letters, numerals, space, and & - / . < > ( ) + 1 \$ \* : ; , % # @ ' =

63-character set: same as above plus ¢ 1 \_\_\_?

89-character set: same as 63-character set plus lowercase letters

2. USASCII

64-character set: upper case letters, numerals, space, and 1 " \$ % & ' ( ) \* + , - . / ; : = < > ? @ \_ [ ] ^ #

95-character set: same as above plus lowercase letters and  $\left\{ \left. \right\} \right\} \left| \right\} \left| \right\rangle \sim \left| \right\rangle$ 

#### **CONTROL CODES**

In addition to the standard character sets listed above, the XDS symbol repertoire includes 37 control codes and the hybrid code DEL (hybrid code SP is considered part of all character sets). These are listed in the table titled XDS Standard Symbol-Code Correspondences.

#### **SPECIAL CODE PROPERTIES**

The following two properties of all XDS standard codes will be retained for future standard code extensions:

- 1. All control codes, and only the control codes, have their two high-order bits equal to "00". DEL is not considered a control code.
- 2. No two graphic EBCDIC codes have their seven loworder bits equal.

#### XDS STANDARD 8-BIT COMPUTER CODES (EBCDIC)

_								Most	Signi	licant	Digits						
Н	exadecimal	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F
	Binary	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	111
c	0000	NUL	DLE	ds		SP	&	-									0
1	0001	SOH	DC1	55				1		a	j		$\backslash^1$	A	ر		1
2	0010	STX	DC2	fs						Ь	k	s	· { <sup>1</sup>	в	к	s	2
3	0011	ETX	DC3	si						c	I	t	}1	с	L	Т	3
4	0100	EOT	DC4							Ь	m	u	' ا	D	м	U	4
5	0101	нт	LF NL			Will	not b	e assig	ned ;	e	n	v	ינ	E	N	v	5
é	0110	АСК	SYN							f	0	w		F	0	w	6
7	7 0111	BEL	ЕТВ							g	p	×	a de la completa	G	P	х	7
7	3 1000	EOM BS	CAN							h	q	У		н	Q	Y	8
9	1001	ENQ	EM							ī	т	z		I	R	z	9
1	A 1010	NAK	<b>S</b> S			¢ 2	I	~1	:								
ε	1011	т٧	ESC	13 1		. =	\$	,	#								
0	1100	FF	FS			<	*	%	@	8				Wil	I not b	e assi	gned
[	0 1101	CR	GS			(	)	_	•	1							
E	1110	so	RS			+	;	>	=								
F	1111	SI	US	PE		2	-, 2	?	"			1000	1				DEI

NOTES:

- 1 The characters ^ \ { } [ ] are USASCII characters that do not appear in any of the XDS EBCDIC-based character sets, though they are shown in the EBCDIC table.
- 2 The characters  $\not\in$  |  $\neg$  appear in the XDS 63- and 89-character EBCDIC sets but not in either of the XDS USASCII-based sets, However, XDS software translates the characters ¢ | - into USASCII characters as follows:

EBCDIC	=	UASCII
¢		<b>`</b> (6-0)
		¦ (7-12)
_		~ (7-14)

- 3 The EBCDIC control codes in columns 0 and 1 and their binary representation are exactly the same as those in the USASCII table, except for two interchanges: LF/NL with NAK, and HT with ENQ.
- 4 Characters enclosed in heavy lines are included only in the XDS standard 63and 89-character EBCDIC sets.
- 5 These characters are included only in the XDS standard 89-character EBCDIC set.

#### **XDS STANDARD 7-BIT COMMUNICATION CODES (USASCII)**

#### NOTES:

**Most Significant Digits** Decimal 3 5 7 0 2 4 1 6 rows) (col's.) ×011 Binary ×000 ×001 ×010 ×100 ×101 ×110 ×111 0 0000 NUL DLE SP 0 @ ρ ١ D 1 0001 SOH DCI T 1 Α Q α q n 2 0010 STX DC2 2 8 R Ь r 3 0011 DC3 с ETX # 3 S с 5 4 EOT D đ 0100 DC4 \$ 4 T t 5 0101 E U ENQ NAK % 5 e U Digits 6 0110 АСК SYN F v f & 6 v Significant 1 7 0111 BEL ETB 7 G W g w 8 1000 BS CAN ( 8 н х 'n × east I 9 9 Y ï 1001 HT FM ) y 1 F 10 1010 z SS \* J j z : NL 11 1011 VT ESC + ; κ I k Ł ł 12 < 1100 FF FS L Λ 1 . ] ł 13 1101 CR GS -= м m ~ ~ 14 1110 so RS > Ν n . 15 1111SI US / ? 0 DEL o 2

- 1 Most significant bit, added for 8-bit format, is either 0 or an odd-parity bit for the remaining 7 bits.
- 2 Columns 0-1 are control codes.
- Columns 2-5 correspond to the XDS64-character USASCII set. 3 Columns 2-7 correspond to the XDS95-character USASCII set.
- On many current teletypes, the symbol 4
  - (5-14) t is
  - is (5-15) -
  - ESC or ALTMODE control (7-14) is

and none of the symbols appearing in columns 6-7 are provided. Except for the three symbol differences noted above, therefore, such teletypes provide all the characters in the XDS64-character USASCII set. (The XDS7015 Remote Keyboard Printer provides the 64-character USASCII set also, but prints ^ as A.)

5 On the XDS 7670 Remote Batch Terminal, the symbol

l	is	1	(2-1)
[	is	¢	(5-11)
]	is	1	(5-13)
	is		(5-14)

and none of the symbols appearing in columns 6-7 are provided. Except for the four symbol differences noted above, therefore, this terminal provides an the characters in the XDS64character USASCII set.

## **XDS STANDARD SYMBOL-CODE CORRESPONDENCES**

EBCDIC	Symbol	Card Code	USASCII <sup>††</sup>	Meaning	Remarks
00 01 02 03 04 05 06 07 08 07 08 07 08 09 0A 08 0C 0D 0E 0F	NUL SOH STX ETX EOT HT ACK BEL BS or EOM ENQ NAK VT FF CR SO SI	12-0-9-8-1 12-9-1 12-9-2 12-9-3 12-9-4 12-9-5 12-9-6 12-9-7 12-9-8-1 12-9-8-3 12-9-8-3 12-9-8-4 12-9-8-5 12-9-8-6 12-9-8-7	0-0 0-1 0-2 0-3 0-4 0-9 0-6 0-7 0-8 0-5 1-5 0-11 0-12 0-13 0-14 0-15	null start of header start of text end of text end of text end of transmission horizontal tab acknowledge (positive) bell backspace or end of message enquiry negative acknowledge vertical tab form feed carriage return shift out shift in	00 through 23 and 2F are control codes. EOM is used only on XDS Keyboard/ Printers Models 7012, 7020, 8091, and 8092.
10 11 12 13 14 15 16 17 18 19 1A 18 19 1A 1B 1C 1D 1E 1F	DLE DC1 DC2 DC3 DC4 LF or NL SYN ETB CAN ETB CAN ESS ESC FS GS RS US	12-11-9-8-1 11-9-1 11-9-2 11-9-3 11-9-4 11-9-5 11-9-6 11-9-7 11-9-8 11-9-8-1 11-9-8-2 11-9-8-3 11-9-8-4 11-9-8-5 11-9-8-6 11-9-8-7	$ \begin{array}{c} 1-0\\ 1-1\\ 1-2\\ 1-3\\ 1-4\\ 0-10\\ 1-6\\ 1-7\\ 1-8\\ 1-9\\ 1-10\\ 1-11\\ 1-12\\ 1-13\\ 1-14\\ 1-15\\ \end{array} $	data link escape device control 1 device control 2 device control 3 device control 4 line feed or new line sync end of transmission block cancel end of medium start of special sequence escape file separator group separator record separator unit separator	
20 21 22 23 24 25 26 27 28 29 2A 29 2A 29 2A 2B 2C 2D 2E 2F	ds ss fs si PE	11-0-9-8-1 0-9-1 0-9-2 0-9-3 0-9-4 0-9-5 0-9-6 0-9-7 0-9-8 0-9-8-1 0-9-8-2 0-9-8-3 0-9-8-4 0-9-8-5 0-9-8-5 0-9-8-7		digit selector significance start field separation immediate significance start parity error	20 through 23 are used with SIGMA 7 EDIT BYTE STRING (EBS) instruction – not input/ output control codes. 24 through 2E are unassigned If parity checking is requested.
30 31 32 33 34 35 36 37 38 37 38 37 38 39 3A 38 39 3A 3B 3C 3D 3E 3F	mal notation,	12-11-0-9-8-1 9-1 9-2 9-3 9-4 9-5 9-6 9-7 9-8 9-8-1 9-8-2 9-8-3 9-8-4 9-8-3 9-8-4 9-8-5 9-8-6 9-8-7		g.	30 through 3F are unassigned.

### XDS STANDARD SYMBOL-CODE CORRESPONDENCES (cont.)

EBCDIC	Symbol	Card Code	USASCII <sup>††</sup>	Meaning	Remarks
40 41 42 43 44 45 46 47 48 49 4A 48 49 4A 4B 4C 4D 4E	SP ,¢ or ` ( +	blank 12-0-9-1 12-0-9-2 12-0-9-3 12-0-9-4 12-0-9-5 12-0-9-6 12-0-9-7 12-0-9-8 12-8-1 12-8-2 12-8-3 12-8-4 12-8-5 12-8-6 12-8-7	2-0 6-0 2-14 3-12 2-8 2-11 2-1	blank cent or accent grave period less than left parenthesis plus	<ul> <li>41 through 49 will not be assigned.</li> <li>Accent grave used for left single quote. On model 7670, ' not available, and ¢ = USASCII 5-11.</li> </ul>
4F	or	12-8-7	7-12	vertical bar or broken bar	On Model 7670,   not available, and   = ASASCII 2-1.
50 51 52 53 54 55 56 57 58 59	&	12 12-11-9-1 12-11-9-2 12-11-9-3 12-11-9-4 12-11-9-5 12-11-9-6 12-11-9-7 12-11-9-8 11-8-1	2-6	ampersand	51 through 59 will not be assigned.
5A 5B 5C 5D 5E 5F	! \$ ) ; ~ or ¬	11-8-2 11-8-3 11-8-4 11-8-5 11-8-6 11-8-7	2-1 2-4 2-10 2-9 3-11 7-14	exclamation point dollars asterisk right parenthesis semicolon tilde or logical not	On Model 7670, ! is 1. On Model 7670,∼is not available,
60 61 62 63 64 65 66 67 68	7	11 0-1 11-0-9-2 11-0-9-3 11-0-9-4 11-0-9-5 11-0-9-6 11-0-9-7 11-0-9-8	2-13 2-15	minus, dash, hyphen slash	and — = USASCII 5-14. 62 through 69 will not be assigned.
69 6A 6B 6C 6D 6E 6F	~ , % _ > ?	0-8-1 12-11 0-8-3 0-8-4 0-8-5 0-8-5 0-8-6 0-8-7	5-14 2-12 2-5 5-15 3-14 3-15	circumflex comma percent underline greater than guestion mark	On Model 7670 ^ is ¬. On Model 7015 ^ is ^ (caret). Underline is sometimes called "break character"; may be printed along bottom of character line.
70 71 72 73 74 75 76 77 78 79 78 79 7A 78 79 7A 78 70 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	: # u u	12-11-0 12-11-0-9-1 12-11-0-9-2 12-11-0-9-3 12-11-0-9-4 12-11-0-9-5 12-11-0-9-6 12-11-0-9-7 12-11-0-9-7 12-11-0-9-8 8-1 8-2 8-3 8-4 8-5 8-6 8-7	3-10 2-3 4-0 2-7 3-13 2-2	colon number at apostrophe (right single quote) equals quotation mark	70 through 79 will not be assigned.

XDS STANDARD	SYMBOL-CODE	CORRESPONDENCES	(cont.)
--------------	-------------	-----------------	---------

EBCDIC	Symbol	Card Code	USASCII <sup>††</sup>	Meaning	Remarks
80 81 82 83 84 85 86 87 88 87 88 89 8A 88 89 8A 88 80 85 85	a b c d e f g h i	12-0-8-1 $12-0-1$ $12-0-2$ $12-0-3$ $12-0-4$ $12-0-5$ $12-0-6$ $12-0-7$ $12-0-8$ $12-0-9$ $12-0-8-2$ $12-0-8-3$ $12-0-8-3$ $12-0-8-4$ $12-0-8-5$ $12-0-8-6$ $12-0-8-7$	6-1 6-2 6-3 6-4 6-5 6-5 6-6 6-7 6-8 6-9		80 is unassigned. 81–89, 91–99, A2–A9 comprise the lowercase alphabet. Available only in XDS standard 89– and 95– character sets. 8A through 90 are unassigned.
90 91 92 93 94 95 96 97 98 97 98 99 98 99 94 99 90 90 90 95 95	j k I m n o p q r	12-11-8-1 $12-11-1$ $12-11-2$ $12-11-3$ $12-11-4$ $12-11-5$ $12-11-6$ $12-11-7$ $12-11-8$ $12-11-8-2$ $12-11-8-3$ $12-11-8-4$ $12-11-8-5$ $12-11-8-6$ $12-11-8-7$	6-10 6-11 6-12 6-13 6-14 6-15 7-0 7-1 7-2		9A through A1 are unassigned.
A0 A1 A2 A3 A4 A5 A6 A7 A8 A7 A8 A9 A8 A9 A8 A9 A8 A0 AD AE AF	s t v w x y z	11-0-8-1 11-0-1 11-0-2 11-0-3 11-0-4 11-0-5 11-0-6 11-0-7 11-0-8 11-0-8 11-0-9 11-0-8-2 11-0-8-3 11-0-8-4 11-0-8-5 11-0-8-6 11-0-8-7	7-3 7-4 7-5 7-6 7-7 7-8 7-9 7-10		AA through BO are unassigned.
B0 B1 B2 B3 84 B5 B6 B7 B8 B7 B8 B7 B8 B9 BA BB BC BD BE BF		12-11-0-8-1 $12-11-0-1$ $12-11-0-2$ $12-11-0-3$ $12-11-0-4$ $12-11-0-5$ $12-11-0-6$ $12-11-0-7$ $12-11-0-8$ $12-11-0-8-3$ $12-11-0-8-3$ $12-11-0-8-4$ $12-11-0-8-5$ $12-11-0-8-6$ $12-11-0-8-7$	5-12 7-11 7-13 5-11 5-13	backslash left brace right brace left bracket right bracket	On Model 7670, [ is ¢. On Model 7670, ] is !. Bó through BF are unassigned.

### XDS STANDARD SYMBOL-CODE CORRESPONDENCES (cont.)

EBCDIC	Symbol	Card Code	USASCII <sup>††</sup>	Meaning	Remarks
C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA C9 CA CD CC CD CE	A B C D E F G H 1	12-0 12-1 12-2 12-3 12-4 12-5 12-6 12-7 12-8 12-9 12-0-9-8-2 12-0-9-8-3 12-0-9-8-3 12-0-9-8-4 12-0-9-8-5 12-0-9-8-6 12-0-9-8-7	4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9		C0 is unassigned. C1-C9, D1-D9, E2-E9 comprise the uppercase alphabet. CA through CF will not be assigned.
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D8 D9 DA D8 DC DD DC DD DE DF	J K L M N O P Q R	11-0 11-1 11-2 11-3 11-4 11-5 11-6 11-7 11-8 11-9 12-11-9-8-2 12-11-9-8-3 12-11-9-8-4 12-11-9-8-5 12-11-9-8-6 12-11-9-8-7	4-10 4-11 4-12 4-13 4-14 4-15 5-0 5-1 5-2		D0 is unassigned. DA through DF will not be assigned.
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF	S T U W X Y Z	0-8-2 11-0-9-1 0-2 0-3 0-4 0-5 0-6 0-7 0-8 0-9 11-0-9-8-2 11-0-9-8-3 11-0-9-8-4 11-0-9-8-5 11-0-9-8-6 11-0-9-8-7	11-0-9-1 5-3 5-4 5-5 5-6 5-7 5-8 5-9 5-10		E0, E1 are unassigned. EA through EF will not be assigned.
F0 F1 F2 F3 F4 F5 F6 F7 F8 F7 F8 F7 F8 FD FE FF	0 1 2 3 4 5 6 7 8 9 9 DEL	0 1 2 3 4 5 6 7 8 9 12-11-0-9-8-2 12-11-0-9-8-3 12-11-0-9-8-4 12-11-0-9-8-5 12-11-0-9-8-6 12-11-0-9-8-7	3-0 3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-7 3-8 3-9	delete	FA through FE will not be assigned. Special — neither graphic nor con- trol symbol.

## HEXADECIMAL ARITHMETIC

0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
1	02	03	04	05	06	07	08	09	0A	OB	0C	0D	0E	0F	10
2	03	04	05	06	07	08	09	0A	OB	0C	0D	0E	OF	10	11
3	04	05	06	07	08	09	0A	ОВ	0C	0D	0E	0F	10	11	12
4	05	06	07	08	09	0A	OB	0C	0D	0E	0F	10	11	12	13
5	06	07	08	09	0A	ОВ	0C	0D	OE	0F	10	11	12	13	14
6	07	08	09	0A	OB	0C	0D	OE	0F	10	11	12	13	14	15
7	08	09	0A	ОВ	0C	0D	OE	0F	10	11	12	13	14	15	16
8	09	0A	OB	∣ oc	0D	OE	0F	10	11	12	13	14	15	16	17
9	0A	OB	0C	0D	OE	0F	10	11	12	13	14	15	16	17	18
A	OB	0C	0D	OE	0F	10	11	12	13	14	15	16	17	18	19
В	0C	0D	OE	OF	10	11	<sup>~~</sup> 12	13	14	15	16	17	18	19	1A
с	0D	OE	OF	10	11	12	13	14	15	16	17	18	19	1A	1B
D	OE	0F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C
E	OF	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D
F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E

ADDITION TABLE

#### MULTIPLICATION TABLE

1	2	3	4	5	6	7	8	9	A	В	с	D	E	F
2	04	06	08	0A	0C	OE	10	12	14	16	18	1A	1C	1E
3	06	09	0C	OF	12	15	18	1B	٦E	21	24	27	2A	2D
4	08	0C	10	14	18	١C	20	24	28	2C	30	34	38	3C
5	0A	OF	14	19	1E	23	28	2D	32	37	3C	41	46	4B
6	0C	12	18	1E	24	2A	30	36	ЗC	42	48	4E	54	5A
7	0E	15	1C	23	2A	31	38	3F	46	4D	54	5B	62	69
8	10	18	20	28	30	38	40	48	50	58	60	68	70	78
9	12	1B	24	2D	36	3F	48	51	5A	63	6C	75	7E	87
А	14	1E	28	32	3C	46	50	5A	64	6E	78	82	8C	96
В	16	21	2C	37	42	4D	58	63	6E	79	84	8F	9A	A5
с	18	24	30	3C	48	54	60	6C	78	84	90	9C	A8	B4
D	1A	27	34	41	4E	5B	68	75	82	8F	9C	A9	B6	C3
E	1C	2A	38	46	54	62	70	7E	8C	9A	A8	B6	C4	D2
F	1E	2D	3C	4B	5A	69	78	87	96	A5	B4	C3	D2	E 1

# TABLE OF POWERS OF SIXTEEN

									10				
						<u>16</u> n	n		41:	16 <sup>-n</sup>			
						1	0	0.10000	00000	00000	00000	x	10
						16	1	D.62500	00000	00000	00000	x	10 <sup>-1</sup>
						256	2	0.39062	50000	00000	00000	x	10 <sup>-2</sup>
					4	096	3	0.24414	06250	00000	00000	х	10 <sup>-3</sup>
					65	536	4	0.15258	78906	25000	00000	x	10 <sup>-4</sup>
				1	048	576	5	0.95367	43164	06250	00000	x	10 <sup>-6</sup>
				16	777	216	6	0.59604	64477	53906	25000	x	10 <sup>-7</sup>
				268	435	456	7	0.37252	90298	46191	40625	х	10 <sup>-8</sup>
			4	294	967	296	8	0.23283	06436	53869	62891	x	10 <sup>-9</sup>
			68	719	476	736	9	0.14551	91522	83668	51807	x	10 <sup>-10</sup>
		1	099	511	627	776	10	0.90949	47017	72928	23792	x	10 <sup>-12</sup>
		17	592	186	044	416	11	0.56843	41886	08080	14870	x	10 <sup>-13</sup>
		281	474	976	710	656	12	0.35527	13678	80050	09294	x	10 <sup>-14</sup>
	4	503	599	627	370	496	13	0.22204	46049	25031	30808	x	10 <sup>-15</sup>
	72	057	594	037	927	936	14	0.13877	78780	78144	56755	x	10 <sup>-16</sup>
1	152	921	504	606	846	976	15	0.86736	17379	88403	54721	x	10 <sup>-18</sup>

## TABLE OF POWERS OF TEN

					16				
		<u>10<sup>n</sup></u>	<u>n</u>			10 <sup>-n</sup>			
		1	0	1.0000	0000	0000	0000		
		А	1	0.1999	9999	9999	999A		
		64	2	0.28F5	C28F	5C28	F 5 C 3	×	16 <sup>-1</sup>
		3 E 8	3	0.4189	374B	C6 A7	EF9E	x	16 <sup>-2</sup>
		2710	4	0.68DB	8 B A C	710C	B296	x	16 <sup>-3</sup>
	1	86A0	5	0.A7C5	AC47	1 <b>B47</b>	8423	x	16 <sup>-4</sup>
	F	4240	6	0.10C6	F 7 A0	B5ED	8 D3 7	×	16-4
	98	9680	7	0.1 AD7	F 2 9 A	BCAF	4858	×	16 <sup>-5</sup>
	5F5	E100	8	0.2 AF 3	1 DC 4	6118	7 3 B F	×	16 <sup>-6</sup>
	3 B 9 A	CA00	9	0.44B8	2 F A0	9 B 5 A	52CC	x	16 <sup>-7</sup>
2	540B	E400	10	0.6 DF 3	7F67	5 <b>EF6</b>	E ADF	x	16 <sup>-8</sup>
17	4876	E800	11	0.AFEB	FFOB	CB 2 4	AAF F	×	16 <sup>-9</sup>
E 8	D4A5	1000	12	0.1197	9981	2 DE A	1119	x	16 <sup>-9</sup>
918	4E72	A000	13	0.1C25	C268	4976	81C2	x	16 <sup>-10</sup>
5 AF 3	107A	4000	14	0.2 D09	370D	4257	3604	×	16-11
8 D7 E	A4C6	8000	15	0.480E	BE7B	9 D5 8	566D	×	16 <sup>-12</sup>
86F2	6FC1	0000	16	0.734A	CA5 F	6226	FOAE	×	16 <sup>-13</sup>
4578	5 D8 A	0000	17	0.B877	AA32	36A4	B449	×	16 <sup>-14</sup>
B 6 B 3	A764	0000	18	0.1272	5 DD 1	D243	ABA1	×	16 <sup>-14</sup>
2304	89E8	0000	19	0.1 D8 3	C94F	B 6 D2	AC35	x	16-15
	17 E 8 9 1 8 5 AF 3 8 D7 E 8 6 F 2 4 5 7 8 B 6 B 3	F985F53B9A2540B174876E8D4A59184E725AF3107A8D7EA4C686F26FC145785D8A86B3A764	I           A           64           3E8           2710           1           86A0           F           4240           98           9680           5F5           E100           3B9A           CA00           2           540B           E400           17           4876           E8           D4A5           1000           918           4E72           A000           5AF3           107A           807E           6FC1           0000           86F2           6FC1           86B3           A764	I0A16423E8327104186A05F4240698968075F5E10083B9ACA0092540BE40010174876E80011E8D4A51000129184E72A000135AF3107A4000148D7EA4C680001586F26FC100001645785D8A00001786B3A764000018	I01.0000A10.19996420.28F53E830.4189271040.68DB186A050.A7C5F424060.10C698968070.1AD75F5E10080.2AF33B9ACA0090.44B82540BE400100.6DF3174876E800110.AFEBE8D4A51000120.11979184E72A000130.1C255AF3107A4000140.2D098D7EA4C68000150.480E86F26FC10000160.734A45785D8A0000170.B877B6B3A7640000180.1272	10 <sup>n</sup> n           1         0         1.0000         0000           A         1         0.1999         9999           64         2         0.28F5         C28F           3E8         3         0.4189         374B           2710         4         0.68DB         8BAC           1         86A0         5         0.A7C5         AC47           F         4240         6         0.10C6         F7A0           98         9680         7         0.1AD7         F29A           5F5         E100         8         0.2AF3         1DC4           3B9A         CA00         9         0.44B8         2FA0           2         540B         E400         10         0.6DF3         7F67           17         4876         E800         11         0.AFEB         FF0B           E8         D4A5         1000         12         0.1197         9981           918         4E72         A000         13         0.1C25         C268           5AF3         107A         4000         14         0.2D09         370D           8D7E         A4C6         8000         <	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

.

#### HEXADECIMAL-DECIMAL INTEGER CONVERSION TABLE

The table below provides for direct conversions between hexadecimal integers in the range 0-FFF and decimal integers in the range 0-4095. For conversion of larger integers, the table values may be added to the following figures:

	Hexade	ecimal	Deci	mal	Hexa	decimal	Dec	imal		
	01 000			096		000	1	31 072		
	02 000	)	8	192		000		96 608		
	03 000	)	12 :	288	40	000		262 144		2.
	04 000	)	16 :	384	50	000		327 680		
	05 000	)	20 4	480	60	000	3	393 216		
	06 000	)	24 :	576	70	000	4	458 752		
	07 000	)	28 (	672	80	000	5	524 288		3.
	08 000	)	32 2			000		589 824		
	09 000	)	36	864		000	6	555 360		
	0A 000		40			000		720 896		
	OB 000		45			000		786 432		
	OC 000		49			000		351 968		
	0D 000		53 :			000		717 504		Deci
	0E 000		57			000		783 040		by su
	0F 000		61			000		)48 576		After
	10 000		65 :			000		)97 152		form
	11 000		69 6			000		145 728		hexa
	12 000		73			000		194 304		
	13 000		77			000		242 880		used must
	14 000		81			000		291 456		mosi
	15 000		86 (					340 032		Exam
			90			000		388 608		Lxun
	16 000					000		137 184		
	17 000		94 :			000				
	18 000		98 3 102 4			000		185 760		
	19 000					000		534 336		
	1A 000		106 -			000		582 912		
	1B 000		110 :			000		531 488		
	1C 000		114			000		580 064		
	1D 000		118			000		728 640		
	1E 000		122		1 000			777 216		0
	1F 000	) r	126	976	2 000	000	33 5	554 432		
1		0	1	2	3	4	5	6	7	
	000	0000	0001	0002	0003	0004	0005	0006	0007	00
	010	0016	0017	0018	0019	0020	0021	0022	0023	00
	020	0032	0033	0034	0035	0036	0037	0038	0039	00
	030	0048	0049	0050	0051	0052	0053	0054	0055	00
	040	0064	0065	0066	0067	0068	0069	0070	0071	00
	0.00		0001		0000			0004	0007	00
	050	0080	0081	0082 0098	0083	0084	0085 0101	0086	008/	
	060		0097			0100		0102	0103 0119	01
	070	0112	0113	0114	0115	0116	0117	0118	0119	01
	080	0128	0129	0130	0131	0132	0133	0134	0135	01
	090	0144	0145	0146	0147	0148	0149	0150	0151	01
	0A0	0160	0161	0162	0163	0164	0165	0166	0167	01
	OBO	0176	0177	0178	0179	0180	0181	0182	0183	01
	0C0	0192	0193	0194	0195	0196	0197	0198	0199	02
	0D0	0192	0209	0210	0175	0212	0213	0178	0215	02
1	0E0	0208	0209	0210	0211	0212	0213	0214	0215	02
		0224	0225	0220	0227	0220	0227	02.00	0201	02

Hexadecimal fractions may be converted to decimal fractions as follows:

Express the hexadecimal fraction as an integer times 1. 16<sup>-n</sup>, where n is the number of significant hexadecimal places to the right of the hexadecimal point.

0. 
$$CA9BF3_{16} = CA9 BF3_{16} \times 16^{-6}$$

Find the decimal equivalent of the hexadecimal integer


$$CA9 BF3_{16} = 13 278 195_{10}$$

Multiply the decimal equivalent by 16<sup>-n</sup>

$$\begin{array}{r} 13\ 278\ 195\\ \times\ 596\ 046\ 448\ \times\ 10^{-16}\\ 0.\ 791\ 442\ 096\\ 10\end{array}$$

imal fractions may be converted to hexadecimal fractions uccessively multiplying the decimal fraction by 16<sub>10</sub>. er each multiplication, the integer portion is removed to a hexadecimal fraction by building to the right of the adecimal point. However, since decimal arithmetic is in this conversion, the integer portion of each product be converted to hexadecimal numbers.

mple: Convert 0.89510 to its hexadecimal equivalent



11 000	-	120	//0	2 000	000		JJ4 4JZ			10					20	
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
000	0000	0001	0002	0003	0004	0005	0006	0007	0008	0009	0010	0011	0012	0013	0014	0015
010	0016	0017	0018	0019	0020	0021	0022	0023	0024	0025	0026	0027	0028	0029	0030	0031
020	0032	0033	0034	0035	0036	0037	0038	0039	0040	0041	0042	0043	0044	0045	0046	0047
030	0048	0049	0050	0051	0052	0053	0054	0055	0056	0057	0058	0059	0060	0061	0062	0063
040	0064	0065	0066	0067	0068	0069	0070	0071	0072	0073	0074	0075	0076	0077	0078	0079
050	0080	0081	0082	0083	0084	0085	0086	0087	8800	0089	0090	0091	0092	0093	0094	0095
060	0096	0097	0098	0099	0100	0101	0102	0103	0104	0105	0106	0107	0108	0109	0110	0111
070	0112	0113	0114	0115	0116	0117	0118	0119	0120	0121	0122	0123	0124	0125	0126	0127
080	0128	0129	0130	0131	0132	0133	0134	0135	0136	0137	0138	0139	0140	0141	0142	0143
090	0144	0145	0146	0147	0148	0149	0150	0151	0152	0153	0154	0155	0156	0157	0158	0159
0A0	0160	0161	0162	0163	0164	0165	0166	0167	0168	0169	0170	0171	0172	0173	0174	0175
OBO	0176	0177	0178	0179	0180	0181	0182	0183	0184	0185	0186	0187	0188	0189	0190	0191
0C0	0192	0193	0194	0195	0196	0197	0198	0199	0200	0201	0202	0203	0204	0205	0206	0207
0D0	0208	0209	0210	0211	0212	0213	0214	0215	0216	0217	0218	0219	0220	0221	0222	0223
0E0	0224	0225	0226	0227	0228	0229	0230	0231	0232	0233	0234	0235	0236	0237	0238	0239
0F0	0240	0241	0242	0243	0244	0245	0246	0247	0248	0249	0250	0251	0252	0253	0254	0255
				····												

## HEXADECIMAL - DECIMAL INTEGER CONVERSION TABLE (cont.)

	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
100	0256	0257	0258	0259	0260	0261	0262	0263	0264	0265	0266	0267	0268	0269	0270	0271
110	0272	0273	0274	0275	0276	0277	0278	0279	0280	0281	0282	0283	0284	0285	0286	0287
120	0288	0289	0290	0291	0292	0293	0294	0295	0296	0297	0298	0299	0300	0301	0302	0303
130	0304	0305	0306	0307	0308	0309	0310	0311	0312	0313	0314	0315	0316	0317	0318	0319
140	0000	0001	0000	0000	0004	0005	000/	0007	0000	0000	0000	0001	0000	0000	0004	0005
140 150	0320 0336	0321 0337	0322 0338	0323 0339	0324 0340	0325 0341	0326 0342	0327 0343	0328 0344	0329 0345	0330 0346	0331 0347	0332 0348	0333 0349	0334 0350	0335 0351
160	0352	0353	0354	0355	0356	0357	0342	0343	0360	0345	0340	0347	0348	0365	0366	0367
170	0368	0369	0370	0371	0372	0373	0374	0375	0376	0377	0378	0379	0380	0381	0382	0383
										••••					000-	
180	0384	0385	0386	0387	0388	0389	0390	0391	0392	0393	0394	0395	0396	0397	0398	0399
190	0400	0401	0402	0403	0404	0405	0406	0407	0408	0409	0410	0411	0412	0413	0414	0415
1A0	0416	0417	0418	0419	0420	0421	0422	0423	0424	0425	0426	0427	0428	0429	0430	0431
1B0	0432	0433	0434	0435	0436	0437	0438	0439	0440	0441	0442	0443	0444	0445	0446	0/447
1C0	0448	0449	0450	0451	0452	0453	0454	0455	0456	0457	0458	0459	0460	0461	0462	0463
1D0	0464	0465	0466	0467	0468	0469	0470	0471	0472	0473	0474	0475	0476	0477	0478	0479
1E0	0480	0481	0482	0483	0484	0485	0486	0487	0488	0489	0490	0491	0492	0493	0494	0495
1F0	0496	0497	0498	0499	0500	0501	0502	0503	0504	0505	0506	0507	0508	0509	0510	0511
200	0512	0513	0514	0515	0516	0517	0518	0519	0520	0521	0522	0523	0524	0525	0526	0527
210	0528	0529	0530	0531	0532	0533	0534	0535	0536	0537	0538	0539	0540	0525	0542	0543
220	0544	0545	0546	0547	0548	0549	0550	0551	0552	0553	0554	0555	0556	0557	0558	0559
230	0560	0561	0562	0563	0564	0565	0566	0567	0568	0569	0570	0571	0572	0573	0574	0575
240	057/	0577	0570	0570	05.00	0501	0500	05.00	0504	0.000	0504	0507	0500	0500	0.500	0/01
240 250	0576 0592	0577 0593	0578 0594	0579 0595	0580 0596	0581 0597	0582 0598	0583 0599	0584 0600	0585 0601	0586 0602	0587 0603	0588 0604	0589 0605	0590 0606	0591 0607
260	0608	0609	0610	0575	0570	0613	0578	0577	0616	0617	0618	0603	0620	0621	0622	0607
270	0624	0625	0626	0627	0628	0629	0630	0631	0632	0633	0634	0635	0636	0637	0638	0639
2/0	0024	0025	0020	002/	0020	0027	0000	0031	0002	0000	0004	0000	0000	0007	0000	0007
280	0640	0641	0642	0643	0644	0645	0646	0647	0648	0649	0650	0651	0652	0653	0654	0655
290	0656	0657	0658	0659	0660	0661	0662	0663	0664	0665	0666	0667	0668	0669	0670	0671
2A0	0672	0673	0674	067.5	0676	0677	0678	0679	0680	0681	0682	0683	0684	0685	0686	0687
2B0	0688	0689	0690	0691	0692	0693	0694	0695	0696	0697	0698	0699	0700	0701	0702	0703
2C0	0704	0705	0706	0707	0708	0709	0710	0711	0712	0713	0714	0715	0716	0717	0718	0719
2D0	0720	0721	0722	0723	0724	0725	0726	0727	0728	0729	0730	0731	0732	0733	0734	0735
2E0	0736	0737	0738	0739	0740	0741	0742	0743	0744	0745	0746	0747	0748	0749	0750	0751
2F0	0752	0753	0754	0755	0756	0757	0758	0759	0760	0761	0762	0763	0764	0765	0766	0767
200	0749	0769	0770	0771	0772	0773	0774	0775	0774	0777	0770	0770	0790	0781	0782	0783
300 310	0768 0784	0785	0786	0771	0772 0788	0773	0774 0790	0775	0776 0792	0777 0793	0778 0794	0779 0795	0780 0796	0797	0782	0783
320	0800	0801	0802	0803	0804	0805	0806	0807	0808	0809	0810	0811	0812	0813	0814	0815
330	0816	0817	0818	0819	0820	0821	0822	0823	0824	0825	0826	0827	0828	0829	0830	0831
	0000	0000	0004	0000	0007	0007	0000	0000	00.10	00/1	0010	00.10	0044	00.17	0044	00.17
340	0832	0833	0834	0835	0836	0837	0838	0839	0840	0841	0842	0843	0844	0845	0846	0847
350 360	0848 0864	0849 0865	0850 0866	0851 0867	0852 0868	0853 0869	0854 0870	0855 0871	0856 0872	0857 0873	0858 0874	0859 0875	0860 0876	0861 0877	0862 0878	0863 0879
370	0880	0881	0882	0883	0884	0885	0886	087	0872	0889	0874	0891	08/8	0893	0876	0895
				*									/44			
380	0896	0897	0898	0899	0900	0901	0902	0903	0904	0905	0906	0907	0908	0909	0910	0911
390	0912	0913	0914	0915	0916	0917	0918	0919	0920	0921	0922	0923	0924	0925	0926	0927
3A0	0928	0929	0930	0931	0932	0933	0934	0935	0936	0937	0938	0939	0940	0941	0942	0943
3B0	0944	0945	0946	0947	0948	0949	0950	0951	0952	0953	0954	0955	0956	0957	0958	0959
3C0	0960	0961	0962	0963	0964	0965	0966	0967	0968	0969	0970	0971	0972	0973	0974	0975
3D0	0976	0977	0978	0979	0980	0981	0982	0983	0984	0985	0986	0987	0988	0989	0990	0991
3E0	0992	0993	0994	0995	0996	0997	0998	0999	1000	1001	1002	1003	1004	1005	1006	1007
3F0	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023

HEXADECIMAL - DECIMAL INTEGER CONVERSION TABLE (cont.)

	0	1	2	3	4	5	6	7	8	9	А	В	с	D	E	F
400	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039
410	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055
420	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071
430	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087
440	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103
450 460	1104 1120	1105 1121	1106 1122	1107 1123	1108 1124	1109 1125	1110 1126	1111 1127	1112 1128	1113 1129	1114 1130	1115	1116	1117	1118	1119
400	1136	1137	1138	1123	1124	1125	1142	1143	1128	1129	1146	1131 1147	1132 1148	1133 1149	1134 1150	1135 1151
480	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167
490	1168 1184	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183
4A0 4B0	1200	1185 1201	1186 1202	1187 1203	1188 1204	1189 1205	1190 1206	1191 1207	1192 1208	1193 1209	1194 1210	1195 1211	1196 1212	1197 1213	1198 1214	1199 1215
	1200												1212		1214	
4C0	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231
4D0	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247
4E0 4F0	1248 1264	1249 1265	1250 1266	1251 1267	1252 1268	1253 1269	1254 1270	1255 1271	1256 1272	1257 1273	1258 1274	1259 1275	1260 1276	1261 1277	1262 1278	1263 1279
			. <u></u>													
500	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295
510 520	1296 1312	1297 1313	1298 1314	1299	1300	1301	1302 1318	1303	1304	1305	1306	1307	1308	1309	1310	1311
520	1312	1313	1314	1315 1331	1316 1332	1317 1333	1334	1319 1335	1320 1336	1321 1337	1322 1338	1323 1339	1324 1340	1325 1341	1326 1342	1327 1343
540	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359
550 560	1360 1376	1361 1377	1362 1378	1363 1379	1364 1380	1365 1381	1366 1382	1367 1383	1368 1384	1369 1385	1370 1386	1371 1387	1372 1388	1373 1389	1374 1390	1375 1391
570	1370	1393	1378	1395	1390	1397	1398	1363	1400	1401	1402	1403	1300	1405	1406	1407
580	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423
590 5A0	1424 1440	1425 1441	1426 1442	1427 1443	1428 1444	1429 1445	1430 1446	1431 1447	1432	1433 1449	1434	1435	1436	1437	1438	1439
5B0	1440	1441	1442	1445	1444	1445	1440	1447	1448 1464	1449	1450 1466	1451 1467	1452 1468	1453 1469	1454 1470	1455 1471
5C0	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482	1483	1484	1485	1486	1487
5D0 5E0	1488 1504	1489 1505	1490 1506	1491 1507	1492 1508	1493 1509	1494 15 <b>1</b> 0	1495 1511	1496 1512	1497 1513	1498 1514	1499 1515	1500 1516	1501 1517	1502 1518	1503 1519
5F0	1520	1521	1522	1523	1508	1525	1526	1527	1528	1513	1530	1531	1532	1533	1534	1535
600 610	1536 1552	1537 1553	1538 1554	1539 1555	1540 1556	1541 1557	1542 1558	1543 1559	1544 1560	1545 1561	1546 1562	1547	1548 1564	1549 1565	1550 1566	1551 1567
620	1568	1569	1570	1555	1572	1573	1574	1575	1576	1577	1578	1563 1579	1580	1581	1582	1583
630	1584	1585	1586	1587	1588	1589	1590	1591	1592	1593	1594	1595	1596	1597	1598	1599
640	1600	1601	1602	1603	1604	1605	1606	1607	1608	1609	1610	1611	1612	1613	1614	1615
650	1616	1617	1618	1619	1620	1621	1622	1623	1624	1625	1626	1627	1628	1629	1630	1631
660	1632	1633	1634	1635	1636	1637	1638	1639	1640	1641	1642	1643	1644	1645	1646	1647
670	1648	1649	1650	1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663
680	1664	1665	1666	1667	1668	1669	1670	1671	1672	1673	1674	1675	1676	1677	1678	1679
690	1680	1681	1682	1683	1684	1685	1686	1687	1688	1689	1690	1691	1692	1693	1694	1695
6A0	1696	1697	1698	1699	1700	1701	1702	1703	1704	1705	1706	1707	1708	1709	1710	1711
6B0	1712	1713	1714	1715	1716	1717	1718	1719	1720	1721	1722	1723	1724	1725	1726	1727
6C0	1728	1729	1730	1731	1732	1733	1734	1735	1736	1737	1738	1739	1740	1741	1742	1743
6D0	1744	1745	1746	1747	1748	1749	1750	1751	1752	1753	1754	1755	1756	1757	1758	1759
6E0	1760	1761	1762	1763	1764	1765	1766	1767	1768	1769	1770	1771	1772	1773	1774	1775
6F0	1776	1777	1778	1779	1780	1781	1782	1783	1784	1785	1786	1787	1788	1789	1790	1791

HEXADECIMAL - DECIMAL INTEGER CONVERSION TABLE (cont.)

[	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F
700	1792	1793	1794	1795	1796	1797	1798	1799	1800	1801	1802	1803	1804	1805	1806	1807
710	1808	1809	1810	1811	1812	1813	1814	1815	1816	1817	1818	1819	1820	1821	1822	1823
720	1824	1825	1826	1827	1828	1829	1830	1831	1832	1833	1834	1835	1836	1837	1838	1839
730	1840	1841	1842	1843	1844	1845	1846	1847	1848	1849	1850	1851	1852	1853	1854	1855
740	1856	1857	1858	1859	1860	1861	1862	1863	1864	1865	1866	1867	1868	1869	1870	1871
750	1872	1873	1874	1875	1876	1877	1878	1879	1880	1881	1882	1883	1884	1885	1886	1887
760	1888 1904	1889 1905	1890 1906	1891 1907	1892 1908	1893 1909	1894 1910	1895 1911	18% 1912	1897 1913	1898 1914	1899 1915	1900 1916	1901 1917	1902 1918	1903 1919
	1704	1705	1700	1707	1700	1707	1710	1711	1712	1713	1714	1715	1710	1717		1717
780	1920	1921	1922	1923	1924	1925	1926	1927	1928	1929	1930	1931	1932	1933	1934	1935
790	1936	1937	1938	1939	1940	1941	1942	1943	1944	1945	1946	1947	1948	1949	1950	1951
7A0 7B0	1952 1968	1953 1969	1954 1970	1955 1971	1956 1972	1957 1973	1958 1974	1959 1975	1960 1976	1961 1977	1962 1978	1963 1979	1964 1980	1965 1981	1966 1982	1 <i>9</i> 67 1983
	1700	1707	1770	177 1	1772	1775	17/4	1775	1770	17/7	1770	1777	1700	1701	1702	1703
7C0	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999
7D0	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015
7E0	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031
7F0	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047
800	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063
810	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079
820	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095
830	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111
840	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127
850	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143
860 870	2144 2160	2145 2161	2146 2162	2147 2163	2148 2164	2149 2165	2150 2166	2151 2167	2152 2168	2153 2169	2154 2170	2155 2171	2156 2172	2157 2173	2158 2174	2159 2175
0,0	2100	2101	2102	2105	2104	2100	2100	2107	2100	2107	2170	2171	2172	2173	21/4	2175
880	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191
890	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207
8A0 8B0	2208 2224	2209 2225	2210 2226	2211 2227	2212 2228	2213 2229	2214 2230	2215 2231	2216 2232	2217 2233	2218 2234	2219 2235	2220 2236	2221 2237	2222 2238	2223 2239
000	2224	LLLJ	2220	~~~	2220		2230	2231	2232	2233	2234	2233	2230	2231	2230	2237
8C0	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255
8D0	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271
8E0 8F0	2272 2288	2273 2289	2274 2290	2275 2291	2276 2292	2277 2293	2278 2294	2279 2295	2280 2296	2281 2297	2282 2298	2283 2299	2284 2300	2285 2301	2286 2302	2287 2303
	2200	2207	2290		2272	2273	2274	2295	2290	2297	2290	2299	2300	2301	2302	2303
900		2305	2306	2307	2308	2309		2311		2313	2314	2315	2316	2317	2318	2319
910 920	2320 2336	2321 2337	2322 2338	2323 2339	2324 2340	2325 2341	2326 2342	2327 2343	2328 2344	2329 2345	2330 2346	2331 2347	2332 2348	2333 2349	2334 2350	2335 2351
930	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367
940	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383
950	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399
960	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415
970	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431
980	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447
990	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458	2459	2460	2461	2462	2463
9A0	2464	2465	2466	2467	2468	2469	2470	2471	2472	2473	2474	2475	2476	2477	2478	2479
9B0	2480	2481	2482	2483	2484	2485	2486	2487	2488	2489	2490	2491	2492	2493	2494	2495
9C0	2496	2497	2498	2499	2500	2501	2502	2503	2504	2505	2506	2507	2508	2509	2510	2511
9D0	2512	2513	2514	2515	2516	2517	2518	2519	2520	2521	2522	2523	2524	2525	2526	2527
9E0 9F0	2528 2544	2529 2545	2530 2546	2531 2547	2532 2548	2533 2549	2534 2550		2536 2552	2537 2553	25 <b>3</b> 8 2554	2539 2555	2540 2556	2541 2557	2542 2558	2543 2559
	2344	2040	2340	204/	2340	2347	2.3.3.0	2001	2002	2000	2004			2007	£.J.J.U	2337

## HEXADECIMAL - DECIMAL INTEGER CONVERSION TABLE (cont.)

[	σ.															
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
A00	2560	2561	2562	2563	2564	2565	2566	2567	2568	2569	2570	2571	2572	2573	2574	2575
A10	2576	2577	2578	2579	2580	2581	2582	2583	2584	2585	2586	2587	2588	2589	2590	2591
A20 A30	2592 2608	2593	2594	2595	2596	2597	2598	2599	2600	2601	2602	2603	2604	2605	2606	2607
A30	2008	2609	2610	2611	2612	2613	2614	2615	2616	2617	2618	2619	2620	2621	2622	2623
A40	2624	2625	2626	2627	2628	2629	2630	2631	2632	2633	2634	2635	2636	2637	2638	2639
A50	2640	2641	2642	2643	2644	2645	2646	2647	2648	2649	2650	2651	2652	2653	2654	2655
A60	2656	2657	2658	2659	2660	2661	2662	2663	2664	2665	2666	2667	2668	2669	2670	2671
A70	2672	2673	2674	2675	2676	2677	2678	2679	2680	2681	2682	2683	2684	2685	2686	2687
A80	2688	2689	2690	2691	2692	2693	2694	2695	2696	2697	2698	2699	2700	2701	2702	2703
A90	2704	2705	2706	2707	2708	2709	2710	2711	2712	2713	2714	2715	2716	2717	2718	2719
AA0	2720	2721	2722	2723	2724	2725	2726	2727	2728	2729	2730	2731	2732	2733	2734	2735
ABO	2736	2737	2738	2739	2740	2741	2742	2743	2744	2745	2746	2747	2748	2749	2750	2751
AC0	2752	2753	2754	2755	2756	2757	2758	2759	2760	2761	2762	2763	2764	2765	2766	2767
AD0	2768	2769	2770	2771	2772	2773	2774	2775	2776	2777	2778	2779	2780	2781	2782	2783
AEO	2784	2785	2786	2787	2788	2789	2790	2791	2792	2793	2794	2795	2796	2797	2798	2799
AFO	2800	2801	2802	2803	2804	2805	2806	2807	2808	2809	2810	2811	2812	2813	2814	2815
воо	2816	2817	2818	2819	2820	2821	2822	2823	2824	2825	2826	2827	2828	2829	2830	2831
B10	2832	2833	2834	2835	2836	2837	2838	2839	2840	2841	2842	2843	2844	2845	2846	2847
B20	2848	2849	2850	2851	2852	2853	2854	2855	2856	2857	2858	2859	2860	2861	2862	2863
B30	2864	2865	2866	2867	2868	2869	2870	2871	2872	2873	2874	2875	2876	2877	2878	2879
B40	2880	2881	2882	2883	2884	2885	2886	2887	2888	2889	2890	2891	2892	2893	2894	2895
B50	2896	2897	2898	2899	2900	2901	2902	2903	2008	2905	2906	2907	2072	2073	2074	2075
B60	2912	2913	2914	2915	2916	2917	2918	2919	2920	2921	2922	2923	2924	2925	2926	2927
B70	2928	2929	2930	2931	2932	2933	2934	2935	2936	2937	2938	2939	2940	2941	2942	2943
B80	2944	2945	2946	2947	2948	2949	2950	2951	2952	2953	2954	2955	2956	2957	2958	2959
B90	2960	2961	2962	2963	2964	2965	2966	2967	2968	2969	2970	2971	2750	2973	2974	2975
BAO	2976	2977	2978	2979	2980	2981	2982	2983	2984	2985	2986	2987	2988	2989	2990	2991
BBO	2992	2993	2994	2995	2996	2997	2998	2999	3000	3001	3002	3003	3004	3005	3006	3007
BCO	3008	3009	3010	3011	3012	3013	3014	3015	a 3016	3017	3018	3019	3020	3021	3022	3023
BDO	3024	3025	3026	3027	3028	3029	3030	3031	3032	3033	3034	3035	3020	3037	3038	3023
BEO	3040	3041	3042	3043	3044	3045	3046	3047	3048	3049	3050	3051	3052	3053	3054	3055
BFO	3056	3057	3058	3059	3060	3061	3062	3063	3064	3065	3066	3067	3068	3069	3070	3071
600	2070	2072	2074	2075				0070	2000	2001	0000		0004	2005		2007
C00 C10	3072 3088	3073 3089	3074 3090	3075 3091	3076 3092	3077 3093	3078 3094	3079 3095	3080 3096	3081 3097	3082 3098	3083 3099	3084 3100	3085 3101	3086 3102	3087 3103
C20	3104	3105	3106	3107	3108	3109	3110	3111	3112	3113	3114	3115	3116	3117	3118	3119
C30	3120	3121	3122	3123	3124	3125	3126	3127	3128	3129	3130	3131	3132	3133	3134	3135
	0107	0107	0100	0100				01.40		<b>01</b> / F		01/7		<b>61</b> 46	0150	0151
C40 C50	3136 3152	3137 3153	3138 3154	3139 3155	3140 3156	3141 3157	3142 3158	3143 3159	3144 3160	3145 3161	3146 3162	3147 3163	3148 3164	3149 3165	3150 3166	3151 3167
C60	3168	3169	3170	3171	3172	3173	3174	3175	3176	3177	3178	3179	3184	3185	3182	3183
C70	3184	3185	3186	3187	3188	3189	3190	3191	3192	3193	3194	3195	3196	3197	3198	3199
C80	3200	3201	3202	3203	3204	3205	3206	3207	3208	3209	3210	3211	3212	3213	3214	3215
C90 CA0	3216 3232	3217 3233	3218 3234	3219 3235	3220 3236	3221 3237	3222 3238	3223 3239	3224 3240	3225 3241	3226 3242	3227 3243	3228 3244	3229 3245	3230 3246	3231 3247
CBO	3232	3233	3250	3251	3252	3253	3254	3255	3240	3257	3258	3259	3244	3245	3262	3263
																[
CC0	3264	3265	3266	3267	3268	3269	3270	3271	3272	3273	3274	3275	3276	3277	3278	3279
CD0 CE0	3280 3296	3281 3297	3282 3298	3283 3299	3284 3300	3285 3301	3286 3302	3287 3303	3288 3304	3289 3305	3290 3306	3291 3307	3292 3303	3293 3309	3294 3310	3295 3311
CF0	3270	3313		3315	3316	3317	3318	3319	3320	3305	3322	3323	3324	3325	3326	3327

HEXADECIMAL - DECIMAL INTEGER CONVERSION TABLE (cont.)

D00         3328         3329         3330         3331         3332         3333         3334         3335         3336         3337         3388         3339         3340         3341         333           D10         3344         3345         3346         3347         3348         3349         3350         3351         3352         3353         3354         3355         3356         3357         333           D20         3360         3361         3362         3364         3365         3366         3367         3368         3357         337         337         3372         3373         337         337         3372         3373         337<	58         3359           74         3375           90         3391           06         3407           22         3423           38         3439           54         3455           70         3471           86         3487           02         3503           18         3519           34         3535           50         3551           66         3567           82         3583           98         3599           14         3615
D20       3360       3361       3362       3364       3365       3366       3367       3368       3369       3370       3371       3372       3373       3373       3373       3373       3373       3373       3373       3373       3373       3373       3373       3373       3373       3373       3374       3374       3374       3374       3373       3373       3373       3373       3373       3373       3373       3373       3373       3373       3374       3388       3384       3384       3384       3384       3384       3384       3384       3384       3404       3404       3404       3404       3404       3404       3404       3404       3404       3404       3404       3404       3404       3443       3434       3434       3435       3434       3435       3444       3445       3444       3447       3448       3449       3451       3452	74       3375         90       3391         06       3407         22       3423         38       3439         54       3455         70       3471         86       3487         02       3503         18       3519         34       3535         50       3551         66       3567         82       3583         98       3599         14       3615
D30       3376       3377       3378       3379       3380       3381       3382       3383       3384       3385       3386       3387       3388       3389       339         D40       3392       3393       3394       3395       3396       3397       3398       3399       3400       3401       3402       3403       3404       3405       340         D50       3408       3409       3410       3411       3412       3413       3414       3415       3416       3417       3418       3419       3420       3421       344         D60       3424       3425       3426       3427       3428       3429       3430       3431       3432       3433       3434       3435       3436       3437       343         D70       3440       3441       3442       3443       3444       3445       3446       3447       3448       3449       3450       3451       3452       3453       344         D80       3456       3457       3458       3459       3460       3461       3462       3463       3464       3465       3466       3467       3468       3483       3484       3485	90         3391           06         3407           22         3423           38         3439           54         3455           70         3471           86         3487           02         3503           18         3519           34         3535           50         3551           66         3567           82         3583           98         3599           14         3615
D40         3392         3393         3394         3395         3396         3397         3398         3399         3400         3401         3402         3403         3404         3405         340           D50         3408         3409         3410         3411         3412         3413         3414         3415         3416         3417         3418         3419         3420         3421         343           D60         3424         3425         3426         3427         3428         3429         3430         3431         3432         3433         3434         3435         3436         3437         343           D70         3440         3441         3442         3443         3444         3445         3446         3447         3448         3449         3450         3451         3452         3453         3452         3453         3454         3452         3453         3444         3445         3446         3465         3466         3467         3468         3469         347           D80         3456         3457         3458         3459         3470         3472         3473         3474         3475         3476         3477 <t< td=""><td>06 3407 22 3423 38 3439 54 3455 70 3471 86 3487 02 3503 18 3519 34 3535 50 3551 66 3567 82 3583 98 3599 14 3615</td></t<>	06 3407 22 3423 38 3439 54 3455 70 3471 86 3487 02 3503 18 3519 34 3535 50 3551 66 3567 82 3583 98 3599 14 3615
D50       3408       3409       3410       3411       3412       3413       3414       3415       3416       3417       3418       3419       3420       3421       343         D60       3424       3425       3426       3427       3428       3429       3430       3431       3432       3433       3434       3435       3436       3437       343         D70       3440       3441       3442       3443       3444       3445       3446       3447       3448       3449       3450       3451       3452       3453       345         D80       3456       3457       3458       3459       3460       3461       3462       3463       3464       3465       3466       3467       3468       3469       347         D80       3472       3473       3474       3475       3476       3477       3478       3479       3480       3481       3482       3483       3484       3485       344         DA0       3488       3489       3490       3491       3492       3493       3494       3495       3496       3497       3498       3499       3500       3501       351       3516	22 3423 38 3439 54 3455 70 3471 86 3487 02 3503 18 3519 34 3535 50 3551 66 3567 82 3583 98 3599 14 3615
D60       3424       3425       3426       3427       3428       3429       3430       3431       3432       3433       3434       3435       3436       3437       343         D70       3440       3441       3442       3443       3444       3445       3446       3447       3448       3449       3450       3451       3452       3453       343         D80       3456       3457       3458       3459       3460       3461       3462       3463       3464       3465       3466       3467       3468       3469       343         D90       3472       3473       3474       3475       3476       3477       3478       3479       3480       3481       3482       3483       3484       3485       344         DA0       3488       3489       3490       3491       3492       3493       3494       3495       3496       3497       3498       3499       3500       3501       351       3516       3517       35         DR0       3504       3505       3506       3507       3508       3529       3526       3527       3528       3529       3530       3531       3532	38         3439           54         3455           70         3471           86         3487           02         3503           18         3519           34         3535           50         3551           66         3567           82         3583           98         3599           14         3615
D70       3440       3441       3442       3443       3444       3445       3446       3447       3448       3449       3450       3451       3452       3453       344         D80       3456       3457       3458       3459       3460       3461       3462       3463       3464       3465       3466       3467       3468       3469       344         D90       3472       3473       3474       3475       3476       3477       3478       3479       3480       3481       3482       3483       3484       3485       344         DA0       3488       3489       3490       3491       3492       3493       3494       3495       3496       3497       3498       3499       3500       3501       350         DB0       3504       3505       3506       3507       3508       3509       3510       3511       3512       3513       3514       3515       3516       3517       355         DC0       3520       3521       3522       3523       3540       3541       3542       3543       3544       3545       3546       3547       3548       3549       355       3556	54 3455 70 3471 86 3487 02 3503 18 3519 34 3535 50 3551 66 3567 82 3583 98 3599 14 3615
D80       3456       3457       3458       3459       3460       3461       3462       3463       3464       3465       3466       3467       3468       3469       347         D90       3472       3473       3474       3475       3476       3477       3478       3479       3480       3481       3482       3483       3484       3485       347         DA0       3488       3489       3490       3491       3492       3493       3494       3495       3496       3497       3498       3499       3500       3501       3501       3501       3501       3511       3512       3513       3514       3515       3516       3517       355         DC0       3520       3521       3522       3523       3524       3525       3526       3527       3528       3529       3530       3531       3532       3533       3516       3517       355         DC0       3520       3521       3523       3540       3541       3542       3543       3544       3545       3546       3547       3548       3549       355       3556       3557       3558       3559       3560       3561       3562	70 3471 86 3487 02 3503 18 3519 34 3535 50 3551 66 3567 82 3583 98 3599 14 3615
D90       3472       3473       3474       3475       3476       3477       3478       3479       3480       3481       3482       3483       3484       3485       344         DA0       3488       3489       3490       3491       3492       3493       3494       3495       3496       3497       3498       3499       3500       3501       350         DB0       3504       3505       3506       3507       3508       3509       3510       3511       3512       3513       3514       3515       3516       3517       35         DC0       3520       3521       3522       3523       3524       3525       3526       3527       3528       3529       3530       3531       3532       3533       35         DC0       3536       3537       3538       3539       3540       3541       3542       3543       3544       3545       3546       3547       3548       3549       35         DE0       3552       3554       3555       3556       3557       3558       3559       3560       3561       3562       3563       3564       3565       356       357       3578	86         3487           02         3503           18         3519           34         3535           50         3551           66         3567           82         3583           98         3599           14         3615
DA0         3488         3489         3490         3491         3492         3493         3494         3495         3496         3497         3498         3499         3500         3501         350           DB0         3504         3505         3506         3507         3508         3509         3510         3511         3512         3513         3514         3515         3516         3517         35           DC0         3520         3521         3522         3523         3524         3525         3526         3527         3528         3529         3530         3531         3532         3533         3516         3517         35           DD0         3536         3537         3538         3539         3540         3541         3542         3543         3544         3545         3546         3547         3548         3549         35           DE0         3552         3553         3555         3556         3557         3558         3559         3560         3561         3562         3563         3564         3565         356         357         3578         3579         3580         3581         356         3564         3567         3580	02 3503 18 3519 34 3535 50 3551 66 3567 82 3583 98 3599 14 3615
DB0         3504         3505         3506         3507         3508         3509         3510         3511         3512         3513         3514         3515         3516         3517         35           DC0         3520         3521         3522         3523         3524         3525         3526         3527         3528         3529         3530         3531         3532         3533         353           DC0         3536         3537         3538         3539         3540         3541         3542         3543         3544         3545         3546         3547         3548         3549         353           DE0         3552         3554         3555         3556         3557         3558         3559         3560         3561         3562         3563         3564         3565         356         357         3578         3579         3580         3581         358         3580         3581         358         3580         3581         359         3570         3571         3572         3573         3574         3575         3576         3577         3578         3579         3580         3581         359         3593         3594	18         3519           34         3535           50         3551           66         3567           82         3583           98         3599           14         3615
DC0       3520       3521       3522       3523       3524       3525       3526       3527       3528       3529       3530       3531       3532       3533       353         DD0       3536       3537       3538       3539       3540       3541       3542       3543       3544       3545       3546       3547       3548       3549       353         DE0       3552       3554       3555       3556       3557       3558       3559       3560       3561       3562       3563       3564       3565       3565       357       3578       3577       3578       3579       3580       3581       358       3581       358       3581       358       3581       358       3581       358       3581       358       3581       358       3581       358       3581       358       3581       359       3591       3592       3593       3594       3595       3596       3597       359       3596       3597       3596       3597       3596       3597       3596       3597       3596       3597       3596       3597       3596       3597       3596       3597       3596       3597       3596	34         3535           50         3551           66         3567           82         3583           98         3599           14         3615
DD0         3536         3537         3538         3539         3540         3541         3542         3543         3544         3545         3546         3547         3548         3549         355           DE0         3552         3553         3554         3555         3556         3557         3558         3559         3560         3561         3562         3563         3564         3565         356         357           DF0         3568         3569         3570         3571         3572         3573         3574         3575         3576         3577         3578         3579         3580         3581         358           E00         3584         3585         3586         3587         3588         3589         3590         3591         3592         3593         3594         3595         3596         3597         35           E10         3600         3601         3602         3603         3604         3605         3606         3607         3608         3609         3610         3611         3612         3613         36           E20         3616         3617         3618         3619         3620         3621         3622 </td <td>50 3551 66 3567 82 3583 98 3599 14 3615</td>	50 3551 66 3567 82 3583 98 3599 14 3615
DE0         3552         3553         3554         3555         3556         3557         3558         3559         3560         3561         3562         3563         3564         3565         3560         3571         3572         3573         3574         3575         3576         3577         3578         3579         3580         3581         356           DF0         3568         3569         3570         3571         3572         3573         3574         3575         3576         3577         3578         3579         3580         3581         358           E00         3584         3585         3586         3587         3588         3589         3590         3591         3592         3593         3594         3595         3596         3597         35           E10         3600         3601         3602         3603         3604         3605         3606         3607         3608         3609         3610         3611         3612         3613         36           E20         3616         3617         3618         3619         3620         3621         3622         3623         3624         3625         3626         3627	66 3567 82 3583 98 3599 14 3615
DF0         3568         3569         3570         3571         3572         3573         3574         3575         3576         3577         3578         3579         3580         3581         3581         3571           E00         3584         3585         3586         3587         3588         3589         3590         3591         3592         3593         3594         3595         3596         3597         35           E10         3600         3601         3602         3603         3604         3605         3606         3607         3608         3609         3610         3611         3612         3613         36           E20         3616         3617         3618         3619         3620         3621         3622         3623         3624         3625         3626         3627         3628         3629         36	82 3583 98 3599 14 3615
E00         3584         3585         3586         3587         3588         3589         3591         3592         3593         3594         3595         3596         3597         35           E10         3600         3601         3602         3603         3604         3605         3606         3607         3608         3609         3610         3611         3612         3613         36           E20         3616         3617         3618         3619         3620         3621         3622         3623         3624         3625         3626         3627         3628         3629         36	98 3599 14 3615
E10         3600         3601         3602         3603         3604         3605         3606         3607         3608         3609         3610         3611         3612         3613         36           E20         3616         3617         3618         3619         3620         3621         3622         3623         3624         3625         3626         3627         3628         3629         363	14 3615
E20 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 363	
	20 2621
E30 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 36	-
	46 3647
E40 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 360	
E50 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 36	
E60 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 36	
E70 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 37	10 3711
E80 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 37	26 3727
E90 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 37	1
EA0 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 37	
EBO 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 37	74 3775
ECO 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 37	
ED0 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 38	
EE0 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 38	
EF0 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 38	38 3839
	54 3855
	70 3871
F20 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 38	
F30 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 39	02 3903
	18 3919
	34 3935
	50 3951
F70 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 39	66 3967
	82 3983
	98 3999
	14 4015
FB0         4016         4017         4018         4019         4020         4021         4022         4023         4024         4025         4026         4027         4028         4029         40	30 4031
	46 4047
	62 4063
	078 4079
FF0 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 40	94 4095

## **HEXADECIMAL-DECIMAL FRACTION CONVERSION TABLE**

Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal
.00 00 00 00	.00000 00000	.00 00 00 40	.00000 00149	.00 00 00 80	.00000 00298	.00 00 00 C0	.00000 00447
10 00 00 00	.00000 00002	.00 00 00 41	.00000 00151	.00 00 00 81	.00000 00300	.00 00 00 C1	.00000 00449
.00 00 00 02	.00000 00004	.00 00 00 42	.00000 00153	.00 00 00 82	.00000 00302	.00 00 00 C2	.00000 00451
.00 00 00 03	.00000 00006	.00 00 00 43	.00000 00155	.00 00 00 83	.00000 00305	.00 00 00 C3	.00000 00454
.00 00 00 04	.00000 00009	.00 00 00 44	.00000 00158	.00 00 00 84	.00000 00307	.00 00 00 C4	.00000 00456
.00 00 00 05	.00000 00011	.00 00 00 45	.00000 00160	.00 00 00 85	.00000 00309	.00 00 00 C5	.00000 00458
.00 00 00 06	.00000 00013	.00 00 00 46	.00000 00162	.00 00 00 86	.00000 00311	.00 00 00 C6	.00000 00461
.00 00 00 07	.00000 00016	.00 00 00 47	.00000 00165	.00 00 00 87	.00000 00314	.00 00 00 C7	.00000 00463
.00 00 00 08	.00000 00018	.00 00 00 48	.00000 00167	.00 00 00 88	.00000 00316	.00 00 00 C8	.00000 00465
.00 00 00 09	.00000 00020	.00 00 00 49	.00000 00169	.00 00 00 89	.00000 00318	.00 00 00 C9	.00000 00467
A0 00 00 0A	.00000 00023	.00 00 00 4A	.00000 00172	A8 00 00 00.	.00000 00321	.00 00 00 CA	.00000 00470
.00 00 00 OB	.00000 00025	.00 00 00 4B	.00000 00174	.00 00 00 8B	.00000 00323	.00 00 00 CB	.00000 00472
.00 00 00 0C	.00000 00027	.00 00 00 4C	.00000 00176	.00 00 00 8C	.00000 00325	.00 00 00 CC	.00000 00474
.00 00 00 0D	.00000 00030	.00 00 00 4D	.00000 00179	.00 00 00 8D	.00000 00328	.00 00 00 CD	.00000 00477
.00 00 00 0E	.00000 00032	.00 00 00 4E	.00000 00181	.00 00 00 8E	.00000 00330	.00 00 00 CE	.00000 00479
.00 00 00 OF	.00000 00034	.00 00 00 4F	.00000 00183	.00 00 00 8F	.00000 00332	.00 00 00 CF	.00000 00481
.00 00 00 10	.00000 00037	.00 00 00 50	.00000 00186	.00 00 00 90	.00000 00335	.00 00 00 D0	.00000 00484
.00 00 00 11	.00000 00039	.00 00 00 51	.00000 00188	.00 00 00 91	.00000 00337	.00 00 00 D1	.00000 00486
.00 00 00 12	.00000 00041	.00 00 00 52	.00000 00190	.00 00 00 92	.00000 00339	.00 00 00 D2	.00000 00488
.00 00 00 13	.00000 00044	.00 00 00 53	.00000 00193	.00 00 00 93	.00000 00342	.00 00 00 D3	.00000 00491
.00 00 00 14	.00000 00046	.00 00 00 54	.00000 00195	.00 00 00 94	.00000 00344	.00 00 00 D4	.00000 00493
.00 00 00 15	.00000 00048	.00 00 00 55	.00000 00197	.00 00 00 95	.00000 00346	.00 00 00 D5	.00000 00495
.00 00 00 16	.00000 00051	.00 00 00 56	.00000 00200	.00 00 00 96	.00000 00349	.00 00 00 D6	.00000 00498
.00 00 00 17	.00000 00053	.00 00 00 57	.00000 00202	.00 00 00 97	.00000 00351	.00 00 00 D7	.00000 00500
.00 00 00 18	.00000 00055	.00 00 00 58	.00000 00204	.00 00 00 98	.00000 00353	.00 00 00 D8	.00000 00502
.00 00 00 19	.00000 00058	.00 00 00 59	.00000 00207	.00 00 00 99	.00000 00356	.00 00 00 D9	.00000 00505
.00 00 00 1A	.00000 00060	.00 00 00 5A	.00000 00209	.00 00 00 9A	.00000 00358	.00 00 00 DA	.00000 00507
.00 00 00 1B	.00000 00062	.00 00 00 5B	.00000 00211	.00 00 00 9B	.00000 00360	.00 00 00 DB	.00000 00509
.00 00 00 1C	.00000 00065	.00 00 00 5C	.00000 00214	.00 00 00 9C	.00000 00363	.00 00 00 DC	.00000 00512
.00 00 00 1D	.00000 00067	.00 00 00 5D	.00000 00216	.00 00 00 9D	.00000 00365	.00 00 00 DD	.00000 00514
.00 00 00 1E .00 00 00 1F	.00000 00069 .00000 00072	.00 00 00 5E .00 00 00 5F	.00000 00218	.00 00 00 9E .00 00 00 9F	.00000 00367 .00000 00370	.00 00 00 DE .00 00 00 DF	.00000 00516
.00 00 00 20	.00000 00074	.00 00 00 60	.00000 00223	00 00 00 A0	.00000 00372	.00 00 00 E0	.00000 00521
.00 00 00 21	.00000 00076	.00 00 00 61	.00000 00225	.00 00 00 A1	.00000 00374	.00 00 00 E1	.00000 00523
.00 00 00 22 .00 00 00 23	.00000 00079 .00000 00081	.00 00 00 62	.00000 00228	.00 00 00 A2	.00000 00377	.00 00 00 E2	.00000 00526
	.00000 00081	.00 00 00 63	.00000 00230	.00 00 00 A3	.00000 00379	.00 00 00 E3	.00000 00528
.00 00 00 24		.00 00 00 64	.00000 00232 .00000 00235	.00 00 00 A4	.00000 00381	.00 00 00 E4 .00 00 00 E5	.00000 00530
.00 00 00 25 .00 00 00 26	.00000 00086	.00 00 00 65 .00 00 00 66		.00 00 00 A5	.00000 00384		.00000 00533
	.00000 00088 .00000 00090		.00000 00237	.00 00 00 A6	.00000 00386	.00 00 00 E6	
.00 00 00 27		.00 00 00 67	.00000 00239	.00 00 00 A7 .00 00 00 A8	.00000 00388	.00 00 00 E7 .00 00 00 E8	.00000 00537
.00 00 00 28 .00 00 00 29	.00000 00093	.00 00 00 68	.00000 00242		.00000 00391 .00000 00393		
.00 00 00 29 .00 00 00 2A	.00000 00095 .00000 00097	.00 00 00 69 .00 00 00 6A	.00000 00244 .00000 00246	.00 00 00 A9 .00 00 00 AA	.00000 00393	.00 00 00 E9 .00 00 00 EA	.00000 00542
.00 00 00 2A	.00000 00097	.00 00 00 8A	.00000 00248	.00 00 00 AA	.00000 00395	.00 00 00 EA	.00000 00542
.00 00 00 2B	.00000 00100	.00 00 00 8B	.00000 00247	.00 00 00 AB	.00000 00378	.00 00 00 EC	.00000 00549
.00 00 00 2C	.00000 00102	.00 00 00 8C	.00000 00251	.00 00 00 AC	.00000 00400	.00 00 00 EC	.00000 00551
.00 00 00 2D	.00000 00104	.00 00 00 0D	.00000 00255	.00 00 00 AB	.00000 00402	.00 00 00 EE	.00000 00554
.00 00 00 2E	.00000 00109	.00 00 00 0E	.00000 00258	.00 00 00 AF	.00000 00407	.00 00 00 EF	.00000 00556
.00 00 00 30	.00000 00111	.00 00 00 70	.00000 00260	.00 00 00 B0	.00000 00409	.00 00 00 F0	.00000 00558
.00 00 00 30	.00000 00114	.00 00 00 70	.00000 00263	.00 00 00 B0	.00000 00412	.00 00 00 F1	.00000 0055
.00 00 00 31	.00000 00116	.00 00 00 72	.00000 00265	.00 00 00 B1	.00000 00412	.00 00 00 F2	.00000 00563
.00 00 00 32	.00000 00118	.00 00 00 72	.00000 00267	.00 00 00 B2	.00000 00416	.00 00 00 F3	.00000 00563
.00 00 00 34	.00000 00121	.00 00 00 74	.00000 00270	.00 00 00 B4	.00000 00419	.00 00 00 F4	.00000 00568
.00 00 00 35	.00000 00123	.00 00 00 75	.00000 00272	.00 00 00 B5	.00000 00421	.00 00 00 F5	.00000 00570
.00 00 00 36	.00000 00125	.00 00 00 76	.00000 00274	.00 00 00 B6	.00000 00423	.00 00 00 F6	.00000 0057
.00 00 00 37	.00000 00128	.00 00 00 77	.00000 00277	.00 00 00 B7	.00000 00426	.00 00 00 F7	.00000 00575
.00 00 00 38	.00000 00130	.00 00 00 78	.00000 00279	.00 00 00 B8	.00000 00428	.00 00 00 F8	.00000 00577
.00 00 00 39	.00000 00132	.00 00 00 79	.00000 00281	.00 00 00 B9	.00000 00430	.00 00 00 F9	.00000 0057
AC 00 00 00.	.00000 00135	.00 00 00 7A	.00000 00284	.00 00 00 BA	.00000 00433	.00 00 00 FA	.00000 00582
.00 00 00 3B	.00000 00137	.00 00 00 7B	.00000 00286	.00 00 00 BB	.00000 00435	.00 00 00 FB	.00000 00584
.00 00 00 3C	.00000 00139	.00 00 00 7C	.00000 00288	.00 00 00 BC	.00000 00437	.00 00 00 FC	.00000 00586
.00 00 00 3D	.00000 00142	.00 00 00 7D	.00000 00291	.00 00 00 BD	.00000 00440	.00 00 00 FD	.00000 0058
.00 00 00 3E	.00000 00144	.00 00 00 7E	.00000 00293	.00 00 00 BE	.00000 00442	.00 00 00 FE	.00000 0059
	.00000 00146	.00 00 00 7F	.00000 00295	.00 00 00 BF	.00000 00444	.00 00 00 FF	.00000 00593

### HEXADECIMAL - DECIMAL FRACTION CONVERSION TABLE (cont.)

Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal
.00 00 00 00	.00000 00000	.00 00 40 00	.00000 38146	.00 00 80 00	.00000 76293	.00 00 C0 00	.00001 1444
.00 00 01 00	.00000 00596	.00 00 41 00	.00000 38743	.00 00 81 00	.00000 76889	.00 00 C1 00	.00001 1503
.00 00 02 00	.00000 01192	.00 00 42 00	.00000 39339	.00 00 82 00	.00000 77486	.00 00 C2 00	.00001 1563
.00 00 03 00	.00000 01788	.00 00 43 00	.00000 39935	.00 00 83 00	.00000 78082	.00 00 C3 00	.00001 1622
.00 00 04 00	.00000 02384	.00 00 44 00	.00000 40531	.00 00 84 00	.00000 78678	.00 00 C4 00	.00001 1682
.00 00 05 00	.00000 02980	.00 00 45 00	.00000 41127	.00 00 85 00	.00000 79274	.00 00 C5 00	.00001 1742
.00 00 06 00	.00000 03576	.00 00 46 00	.00000 41723	.00 00 86 00	.00000 79870	.00 00 C6 00	.00001 18012
.00 00 07 00	.00000 04172	.00 00 47 00	.00000 42319	.00 00 87 00	.00000 80466	.00 00 C7 00	.00001 1861
.00 00 08 00	.00000 04768	.00 00 48 00	.00000 42915	.00 00 88 00	.00000 81062	.00 00 C8 00	.00001 1920
.00 00 09 00	.00000 05364	.00 00 49 00	.00000 43511	.00 00 89 00	.00000 81658	.00 00 C9 00	.00001 1980
.00 00 0A 00	.00000 05960	.00 00 4A 00	.00000 44107	.00 00 8A 00	.00000 82254	.00 00 CA 00	.00001 2040
.00 00 0B 00	.00000 06556 .00000 07152	.00 00 4B 00 .00 00 4C 00	.00000 44703 .00000 45299	.00 00 8B 00 .00 00 8C 00	.00000 82850 .00000 83446	.00 00 CB 00 .00 00 CC 00	.00001 2099
.00 00 0C 00 .00 00 0D 00	.00000 07132	.00 00 4C 00	.00000 45277	.00 00 8C 00	.00000 83448	.00 00 CC 00	.00001 2218
	.00000 08344	.00 00 4D 00	.00000 45895	.00 00 8D 00	.00000 84638	.00 00 CE 00	.00001 2278
.00 00 0E 00 .00 00 0F 00	.00000 08940	.00 00 4E 00	.00000 47087	.00 00 8F 00	.00000 85234	.00 00 CF 00	.00001 2338
.00 00 10 00	.00000 09536	.00 00 50 00	.00000 47683	.00 00 90 00	.00000 85830	.00 00 D0 00	.00001 2397
.00 00 11 00	.00000 10132	.00 00 51 00	.00000 48279	.00 00 91 00	.00000 86426	.00 00 D1 00	.00001 2457
.00 00 12 00	.00000 10728	.00 00 52 00	.00000 48875	.00 00 92 00	.00000 87022	.00 00 D2 00	.00001 2516
.00 00 13 00	.00000 11324	.00 00 53 00	.00000 49471	.00 00 93 00	.00000 87618	.00 00 D3 00	.00001 2576
.00 00 14 00	.00000 11920	.00 00 54 00	.00000 50067	.00 00 94 00	.00000 88214	.00 00 D4 00	.00001 2636
.00 00 15 00	.00000 12516	.00 00 55 00	.00000 50663	.00 00 95 00	.00000 88810	.00 00 D5 00	.00001 2695
.00 00 16 00	.00000 13113	.00 00 56 00	.00000 51259	.00 00 96 00	.00000 89406	.00 00 D6 00	.00001 2755
.00 00 17 00	.00000 13709	.00 00 57 00	.00000 51856	.00 00 97 00	.00000 90003	.00 00 D7 00	.00001 2814
.00 00 18 00	.00000 14305	.00 00 58 00	.00000 52452	.00 00 98 00	.00000 90599	.00 00 D8 00	.00001 2874
.00 00 19 00	.00000 14901	.00 00 59 00	.00000 53048	.00 00 99 00	.00000 91195	.00 00 D9 00	.00001 2934
00 A1 00 00.	.00000 15497	.00 00 5A 00	.00000 53644	.00 00 9A 00	.00000 91791	.00 00 DA 00	.00001 2993
.00 00 1B 00	.00000 16093	.00 00 5B 00	.00000 54240	.00 00 9B 00	.00000 92387	.00 00 DB 00	.00001 3053
.00 00 1C 00	.00000 16689	.00 00 5C 00	.00000 54836 .00000 55432	.00 00 9C 00 .00 00 9D 00	.00000 92983 .00000 93579	.00 00 DC 00 .00 00 DD 00	.00001 3113
.00 00 1D 00 .00 00 1E 00	.00000 17285 .00000 17881	.00 00 5D 00 .00 00 5E 00	.00000 56028	.00 00 9D 00	.00000 94175	.00 00 DD 00	.00001 3232
.00 00 1E 00	.00000 18477	.00 00 5F 00	.00000 56624	.00 00 9E 00	.00000 94771	.00 00 DE 00	.00001 3291
.00 00 20 00	.00000 19073	.00 00 60 00	.00000 57220	.00 00 A0 00	.00000 95367	.00 00 E0 00	.00001 3351
.00 00 21 00	.00000 19669	.00 00 61 00	.00000 57816	.00 00 A1 00	.00000 95963	.00 00 E1 00	.00001 341]
.00 00 22 00	.00000 20265	.00 00 62 00	.00000 58412	.00 00 A2 00	.00000 96559	.00 00 E2 00	.00001 3470
.00 00 23 00	.00000 20861	.00 00 63 00	.00000 59008	.00 00 A3 00	.00000 97155	.00 00 E3 00	.00001 3530
.00 00 24 00	.00000 21457	.00 00 64 00	.00000 59604	.00 00 A4 00	.00000 97751	.00 00 E4 00	.00001 3589
.00 00 25 00	.00000 22053	.00 00 65 00	.00000 60200	.00 00 A5 00	.00000 98347	.00 00 E5 00	.00001 3649
.00 00 26 00	.00000 22649	.00 00 66 00	.00000 60796	.00 00 A6 00	.00000 98943	.00 00 E6 00	.00001 3709
.00 00 27 00	.00000 23245	.00 00 67 00	.00000 61392	.00 00 A7 00	.00000 99539	.00 00 E7 00	.00001 3768
.00 00 28 00	.00000 23841	.00 00 68 00	.00000 61988	.00 00 A8 00	.00001 00135	.00 00 E8 00	.00001 3828
.00 00 29 00	.00000 24437	.00 00 69 00	.00000 62584	.00 00 A9 00	.00001 00731	.00 00 E9 00	.00001 3887
.00 00 2A 00	.00000 25033	.00 00 6A 00	.00000 63180	00 AA 00 00.	.00001 01327	.00 00 EA 00	.00001 3947
.00 00 28 00	.00000 25629	.00 00 6B 00	.00000 63776	.00 00 AB 00	.00001 01923	.00 00 EB 00	.00001 4007
.00 00 2C 00	.00000 26226	.00 00 6C 00	.00000 64373	.00 00 AC 00	.00001 02519	.00 00 EC 00	.00001 4066
.00 00 2D 00	.00000 26822	.00 00 6D 00	.00000 64969	.00 00 AD 00	.00001 03116	.00 00 ED 00	.00001 4126
.00 00 2E 00	.00000 27418	.00 00 6E 00	.00000 65565	.00 00 AE 00	.00001 03712	.00 00 EE 00	.00001 4185
.00 00 2F 00	.00000 28014	.00 00 6F 00	.00000 66161	.00 00 AF 00	.00001 04308	.00 00 EF 00	.00001 4245
.00 00 30 00	.00000 28610	.00 00 70 00	.00000 66757	.00 00 B0 00	.00001 04904	.00 00 F0 00	.00001 4305
.00 00 31 00	.00000 29206	.00 00 71 00	.00000 67353	.00 00 B1 00	.00001 05500	.00 00 F1 00	.00001 4364
.00 00 32 00	.00000 29802	.00 00 72 00	.00000 67949	.00 00 B2 00	.00001 06096	.00 00 F2 00	.00001 4424
.00 00 33 00	.00000 30398	.00 00 73 00	.00000 68545	.00 00 B3 00	.00001 06692	.00 00 F3 00	.00001 4483
00 00 34 00	.00000 30994	.00 00 74 00	.00000 69141	.00 00 B4 00	.00001 07288	.00 00 F4 00	
00 00 35 00	.00000 31590	.00 00 75 00	.00000 69737	.00 00 B5 00	.00001 07884	.00 00 F5 00	.00001 4603
00 00 36 00	.00000 32186	.00 00 76 00	.00000 70333	.00 00 B6 00	.00001 08480	.00 00 F6 00 .00 00 F7 00	.00001 4662
.00 00 37 00 .00 00 38 00	.00000 32782	.00 00 77 00 .00 00 78 00	.00000 70929		00001 09076	.00 00 F7 00	.00001 4722
	.00000 33378	.00 00 78 00	.00000 71525	.00 00 B8 00 .00 00 B9 00	.00001 09672 .00001 10268	.00 00 F8 00	.00001 4281
00 00 39 00	.00000 33974	.00 00 79 00	.00000 72121 .00000 72717		.00001 10208	.00 00 F9 00	.00001 484
00 00 3A 00	.00000 34570	.00 00 7A 00	.00000 72717	.00 00 BA 00 .00 00 BB 00	.00001 10884	.00 00 FA 00	.00001 490
.00 00 3B 00	.00000 35166			1		.00 00 FB 00	.00001 4780
.00 00 3C 00	.00000 35762	.00 00 7C 00 .00 00 7D 00	.00000 73909	.00 00 BC 00	.00001 12056 .00001 12652	.00 00 FC 00	.00001 5020
.00 00 3D 00	.00000 36358	.00 00 70 00	.00000 74505 .00000 75101	.00 00 BD 00 .00 00 BE 00	.00001 12852	.00 00 FD 00	.00001 507
.00 00 3E 00	.00000 36954			.00 00 BE 00	00001 13248	.00 00 FF 00	.00001 513
.00 00 3F 00	.00000 37550	.00 00 7F 00	.00000 75697		-00001 13044		

#### HEXADECIMAL - DECIMAL FRACTION CONVERSION TABLE (cont.)

Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal
.00 00 00 00	.00000 00000	.00 40 00 00	.00097 65625	.00 80 00 00	.00195 31250	.00 C0 00 00	.00292 96875
.00 01 00 00	.00001 52587	.00 41 00 00	.00099 18212	.00 81 00 00	.00196 83837	.00°C1 00 00	.00294 49462
.00 02 00 00	.00003 05175	.00 42 00 00	.00100 70800	.00 82 00 00	.00198 36425	.00 C2 00 00	.002% 02050
.00 03 00 00	.00004 57763	.00 43 00 00	.00102 23388	.00 83 00 00	.00199 89013	.00 C3 00 00	.00297 54638
.00 04 00 00	.00006 10351	.00 44 00 00	.00103 75976	.00 84 00 00	.00201 41601	.00 C4 00 00	.00299 07226
.00 05 00 00	.00007 62939	.00 45 00 00	.00105 28564	.00 85 00 00	.00202 94189	.00 C5 00 00	.00300 59814
.00 00 00 00	.00009 15527	.00 46 00 00	.00106 81152	.00 86 00 00	.00204 46777	.00 C6 00 00	.00302 12402
.00 07 00 00	.00010 68115	.00 47 00 00	.00108 33740	.00 87 00 00	.00205 99365	.00 C7 00 00	.00303 64990
.00 08 00 00	.00012 20703	.00 48 00 00	.00109 86328	.00 88 00 00	.00207 51953	.00 C8 00 00	.00305 17578
.00 09 00 00	.00013 73291	.00 49 00 00	.00111 38916	.00 89 00 00	.00209 04541	.00 C9 00 00	.00306 70166
00 00 A0 00.	.00015 25878	.00 4A 00 00	.00112 91503	.00 8A 00 00	.00210 57128	.00 CA 00 00	.00308 22753
.00 OB 00 00	.00016 78466	.00 4B 00 00	.00114 44091	.00 8B 00 00	.00212 09716	.00 CB 00 00	.00309 75341
.00 0C 00 00	.00018 31054	.00 4C 00 00	.00115 96679	.00 8C 00 00	.00213 62304	.00 CC 00 00	.00311 27929
.00 0D 00 00	.00019 83642	.00 4D 00 00	.00117 49267	.00 8D 00 00	.00215 14892	.00 CD 00 00	.00312 80517
.00 0E 00 00	.00021 36230	.00 4E 00 00	.00119 01855	.00 8E 00 00	.00216 67480	.00 CE 00 00 .00 CF 00 00	.00314 33105 .00315 85693
.00 0F 00 00	.00022 88818	.00 4F 00 00	.00120 54443	.00 8F 00 00	.00218 20068	.00 CF 00 00	.00313 63073
.00 10 00 00	.00024 41406	.00 50 00 00	.00122 07031	.00 90 .00 00	.00219 72656	.00 D0 00 00	.00317 38281
.00 11 00 00	.00025 93994	.00 51 00 00	.00123 59619	.00 91 00 00	.00221 25244	.00 D1 00 00	.00318 90869
.00 12 00 00	.00027 46582	.00 52 00 00	.00125 12207	.00 92 00 00	.00222 77832	.00 D2 00 00	.00320 43457
.00 13 00 00	.00028 99169	.00 53 00 00	.00126 64794	.00 93 00 00	.00224 30419	.00 D3 00 00	.00321 96044
.00 14 00 00	.00030 51757	.00 54 00 00	.00128 17382	.00 94 00 00	.00225 83007	.00 D4 00 00	.00323 48632
.00 15 00 00	.00032 04345	.00 55 00 00	.00129 69970	.00 95 00 00	.00227 35595	.00 D5 00 00	.00325 01220
.00 16 00 00	.00033 56933	.00 56 00 00	.00131 22558	.00 96 00 00	.00228 88183	.00 D6 00 00	.00326 53808
.00 17 00 00	.00035 09521	.00 57 00 00	.00132 75146	.00 97 00 00	.00230 40771	.00 D7 00 00	.00328 06396
.00 18 00 00	.00036 62109	.00 58 00 00	.00134 27734	.00 98 00 00	.00231 93359	.00 D8 00 00	.00329 58984
.00 19 00 00	.00038 14697	.00 59 00 00	.00135 80322	.00 99 00 00	.00233 45947	.00 D9 00 00	.00331 11572
.00 1A 00 00	.00039 67285	.00 5A 00 00	.00137 32910	.00 9A 00 00	.00234 98535	.00 DA 00 00	.00332 64160
.00 1B 00 00	.00041 19873	.00 5B 00 00 .00 5C 00 00	.00138 85498 .00140 38085	.00 9B 00 00 .00 9C 00 00	.00236 51123 .00238 03710	.00 DB 00 00 .00 DC 00 00	.00334 16748 .00335 69335
.00 1C 00 00 .00 1D 00 00	.00042 72460 .00044 25048	.00 5D 00 00	.00140 38083	.00 9D 00 00	.00238 03710	.00 DC 00 00	.00337 21923
.00 1E 00 00	.00044 23048	.00 5E 00 00	.00141 90073	.00 9E 00 00	.00241 08886	.00 DE 00 00	.00338 74511
.00 1F 00 00	.00047 30224	.00 5F 00 00	.00143 43281	.00 9F 00 00	.00242 61474	.00 DE 00 00	.00340 27099
.00 17 00 00	.00047 30224	.00 5F 00 00		.00 7F 00 00	.00242 01474	.00 DF 00 00	
.00 20 00 00	.00048 82812	.00 60 00 00	.00146 48437	.00 A0 00 00	.00244 14062	.00 E0 00 00	.00341 79687
.00 21 00 00	.00050 35400	.00 61 00 00	.00148 01025	.00 A1 00 00	.00245 66650	.00 E1 00 00	.00343 32275
.00 22 00 00	.00051 87988	.00 62 00 00	.00149 53613	.00 A2 00 00	.00247 19238	.00 E2 00 00	.00344 84863
.00 23 00 00	.00053 40576	.00 63 00 00	.00151 06201	.00 A3 00 00	.00248 71826	.00 E3 00 00	.00346 37451
.00 24 00 00	.00054 93164	.00 64 00 00	.00152 58789	.00 A4 00 00	.00250 24414	.00 E4 00 00	.00347 90039
.00 25 00 00	.00056 45751	.00 65 00 00	.00154 11376	.00 A5 00 00	.00251 77001	.00 E5 00 00	.00349 42626
.00 26 00 00	.00057 98339	.00 66 00 00	.00155 63964	.00 A6 00 00	.00253 29589	.00 E6 00 00	.00350 95214
.00 27 00 00	.00059 50927	.00 67 00 00	.00157 16552	.00 A7 00 00	.00254 82177	.00 E7 00 00 .00 E8 00 00	.00352 47802 .00354 00390
.00 28 00 00	.00061 03515	.00 69 00 00	.00158 69140 .00160 21728	.00 A8 00 00 .00 A9 00 00	.00256 34765 .00257 87353	.00 E9 00 00	.00355 52978
.00 29 00 00 .00 2A 00 00	.00062 56103 .00064 08691	.00 6A 00 00	.00161 74316	.00 AA 00 00	.00259 39941	.00 EA 00 00	.00357 05566
.00 2B 00 00	.00065 61279	.00 6B 00 00	.00163 26904	.00 AB 00 00	.00260 92529	.00 EB 00 00	.00358 58154
.00 2C 00 00	.00067 13867	.00 60 00 00	.00164 79492	.00 AC 00 00	.00262 45117	.00 EC 00 00	.00360 10742
.00 2D 00 00	.00068 66455	.00 6D 00 00	.00166 32080	.00 AD 00 00	.00263 97705	.00 ED 00 00	.00361 63330
.00 2E 00 00	.00070 19042	.00 6E 00 00	.00167 84667	.00 AE 00 00	.00265 50292	.00 EE 00 00	.00363 15917
.00 2F 00 00	.00071 71630	.00 6F 00 00	.00169 37255	.00 AF 00 00	.00267 02880	.00 EF 00 00	.00364 68505
00 00 00 00	00072 04010	00.70.00.00	00170 00040		000/0 55440	.00 F0 00 00	.00366 21093
.00 30 00 00	.00073 24218	.00 70 00 00	.00170 89843	.00 B0 00 00	.00268 55468	.00 F1 00 00	
.00 31 00 00 .00 32 00 00	.00074 76806 .00076 29394	.00 71 00 00	.00172 42431 .00173 95019	.00 B1 00 00 .00 B2 00 00	.00270 08056 .00271 60644	.00 F2 00 00	.00367 73681 .00369 26269
.00 32 00 00	.00076 29394	.00 72 00 00	.00173 95019	.00 B2 00 00	.00273 13232	.00 F3 00 00	.00370 78857
.00 33 00 00	.00079 34570	.00 74 00 00	.00177 00195	.00 B3 00 00	.00274 65820	.00 F4 00 00	.00372 31445
.00 35 00 00	.00080 87158	.00 75 00 00	.00178 52783	.00 B5 00 00	.00276 18408	.00 F5 00 00	.00373 84033
.00 36 00 00	.00082 39746	.00 76 00 00	.00180 05371	.00 B6 00 00	.00277 70996	.00 F6 00 00	.00375 36621
.00 37 00 00	.00083 92333	.00 77 00 00	.00181 57958	.00 B7 00 00	.00279 23583	.00 F7 00 00	.00376 89208
.00 38 00 00	.00085 44921	.00 78 00 00	.00183 10546	.00 B8 00 00	.00280 76171	.00 F8 00 00	.00378 41796
.00 39 00 00	.00086 97509	.00 79 00 00	.00184 63134	.00 B9 00 00	.00282 28759	.00 F9 00 00	.00379 94384
.00 3A 00 00	.00088 50097	.00 7A 00 00	.00186 15722	.00 BA 00 00	.00283 81347	.00 FA 00 00	.00381 46972
.00 3B 00 00	.00090 02685	.00 7B 00 00	.00187 68310	.00 BB 00 00	.00285 33935	.00 FB 00 00	.00382 99560
.00 3C 00 00	.00091 55273	.00 7C 00 00	.00189 20898	.00 BC 00 00	.00286 86523	.00 FC 00 00	.00384 52148
.00 3D 00 00	.00093 07861	.00 7D 00 00	.00190 73486	.00 BD 00 00	.00288 39111	.00 FD 00 00	.00386 04736
.00 3E 00 00	.00094 60449	.00 7E 00 00	.00192 26074	.00 BE 00 00	.00289 91699	.00 FE 00 00	.00387 57324
.00 3F 00 00	.00096 13037	.00 7F 00 00	.00193 78662	.00 BF 00 00	.00291 44287	.00 FF 00 00	.00389 09912
2))		L				l	

### HEXADECIMAL - DECIMAL FRACTION CONVERSION TABLE (cont.)

Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal
.00 00 00 00	.00000 00000	.40 00 00 00	.25000 00000	.80 00 00 08.	.50000 00000	.C0 00 00 00	.75000 00000
.01 00 00 00	.00390 62500	.41 00 00 00	.25390 62500	.81 00 00 00	.50390 62500	.C1 00 00 00	.75390 62500
.02 00 00 00	.00781 25000	.42 00 00 00	.25781 25000	.82 00 00 00	.50781 25000	.C2 00 00 00	.75781 25000
.03 00 00 00	.01171 87500	.43 00 00 00	.26171 87500	.83 00 00 00	.51171 87500	.C3 00 00 00	.76171 87500
.04 00 00 00 .05 00 00 00	.01562 50000 .01953 12500	.44 00 00 00	.26562 50000 .26953 12500	.84 00 00 00 .85 00 00 00	.51562 50000 .51953 12500	.C4 00 00 00	.76562 50000 .76953 12500
.05 00 00 00	.02343 75000	.46 00 00 00	.27343 75000	.85 00 00 00	.52343 75000	.C5 00 00 00 .C6 00 00 00	.77343 75000
.07 00 00 00	.02734 37500	.47 00 00 00	.27734 37500	.87 00 00 00	.52734 37500	.C7 00 00 00	.77734 37500
.08 00 00 00	.03125 00000	.48 00 00 00	.28125 00000	.88 00 00 00	.53125 00000	.C8 00 00 00	.78125 00000
.09 00 00 00	.03515 62500	.49 00 00 00	.28515 62500	.89 00 00 00	.53515 62500	.C9 00 00 00	.78515 62500
.0A 00 00 00	.03906 25000	.4A 00 00 00	.28906 25000	.8A 00 00 00	.53906 25000	.CA 00 00 00	.78906 25000
.OB 00 00 00	.04296 87500	.4B 00 00 00	.29296 87500	.8B 00 00 00	.54296 87500	.CB 00 00 00	.79296 87500
.0C 00 00 00	.04687 50000	.4C 00 00 00	.29687 50000	.8C 00 00 00	.54687 50000	.CC 00 00 00	.79687 50000
.0D 00 00 00	.05078 12500	.4D 00 00 00	.30078 12500	.8D 00 00 00	.55078 12500	.CD 00 00 00	.80078 12500
.0E 00 00 00	.05468 75000	.4E 00 00 00	.30468 75000	.8E 00 00 00	.55468 75000	.CE 00 00 00	.80468 75000
.0F 00 00 00	.05859 37500	.4F 00 00 00	.30859 37500	.8F 00 00 00	.55859 37500	.CF 00 00 00	.80859 37500
.10 00 00 00	.06250 00000	.50 00 00 00	.31250 00000	.90 00 00 00	.56250 00000	.D0 00 00 00	.81250 00000
.11 00 00 00	.06640 62500	.51 00 00 00	.31640 62500	.91 00 00 00	.56640 62500	.D1 00 00 00	.81640 62500
.12 00 00 00	.07031 25000	.52 00 00 00	.32031 25000	.92 00 00 00	.57031 25000	.D2 00 00 00	.82031 25000
.13 00 00 00	.07421 87500	.53 00 00 00	.32421 87500	.93 00 00 00	.57421 87500	.D3 00 00 00	.82421 87500
.14 00 00 00	.07812 50000	.54 00 00 00	.32812 50000	.94 00 00 00	.57812 50000	.D4 00 00 00	.82812 50000
.15 00 00 00 .16 00 00 00	.08203 12500 .08593 75000	.55 00 00 00 .56 00 00 00	.33203 12500 .33593 75000	.95 00 00 00	.58203 12500 .58593 75000	.D5 00 00 00 .D6 00 00 00	.83203 12500 .83593 75000
.17 00 00 00	.08984 37500	.57 00 00 00	.33984 37500	.97 00 00 00	.58984 37500	.D7 00 00 00	.83984 37500
.18 00 00 00	.09375 00000	.58 00 00 00	.34375 00000	.98 00 00 00	.59375 00000	.D8 00 00 00	.84375 00000
.19 00 00 00	.09765 62500	.59 00 00 00	.34765 62500	.99 00 00 00	.59765 62500	.D9 00 00 00	.84765 62500
.1A 00 00 00	.10156 25000	.5A 00 00 00	.35156 25000	.9A 00 00 00	.60156 25000	.DA 00 00 00	.85156 25000
.1B 00 00 00	.10546 87500	.5B 00 00 00	.35546 87500	.98 00 00 00	.60546 87500	.DB 00 00 00	.85546 87500
.1C 00 00 00	.10937 50000	.5C 00 00 00	.35937 50000	.9C 00 00 00	.60937 50000	.DC 00 00 00	.85937 50000
.1D 00 00 00	.11328 12500	.5D 00 00 00	.36328 12500	.9D 00 00 00	.61328 12500	.DD 00 00 00	.86328 12500
.1E 00 00 00	.11718 75000	.5E 00 00 00	.36718 75000	.9E 00 00 00	.61718 75000	.DE 00 00 00	.86718 75000
.1F 00 00 00	.12109 37500	.5F 00 00 00	.37109 37500	.9F 00 00 00	.62109 37500	.DF 00 00 00	.87109 37500
.20 00 00 00	.12500 00000	.60 00 00 00	.37500 00000	.A0 00 00 00	.62500 00000	.E0 00 00 00	.87500 00000
.21 00 00 00	.12890 62500	.61 00 00 00	.37890 62500	.A1 00 00 00	.62890 62500	.E1 00 00 00	.87890 62500
.22 00 00 00 .23 00 00 00	.13281 25000	.62 00 00 00	.38281 25000	.A2 00 00 00 .A3 00 00 00	.63281 25000 .63671 87500	.E2 00 00 00 .E3 00 00 00	.88281 25000 .88671 87500
.24 00 00 00	.13671 87500 .14062 50000	.63 00 00 00 .64 00 00 00	.38671 87500 .39062 50000	.A3 00 00 00	.64062 50000	.E4 00 00 00	.89062 50000
.25 00 00 00	.14453 12500	.65 00 00 00	.39453 12500	.A5 00 00 00	.64453 12500	.E5 00 00 00	.89453 12500
.26 00 00 00	.14843 75000	.66 00 00 00	.39843 75000	.A6 00 00 00	.64843 75000	.E6 00 00 00	.89843 75000
.27 00 00 00	.15234 37500	.67 00 00 00	.40234 37500	.A7 00 00 00	.65234 37500	.E7 00 00 00	.90234 37500
.28 00 00 00	.15625 00000	.68 00 00 00	.40625 00000	.A8 00 00 00	.65625 00000	.E8 00 00 00	.90625 00000
.29 00 00 00	.16015 62500	.69 00 00 00	.41015 62500	.A9 00 00 00	.66015 62500	.E9 00 00 00	.91015 62500
.2A 00 00 00	.16406 25000	.6A 00 00 00	.41406 25000	.AA 00 00 00	.66406 25000	.EA 00 00 00	.91406 25000
.2B 00 00 00	.16796 87500	.6B 00 00 00	.41796 87500	.AB 00 00 00	.66796 87500	.EB 00 00 00	.91796 87500
.2C 00 00 00	.17187 50000	.6C 00 00 00	.42187 50000	.AC 00 00 00	.67187 50000	.EC 00 00 00	.92187 50000
.2D 00 00 00	.17578 12500	.6D 00 00 00	.42578 12500	.AD 00 00 00	.67578 12500	.ED 00 00 00	.92578 12500
.2E 00 00 00	.17968 75000 .18359 37500	.6E 00 00 00	.42968 75000 .43359 37500	.AE 00 00 00 .AF 00 00 00	.67968 75000 .68359 37500	.EE 00 00 00 .EF 00 00 00	.92968 75000 .93359 37500
.2F 00 00 00	.16339 3/ 300	.6F 00 00 00					
.30 00 00 00	.18750 00000	.70 00 00 00	.43750 00000	.BO 00 00 00	.68750 00000	.F0 00 00 00	.93750 00000
.31 00 00 00	.19140 62500	.71 00 00 00	.44140 62500	.B1 00 00 00	.69140 62500	.F1 00 00 00	.94140 62500
.32 00 00 00	.19531 25000	.72 00 00 00	.44531 25000	.B2 00 00 00	.69531 25000	.F2 00 00 00 .F3 00 00 00	.94531 25000 .94921 87500
.33 00 00 00 .34 00 00 00	.19921 87500 .20312 50000	.73 00 00 00 .74 00 00 00	.44921 87500 .45312 50000	.B3 00 00 00 .B4 00 00 00	.69921 87500 .70312 50000	.F4 00 00 00	.95312 50000
.35 00 00 00	.20703 12500	.75 00 00 00	.45703 12500	.B5 00 00 00	.70703 12500	.F5 00 00 00	.95703 12500
.36 00 00 00	.21093 75000	.76 00 00 00	.46093 75000	.86 00 00 00	.71093 75000	.F6 00 00 00	.96093 75000
.37 00 00 00	.21484 37500	.77 00 00 00	.46484 37500	.B7 00 00 00	.71484 37500	.F7 00 00 00	.96484 37500
.38 00 00 00	.21875 00000	.78 00 00 00	.46875 00000	.B8 00 00 00	.71875 00000	.F8 00 00 00	.96875 00000
.39 00 00 00	.22265 62500	.79 00 00 00	.47265 62500	.B9 00 00 00	.72265 62500	.F9 00 00 00	.97265 62500
.3A 00 00 00	.22656 25000	.7A 00 00 00	.47656 25000	.BA 00 00 00	.72656 25000	.FA 00 00 00	.97656 25000
.3B 00 00 00	.23046 87500	.7B 00 00 00	.48046 87500	.BB 00 00 00	.73046 87500	.FB 00 00 00	.98046 87500
.3C 00 00 00	.23437 50000	.7C 00 00 00	.48437 50000	.BC 00 00 00	.73437 50000	.FC 00 00 00	.98437 50000
.3D 00 00 00	.23828 12500	.7D 00 00 00	.48828 12500	.BD 00 00 00	.73828 12500	.FD 00 00 00 .FE 00 00 00	.98828 12500 .99218 75000
.3E 00 00 00 .3F 00 00 00	.24218 75000 .24609 37500	.7E 00 00 00 .7F 00 00 00	.49218 75000 .49609 37500	.BE 00 00 00 .BF 00 00 00	.74218 75000 .74609 37500	.FF 00 00 00	.99609 37500
	.24007 3/300				.,		

## **MATHEMATICAL CONSTANTS**

2 <sup>n</sup> n	2 <sup>-n</sup>	Constant Decimal Value	Hexadecimal Value
	1.0 0.5	π 3.14159 26535 89793 π-1 0.21020 000(1.00700)	3.243F 6A89
4 2 8 3	0.25	0.31830 98861 83790	0.517C C1B7
0 0	0.125	$\sqrt{\pi}$ 1.77245 38509 05516	1.C5BF 891C
16 4 32 5		In π 1.14472 98858 49400	1.250D 048F
	0.015 625	e 2.71828 18284 59045 e <sup>-1</sup> 0.36787 94411 71442	2.B7E1 5163 0.5E2D 58D9
128 7	0.007 812 5	e 0.36787 94411 71442 Ve 1.64872 12707 00128	0.5E2D 58D9 1.A612 98E2
256 8	0.003 906 25		0.6F2D EC55
512 9 1 024 10		10	1.7154 7653
2 048 11		log <sub>2</sub> e 1.44269 50408 88963 γ 0.57721 56649 01533	0.93C4 67E4
4 096 12	0.000 244 140 625	InY -0.54953 93129 81645	-0.8CAE 9BC1
8 192 13	0.000 122 070 312 5	$\sqrt{2}$ 1.41421 35623 73095	1.6A09 E668
	0.000 061 035 156 25 0.000 030 517 578 125	ln 2 0.69314 71805 59945	0.B172 17F8
		log <sub>10</sub> 2 0.30102 99956 63981	0.4D10 4D42
65 536 16 131 072 17	0.000 015 258 789 062 5 0.000 007 629 394 531 25	$\sqrt{10}$ 3.16227 76601 68379	3.298B 075C
262 144 18	0.000 003 814 697 265 625	In 10 2.30258 40929 94046	2.4D76 3777
524 288 19	0.000 001 907 348 632 812 5		1.10,0 0,77
1 048 576 20			
2 097 152 21 4 194 304 22	0.000 000 476 837 158 203 125 0.000 000 238 418 579 101 562 5		
	0.000 000 119 209 289 550 781 25		
16 777 216 24	0.000 000 059 604 644 775 390 625		
33 554 432 25 67 108 864 26	0.000 000 029 802 322 387 695 312 5 0.000 000 014 901 161 193 847 656 25		
134 217 728 27			
268 435 456 28	0.000 000 003 725 290 298 461 914 062 5		
536 870 912 29			
1 073 741 824 30 2 147 483 648 31	0.000 000 000 931 322 574 615 478 515 625 0.000 000 000 465 661 287 307 739 257 812	5	
	0.000 000 000 232 830 643 653 869 628 906 0.000 000 000 116 415 321 826 934 814 453		
17 179 869 184 34	0.000 000 000 058 207 660 913 467 407 226	562 5	
34 359 738 368 35	0.000 000 000 029 103 830 456 733 703 613	281 25	
68 719 476 736 36			
137 438 953 472 37 274 877 906 944 38	0.000 000 000 007 275 957 614 183 425 903 0.000 000 000 003 637 978 807 091 712 951		
	0.000 000 000 001 818 989 403 545 856 475		
1 099 511 627 776 40	0.000 000 000 000 909 494 701 772 928 237	915 039 062 5	
2 199 023 255 552 41			
	0.000 000 000 000 227 373 675 443 232 059 0.000 000 000 000 113 686 837 721 616 029		
17 592 186 044 416 44	0.000 000 000 000 056 843 418 860 808 014	869 689 941 406 25	
35 184 372 088 832 45	0.000 000 000 000 028 421 709 430 404 007	434 844 970 703 125	
	0.000 000 000 000 014 210 854 715 202 003 0.000 000 000 000 007 105 427 357 601 001		
281 4/4 9/6 710 656 48	0.000 000 000 000 003 552 713 678 800 500	929 355 621 337 890 625	

## **APPENDIX B. INSTRUCTION EXECUTION CYCLE**

A symbolic diagram of the SIGMA 2 instruction execution cycle is shown in Figure 7. The diagram illustrates the major operations involved during execution of instructions by the SIGMA 2 computer, including the effects of the COMPUTE switch, normal interrupt processing, effective address calculation, and protection system controls. The diagram does not in all cases precisely depict actual computer operations and sequences; however, insofar as the programmer is concerned, the diagram is a valid representation of the instruction execution process.

The symbolic notation used in the diagram is consistent with that used in other portions of this reference manual. The symbolic terms are defined as follows:

#### <u>Term</u> <u>Definition</u>

- C Carry indicator (bit 15 of the program status doubleword)
- D The register that holds an instruction while it is being decoded
- $(D)_{O-3}$  The operation code of an instruction
- (D)<sub>4</sub> Relative address bit
- (D)<sub>5</sub> Indirect address bit
- (D)<sub>6</sub> Index bit (for post-indexing)
- (D)7 For relative addressing, this bit is the sign of the displacement value; otherwise, it is used to invoke pre-indexing.
- (D)<sub>8-15</sub> Displacement value
- EI External interrupt inhibit (bit 11 of the program status doubleword)
- H The register used to hold the memory address of an instruction while the instruction is being decoded and executed
- (H) The memory address of the instruction
- II Internal interrupt inhibit (bit 10 of the program status doubleword)
- O Overflow indicator (bit 14 of the program status doubleword)
- P Program address register (general register 1)
- (P) The memory address in the program address register
- PP Protected program indicator (bit 8 of the program status doubleword)
- S The register used to hold the address of a core memory location that is to be accessed
- (S) The memory address in the memory address register
- ((S)) The contents of the memory location whose address is in the memory address register
- SE Sign extension the sign of the displacement value is extended 7 bit positions to the left

<u>Term</u> <u>Definition</u>

- WFF The "wait" flip-flop, which is set to 1 by a specific configuration of the WRITE DIRECT instruction, or by a memory parity error when the PARITY ERROR switches are in the INTERRUPT/NORMAL positions; the flip-flop is reset to 0 by an interrupt level becoming active, or by the COMPUTE switch being moved to the IDLE position
- X1 Index 1 (general register 4)
- X2 Index 2 (general register 5)

At the top of the diagram, reference point "A", assume that the COMPUTE switch is in the IDLE position, the H and P registers both contain the address of the next instruction to be executed, the D register contains the next instruction, and the wait flip-flop is reset to 0.

If the COMPUTE switch is moved to RUN, the computer proceeds to first increment the P register and then decode the instruction in the D register. Since this is the first instruction to be executed in RUN, no interrupt condition occurs at this time.

If the instruction references memory (i.e., is not a copy register-to-register instruction), the computer performs relative addressing, pre-indexing, indirect addressing, and postindexing, as specified by the R, I, X, and S bits of the instruction. In the case of the conditional branch instructions, relative addressing only is performed.

The protection system invokes restrictions upon programs operating in unprotected memory. If the protection system is operative, the protection bit for the instruction's memory address is examined. Then, if the bit is not set to 1, the instruction is not executed if it is a READ DIRECT or WRITE DIRECT instruction or if it is a STORE A or INCREMENT MEMORY instruction that is attempting to alter protected memory. Also, the instruction is not executed if it has been accessed as the result of a branch from unprotected to protected memory. In the event of a protection violation, the computer triggers the protection violation interrupt level.

If the instruction is MULTIPLY or DIVIDE, and the multiply/ divide option is not implemented in the computer, the computer triggers the appropriate exception interrupt level.

After the instruction is executed, the computer determines whether an interrupt or wait condition is present. If all of the conditions are satisfied for acknowledging an interrupt condition, the computer stores the current program status doubleword in memory and fetches the next instruction from the following location. If a wait condition exists (i.e., as the result of WD X'D0'), the computer waits until an interrupt condition is present or until the COMPUTE switch is placed in IDLE. If no interrupt or wait condition is present, the computer stores the address of the next instruction (taken from P) in the H register, and fetches the next instruction to be executed, stores it in D, and then returns to reference point "A".




Figure 7. SIGMA 2 Instruction Execution Diagram

## APPENDIX C. MEMORY ADDRESSING

This appendix describes the manner in which SIGMA 2 memory addresses can be assigned at installation time so that continuous addressing is possible, with no "gaps" between location zero and the highest addressable location in the system.

A minimum SIGMA 2 memory system consists of one integral memory module consisting of 4K 16-bit words (K=1024). This basic memory system can be expanded by:

- 1. Attaching one to three integral SIGMA 2 4K memory increments for a maximum storage capacity of 16K.
- Attaching up to three SIGMA 2 external memory banks of 16K each for a maximum storage capacity of 64K. Four external banks may be attached if integral memory is eliminated; with either configuration, 64K is the maximum capcity.
- 3. Attaching external SIGMA 5/7 memory banks for maximum storage capacity of 316K, 64K of which are directly accessible to the SIGMA 2 at any given time.

It is possible to combine integral memory increments with SIGMA 2 and SIGMA 5/7 external memory banks in the same memory system; the total memory cannot exceed 316K.

The External Memory Adapter Model 1 is used to attach SIGMA 2 memory banks; the Model 2 adapter is used for SIGMA 5/7 banks.

#### **EXTERNAL MEMORY ADAPTER MODEL 1**

The Model 1 adapter is used to attach SIGMA 2 external memory banks to a SIGMA 2 CPU. Each memory bank may consist of one 4K, 16-bit word memory module and from one to three memory increments of 4K words each. Thus, one memory bank may contain 4K, 8K, 12K, or 16K words of storage. As many as four such memory banks may be connected to a SIGMA 2 to provide a total memory capacity of 64K words. If this is done, one bank may be connected integrally to the SIGMA 2 and each of the other banks connected to the SIGMA 2 via the Model 1; i.e., one adapter per additional bank. Alternatively all four banks may be connected to the SIGMA 2 as external memory.

#### **EXTERNAL MEMORY ADAPTER MODEL 2**

The Model 2 adapter is used to attach SIGMA 5/7 memory banks to a SIGMA 2. Each SIGMA 5/7 memory bank may consist of one 4K, 32-bit word memory module and from one to three memory increments of 4K words each. As many as eight banks may be connected to a SIGMA 2, via a single Model 2 adapter, to provide a total memory capacity of 316K 16-bit words (60K of SIGMA 2 memory and 128K 32-bit words of SIGMA 5/7 memory. Any random 4K block of SIGMA 2 memory must be reserved for reading in 2K (32-bit word) of the SIGMA 5/7 memory; hence the limitation to 60K in SIGMA 2 memory). The maximum addressable number of SIGMA 2 words is 64K. This can Besides expanding basic SIGMA 2 memory capacity, external memory banks permit attachment of additional memory ports which allow another device or another SIGMA 2 CPU to access a memory bank and do so asynchronously. A memory port is an access path to the memory cells in a given bank. Each external memory bank that is to be accessed from outside the system must have an additional port. Using the Model 2 adapter, up to five additional ports may be added to each bank; using the Model 1, one additional port per bank is available.

#### **CONTINUOUS ADDRESSING**

All the memory cells in one memory bank share a common access port (or ports) and a common set of read/write circuits.

Each bank of SIGMA 2 memory contains two sets of toggle switches. One set defines the starting address (first location) of the memory bank with respect to the entire memory system. The second set of toggle switches defines the range, or number of locations implemented, for the memory bank (i.e., 4K, 8K, 12, or 16K). If the bank is an external unit with additional ports, the bank will have an additional set of toggle switches to define the starting address of each port.

A collection of ports on various memory banks that are cabled together is called a memory bus. If the starting address of a port is designated as SA and the range as R, the memory bank recognizes memory addresses SA to SA+R-1, on the bus associated with the port. On any memory bus, no address may be recognized by more than a single port, or the system will not operate properly. There is one other rule for setting addresses and ranges at installation time:

The SA for each port on a memory bank must be an integral multiple of the range of the bank, except for a 12K range. For this range, the SA must be a multiple of 16K. The SA for a memory bank port must be one of the following:

Range	Permissible Starting Address							
4K	0, 4K, 8K, 12K, 16K,							
8K	0, 8K, 16K, 24K, 32K,							
12K	0, 16K, 32K, 48K, 64K,							
16K	0, 16K, 32K, 48K, 64K,							

Integral memory attached directly to the SIGMA 2 has an implied, unalterable starting address of 0.

Since XDS software does not handle discontinuous addresses, it is imperative to avoid memory configurations that do not permit memory addresses to be presented as a continuous spectrum from the programmer's point of view. The optional Watchdog Timer (Model 8072) performs three functions:

- 1. System hangup monitoring.
- 2. Monitoring of power within the Watchdog Timer chassis.
- 3. Direct Input/Output (DIO) monitoring.

A typical use of the Watchdog Timer would be in a process control system, detecting and signaling malfunctions due either to program hangups or system failure to respond to a DIO signal. The system must include the optional DIO feature to implement the Watchdog Timer. In addition, if a CPU signal is desired for DIO response failure (no function strobe acknowledge), an optional priority interrupt must be installed.

To detect a system hangup, the Watchdog Timer monitors program continuation signals (see Reset Timer instruction) within predetermined time constraints. Failure to detect a continuation signal within the specified time causes a relay in the Watchdog Timer chassis to close and a system hangup signal to be produced. As an example, this relay may be connected to an audible alarm, so that an operator may take corrective action. The timing interval is selected by manual switch settings. These activate the Watchdog Timer to expect a Write Direct (WD) instruction within either 8 ms, 128 ms, or 1.024 seconds, according to the switch settings. The Watchdog Timer recognizes three WD instructions:

Enable

ſ	0	RIXS			S	Displ		
Ī	0	2				0	0	
Õ	3	4			7	8 1	12	15

Disable

ſ	0	R	Ι	X	s	Displacement		
	0			1		0	0	
Ċ	) 3	4			7	8 1	1 12	15

Reset Timer

ĺ	0	R	1	Х	S	Displa	cement	
Ī	0	3				0	0	
Ċ	) 3	3 4			7	8 11	12	15

An Enable WD starts the Timer and must be followed by Reset Timer WDs within the selected time intervals to avoid the system hangup signal. The Disable WD disables and resets the Timer.

Power monitoring is accomplished through a hardware relay in the Watchdog Timer. The relay drops out in case of power failure. This relay, too, may be connected to an alarm or it may be wired in conjunction with the timing feature to provide a fail-safe capability.

DIO monitoring prevents excessive and indefinite delays in CPU operations due to delayed function strobe acknowledge (FSA) signals generated by the controlled device. If the Watchdog Timer fails to detect an FSA within approximately 64 microseconds of the function strobe, it generates an FSA enabling the CPU to continue operations. The DIO instruction associated with the missing FSA is aborted.

The Timer signal may be used to initiate an optional priority interrupt. This interrupt will occur after the system has completed the instruction following the aborted DIO instruction.

## INDEX

## Å

Active interrupt level, 11 Arithmetic and control unit, 5-7 Armed interrupt level, 10

## B

Base address, 2,7 Bus, 51

## C

Central processing unit, 5-7 Clocks, real-time, 2,8 Conditional branch instructions, 16 Control panel, 29-32 interrupt level, 9, 10, 31 Copy instruction, 17 Core memory, 2, 4 Counter equals zero interrupt levels, 9, 10 Counter interrupt levels, 8, 9

## D

Data chaining, 2, 22, 23, 25 Data format, 4 Dedicated memory locations, 10 Device, input/output, condition, 26 interrupts, 25 number, 22 order, 23, 24 Disarmed interrupt level, 10

## E

Effective address, 7, 8 Enabled interrupt level, 11

## G

General characteristics, 2, 3

### H

Hexadecimal arithmetic, 39,40 Hexadecimal-decimal conversion, 41–50

### I

Index, 52 registers, 2, 5, 6, 7, 8, 14, 17, 18, 21 Input/output byte-oriented, 22-26 channels, 1, 22 control doublewords, 22, 23 data chaining, 2, 22, 23, 25 direct-to-memory, 22, 27 external direct, 22, 27 instructions, 24, 25 interrupt level, 9, 10, 22, 25 status information, 26, 27 Input/output (cont.) tables, 24, 25 Instruction(s) conditional branch, 16, 17 copy, 17, 19 direct control, 20, 21 execution cycle, 52,53 format, 7 input/output, 25, 26 list, front cover memory reference, 14-16 timing, 8 Interrupt system, 1, 2, 8-13 control, 11, 12, 20, 21 counter group, 8, 9 input/output group, 9, 10 integral groups, 9, 10 override group, 9, 10 priority sequence, 12 routine entry and exit, 12, 14, 21 Watchdog Timer, 55

## L

Loading procedure, 30

### M

Memory, bank, 54 core, 4 dedicated locations, 10 Memory reference instructions, 14-16

### P

Parity errors, 2,9,10 Peripheral equipment, 2,3 Port, 54 Power fail-safe, 2,9,10 Privileged instructions, 13,20,21 Program status doubleword, 3,5,12 Protection system, 2,13 Protection violation, 10,13

#### R

Real-time clocks, 2,8 Registers, general-purpose, 2,5,18,20,21 input/output, 3,5,20-28 protection system, 5,13,21

## S

Sequence, interrupt priority, 12 States, interrupt level, 10 Status information, input/output, 26

#### W

Waiting interrupt level, 10 Watchdog Timer, 55

## **XDS SIGMA 2 OPERATION CODES**

Operation code	Mnemonic	Instruction name	Page
0000 RIXS D	WD	Write Direct	21
0001 RIXS D	RD	Read Direct	20
0010 RIXS D	S	Shift	15
0011 RIXS D	MUL	Multiply (optional)	15
0100 RIXS D	В	Branch	15
0101 RIX\$ D	DIV	Divide (optional)	15
0110 000S D	BNO	Branch if No Overflow	17
0110 0015 D	BNC	Branch if No Carry	17
0110 0105 D	BAZ	Branch if Accumulator Zero	16
0110 0115 D	BIX	Branch on Incrementing Index	17
0110 1005 D	BXNO	Branch on Incrementing Index and No Overflow	17
0110 1015 D	BXNC	Branch on Incrementing Index and No Carry	17
0110 1105 D	BEN	Branch if Extended Accumulator Negative	17
0110 11115 D	BAN	Branch if Accumulator Negative	16
0111 0000 0	RAND	Register AND	18
0111 0001 0	RANDI	Register AND and Increment	19
0111 0010 0	RANDC	Register AND and Carry	19
0111 0100 0	ROR	Register OR	18
0111 0100 1	RCPY	Register Copy	18
0111 0101 0	RORI	Register OR and Increment	19
0111 0101 1	RCPYI	Register Copy and Increment	18
0111 0110 0	RORC	Register OR and Carry	19
0111 0110 1	RCPYC	Register Copy and Carry	19
0111 1000 0	REOR	Register Exclusive OR	18
0111 1001 0	REORI	Register Exclusive OR and Increment	19
0111 1010 0	REORC	Register Exclusive OR and Carry	19
0111 1100 0	RADD	Register Add	18
0111 1101 0	RADDI	Register Add and Increment	19
0111 1110 0	RADDC	Register Add and Carry	19
1000 RIXS D	LDA	Load Accumulator	14
1001 RIXS D	AND	Logical AND	15
1010 RIXS D	ADD	Add	14
1011 RIXS D	SUB	Subtract	15
1100 RIXS D	LDX	Load Index	14
1101 RIXS D	СР	Compare	16
1110 RIXS D	STA	Store Accumulator	14
1111 RIXS D	IM	Increment Memory	15