PERKIN-ELMER

INTELLIGENT DISK CONTROLLER (IDC) DISK SYSTEM

Installation and Maintenance Manual

The information in this document is subject to change without notice and should not be construed as a commitment by The Perkin-Elmer Corporation. The Perkin-Elmer Corporation assumes no responsibility for any errors that may appear in this document.

The hardware description in this document is intended solely for use in operation, installation, maintenance, or repair of Perkin-Elmer equipment. Use of this document for all other purposes, without prior written approval from Perkin-Elmer is prohibited.

Any approved copy of this manual must include the Perkin-Elmer copyright notice.

Warning: This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

The Perkin-Elmer Corporation, Data Systems Group, 2 Crescent Place, Oceanport, New Jersey 07757

© 1982, 1984 by The Perkin-Elmer Corporation

Printed in the United States of America

PREFACE

This manual documents the installation, operation and maintenance of a Perkin-Elmer Intelligent Disk Controller (IDC) Disk System. An IDC disk system is a Mass Storage Module (MSM) system or a Medium Capacity - Cartridge Disk Drive (MC-CDD) system having as its controller a printed circuit board referred to as the IDC.

Chapters 1 and 2 are directed towards all users, e.g., sales personnel, instructors, customer engineers, technicians and programmers. Chapter 1 defines what an IDC disk system is. Chapter 2 presents detailed parts lists for possible IDC disk systems and discusses procedures for installing an IDC disk system. Chapters 3 and 4 are directed to customer engineers, technicians and programmers. Chapter 3 describes the operation of the IDC board at the block-diagram level. Chapter 4 presents detailed information necessary for the maintenance of an IDC disk system.

Revisions 10, 11, 12 and 13 include text and drawing changes. Information on the CDD 50 Disk System has also been added.

For information on the contents of all Perkin-Elmer 32-bit manuals, see the 32-Bit Systems User Documentation Summary.

TABLE OF CONTENTS

Chapter/ Section	Title	Page	
1	OVERVIEW	1-1	
1-1.	DESCRIPTION OF AN IDC DISK SYSTEM	1-1	1
1-2	LIST OF RELATED PUBLICATIONS	1-5	}
•			
2	INSTALLATION	2-1	
2-1	INTRODUCTION	2-1	
2-2 2-2.1	DETAILED PARTS LISTS		
2-3	UNPACKING INSTRUCTIONS	2-21	
2-4 2-4.1 2-4.2	INSTALLING AN IDC DISK SYSTEM	2-21	1
2-5 2-5.1 2-5.2 2-5.3 2-5.4	INSTALLING DUAL-PORT OPTIONS IDC Board	2-25 2-25 2-25	
2-6	AC-POWER REQUIREMENTS	2-27	
2-7 2-7.1 2-7.2	APPLICATION OF AC POWER	2-29	
2-8	IDC TESTING AND FORMATTING	2-30	
3	THEORY OF OPERATION	3-1	
3-1 3-1.1 3-1.2 3-1.3	BLACKBOX OVERVIEW OF IDC BOARD	3-3 3-6	
3-2 3-2.1 3-2.2 3-2.3	I/O LINES OF THE IDC BOARD	3-15 3-18	

TABLE OF CONTENTS (Continued)

Chapter/ Section	Title	Page
3-3 3-3.1 3-3.2 3-3.3	BLOCK-DIAGRAM ANALYSIS OF IDC	3-28 3-39
4	HAINTENANCE	4-1
4-1	INTRODUCTION	4-1
4-2 4-2.1.1 4-2.1.2 4-2.1.3 4-2.1.4 4-2.1.5 4-2.2 4-2.2.1 4-2.3 4-2.3.1 4-2.4.1 4-2.4.2 4-2.4.5	The 4-Bit Slice Microprocessors	4-2 4-4 4-8 4-8 4-13 4-13 4-18 4-24 4-24 4-24
4-3 4-3.1 4-3.2 4-3.2.1 4-3.2.2 4-4 4-4.1 4-4.2 4-4.3 4-4.4 4-4.5 4-4.6	SELCH/MUX BUS INTERFACE Programmed I/O DMA I/O DMA Read Operation DMA Write Operation DISK FILE INTERFACE Unit Selection Selecting Disk File Cylinder and Head Disk File Status Check Decoding Index and Sector Pulses Disk File Pead Data Path Disk File Write Data Path	4-31 4-33 4-34 4-36 4-40 4-40 4-41 4-41
4-5	ERROR CORRECTION CODE (ECC) CIRCUITRY	4-42

TABLE OF CONTENTS (Continued)

Appendix			Title		Page
A	Table of	Mnemonics	• • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	A-1
Index	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	••••••	Index-l
Drawings					

LIST OF ILLUSTRATIONS

Figure	Title	Page
1-1 1-2	Basic IDC Disk System	
2-1	Installation of an IDC Disk System	
2-2	Controller Address Switch	
2-3	File-0 Address Switch	2-20
2-4	Switches and Indicators on Dual-Port Steering	
	Card	2-22
3-1	Blackbox Diagram of IDC Logic	3-2
3-2	Connectors on IDC Board	
3-2 3-3	IDC CONN-1 Connections to SELCH/MUX Bus	
3-3 3-4	IDC CONN-2 Connections with A-Cable to Disk	5 12
3 4	Files	3-13
3-5	IDC CONN-3, CONN-4, CONN-5, and CONN-6 Connections	J 1 J
3-5	with B-Cables to Disk Files	2-11
3-6	Block Diagram of the IDC Logic	
3-6	block blagfam of the ibc Logic	3-20
4-1	Block Diagram of the 4-Bit Slice Microprocessor	4-11
4-2	Block Diagram of the Microprogram Sequencer	
4-3	IDC Operational Cycle	
4-4	Timing Signals for a DMA Read Operation	
4-5	Timing Signals for a DMA Write Operation	
4-6	Tag and Bus Timing	

LIST OF TABLES

Table	Title	Page
1-1	List of Related Publications	1-5
2-1	Removable-Media 67-Mb MSM Disk System, 60 Hz	2-2
2-2	Removable-Media 67-Mb MSM Disk System, 50 Hz	
2-3	Fixed-Media 67-Mb MSM Disk System, 60 Hz	
2-4	Fixed-Media 67-Mb MSM Disk System, 50 Hz	
2-5	Fixed-Media 67-Mb MSM Disk System, 60 Hz,	
	with HPT	2-6
2-6	Fixed-Media 67-Mb MSM Disk System, 50 Hz, with HPT	2-7
2-7	Removable-Media 256-Mb MSM Disk System, 60 Hz	
2-8		
	Removable-Media 256-Mb MSM Disk System, 50 Hz	
2-9	27-Mb MC-CDD System, 60 Hz	
2-10	27-Mb MC-CDD System, 50 Hz	
2-11	54-Mb MC-CDD System, 60 Hz	
2-12	54-Mb MC-CDD System, 50 Hz	
2-13	81-Mb MC-CDD System, 60 Hz	
2-14	81-Mb MC-CDD System, 50 Hz	
2-15	Fixed-Media 330-Mb Disk System, 60 Hz	
2-16	Fixed-Media 330-Mb Disk System, 50 Hz	
2-17	CDD 50 Disk System 60 Hz	
2-18	CDD 50 Disk System 50 Hz	
2-19	Standard Cabling Supplied with IDC Disk Systems	2-20
2-20	Switches and Indicators on Dual-Port Steering Card	2-26
2-21	AC Voltage and Current Requirements for Disk	2-20
	Files	2-28
3-1	Bus Line Contents Corresponding to Active	
• •	Output Tag	3-19
3-2	Control Functions Activated by Control Tag	
	CTY/CTZ	3-20
4-1	Dib Definitions of the EE Dib Misselmstanding	4 2
4-1	Bit Definitions of the 56-Bit Microinstruction	
	BDIO0:5 Values for Microprocessor Bus Functions	
4-3	MA:MC Values for CC Output	4-9
4-4	Microinstruction Bits IO:2 for ALU Source Control	4-14
4-5	Microinstruction Bits I3:5 for ALU Functions	4-15
4-6	Source-Function Matrix for Microinstruction	
	Bits I0:5	4-16
4-7	Microinstruction Bits I6:8 for ALU Destination	
	Control	
4-8	SIO:3 Input to Microprogram Sequencer	
4-9	FUNCO: 2 Values for Encoded MUX Bus Functions	4-32

CHAPTER 1

OVERVIEW

1-1 DESCRIPTION OF AN IDC DISK SYSTEM

A disk system, as defined here, is the hardware that provides a processor with disk support. That is, it provides a processor with the capability of writing to and reading from disk media. And, basically, a disk system consists of these hardware components:

- (a) one or more disk files (a disk file is a disk drive with removable or fixed disk media);
- (b) a controller for interfacing these disk files to the processor; and
- (c) necessary cabling for interconnecting the controller hardware and disk files.

A Perkin-Elmer Intelligent Disk Controller (IDC) Disk System, then, is hardware that provides a Perkin-Elmer 3200-Series processor with support for direct-access devices, or disk files. Chapter 2 specifies all components of the various IDC disk systems. But, as basically shown in Figure 1-1, an IDC disk system consists of:

- (a) one controller board, a printed circuit (PC) board referred to as the IDC;
- (b) one to four Perkin-Elmer disk files, with specially formatted disk media; and
- (c) necessary cabling for connecting the IDC and disk files.

Figure 1-2 shows the IDC PC-board. This board contains microprocessor logic for directly interfacing disk files with the 3200-Series processor. Data transfer to and from the processor, via a Direct Memory Access (DMA) port, is through either a 3200 Selector Channel (SELCH) or Channel Manager (CM). For data recovery from disk read errors, the IDC has the capability of performing strobe-offset or track-offset sequences. It also has an automatic error-correction capability for correcting error bursts of up to 11 bits in length. For detailed programming information on the characteristics of the IDC, refer to Perkin-Elmer Publication 50-007; see Table 1-1.

The IDC can interface a maximum of four disk files to the 3200-Series processor, with overlapping seek and restore operations. These can be any combination of Perkin-Elmer disk files, i.e., Mass Storage Modules (MSMs) and/or Medium Capacity - Cartridge Disk Drives (MC-CDDs). For example, four interfaced files might be this combination: 67-Megabyte (Mb) MSM, 256-Mb MSM, 256-Mb MSM, and 81-Mb CDD; or, this combination: 256-Mb MSM, 256-Mb MSM, and 54-Mb CDD; or, this: 27-Mb CDD, 54-Mb CDD, 81-Mb CDD, and 256-Mb MSM. The IDC board will also support future Perkin-Elmer disk files. For performance data and other information on the supported disk files, refer to the vendor manuals listed in Table 1-1.

NOTE

The disk media of an IDC system have a physical format that is different from and incompatible with the format of MSM disk media. For additional information on these differences, refer to Perkin-Elmer Publication 50-007.

MSM disk drives allow installation of a dual-port option which permits two controllers to share a single disk file; these two controllers can be in the same processor cabinet or in separate processor cabinets. The MC-CDD and CDD 50 systems are not capable of dual-port operation.

Cabling from the IDC board to the disk files is simple and direct because there is no interface, like a control panel, between the board and interfaced files.




Figure 1-1. Basic IDC Disk System

5001

Figure 1-2. IDC PC-Board

1-2 LIST OF RELATED PUBLICATIONS

Table 1-1 lists the Perkin-Elmer manuals related to IDC disk systems.

Table 1-1. List of Related Publications

++	
PUBLICATION NUMBER	PERKIN-ELMER MANUAL
29-356	M48-018 Input/Output Bus Switch Manual-Control Panel Installation Manual
29-585	80-Mb Maintenance Manual Package (This package contains vendor manuals for the 67-Mb MSM removable-media disk systems.)
29-586	300-Mb Maintenance Manual Package (This package contains vendor manuals for the 256-Mb MSM removable-media disk systems.)
29-727	Model 3200 Selector Channel (SELCH) Maintenance Manual
29-729	80-Mb (Fixed) Maintenance Manual Package (This package contains vendor manuals for the 67-Mb MSM fixed-media disk systems.)
29-749	Vendor Manual Cartridge Disk Drive (This manual is for the 27-Mb, 54-Mb, and 81-Mb MC-CDD systems.)
47-016	Channel Manager (CM)
50-007	Intelligent Disk Controller (IDC) Programmer Reference Manual (includes CDD 50 system)
51-041	330-Mb Disk Drive Vendor Manual

CHAPTER 2

INSTALLATION

1

2-1 INTRODUCTION

This chapter gives detailed parts lists and instructions for installing an intelligent disk controller (IDC) system. Before reading it, you should be familiar with Chapter 1.

2-2 DETAILED PARTS LISTS

Tables 2-1 through 2-18 in this section list the components and give a product number-to-part number cross reference for the disk systems supported by the IDC. Corresponding to these tables are the 18 IDC disk systems:

	DISK	
TABLE	SYSTEM	DESCRIPTION
	1	Removable-Media 67-Mb MSM Disk System, 60 Hertz (Hz)
2-2	2	Removable-Media 67-Mb MSM Disk System, 50 Hz
2-3	3	Removable-Media 67-Mb MSM Disk System, 50 Hz Fixed-Media 67-Mb MSM Disk System, 60 Hz
2-4	4	Fixed-Media 67-Mb MSM Disk System, 50 Hz
2-5	5	Fixed-Media 67-Mb MSM Disk System, 60 Hz Fixed-Media 67-Mb MSM Disk System, 50 Hz Fixed-Media 67-Mb MSM Disk System, 60 Hz, with HPT*
2-6	6	Fixed-Media 67-Mb MSM Disk System, 50 Hz, with HPT*
2-7	7	Removable-Media 256-Mb MSM Disk System, 60 Hz
2-8	8	Removable-Media 256-Mb MSM Disk System, 60 Hz Removable-Media 256-Mb MSM Disk System, 50 Hz 27-Mb MC-CDD System, 60 Hz
2-9	9	27-Mb MC-CDD System, 60 Hz
2-10	10	27-Mb MC-CDD System, 50 Hz
2-11	11	54-Mb MC-CDD System, 60 Hz
		54-Mb MC-CDD System, 50 Hz
		81-Mb MC-CDD System, 60 Hz
		81-Mb MC-CDD System, 50 Hz
2-15	15	Fixed-Media 330-Mb Disk System, 60 Hz
		Fixed-Media 330-Mb Disk System, 50 Hz
		CDD 50 Disk System, 60 Hz
		CDD 50 Disk System, 50 Hz

See Section 2-2.1 for additional cabling information.

^{*} HPT refers to the Head Per Track option available with the 67-Mb fixed-media disk.

Table 2-1. Removable-Media 67-Mb MSM Disk System, 60 Hz

PRODUCT NO		PART NUMBER
(1) (1)	•	02-798F01 47-032 29-585 50-007 06-267 06-268 17-295F01 27-081F04 17-447 24-080F02 35-636 35-807
M60-110 (1) (1) (1) (1) (1) (1) (1)	Expansion Drive, 60 Hz Vendor Maintenance Manual Package Ground Strap, 4.57 m (15 ft) Ground Strap, 9.14 m (30 ft) External B-Cable, 9.14 m (30 ft) 67-Mb Disk Drive, 60 Hz, and Cable External A-Cable, 4.57 m (15 ft) Formatted Disk Pack	02-801F01
M60-116	67-Mb Formatted Disk Pack	

Table 2-2. Removable-Media 67-Mb MSM Disk System, 50 Hz

PRODUCT NO (QUANTITY)		PART NUMBER
(1) (1) (1)	Single Drive System, 50 Hz, 220 V IDC Installation/Maintenance Manual Vendor Maintenance Manual Package IDC Programming Manual Test Program Format Program Ground Strap, 9.14 m (30 ft) 67-Mb Disk Drive, 50 Hz, and Cable Ext A- and B-Cable, 9.14 m (30 ft) Formatted Disk Pack Disk-Drive Terminator IDC Board	02-798F02 47-032 29-585 50-007 06-267 06-268 17-295F01 27-081F05 17-448 24-080F02 35-636 35-807
(1)	Expansion Drive, 50 Hz Vendor Maintenance Manual Package Ground Strap, 4.57 m (15 ft) Ground Strap, 9.14 m (30 ft) External B-Cable, 9.14 m (30 ft) 67-Mb Disk Drive, 50 Hz, and Cable External A-Cable, 4.57 m (15 ft) Formatted Disk Pack	02-801F02
 M60-116	67-Mb Formatted Disk Pack	

Table 2-3. Fixed-Media 67-Mb MSM Disk System, 60 Hz

PRODUCT NO (QUANTITY)	·	PART NUMBER
(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	MSM 80-F, 60 Hz, 115 V IDC Installation/Maintenance Manual Vendor Maintenance Manual Package IDC Programming Manual Test Program Format Program Ground Strap, 1.83 m (6 ft) 67-Mb Fixed-Media Disk Drive, 115 V Heavy-Duty Shielded MSM A-Cable, 60 pins, 4.57 m (15 ft) Heavy-Duty Shielded MSM B-Cable, 26 pins, 4.57 m (15 ft) Disk-Drive Terminator IDC Board	02-799F01 47-032 29-729 50-007 06-267 06-268 17-295F04 27-115F05 17-521F01 17-520F01 35-636 35-807
M60-112 (1) (1) (1) (1) (1)	MSM 80-F Expansion, 60 Hz, 115 V Vendor Maintenance Manual Package Chassis Ground Strap, 1.83 m (6 ft) 67-Mb Fixed-Media Disk Drive, 115 V Heavy-Duty Shielded MSM A-Cable, 60 Pins, 2.44 m (8 ft) Heavy-Duty Shielded MSM B-Cable, 26 Pins, 4.57 m (15 ft)	02-802F01 29-729 17-295F04 27-115F05 17-521F02

Table 2-4. Fixed-Media 67-Mb MSM Disk System, 50 Hz

PRODUCT NO (QUANTITY)		PART NUMBER
M60-105	MSM 80-F, 50 Hz, 220 V IDC Installation/Maintenance Manual Vendor Maintenance Manual Package IDC Programming Manual Test Program Format Program Ground Strap, 1.83 m (6 ft) 67-Mb Fixed-Media Disk Drive, 220 V Heavy-Duty Shielded MSM A-Cable, 60 pins, 4.57 m (15 ft) Heavy-Duty Shielded MSM B-Cable, 26 pins, 4.57 m (15 ft) Disk-Drive Terminator IDC Board	02-799F02 47-032 29-729 50-007 06-267 06-268 17-295F04 27-115F06 17-521F01 17-520F01 35-636 35-807
M60-113 (1) (1) (1) (1) (1)	MSM 80-F Expansion, 50 Hz, 220V Vendor Maintenance Manual Package Chassis Ground Strap, 1.83 m (6 ft) 67-Mb Fixed-Media Disk Drive, 220 V Heavy-Duty Shielded MSM A-Cable, 60 Pins, 2.44 m (8 ft) Heavy-Duty Shielded MSM B-Cable, 26 Pins, 4.57 m (15 ft)	

Table 2-5. Fixed-Media 67-Mb MSM Disk System, 60 Hz, with HPT

PRODUCT NO (QUANTITY)	•	PART NUMBER
 M60-106	MSM 80-F w/HPT Option, 60 Hz, 115 V	02-799 F 03
(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	IDC Installation/Maintenance Manual Vendor Maintenance Manual Package IDC Programming Manual Test Program Format Program Ground Strap, 1.83 m (6 ft) 67-Mb Fixed-Media Disk Drive, with 1.6-Mb HPT, 115 V Heavy-Duty Shielded MSM A-Cable, 60 pins, 4.57 m (15 ft) Heavy-Duty Shielded MSM B-Cable, 26 pins, 4.57 m (15 ft) Disk-Drive Terminator IDC Board	47-032 29-729 50-007 06-267 06-268 17-295F04 27-115F07 17-521F01 17-520F01 35-636 35-807
M60-114 (1) (1) (1) (1) (1)	MSM 80-F Expansion with HPT, 60 Hz, 115 V Vendor Maintenance Manual Package Chassis Ground Strap, 1.83 m (6 ft) 67-Mb Fixed-Media Disk Drive, with 1.6-Mb HPT, 115 V Heavy-Duty Shielded MSM A-Cable, 60 Pins, 2.44 m (8 ft) Heavy-Duty Shielded MSM B-Cable, 26 Pins, 4.57 m (15 ft)	02-802F03 29-729 17-295F04 27-115F07 17-521F02

Table 2-6. Fixed-Media 67-Mb MSM Disk System, 50 Hz, with HPT

PRODUCT NO (QUANTITY)	·	PART NUMBER
M60-107	MSM 80-F w/HPT Option, 50 Hz, 220 V	02-799F04
(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	IDC Installation/Maintenance Manual Vendor Maintenance Manual Package IDC Programming Manual Test Program Format Program Ground Strap, 1.83 m (6 ft) 67-Mb Fixed-Media Disk Drive, with 1.6-Mb HPT, 220 V Heavy-Duty Shielded MSM A-Cable, 60 pins, 4.57 m (15 ft) Heavy-Duty Shielded MSM B-Cable, 26 pins, 4.57 m (15 ft) Disk-Drive Terminator IDC Board	47-032 29-729 50-007 06-267 06-268 17-295F04 27-115F08 17-521F01 17-520F01 35-636 35-807
(1) (1) (1) (1) (1) (1)	MSM 80-F Expansion with HPT, 50 Hz, 220 V Vendor Maintenance Manual Package Chassis Ground Strap, 1.83 m (6 ft) 67-Mb Fixed-Media Disk Drive, with 1.6-Mb HPT, 220 V Heavy-Duty Shielded MSM A-Cable, 60 Pins, 2.44 m (8 ft) Heavy-Duty Shielded MSM B-Cable, 26 Pins, 4.57 m (15 ft)	02-802F04 29-729 17-295F04 27-115F08 17-521F02 17-520F01

Table 2-7. Removable-Media 256-Mb MSM Disk System, 60 Hz

PRODUCT NO (QUANTITY)		PART NUMBER
(1) (1) (1) (1) (1) (1)	Single Drive System, 60 Hz, 115 V IDC Installation/Maintenance Manual Vendor Maintenance Manual IDC Programming Manual Test Program Format Program Ground Strap, 9.14 m (30 ft) 256-Mb Disk Drive, 60 Hz Ext A- and B-Cable, 9.14 m (30 ft) Formatted Disk Pack Disk-Drive Terminator IDC Board	02-797F01 47-032 29-586 50-007 06-267 06-268 17-295F01 27-082F04 17-447 24-079F02 35-636 35-807
(1) (1) (1) (1)	Expansion Drive, 60 Hz Vendor Maintenance Manual Ground Strap, 4.57 m (15 ft) Ground Strap, 9.14 m (30 ft) External B-Cable, 9.14 m (30 ft) 256-Mb Disk Drive, 60 Hz External A-Cable, 4.57 m (15 ft) Formatted Disk Pack	02-800F01
 M60-117	256-Mb Formatted Disk Pack	

Table 2-8. Removable-Media 256-Mb MSM Disk System, 50 Hz

+		PART NUMBER
(1) (1) (1) (1) (1) (1) (1) (1)	256-Mb Disk Drive, 50 Hz	02-797F02 47-032 29-586 50-007 06-267 06-268 17-295F01 27-082F05 17-447 24-079F02 35-636 35-807
(1) (1) (1) (1)	Expansion Drive, 50 Hz Vendor Maintenance Manual Ground Strap, 4.57 m (15 ft) Ground Strap, 9.14 m (30 ft) External B-Cable, 9.14 m (30 ft) 256-Mb Disk Drive, 50 Hz, and Cable External A-Cable, 4.57 m (15 ft) Formatted Disk Pack	02-800F02 29-586 17-295F03 17-295F01 17-448 27-082F05 17-449 24-079F02
 M60-117	256-Mb Formatted Disk Pack	

Table 2-9. 27-Mb MC-CDD System, 60 Hz

+		PART NUMBER
M46-770	MC-CDD 27, 60 Hz, 115 V	02-777F03
(1) (1) (1) (1)	IDC Installation/Maintenance Manual Vendor Maintenance Manual IDC Programming Manual Test Program Format Program Ground Strap, 1.07 m (42 in) 27-Mb MC-CDD, 60 Hz, 115 V Ext A- and B-Cable, 4.57 m (15 ft) Disk-Drive Terminator IDC Board Mounting Kit	47-032 29-749 50-007 06-267 06-268 17-295F05 27-131F03 17-447F01M01 35-815 35-807 16-876
M46-732	Expansion Drive, MC-CDD 27, 60 Hz	02-761F01
(1) (1) (1)	Vendor Maintenance Manual Ground Strap, 1.07 m (42 in) Ground Strap, 1.83 m (6 ft) External B-Cable, 4.57 m (15 ft) 27-Mb MC-CDD, 60 Hz, 115 V External A-Cable, 1.07 m (42 in) External A-Cable, 4.57 m (15 ft) Formatted Disk Cartridge, 13.5 Mb Mounting Kit	29-749 17-295F05 17-295F04 17-448F01 27-131F03 17-411F03M01 17-449 24-104F02 16-876
M46-776	l3.5-Mb Formatted Disk Cartridge	

Table 2-10. 27-Mb MC-CDD System, 50 Hz

PRODUCT NO (QUANTITY)		PART NUMBER
(1)	MC-CDD 27, 50 Hz, 220 V IDC Installation/Maintenance Manual Vendor Maintenance Manual IDC Programming Manual Test Program Format Program Ground Strap, 1.07 m (42 in) 27-Mb MC-CDD, 50 Hz, 220 V Ext A- and B-Cable, 4.57 m (15 ft) Disk-Drive Terminator IDC Board	02-777F04
(1)	Mounting Kit	16-876
	Expansion Drive, MC-CDD 27, 50 Hz Vendor Maintenance Manual Ground Strap, 1.07 m (42 in) Ground Strap, 1.83 m (6 ft) External B-Cable, 4.57 m (15 ft) 27-Mb MC-CDD, 50 Hz, 220 V External A-Cable, 1.07 m (42 in) External A-Cable, 4.57 m (15 ft) Formatted Disk Cartridge, 13.5 Mb Mounting Kit	02-761F02 29-749 17-295F05 17-295F04 17-448F01 27-131F04 17-411F03M01 17-449 24-104F02 16-876

Table 2-11. 54-Mb MC-CDD System, 60 Hz

+		+
PRODUCT NO	DESCRIPTION	PART
(QUANTITY)		NUMBER
+========	- 2. 本华区比较,12. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2	+======+
		1
M46-772	MC-CDD 54, 60 Hz, 115 V	02-778F03
(1)	IDC Installation/Maintenance Manual	47-032
(1)	Vendor Maintenance Manual	29-749
(1)	IDC Programming Manual Test Program	1 06-267
(1)	Format Program	1 06-268
	Ground Strap, 1.07 m (42 in)	17-295F05
	54-Mb MC-CDD, 60 Hz, 115 V	27-130F03
		17-447F01M01
(1)	Disk-Drive Terminator	35-815
(1)	IDC Board	35-807
(1)	Mounting Kit	16-876
+	 	 ++
1 246 704	, , , , , , , , , , , , , , , , , , ,	
M46-734	Expansion Drive, MC-CDD 54, 60 Hz	02-762F01
(1)	Vendor Maintenance Manual	
(1)	Ground Strap, 1.07 m (42 in)	17-295F05
(1)	Ground Strap, 1.83 m (6 ft)	17-295F04
(1)	External B-Cable, 4.57 m (15 ft)	17-448F01
(1)	54-Mb MC-CDD, 60 Hz, 115 V	27-130F03
(1)	External A-Cable, 1.07 m (42 in)	17-411F03M01
• •	External A-Cable, 4.57 m (15 ft)	17-449
(1)	Formatted Disk Cartridge, 13.5 Mb	24-104F02
(1)	Mounting Kit	16-876
+	 	++

Table 2-12. 54-Mb MC-CDD System, 50 Hz

PRODUCT NO		PART NUMBER
(1)	MC-CDD 54, 50 Hz, 220 V IDC Installation/Maintenance Manual Vendor Maintenance Manual IDC Programming Manual Test Program Format Program Ground Strap, 1.07 m (42 in) 54-Mb MC-CDD, 50 Hz, 220V Ext A- and B-Cable, 4.57 m (15 ft) Disk-Drive Terminator IDC Board Mounting Kit	02-778F04 47-032 29-749 50-007 06-267 06-268 17-295F05 27-130F04 17-447F01M01 35-815 35-807 16-876
M46-735	Expansion Drive, MC-CDD 54, 50 Hz Vendor Maintenance Manual Ground Strap, 1.07 m (42 in) Ground Strap, 1.83 m (6 ft) External B-Cable, 4.57 m (15 ft) 54-Mb MC-CDD, 50 Hz, 220 V External A-Cable, 1.07 m (42 in) External A-Cable, 4.57 m (15 ft) Formatted Disk Cartridge, 13.5 Mb Mounting Kit	02-762F02

Table 2-13. 81-Mb MC-CDD System, 60 Hz

PRODUCT NO		PART NUMBER
(1) (1) (1) (1) (1) (1) (1) (1)	MC-CDD 81, 60 Hz, 115 V IDC Installation/Maintenance Manual Vendor Maintenance Manual IDC Programming Manual Test Program Format Program Ground Strap, 1.07 m (42 in) 81-Mb MC-CDD, 60 Hz, 115V	02-779F03 47-032 29-749 50-007 06-267 06-268 17-295F05 27-129F03 17-447F01M01 35-815 35-807 16-876
(1)	Expansion Drive, MC-CDD 81, 60 Hz Vendor Maintenance Manual Ground Strap, 1.07 m (42 in) Ground Strap, 1.83 m (6 ft) External B-Cable, 4.57 m (15 ft) 81-Mb MC-CDD, 60 Hz, 115 V External A-Cable, 1.07 m (42 in) External A-Cable, 4.57 m (15 ft) Formatted Disk Cartridge, 13.5 Mb Mounting Kit	02-763F01

Table 2-14. 81-Mb MC-CDD System, 50 Hz

PRODUCT NO (QUANTITY)		PART NUMBER
(1)	81-Mb MC-CDD, 50 Hz, 220 V	02-779F04 47-032 29-749 50-007 06-267 06-268 17-295F05 27-129F04 17-447F01M01 35-815 35-807 16-876
M46-737	Expansion Drive, MC-CDD 81, 50 Hz Vendor Maintenance Manual Ground Strap, 1.07 m (42 in) Ground Strap, 1.83 m (6 ft) External B-Cable, 4.57 m (15 ft) 81-Mb MC-CDD, 50 Hz, 220 V External A-Cable, 1.07 m (42 in) External A-Cable, 4.57 m (15 ft) Formatted Disk Cartridge, 13.5 Mb Mounting Kit	02-763F02

Table 2-15. Fixed-Media 330-Mb Disk System 60 Hz

PRODUCT NO (QUANTITY)		PART NUMBER
M60-120	MSM300F Disk System 115 V,60 Hz IDC Disk Test Program IDC Disk Format Program Installation Kit Ground Strap, 9.14 m (30 ft) Ext A- and B-Cable, 4.57 m (15 ft) 330-Mb Disk Drive 115 V, 60 Hz Intelligent Disk Controller Disk-Drive Terminator Installation/Maintenance Manual	02-830F01 06-267 06-268 16-932 17-295F01 17-447F01 27-148F01 35-807 35-852 47-032
(1)	IDC Programming Manual Vendor Maintenance Manual	50-007 51-041
M60-122	MSM300FE Disk Exp. 115 V, 60 Hz IDC Disk Test Program IDC Disk Format Program Installation Kit Ground Strap, 9.14 m (30 ft) External A-Cable, 2.44 m (8 ft) External B-Cable, 4.57 m (15 ft) 330-Mb Disk Drive 115 V, 60 Hz Vendor Maintenance Manual	02-831F01 06-267 06-268 16-932 17-295F01 17-449F01 17-448F01 27-148F01 51-041

Table 2-16. Fixed-Media 330-Mb Disk System, 50 Hz

PRODUCT NO (QUANTITY)		PART NUMBER
M60-121	MSM300F Disk System 230 V, 50 Hz IDC Disk Test Program IDC Disk Format Program Installation Kit Ground Strap, 9.14 m (30 ft) Ext A- and B-Cable, 4.57 m (15 ft) 330 Mb Disk Drive 230 V, 50 Hz Intelligent Disk Controller Disk-Drive Terminator	02-830F02
(1)	Installation/Maintenance Manual IDC Programming Manual Vendor Maintenance Manual	47-032 50-007 51-041
M60-123 (1) (1) (1) (1) (1) (1) (1) (1)	MSM300FE Disk Exp. 230 V, 50 Hz IDC Disk Test Program IDC Disk Format Program Installation Kit Ground Strap, 9.14 m (30 ft) External A-Cable, 2.44 m (8 ft) External B-Cable, 4.57 m (15 ft) 330-Mb Disk Drive 230 V, 50 Hz Vendor Maintenance Manual	02-831F02 06-267 06-268 16-932 17-295F01 17-449F01 17-448F01 27-148F02 51-041

Table 2-17. CDD 50 Disk System 60 Hz

+			
PRODUCT NO	RODUCT NO DESCRIPTION		
(QUANTITY)		NUMBER	
+======+			
M60-140	CDD 50 Disk System 115 V, 60 Hz	 02-841F01	
MOU-140	CDD 50 DISK System II5 V, 60 HZ	U2-041FU1	
(1)	Disk Test Program	06-267	
(1)	IDC Disk Format Program	06-268	
(1)	Installation Kit	16-942F01	
(1)	Intelligent Disk Controller	02-734	
(1)	Disk Drive 50Mb (115 V AC)	27-149F01	
(1)	Cartridge Disk-25 Mb	24-109	
(1)	Terminator Board	35-876	
(1)	A/B Cable (shielded)	17-663	
(1)	10" Ground Cable	17-584F01	
	24" Ground Cable	17-584F02	
	36" Ground Cable	17-585F02	
(1)	Manual, Installation & Maintenance	47-032 50-007	
(1) (1)	Manual, Programming Manual, Vendor Maintenance	1 51-054 1	
+	Manual, Vendol Maintenante 		
M60-142	CDD 50E Disk System 115 V, 60 Hz	02-842F01	
1		1	
(1)	IDC Disk Test Program	06-267	
(1)	IDC Disk Format Program	06-268	
(1)	Installation Kit	16-942F02	
(1)	Disk Drive 50 Mb (115 V AC)	27-149F01	
(1)	Cartridge Disk-25 Mb	24-109F01 17-664	
(1)			
(1)	"B" Cable 17-665 10" Ground Cable 17-584F0		
(1)	24" Ground Cable 17-584F01 17-584F02		
(1)	36" Ground Cable 17-585F02		
(1)	Manual, Vendor Maintenance	51-054	
+		,	

1

PRODUCT NO (QUANTITY)	·	PART NUMBER
M60-141	CDD 50 Disk System 230 V, 50 Hz	02-841F02
(1)	IDC Disk Test Program IDC Disk Format Program Installation Kit Intelligent Disk Controller Disk Drive 50 Mb (230 V AC) Cartridge Disk-25 Mb Terminator Board A/B Cable (shielded) 10" Ground Cable 24" Ground Cable 36" Ground Cable Manual, Installation & Maintenance Manual, Programming Manual, Vendor Maintenance	06-267 06-268 16-942F01 02-734 27-149F02 24-109F01 35-876 17-663 17-584F01 17-584F02 17-585F02 47-032 50-007 51-054
M60-143 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	CDD 50E Disk System 230 V, 50 Hz IDC Disk Test Program IDC Disk Format Program Installation Kit Disk Drive 50 Mb (230 V AC) Cartridge Disk-25 Mb "A" Cable "B" Cable 10" Ground Cable 24" Ground Cable 36" Ground Cable Manual, Vendor Maintenance	02-842F02 06-267 06-268 16-942F02 27-149F02 24-109F01 17-664 17-665 17-584F01 17-584F02 17-585F02 51-054

2-2.1 Additional Cabling Information

Table 2-19 is a summary of all the cables and straps associated with the IDC disk systems. As listed in the table, those cables and straps having a functional variation with the part number are selectable for your particular system. For example, instead of installing the 15-ft A-cable numbered 17-521F01, you can select the 8-ft A-cable numbered 17-521F02.

Table 2-19. Standard Cabling Supplied with IDC Disk Systems

+	 CABLE/STRAP	DESCRIPTION {
NO.	, -==================================	
17-447 	External A-Cable and B-Cable	Shielded, 9.14m (30 ft), for 1st drive of all removable-media systems.
•	External A-Cable and B-Cable	Shielded, 4.57m (15 ft), for lst drive of all MC-CDD systems.
17- 44 8 	External B-Cable	Shielded, 9.14m (30 ft), for 2nd, 3rd, and 4th drives of all removable-media disk systems.
17- 44 8F01	External B-Cable	Shielded, 4.57m (15 ft), for 2nd, 3rd, and 4th drives of all MC-CDD systems.
17- 44 9 	External A-Cable	Shielded, 4.57m (15 ft), for 2nd 3rd, and 4th drives of all removable-media disk systems.
17-520F01 	External B-Cable	Heavy-duty, shielded, 4.57m (15 ft), for all drives of fixed-media 67-Mb systems.
17-521F01 	External A-Cable	Heavy-duty, shielded, 4.57m (15 ft), for first drive of fixed-media 67-Mb systems.
17-521F02	External A-Cable	Heavy-duty, shielded, 2.44m (8 ft), for 2nd, 3rd, and 4th drives of fixed-media 67-Mb systems.
17-411F03 M01	External A-Cable	Heavy-duty, shielded, 1.07m (42 in), for 2nd, 3rd, and 4th drives of MC-CDD systems.
17-663	External A-Cable and B-Cable	Shielded, l.52m (5 ft), for lst drive of CDD 50 systems.
17-664	External A-Cable	Shielded, 1.07m (3.5 ft), for all drives of CDD 50 systems.
17-665	External B-Cable	Shielded, 1.52m (5 ft), for all drives of CDD 50 systems.
17-295F03 17-295F04	Ground Strap Ground Strap Ground Strap Ground Strap	9.14m (30 ft) 4.57m (15 ft) 1.83m (6 ft) 1.07m (42 in)

2-3 UNPACKING INSTRUCTIONS

For instructions on how to unpack your particular IDC disk system, see the supplied vendor manuals. These manuals are listed in Table 1-1 and in the tables of Section 2-2.

2-4 INSTALLING AN IDC DISK SYSTEM

Figure 2-1 is a general illustration of how to install a normal IDC disk system. A normal IDC disk system is one which has the IDC board plugged into the processor cabinet and employs the normal SELCH protocol. IDC (35-807) revision level 10 and above must have its backpanel pin 224-1 wired to its SELCH backpanel pin 224-1. But if the IDC board for your system is installed with a Perkin-Elmer I/O Bus Switch, and consequently employs the "new" high-speed SELCH protocol, then your system is not normal. Its installation requires the additional information presented in Perkin-Elmer Publication 29-356.

Along with the applicable vendor manuals listed in Table 1-1 and the relevant tables in Section 2-2, Figure 2-1 should enable you to install your particular IDC disk system. However, before plugging in your IDC board and connecting the cables as shown in the figure, you must set two address switches; see Section 2-4.1. For optional IDC board strapping, see Section 2-4.2.

Refer to Section 2-5 if one or more of your disk drives are to be equipped with a dual-port option.

2-4.1 Setting the Address Switches on the IDC Board

As seen from Figures 1-2 and 2-1, the IDC board has two address switches in its upper-left corner:

- (1) Controller Address Switch (or Device Address Switch)
- (2) File-0 Address Switch

Figures 2-2 and 2-3 present an up-close view of these switches. As shown in Figure 2-2, the Controller Address Switch has eight toggles, numbered 1 through 8, each with two possible settings: 0 or 1. Each toggle setting represents a bit in a 1-byte controller address, with toggle-1 being the most significant bit (MSB) and toggle-8 being the least significant bit (LSB). You must set the toggles to the address wanted for your IDC.

As shown in Figure 2-3, the File-O Address Switch also has eight toggles, numbered 1 through 8, each with two possible settings: 0 or 1. Toggles 1 through 6 represent six bits in a 1-byte address for your disk file 0, with toggle-1 being the MSB. The other two bits of the 1-byte address are always considered as zero. Toggles 7 and 8, which will be discussed shortly, are for selecting the new high-speed SELCH protocol and for enabling or disabling IDC formatting capability. They are not used for addressing.




Figure 2-1. Installation of an IDC Disk System




Figure 2-2. Controller Address Switch




Figure 2-3. File-0 Address Switch

As an example for setting addresses on these switches, suppose you have an IDC system consisting of one IDC board and four disk files. You want the controller address to be X'FB' and the four disk file addresses to be X'FC' through X'FF'. Before installing the IDC board, you would set the Controller Address Switch to the binary value of 'lllll0ll' (for X'FB') and the File-O Address Switch to 'llllll00' (for X'FC'). Disk files I through 3 are automatically addressed at X'FD', X'FE' and X'FF', respectively.

Now, with the wanted addresses set on the two switches, you have the option of setting toggle-7 and/or toggle-8 in the File-0 Address Switch. If you want to employ the normal SELCH protocol, you push toggle-7 up to the 0-setting. But if your IDC is plugged into the 25-foot cable of an I/O Bus Switch, you must push toggle-7 down to the 1-setting, thereby employing the "new" high-speed SELCH protocol. For additional information on the I/O Bus Switch, see Perkin-Elmer Publication 29-356. (Also, as discussed in Section 2-4.2, the new-protocol pins Wl and W3 should be strapped when toggle-7 is at the 1-setting.) In summary, then, place toggle-7 in the 0-setting when your IDC board is plugged into the processor cabinet; place toggle-7 in the 1-position when your IDC board is plugged into the I/O Bus Switch.

Toggle-8 of the File-0 Address Switch is usually left in the l-setting to enable IDC formatting. That is, if you want the capability of formatting an unformatted disk according to IDC format, leave toggle-8 down. Perkin-Elmer Publication 50-007 describes the IDC disk-media format in detail. But if, for some reason, you want to disable the IDC formatting capability, push toggle-8 up to the 0-position.

2-4.2 IDC Strapping Information

As shown in Figures 2-1 and 1-2, the IDC board has two sets of pins:

- (1) Power Sequencing (SEQ) Pins 1 and 2
- (2) New-Protocol Pins Wl thru W3

Power sequencing refers to the serial application of power to the disk files once the processor is turned on, where: after disk file 0 is powered and comes up to speed, disk file 1 is powered up; after disk file 1 comes up to speed, disk file 2 is powered When you want your disk files to power up up; and so forth. sequentially, do not place a jumper wire across the Power Sequencing (SEQ) Pins 1 and 2. Also ensure that the Local/Remote Switch on each attached disk file is in the Remote position. Subsequently, when the processor is turned off, the disk files power down simultaneously. When pins 1 and 2 are strapped, or when the Local/Remote Switch on each attached disk file is in the Local position, the disk files can be simultaneously powered up -- in parallel, as opposed to serial. Occasionally, simultaneous application of power to the disk files causes an excessive power surge. To determine the advisability of power sequencing to prevent this, refer to the AC power requirements presented in Section 2-6.

The New-Protocol Pins Wl, W2, and W3 apply to the use of the "new" high-speed SELCH protocol for special applications. When your IDC is installed under an I/O Bus Switch, and when toggle-7 of the File-O Address Switch is down in the l-setting, you must strap pins Wl and W3.

2-5 INSTALLING DUAL-PORT OPTIONS

Only the 67-Mb and 256-Mb removable-media disk systems can be equipped for dual-port operation. Hardware for the dual-port option consists of four items:

- (1) IDC Board
- (2) Dual-Port Kit
- (3) A-Cable and B-Cable
- (4) Disk-Drive Terminator

Sections 2-5.1 thru 2-5.4 discuss the installation of these items.

2-5.1 IDC Board

The additional IDC board supplied with the dual-port option can be plugged into the same processor cabinet with the other controller, or it can be plugged into another processor cabinet. To install the controller in the same cabinet, plug it into the first available backpanel I/O slot below the other controller -- after removing the RACKO/TACKO wire from that backpanel. Or, to install the controller into another cabinet, plug it into the first available I/O slot immediately below the SELCH or Channel Manager (CM) board.

2-5.2 Dual-Port Kit

The Dual-Port Kit consists of these components: Driver/Receiver PC-Boards, Add-On Connectors for the disk file and a Dual-Port Steering Card.

After installing the two PC-boards and the Add-On Connectors to the disk drive according to supplied instructions, install the Dual-Port Steering Card. But first, set three switches on this card according to the operational requirements. Figure 2-4 illustrates and Table 2-20 describes these switches and associated indicator lights.

2-5.3 A-Cable and B-Cable

A- and B-cable connections depend on whether you are installing just one dual-port option or more than one. Cable connections for a single dual-port disk file are similar to those shown for disk file 0 in Figure 2-1, with one exception: instead of plugging the cables into the plugs labeled A and B in that figure, you plug them into the corresponding A and B Add-On Connectors. On a second, third or fourth dual-ported drive, the A-cable connects to a previously dual-ported drive. With the exception just mentioned, Figure 2-1 also illustrates cable connections for a completely dual-ported IDC disk system.




Figure 2-4. Switches and Indicators on Dual-Port Steering Card

Table 2-20. Switches and Indicators on Dual-Port Steering Card

SWITCHES/INDICATORS	FUNCTION
Sl, Maintenance Unit-Disable Switch for Channel-1	This switch has two positions: Normal (NORM) and Disable (DSBL). It lets you disable Channel-1 in the disk drive; i.e., it allows you to disable all transmissions from the disk drive to the controller connected to Channel-1.
	For dual-port operation, Sl should be set to the NORM position, along with S2. During maintenance, Sl should be set to the DSBL position, along with S2.
S2, Maintenance Unit-Disable Switch for Channel-2 	This switch has two positions: Normal (NORM) and Disable (DSBL). It lets you disable Channel-2 in the disk drive; i.e., it allows you to disable all transmissions from the disk drive to the controller connected to Channel-2.

Table 2-20. Switches and Indicators on Dual-Port Steering Card (Continued)

SWITCHES/INDICATORS	FUNCTION	
	For dual-port operation, S2 should be set to the NORM position, along with S1. During maintenance, S2 should be set to the DSBL position, along with S1.	
S3, Release Timer Select Switch	This switch has two positions: Reserve Timer (RTM) and Absolute Reserve (ABR). If you set S3 to RTM, the controller at either channel has about 5 seconds to use the disk file after selecting it. If the controller does not use the file within 5 seconds, it becomes available to the controller at the other channel. If you set the switch to ABR, the controller at either channel has exclusive, uninterruptible use of a disk file; i.e., the controller continues uninterrupted use of that disk file until it issues a Release command.	
Channel-l Selected Indicator	Lights to indicate that the Channel-l controller has selected the drive in RTM mode.	
Channel-l Reserved Indicator	Lights to indicate that the Channel-l controller has reserved the drive in ABR mode.	
Channel-2 Selected Indicator 	Lights to indicate that the Channel-2 controller has selected the drive in RTM mode.	
Channel-2 Reserved Indicator 	Lights to indicate that the Channel-2 controller has reserved the drive in ABR mode.	

2-5.4 Disk-Drive Terminator

As with single-port disk drives, the last dual-port disk drive attached to the IDC board must have a terminator plugged into the Add-On Connector of its A-cable plug.

2-6 AC-POWER REQUIREMENTS

Table 2-21 lists power requirements for the disk drives supported by IDC.

Table 2-21. AC Voltage and Current Requirements for Disk Files*

DISK DRIVES		CURRENT REQUI	REMENTS
(PART NO'S) VOLTS		RUNNING CURRENT	
27-081F04	115 V	30 amps for 15 seconds	8.9 amps maximum
ł	60 Hz	- I	
27-081F05	220 V	23 amps for 15 seconds	4.6 amps maximum
	50 Hz		
27-115F05	115 V	23 amps for 7 seconds	4.7 amps maximum
27-115F06	60 Hz 220 V	14 amps for 7 seconds	2.7 amps maximum
27-113F00	50 Hz	i ta amba for / seconds i	2.7 amps maximum
27-115F07	115 V	23 amps for 7 seconds	4.7 amps maximum
2, 22010,	60 Hz		
27-115F08	220 V	14 amps for 7 seconds	2.7 amps maximum
	50 Hz	-	-
27-082F04	115 V	38 amps for 10 seconds	8.6 amps maximum
;	60 Hz	·	
27-082F05	220 V	41 amps for 7 seconds	9.2 amps maximum
	50 Hz		
27-131F03	115 V	23 amps for 7 seconds	5.0 amps maximum
27-131F04	60 Hz 220 V	l 12 cmma for 7 accords	i 1 2 7 amma marimum
2/-131FU4 i	50 Hz	13 amps for 7 seconds	2.7 amps maximum
27-130F03	115 V	23 amps for 7 seconds	5.0 amps maximum
27 130103	60 Hz	23 amps for 7 seconds	anps maximum
27-130F04	220 V	13 amps for 7 seconds	2.7 amps maximum
	50 Hz		
27-129F03	115 V	23 amps for 7 seconds	5.0 amps maximum
	60 Hz	-	-
27-129F04	220 V	13 amps for 7 seconds	2.7 amps maximum
	50 Hz		
27-148F01	115 V	20 amps for 10 seconds	5.0 amps maximum
27 140000	60 Hz	12 6 10	
27-148F02	230 V	12 amps for 10 seconds	3.0 amps maximum
27-149F01	50 Hz 115 V	2.1 amps for 20 seconds	l.2 amps maximum
21-143FUL	60 Hz	z. z amps ror zo seconds	ı ı.z ampə maximum !
27-149F02	230 V	1.0 amps for 20 seconds	0.8 amps maximum
	50 Hz	, 1.3 mmps 101 10 0000ffd0	, - ,

^{*} See Tables 2-1 thru 2-21 in Section 2-2 for more information on these disk files supported by IDC.

2-7 APPLICATION OF AC POWER

Depending on how you strap the SEQ Pins 1 and 2 on the IDC board, you can apply power to the disk drives either simultaneously (in parallel) or sequentially (in serial). Section 2-7.1 describes simultaneous application of power, where the SEQ Pins are strapped or the Local/Remote Switch of each disk file is in the Local position. Section 2-7.2 describes sequential application of power, also referred to as power sequencing, where the SEQ Pins are not strapped and the Local/Remote Switch of each disk file is in the Remote position.

2-7.1 Simultaneous Application of Power

To apply power simultaneously to the disk files attached to your controller(s), follow this procedure:

- 1. Ensure correctness of all AC power-input connections.
- 2. At the front of each disk file, depress the START/STOP switch so it is unlit, i.e., so it is in the STOP position. (This step applies only to the removable-media disk systems.)
- 3. At the rear of each disk file, set the AC Input-Power switch to the OFF position.
- 4. Apply primary AC power.
- 5. At disk file 0, the first drive in the IDC system, set the AC Input-Power switch to the ON position. (At this time, a fixed-media disk would start up.)
- 6. Depress the START/STOP switch so it is lit, i.e., so it is in the START position. This disk file should now start up; the disk-media rotation should come up to speed. If the disk file does not start up, make these additional checks:
 - a. Ensure that the Remote/Local switch in the disk drive is set to the Local position.

1

- b. Check AC input power.
- c. Check fuses in the disk drive.
- 7. Repeat steps 5 and 6 for remaining disk files. Consequently, the IDC disk files simultaneously come up to speed.

2-7.2 Power Sequencing

To apply power serially to the disk files attached to your controller(s), follow this procedure:

- 1. Ensure correctness of all AC power-input connections.
- 2. In each disk drive, set the Remote/Local switch to the Remote position.
- 3. Apply primary AC power.
- 4. At the rear of each disk file, ensure that the AC Input-Power switch is in the ON position.
- 5. At the front of each disk file, depress the START/STOP switch to the START position. (This step applies only to removable-media disk files.)
- 6. Power-up the processor in which the controller is connected. The disk files now start-up sequentially, starting with disk file 0.

2-8 IDC TESTING AND FORMATTING

Once your IDC system is installed and powered up, you can run the IDC Test Program to check for proper operation of your system. Follow this procedure:

- Ensure you have an IDC-formatted media on your disk drive.
 If you do not, your disk must be formatted by loading and
 running the IDC Format Program, Publication Number 06-268.
 This program and appropriate instructions are supplied with
 your IDC disk system.
- 2. Load and run the IDC Test Program, Publication Number 06-267. This program and appropriate instructions are supplied with your IDC disk system.

47-032 R13

CAUTION

OPTIMUM PERFORMANCE OF AN IDC DISK SYSTEM REQUIRES PROPERLY CERTIFIED DISK MEDIA. TO MINIMIZE THE EFFECTS OF LATENT DEFECTS, PERKIN-ELMER REMOVABLE DISK MEDIA HAVE BEEN CAREFULLY SCREENED AND CERTIFIED ON A CALIBRATED DISK DRIVE. THIS CERTIFICATION ASSURES TRANSPORTABILITY OF DISK MEDIA AND MINIMIZES THE OCCURRENCE OF DATA ERRORS.

THE 67-MB MSM, 256-MB MSM, AND MC-CDD DISK MEDIA (AVAILABLE ONLY FROM PERKIN-ELMER) ARE RECOMMENDED FOR THE HIGH-PERFORMANCE IDC DISK SYSTEMS.

COMPATIBLE DISK MEDIA MAY BE OBTAINED FROM A VENDOR AND CERTIFIED WITH THE IDC FORMAT PROGRAM, WITH ITS PARAMETERS SET UP EXACTLY AS SPECIFIED WITH THE SUPPLIED HOWEVER, INSTRUCTIONS. THE USER IS CAUTIONED THAT THESE MEDIA MAY RESULT IN REDUCED SYSTEM PERFORMANCE. SPECIFICALLY, DATA MAY NOT BE RECOVERABLE FROM THE MEDIA WHEN IT IS TRANSPORTED BETWEEN DRIVES. SUCH UNRECOVERABLE DATA COULD ALSO RESULT IN AN OPERATING SYSTEM CRASH. IN COMPARISON, A PERKIN-ELMER DISK DRIVE, DURING CERTIFICATION, CAN FLAG CERTAIN MEDIA DEFECTS THAT WOULD CAUSE A CRASH.

CHAPTER 3

THEORY OF OPERATION


3-1 BLACKBOX OVERVIEW OF IDC BOARD


By understanding the flow of external I/O signals associated with the IDC board, you will gain a general idea of what the IDC does. With this objective in mind, Section 3-1 treats the IDC as a blackbox circuit and presents an overview of all the I/O lines to and from the IDC connectors. Later sections discuss the internal operation of the IDC.

Refer to Figure 2-1 in Chapter 2. This figure illustrates the physical connections of an IDC board. Now refer to Figure 3-1 on the next page. This figure illustrates the I/O lines associated with the physical connectors, CONN 1 thru CONN 6, of the IDC board. The following sections briefly describe these I/O lines: Section 3-1.1 describes the lines from IDC CONN 1 to the SELCH or CM board plugged into the processor. Section 3-1.2 describes the A-cable lines between IDC connector CONN 2 and the attached disk files. Section 3-1.3 describes the B-cable lines between IDC connectors CONN 3 thru CONN 6 and the attached disk files.

NOTE

References in this chapter to the Selector Channel (SELCH) also apply to the Channel Manager (CM).





3-1.1 I/O Lines at Connector CONN 1

See Figure 3-1. The I/O lines at CONN 1 are connected with the SELCH or CM board plugged into the same processor chassis with the IDC or installed under an I/O Bus Switch. These lines are classified here into five functional groups:

- (1) Initialization Lines
- (2) Data Lines
- (3) Control Lines
- (4) Protocol-Related Lines
- (5) Interrupt-Related Lines

The following paragraphs, numbered (1) thru (5), describe the I/O lines within these groups.

(1) Initialization Lines

This group of lines initializes the IDC logic:

(a) System Clear (SCLRO)

Input from the processor to initialize IDC logic during a system power-up, shutdown, or initialization operation.

(b) Early Power Fail (CL070)

Input from the processor to warn the IDC of an imminent power failure.

(2) Data Lines

This group of sixteen I/O lines transfers data between the SELCH and the IDC board:

(a) Halfword Data Bits (D00:15)

SELCH or processor I/O consisting of a halfword or a byte of data. With halfword I/O, data bits D00:15 transfer the data for a read/write operation or the address for a disk cylinder or head. With byte I/O, D08:15 transfer an IDC or disk file address, a processor command, an IDC or disk file status, a sector address, or Rotational Position Sensing (RPS) data.

(3) Control Lines

This group consists of these I/O lines:

(a) Address (ADRSO)

Input from the processor to inform IDC that data bits D08:15 contain an IDC address or a disk file address. The addressed device is to be selected for subsequent I/O operation.

(b) Command (CMDO)

Input from the processor to inform IDC that data bits D08:15 contain a command for the selected device, i.e., the IDC or disk file.

(c) Data Available (DAO)

Input from the SELCH or processor to inform IDC that a halfword of data is available on D00:15 for a write operation to IDC.

(d) Data Request (DRO)

Input from the SELCH or processor that requests IDC for a halfword of data on D00:15 for a read operation from IDC.

(e) Status Request (SRO)

Input from the SELCH or the processor to request an IDC status or disk file status byte from data bits D08:15.

(f) Sync Return (SYNO)

IDC output signaling the SELCH or processor that the IDC has properly accepted and responded to a received control line signal.

(4) Protocol-Related Lines

This group of lines relates to the protocol exchanges between the SELCH and the IDC board:

(a) Employ I/O Bus Switch (BUSSWO)

IDC output informing the SELCH that the IDC employs the "new" high-speed SELCH protocol with an I/O Bus Switch.

(b) Set New Sequence (SNSO)

IDC output informing the SELCH that the IDC uses "new" high-speed SELCH protocol without an I/O Bus Switch.

(c) Status Check (SCHKO)

IDC output informing the SELCH of a bad IDC status. This output applies only when the IDC uses the high-speed SELCH protocol.

(d) SELCH Busy (SBSY0)

Input from the SELCH to inform IDC that the SELCH is currently busy with a block-data transfer.

(e) Halfword Mode (HWO)

IDC output informing the SELCH that this controller (IDC) is a halfword-oriented device.

(5) Interrupt-Related Lines

This group of lines relates to an interrupt request from the IDC board:

(a) Attention (ATNO)

IDC output requesting a processor interrupt, placing the IDC into an interrupt-pending state.

(b) Receive Acknowledge (RACKO)

Input from the processor to acknowledge an interrupt from an IDC; see item (a) above. If the IDC has no interrupt pending, it passes the RACKO signal out as a TACKO signal to the next IDC board stacked in the processor.

(c) Transmit Acknowledge (TACKO)

IDC output consisting of a RACKO signal received by an IDC having no interrupt pending.

3-1.2 I/O Lines at Connector CONN 2

See Figure 3-1. The I/O lines at CONN 2 are through the λ -cable to the attached disk files. These lines are classified here into four functional groups:

- (1) Select Lines
- (2) Command/Address Lines
- (3) Operational Status Lines
- (4) Fault Status Lines

The following paragraphs, numbered (1) thru (4), describe the I/O lines within these groups.

(1) Select Lines

This group of lines is involved with the selection of a disk file:

(a) Unit Select Tag (USTAG)

IDC output informing the attached disk files that the two Unit Select Lines (USELO and USEL1, described below) are supplying a binary-coded number, 0-3, to select a disk file.

(b) Unit Select Lines (USELO, USEL1)

IDC output consisting of a binary-coded number, 0-3, to select a particular disk file for I/O with the IDC.

(2) Command/Address Lines

This group of lines supplies command and address data as control input to a selected disk file:

(a) Data Bus Bits (B00:09)

IDC output consisting of control or address data, e.g., a driver command, a cylinder address, or a head

47-032 R00

address. The content of these lines depends on the three tags discussed in items (b), (c), and (d) below.

(b) Control Tag (CT)

IDC output indicating that B00:09 are supplying a driver command.

(c) Select-Cylinder Tag (SCT)

IDC output indicating that B00:09 are supplying a cylinder address.

(d) Select-Head Tag (SHT)

IDC output indicating that B00:09 are supplying head-select or volume-select data.

(3) Operational Status Lines

This group of lines supplies various operational statuses of a disk file:

(a) Unit Ready (UNRDYL)

Disk file output signaling IDC that the selected disk file is ready for I/O with the IDC.

(b) Dual-Port Busy (BUSY)

Disk file output applicable only to dual-port operation of a disk file. It informs IDC that the disk file is currently selected by another IDC.

(c) On-Cylinder Detection (ONCYL)

Disk file output that signals the IDC once the heads of the selected disk file are positioned over an addressed cylinder.

(d) Write Protect (WTPT)

Disk file output informing IDC that the write-protect button on the disk file is depressed, i.e., that the disk file is in the write-protect mode. (e) Power Sequencing (HOLD/PICK)

IDC output of a ground signal that "picks and holds" power sequencing for the attached disk files in the remote mode. (This signal is present when the processor is on and IDC SEQ Pins 1 and 2 are not strapped.)

(4) Fault Status Lines

This group of lines supplies various fault statuses of a disk file.

(a) Fault (FAULT)

Disk file output informing IDC of a fault condition at a disk file.

(b) Seek Error (SKER)

Disk file output informing IDC of a seek error at a disk file.

(c) Open Cable Detection (OBCAD)

Disk file output informing IDC of an open cable or a loss of power. This signal prevents IDC from outputting select or control data to the disk file.

3-1.3 I/O Lines at Connectors CONN 3 thru CONN 6

See Figure 3-1. The I/O lines on any one of these connectors -- CONN 3, CONN 4, CONN 5, or CONN 6 -- are through a B-cable to a disk file. These lines are classified here into three functional groups:

- (1) Control Lines
- (2) Write-Related Lines
- (3) Read-Related Lines

The following paragraphs, numbered (1) thru (3), describe the I/O lines within these groups.

(1) Control Lines

This group of lines passes various control signals to IDC in order to coordinate the transfer of read/write data. The #symbol with each mnemonic denotes one of four numbers, 0-3, for one of the four possible disk files.

(a) Unit Selected Tag (USEL#)

Disk file output signaling IDC that the disk file is now acquired, i.e., selected, by the IDC.

(b) Index (INX#)

Disk file output consisting of a pulse for every disk revolution. This pulse serves as an index for disk sector 0.

(c) Sector (SECT#)

Disk file output consisting of a pulse to mark the beginning of each physical sector of an IDC-formatted disk. (See Perkin-Elmer Publication 50-007 for a description of a physical sector.)

(d) Seek End (SKED#)

Disk file output signaling the end of a seek operation, either successful or unsuccessful.

(2) Write-Related Lines

This group of lines relates to write operations from the IDC to a disk file.

(a) Servo Clock (SCLK#)

Disk file output used by the IDC as input for the WCLK# signal; see (b) below.

(b) Write Clock (WCLK#)

IDC output that synchronizes data written to the disk file.

(c) Write Data (WDAT#)

IDC output consisting of data written to the disk file.

(3) Read-Related Lines

This group of lines relates to read operations from the disk file to the IDC:

(a) Read Clock (RCLK#)

Disk file output that synchronizes data read from the disk file.

(b) Read Data (RDAT#)


Disk file output consisting of data read from the disk file.

3-2 I/O LINES OF THE IDC BOARD

This section presents detailed descriptions of the same external I/O lines just overviewed in Section 3-1. Figure 3-2 shows the connectors of the IDC board and serves as a reference to other figures that illustrate the I/O lines attached to the connector pins. Sections 3-2.1 thru 3-2.3 describe these I/O lines.

NOTE

References in these descriptions to the Selector Channel (SELCH) also apply to the Channel Manager (CM).






Figure 3-3. IDC CONN-1 Connections to SELCH/MUX Bus




Figure 3-4. IDC CONN-2 Connections with A-Cable to Disk Files




Figure 3-5. IDC CONN-3, CONN-4, CONN-5, and CONN-6 Connections with B-Cables to Disk Files

3-2.1 IDC Connector-1 Pins

Figure 3-3 illustrates and identifies all of the CONN-1 pins from the IDC board to the SELCH bus. The following paragraphs, presented alphabetically according to pin mnemonics, describe the inputs and outputs associated with these pins.

(a) ADRSO (Address)

Input from the processor to IDC pin 219-1. When active, this signal informs the IDC that data bits D08 thru D15 contain the address of an IDC or a disk file. This address selects a particular device for a subsequent operation, e.g., a read/write or a status request. ADRSO must result in device selection before any one of these signals, described below, can have effect: CMDO, DAO, DRO, and SRO.

(b) ATNO (Attention)

Output from IDC pin 223-1 to the processor. When active, this signal indicates that the IDC needs to interrupt the processor. The IDC sends this signal after completing an operation, and consequently has an interrupt pending.

(c) BUSSWO (Employ I/O Bus Switch)

Output from IDC pin 229-1. When active, this signal informs the SELCH that this IDC supports the "new" high-speed SELCH protocol and employs an I/O Bus Switch.

NOTE

This signal can be active only if these conditions are met: New-Protocol Pins W1 and W3 are strapped; toggle-7 of the File-0 Address Switch is pushed down to the 1-setting; and the IDC is installed under an I/O Bus Switch.

(d) CL070 (Early Power Fail)

Input from the processor to IDC pin 121-1. When active, this signal serves as a warning that a power failure is imminent.

(e) CMDO (Command)

Input from the processor to IDC pin 220-1. When active, this signal informs the IDC that data bits D08 thru D15 contain a command for the selected IDC or disk file. Perkin-Elmer Publication 50-007 discusses these commands.

(f) DAO (Data Available)

Input from the processor or SELCH to IDC pin 221-1. When active, this signal informs the IDC of a write operation to the selected IDC or disk file. Data is available on IDC bits D00 thru D15.

(g) DRO (Data Request)

Input from the processor or SELCH to IDC pin 120-1. When active, this signal informs the IDC of a read operation from the selected IDC or disk file to the processor. A halfword of data is read from IDC bits D00 thru D15.

(h) DOO thru D15 (Data Bits O thru 15)

Input/output data on IDC pins 111-1 thru 118-1 and 211-1 thru 218-1. For halfword I/O, bits DOO thru D15 hold read/write data; these bits can also hold a cylinder or head address as input from the processor. For byte I/O, bits DO8 thru D15 can hold one of the following: processor command, IDC address, IDC status, disk file address, disk file status, sector address, and Rotational Position Sensing (RPS) data.

(i) HWO (Halfword Mode)

Output from IDC pin 226-1 to the SELCH. When active, this signal informs the SELCH that this IDC is a halfword-oriented device.

(j) RACKO (Receive Acknowledge)

Input from the processor to IDC pin 122-1. When active, this input indicates an interrupt acknowledgment from the processor. Whenever an IDC sends an ATNO signal, thereby requesting a processor interrupt, that IDC then has an interrupt pending. The RACKO input acknowledges this interrupt request. If a RACKO is received at an IDC having no interrupt pending, that IDC passes this RACKO as a TACKO (see its description) to the next IDC in the processor cabinet. That IDC then receives the TACKO as a RACKO.

47-032 ROO

In summary, the RACKO is a daisy-chained interrupt acknowledgment from the processor to an IDC with an interrupt pending.

(k) SBSYO (SELCH Busy)

Input from the SELCH to IDC pin 224-1. When active, this signal indicates that a block-data transfer to or from the SELCH is in progress.

(1) SCHKO (Status Check)

Output, applicable only for the high-speed SELCH protocol, from IDC pin 225-1 to the SELCH. When active, this signal indicates the occurrence of a bad IDC status: EXAMINE, CONTROLLER IDLE, or DATA ERROR. For information on these statuses, refer to Perkin-Elmer Publication 50-007.

(m) SCLRO (System Clear)

Input from the processor to IDC pin 126-1. When active, this signal causes the initialization of IDC logic. It is active during system power-up, shutdown, and initialization.

(n) SNSO (Set New Sequence)

Output from IDC pin 124-1 to the SELCH. When active, this signal informs the SELCH that this IDC supports the "new" high-speed SELCH protocol without an I/O Bus Switch.

NOTE

This signal can be active only if these conditions are met: the IDC is installed under an I/O Bus Switch; New-Protocol Pins W1 and W2 are strapped; and toggle-7 of the File-O Address Switch is pushed down to the 1-setting. Employing the high-speed protocol by strapping W1 and W2, however, is not a recommended procedure. Standard procedure is to strap W1 and W3 and to employ an I/O Bus Switch; see item (c) above.

(o) SRO (Status Request)

Input signal from the processor or SELCH to IDC pin 119-1. When active, this signal requests the current status of the IDC or an attached disk file. The requested status is

passed as one byte of data, bits D08 thru D15. Perkin-Elmer Publication 50-007 discusses these statuses.

(p) SYNO (Sync Return)

Output from IDC pin 123-1 to the processor or SELCH. When active, this signal informs the processor or SELCH that this IDC has properly accepted and responded to a control line signal.

(q) TACKO (Transmit Acknowledge)

Output from IDC pin 222-1 to the next controller plugged into the I/O slot. This output, consisting of a received RACKO, indicates that this IDC did not have an interrupt pending. See the description above for the RACKO input.

3-2.2 IDC Connector-2 Pins

Figure 3-4 illustrates and identifies all of the CONN-2 pins and A-cable lines from the IDC board to the disk files. The following paragraphs, presented alphabetically according to the line mnemonics, describe the inputs and outputs associated with the A-cable lines.

(a) BOOY (Differential Data Bus Bit 0 +) and BOOZ (Differential Data Bus Bit 0 -)

B09Y (Differential Data Bus Bit 9 +) and B09Z (Differential Data Bus Bit 9 -)

Ten output lines, subsequently referred to as B00 thru B09, from IDC pins 203-2 and 103-2 (for B00) thru pins 212-2 and 112-2 (for B09) to the disk files. These multipurpose bus lines supply control and address data to the attached disk files. The actual content of B00 thru B09 depends on one of three tags:

- (1) CTY/CTZ (Differential Control Tag +/-)
- (2) SCTY/SCTZ (Differential Select-Cylinder Tag +/-)
- (3) SHTY/SHTZ (Differential Select-Head Tag +/-)

As shown in Table 3-1 below, B00 thru B09 can supply a control function, a cylinder address, or a head address depending on which of the three tags is active. For further information on bus line contents, refer to the subsequent tag descriptions.

Table 3-1. Bus Line Contents Corresponding to Active Output Tag

BUS LINE	CONTROL*	CYLINDER**	HEAD*** ADDRESS
B00 B01 B02 B03 B04 B05 B06 B07 B08 B09	Write Gate Read Gate Servo Offset + Servo Offset - Fault Clear (Not Applicable) Return to Zero (RTZ) Data Strobe Early Data Strobe Late Release (Dual-Port Operation)	1 2 4 8 16 32 64 128 256 512	1 2 4 8 16 N/A N/A

^{*} Applies when CTY/CTZ tag is active.

(b) B10Y (Differential Data Bus Bit-10 +) and B10Z (Differential Data Bus Bit-10 -)

This is a spare differential data bus line.

(c) BUSYA (Differential Dual-Port Busy +) and BUSYB (Differential Dual-Port Busy -)

Input from a disk file to IDC pins 220-2 and 120-2, applicable only to dual-port operation of a particular disk file. When active, this line indicates to the IDC that the selected disk file has been acquired by another IDC.

(d) CTY (Differential Control Tag +) and CTZ (Differential Control Tag -)

Output from IDC pins 202-1 and 102-2 to the disk files. When active, this input tag informs the disk files that bus lines B00 thru B09 are supplying a binary-coded control function (i.e., a disk driver command). Table 3-2 below lists and describes the control functions corresponding to the settings of these ten bus lines.

^{**} Applies when SCTY/SCTZ tag is active.

^{***} Applies when SHTY/SHTZ tag is active.

Table 3-2. Control Functions Activated by Control Tag CTY/CTZ

+		
BUS*	CONTROL FUNCTION	DESCRIPTION
+=====-	, , , , , , , , , , , , , , , , , , ,	
B00 	Write Gate 	Informs the selected disk drive (selected by USELO and USEL1 on the A-cable) that the IDC will write data over the Write Data line of the B-cable to the current location of the disk medium.
B01	Read Gate 	Informs the selected disk drive that the IDC will read data over the Read Data line of the B-cable from the current location of the disk medium.
B02	Servo Offset + 	Offsets the head of the selected disk file in a positive direction, i.e., towards the spindle of the disk drive.
B03	Servo Offset -	Offsets the head of the selected disk file in a negative direction, i.e., away from spindle.
B04	Fault Clear 	Clears the fault condition that resulted from a DC power failure, a simultaneously active Read Gate and Write Gate, or a selection of a nonexistent head. (See the description for the FAULTA/FAULTB line.)
B05	1 	Not applicable. Must equal zero.
B06	Return to Zero	Restores the selected disk file to cylinder 000.
B07	Data Strobe Early	Causes the disk file to advance the Read Clock in order to retrieve marginal data.
B08	 Date Strobe Late	Causes the disk file to retard the Read Clock in order to retrieve marginal data.
В09	 Release 	Releases a dual-port operational disk file so another processor can access it.

^{*} These ten lines are read as a binary number with B00 representing 2 to the 0 power, B01 representing 2 to the 1st power, B02 representing 2 to the 2nd power, and so forth.

(e) FAULTA (Differential Fault +) and FAULTB (Differential Fault -)

Input from a disk file to IDC pins 214-2 and 114-2. When active, this line indicates a fault condition at a disk file.

(f) HOLD/PICK (Power Sequence Hold/Pick)

A power sequencing ground provided by IDC logic from pins 228-2 and 128-2 to attached disk files. If SEQ Pins 1 and 2 are not strapped and if attached disk files have their Local/Remote switch in the Remote position, the IDC logic switches a ground onto these lines to permit power sequencing once the processor is turned on. When the processor is turned off, IDC logic removes the ground to power-down the disk files. Essentially, then, these lines "pick and hold" the power sequencing capability.

(g) OBCADY (Differential Open Cable Detection +) and OBCADZ (Differential Open Cable Detection -)

Output from IDC pins 213-2 and 113-2 to a disk file. When active, this line indicates an open A-cable or a loss of IDC power. While this condition exists, no selection or control data will be sent from the IDC.

(h) ONCYLA (Differential On-Cylinder Detection +) and ONCYLB (Differential On-Cylinder Detection -)

Input status from a disk file to IDC pins 216-2 and 116-2. When active, this line signals the IDC that the heads of the selected disk file are positioned; i.e., in response to a Seek instruction, they are positioned over a selected track. The on-cylinder status clears with another Seek instruction, and again becomes active once the heads are positioned. A carriage offset results in the loss of the on-cylinder status for 2.75 milliseconds (nominal); i.e., about 2.75 ms are required to move the head to a + or - offset.

(i) SCTY (Differential Select-Cylinder Tag +) and SCTZ (Differential Select-Cylinder Tag -)

Output from IDC pins 200-2 and 100-2 to the disk files. When active, this output tag informs the disk file that the ten bus lines, B00 thru B09, are supplying a binary-coded cylinder address. B00 represents 2 to the 0 power, B01 represents 2 to the 1st power, etc.

(j) SHTY (Differential Select-Head Tag) and SHTZ (Differential Select-Head Tag)

Output from IDC pins 201-2 and 101-2 to the disk files. When active, this output tag informs the disk file that B00 thru B09 are supplying head-select or volume-select data.

For an MSM file, bus lines B00 thru B04 supply head-select data, where B00 represents 2 to the 0 power, B01 represents 2 to the 1st power, etc. See Table 3-1 for further illustration.

For an MC-CDD, however, bit BO4 represents a volume select bit; BOO thru BO3 are nonapplicable. BO4, which represents 2 to the 4th power, supplies part of the data for a volume-select address: when reset, it denotes a removable disk; when set, it denotes a fixed disk. The remainder of the volume-select address is supplied by another input, a cylinder address, on BOO thru BO9. This input is associated with the select-cylinder tag SCTY/SCTZ. In summary, then, supplying a volume-select address to an MC-CDD requires two tag sequences:

- (1) An active SHTY/SHTZ tag with bus line BO4 set or reset.
- (2) An active SCTY/SCTZ tag with bus lines B00 thru B09 containing a valid cylinder address. (The worst-case switching delay is 4 milliseconds.)
- (k) SKERA (Differential Seek Error +) and SKERB (Differential Seek Error -)

Input from a disk file to IDC pins 215-2 and 115-2. When active, this line indicates that a seek error occured at a disk file. A seek error refers to one of these three conditions:

- (1) The disk drive could not move the head within a specified time interval.
- (2) The disk drive moved the head to a position outside the recording area of the disk.

47-032 R00

(3) The disk drive received an illegal track address.

A seek error can be cleared only by an RTZ control function.

(1) UNRDYLA (Differential Unit Ready +) and UNDRYLB (Differential Unit Ready -)

Input from a disk file to IDC pins 218-2 and 118-2. When active, this line indicates that the selected disk file is up-to-speed, that the heads are positioned over the recording tracks, and that no fault condition exists within the disk file.

(m) USELOY (Differential Unit Select 0 +),
USELOZ (Differential Unit Select 0 -),
USEL1Y (Differential Unit Select 1 +), and
USEL1Z (Differential Unit Select 1 -)

Two output lines, subsequently referred to as USELO and USEL1, from IDC pins 222-2 and 122-2 (for USELO) and pins 223-2 and 123-2 (for USEL1). These binary-coded lines supply a number, 0 thru 3, of the disk file to be selected. USELO represents 2 to the 0 power; USEL1 represents 2 to the 1st power.

Output from IDC pins 221-2 and 121-2 to the disk files. When active, this output tag informs the disk files that the two unit-select lines, USELO and USEL1, are supplying a binary-coded number, as mentioned above.

(o) WTPTA (Differential Write Protect +) and WTPTB (Differential Write Protect -)

Input from a disk file to IDC pins 227-2 and 127-2. When active, this line indicates that the particular disk file is in write-protected mode: a write-protect button on the disk file has been depressed.

3-2.3 IDC Connector-3 thru Connector-6 Pins

Figure 3-5 illustrates and identifies all of the pins and B-cable lines from these IDC connectors: CONN 3, CONN 4, CONN 5, and CONN 6. The following paragraphs, presented alphabetically according to line mnemonics, describe the inputs and outputs associated with the lines. These descriptions, which apply to all four connectors, use the letter N to represent the connector numbers (3, 4, 5, or 6) and the symbol # to represent the disk file number (0, 1, 2, or 3).

(a) INX#A (Differential Index +) and INX#B (Differential Index -)

Input from disk file # to IDC pins 210-N and 111-N. This line receives a pulse for every disk revolution. The leading edge of the pulse is treated as the leading edge of sector 0. Pulse width is typically 2.5 microseconds.

(b) RCLK#A (Differential Read Clock +) and RCLK#B (Differential Read Block -)

Input from disk file # to IDC pins 203-N and 104-N. The IDC uses this input to clock-in, or synchronize, data read from disk file #.

(c) RDAT#A (Differential Read Data +) and RDAT#B (Differential Read Data -)

Input from disk file # to IDC pins 202-N and 102-N. This line carries read data from disk file #. Read data is in Non-Return to Zero (NRZ) form.

(d) SCLK#A (Differential Servo Clock +) and SCLK#B (Differential Servo Clock -)

Input from disk file # to controler pins 200-N and 101-N. The IDC uses this input as the write clock; see WCLK#A/WCLK#B helow.

(e) SECT#A (Differential Sector +) and SECT#B (Differential Sector -)

Input from disk file # to IDC pins 212-N and 112-N. This input pulse marks the beginning of each physical sector of the IDC-formatted disk. (There are 33 physical sectors per disk revolution.)

(f) SKED#A (Differential Seek End +) and
SKED#B (Differential Seek End -)

Input from disk file # to IDC pins 209-N and 109-N. This input line is a combination of the On-Cylinder Detect line (ONCYLA/ONCYLB) and the Seek Error line (SKERA/SKERB). These two lines connect through the A-cable to IDC CONN 2. It indicates to the IDC that a seek operation has ended, either successfully or unsuccessfully.

(g) USEL#A (Differential Unit Selected Tag +) and USEL#B (Differential Unit Selected Tag -)

Input from disk file # to IDC pins 108-N and 208-N. It indicates that the attached disk file is now acquired by the IDC; i.e., the disk has been selected.

(h) WCLK#A (Differential Write Clock +) and
WCLK#B (Differential Write Clock -)

Output from IDC pins 205-N and 105-N to disk file #. The IDC uses this output to clock-out, or synchronize, data written to the disk file.

(i) WDAT#A (Differential Write Data +) and WDAT#B (Differential Write Data -)


Output from IDC pins 206-N and 107-N to disk file #. This line carries write data to be recorded on the disk. Written data is in NRZ form.

3-3 BLOCK-DIAGRAM ANALYSIS OF IDC

The foldout Figure 3-6 is a block diagram of the IDC logic circuitry. As shown, this block diagram has three logical sections:

- (1) SELCH/MUX Bus Interface
- (2) Disk File Interface
- (3) Microprocessor Controller Logic

Section 3-3.1 describes the constituent blocks for the SELCH/MUX bus interface; Section 3-3.2, the microprocessor controller logic; and Section 3-3.2, the disk file interface.



3-27/3-28

Block Diagram of the IDC Logic

3-3.1 SELCH/MUX Bus Interface

This portion of the IDC board serves as the interface to the SELCH/MUX bus. It consists of thirteen functional blocks:

- (1) Data Transceivers
- (2) Data Multiplexer for Bits 08:15
- (3) Controller Address Compare-and-Select Circuitry
- (4) File Address Compare-and-Select Circuitry
- (5) Initialization Receiver
- (6) 3200-Protocol Circuitry
- (7) Control Line Receivers
- (8) Control Line Latches
- (9) Function Encoding Circuits
- (10) Synchronization Circuitry
- (11) DMA and Interrupt Sync Circuits
- (12) Acknowledgment and Attention Circuitry
- (13) Halfword-Mode Circuitry

The following paragraphs describe these functional blocks and their associated I/O lines.

(1) Data Transceivers

Transmit data to or receive data from the SELCH/MUX bus. I/O lines are:

- (a) EBLOUT (Driver Control), Input
 - Signal for setting the transceiver mode to transmit or receive.
- (b) D00:15 (Data Bits D00 thru D15), Input/Output

Data to or from the SELCH/MUX bus. See Section 3-2.1 for a more complete description.

- (c) DATA00:07 (Data Bits 00 thru 07), Input
 - More significant byte of Direct Memory Access (DMA) data to be transmitted to the SELCH.
- (d) MD08:15 (Multiplexed Data Bits 08 thru 15), Input

One of four multiplexed data sources to be sent to the SELCH or processor.

47-032 ROO

- (e) D00:07 (Receive Data Bits 00 thru 07), Output

 More significant byte of data received from the SELCH/MUX bus, i.e., from the processor or SELCH.
- (f) D08:15 (Receive Data Bits 08 thru 15), Output

 Less significant byte of data received from the SELCH/MUX bus, i.e., from the processor or SELCH.
- (2) Data Multiplexer for Bits 08:15

Selects one of four data sources as MD08:15 input to the Data Transceivers. I/O lines are:

- (a) MUX13,23 (Multiplexer Control Bits), Input

 Binary value for selecting one of the following four data-source inputs.
- (b) GPD08:15 (General-Purpose Data), Input

 General-purpose control data like status, Rotational Position Sensing (RPS), etc., to be sent as MD08:15 input to the Data Transceivers.
- (c) CA08:15 (Controller-Address Bits 08 thru 15), Input IDC address (of this controller) to be sent as MD08:15 input to the Data Transceivers.
- (d) FA08:15 (File-Address Bits 08 thru 15), Input
 File address (of a disk file attached to this controller) to be sent as MD08:15 input to the Data Transceivers.
- (e) DATA08:15 (Data Bits 08 thru 15), Input Less significant byte of DMA data to be transmitted, via the Data Transceivers, to the SELCH.

- (f) MD08:15 (Multiplexed Data Bits 08 thru 15), Output

 One of four multiplexed data sources to be sent to the SELCH or processor.
- (3) Controller Address Compare-and-Select Circuitry

Detects when this IDC is addressed by the processor. More specifically, this circuitry compares a received controller address with the address of this IDC; if the two addresses match, then this IDC is selected for I/O with the processor via the SELCH/MUX bus. (The IDC address is determined by the setting of the Controller Address Switch on the IDC board, discussed in Section 2-4.1.) I/O lines are:

- (a) D08:15 (Receive Data Bits 08 thru 15), Input

 Controller address received from the processor.
- (b) D06:07 (Receive Data Bits 06 and 07), Input

 Controller address bits appended to D08:15 for a full 10-bit address selection. These two bits must equal zero for address comparison to occur.
- (c) =CONT (Equals Controller), Output

 Signal for indicating that the received controller address matches the address of this IDC.
- (d) CONTSYNC (Controller Sync Return), Output

 A sync signal indicating that the IDC has properly accepted and responded to control line signals.
- (e) CA08:15 (Controller-Address Bits 08 thru 15), Output

 IDC address (of this controller) to be sent to the processor, along with the sync signal SYNO.
- (4) File Address Compare-and-Select Circuitry

Detects when an attached disk file is addressed by the processor. More specifically, this circuitry compares a received disk file address with the addresses of the disk files attached to this IDC; if there is a match, then the

47-032 R00

addressed disk file is selected for I/O with the processor via the SELCH/MUX bus. (Disk file addresses are determined by the setting of the File-O Address Switch on the IDC board, discussed in Section 2-4.1.) I/O lines are:

(a) D08:15 (Receive Data Bits 08 thru 15), Input
Disk file address received from the processor.

(b) =FILE (Equals File), Output

Signal for indicating that the received file address matches the address of a disk file at this IDC.

(c) FILESYNC (File Sync Return), Output

A sync signal indicating that an attached disk file has properly accepted and responded to control line signals.

(d) FA08:15 (File Address Bits 08 thru 15), Output

File address (of the selected disk file) to be sent to the processor, along with the sync signal SYNO.

(5) Initialization Receiver

Initializes IDC logic to permit controller comunication with the 3200-Series processor, or to prepare the IDC logic for an imminent power failure. I/O lines are:

(a) SCLRO (System Clear), Input

Signal from the processor for initializing IDC circuitry. See Section 3-2.1 for more information.

(b) CL070 (Early Power Fail), Input

Signal from the processor as a warning that a power failure is about to occur. See Section 3-2.1.

(c) EXTCLP (External Clear), Output

Signal for initializing the IDC logic.

(6) 3200-Protocol Circuitry

Enables the IDC to employ the "new" high-speed SELCH protocol. This protocol applies only when the New-Protocol Pins W1 and W3 or W1 and W2 are strapped. I/O lines are:

(a) SBSYO (SELCH Busy), Input

Signal for indicating that the SELCH is currently busy with a block-data transfer. See Section 3-2.1 for further description.

(b) SELCHBZ (SELCH Busy), Output

Same description as above with SBSYO.

(c) 3200 PTCL (3200 Protocol), Input

Data indicating the occurrence of a bad IDC status, namely: S13, EXAMINE; S14, CONTROLLER IDLE; or S15, DATA ERROR. The indicated status results from bits 13, 14, and 15 of a status register within the Random Access Memory (RAM) circuitry. Refer to Perkin-Elmer Publication 50-007 for further description. (Physically, 3200 PTCL represents two lines: STCHK and CTLOPTC. Refer to Appendix A for further description.)

(d) SCHKO (Status Check), Output

Output to SELCH to indicate a bad IDC status associated with the high-speed SELCH protocol. See item (c) above. Refer to Section 3-2.1 for more information.

(e) SNSO (Set New Sequence), Output

Signal for indicating that the controller is set-up for the optional "new" high-speed SELCH protocol. This signal results when toggle-7 of the File-0 Address Switch is pushed down to the 1-setting, and when the New-Protocol Pins W1 and W2 are strapped. See Sections 2-4.1 and 2-4.2 for detailed information.

(7) Control Line Receivers

Receive control signals from the SELCH/MUX bus. I/O lines are:

(a) ADRSO (Address), Input

Signal indicating that DO8:15 (input lines to the Data Transceivers) contain the address of an IDC or disk file. This signal must result in device selection at the IDC before any one of these signals, described below, can have effect: SRO, CMDO, DRO, and DAO. See Section 3-2.1 for more information.

(b) ADRS (Address), Output

Same description as above with ADRSO.

(c) RACKO (Receive Acknowledgment), Input

Signal acknowledging that the processor received an ATNO from an IDC with an interrupt pending, possibly this one. In effect, RACKO acknowledges an interrupt request signaled by the ATNO signal. See Section 3-2.1 for a more complete description.

(d) RACKO (Receive Acknowledgment), Output

Same description as above. If the IDC does not have an interrupt pending, RACKO is passed as TACKO output to the next IDC in the I/O slot of the processor cabinet. See paragraph (12) below for further description.

(e) SRO (Status Request), Input

Signal for requesting the status of a selected IDC or disk file. See Section 3-2.1 for further description.

(f) SR (Status Request), Output

Same description as above with SRO.

(g) CMDO (Command), Input

Signal indicating that input lines D08:15 contain a command for this selected IDC or for a selected disk file. See Section 3-2.1 for further description.

(h) OC (Output Command), Output

Same description as above with CMDO.

- (i) DRO (Data Request), Input

 Signal indicating a read operation from output lines D00:15. See Section 3-2.1 for further description.
- (j) DR (Data Request), Output

 Same description as above with DRO.
- (k) DAO (Data Available), Input
 Signal indicating a write operation from the processor to input lines DOO:15. See Section 3-2.1 for further description.
- (1) DA (Data Available), Output

 Same description as above with DAO.
- (8) Control Line Latches

Temporarily store (i.e., latch) control inputs for later use by the IDC microprocessor logic. I/O lines are:

- (a) CTL'S (Control Lines), Input

 Binary-coded control lines to enable or disable latching of the four control inputs SR, OC, DR, and DA.
- (b) SR (Status Request), Input Control input resulting from a received SRO signal.
- (c) LSR (Latched Status Request), Output

 Latch signal corresponding to the above SR input.
- (d) OC (Output Command), Input

 Control input resulting from a received CMDO signal.
- (e) LOC (Latched Output Command), Output

 Latch signal corresponding to the above OC input.

- (g) LDR (Latched Data Request), Output

 Latch signal corresponding to the above DR input.
- (h) DA (Data Available), Input Control input resulting from a received DAO signal.
- (i) LDA (Latched Data Available), Output

 Latch signal corresponding to the above DA input.
- (9) Function Encoding Circuits

Encodes the latched control lines (LSR, LOC, LDR, and LDA) into a 3-bit code for a selected IDC or disk file. I/O lines are:

- (a) LSR (Latched Status Request), Input

 Latch signal corresponding to the SRO input from the SELCH/MUX bus.
- (b) LOC (Latched Output Command), Input Latch signal corresponding to the CMDO input from the SELCH/MUX bus.
- (c) LDR (Latched Data Request), Input

 Latch signal corresponding to the DRO input from the SELCH/MUX bus.
- (d) LDA (Latched Data Available), Input

 Latch signal corresponding to the DAO input from the SELCH/MUX bus.

(e) FUNCO:2 (Function Code), Output

Binary-coded signal representing one of eight possible functions. This output goes onto the microprocessor bus, BDO:7, when RSEL is also active. Refer to Appendix A for further description.

(f) RSEL (Register Select), Output

Signal indicating that the encoded FUNCO:2 bits are now active.

(g) CTL'S (Control Lines), Input

Control lines to gate the FUNCO: 2 bits onto BDO: 7.

(h) =CONT (Equals Controller), Input

Signal for indicating that the FUNCO:2 bits apply to this selected IDC.

(i) =FILE (Equals File), Input

Signal for indicating that the FUNCO:2 bits apply to a selected disk file.

(10) Synchronization Circuitry

Receives synchronization signals from the IDC logic and ouputs a synchronization signal to the processor or SELCH. I/O lines are:

(a) CONTSYNC (Controller Sync Return), Input

Sync signal indicating that this IDC has properly accepted and responded to a control line signal.

(b) FILESYNC (File Sync Return), Input

Sync signal indicating that a selected disk file attached to this IDC has properly accepted and responded to a control line signal.

(c) REGSYN (Register Sync), Input

Sync signal indicating that the IDC received one of the four control functions -- SRO, CMDO, DRO, or DAO. See paragraph (7) above for more information.

(d) DLYSYNC (Delayed Sync Return), Input

Either the DMA sync signal to the SELCH (resulting from SELCHSYN) or the interrupt-acknowledgment sync signal (resulting from OURACKO) to the processor. See paragraph (11) below for further description.

(e) SYNO (Sync Return), Output

Sync signal informing the processor or SELCH that this IDC or an attached disk file has properly accepted and responded to control line signals. See the corresponding description in Section 3-2.1.

(11) DMA and Interrupt Sync Circuits

Outputs a delayed sync signal resulting from either SELCHSYN or OURACKO. I/O lines are:

(a) SELCHSYN (SELCH Sync Return), Input

Sync return in response to a DMA transfer with the SELCH. (Physically, SELCHSYN represents two lines: DMASR and XFRSYNCH. See Appendix A for further description.)

(b) OURACKO (Our RACKO), Input

Signal indicating that a RACKO signal was received by this IDC, which had an interrupt pending.

(c) DLYSYNC (Delayed Sync Return), Output

A DMA sync signal (resulting from SELCHSYN) to the SELCH or an interrupt-acknowledgment sync signal (resulting from OURACKO) to the processor.

(12) Acknowledgment and Attention Circuitry

Handles controller interrupt requests (ATNO) and interrupt acknowledgments (RACKO/TACKO). I/O lines are:

(a) RACKO (Receive Acknowledge), Input

Signal (resulting from a received RACKO) acknowledging that the processor received an interrupt request (ATNO signal) from a controller.

(b) OURACKO (Our RACKO), Output

Signal indicating that the received RACKO signal was for this IDC, which had an interrupt pending. If this IDC had no interrupt pending, output would be TACKO instead of OURACKO.

(c) TACKO (Transmit Acknowledge), Output

Signal, consisting of a received RACKO, passed onto the next controller in the processor cabinet. Refer to Section 3-2.1 for further description.

(d) SATNO (Set Attention), Input

Signal for activating ATNO output.

(e) ATNO (Attention), Output

Signal indicating that this IDC wants to interrupt the processor, i.e., that this IDC has an interrupt pending. See Section 3-2.1 for further description.

(13) Halfword-Mode Circuitry

Informs the SEICH that this controller is in the halfword-mode of operation via lines D00 thru D15. I/O lines are:

(a) SEL*IDLE- (Selected and Not Idle), Input

Signal indicating that this IDC is selected and is not idle. It activates the HWO output. (Physically, SEL*IDLE- represents two lines: CONTSEL and IDLE. Refer to Appendix A for further description.)

(b) HWO (Halfword-Mode), Output

Signal informing the SELCH that this IDC is a halfword-oriented device. See Section 3-2.1 for more information.

3-3.2 Disk File Interface

This portion of the IDC board serves as the interface to the Perkin-Elmer disk files. It consists of five functional blocks:

- (1) Select and Seek-End (SKEND) Latches,
 Serial-Write-Data and Clock Multiplexers (MUXs), and
 Serial-Read-Data and Clock Demultiplexers (DEMUXs)
- (2) B-Cable Drivers/Receivers
- (3) Control and Status Registers/Latches
- (4) A-Cable Drivers/Receivers
- (5) Power Sequencing Drivers

The following paragraphs describe these functinal blocks and their associated I/O lines.

(1) Select and Seek-End (SKEND) Latches,
Serial-Write-Data and Clock Multiplexers (MUXs), and
Serial-Read-Data and Clock Demultiplexers (DEMUXs)

These circuits serve as the interface between the 8-bit microprocessor bus, BDO:7, and the B-cable circuitry to the disk drives. Select latches are available for selecting one of four possible disk drives attached to the IDC; SKEND latches are available for signaling a Seek-End from the drives. MUXs transmit serial write data and clock signals to the disk drives. And in the other direction, DEMUXs receive serial read data and clock signals from the disk drives. Associated with these MUX and DEMUX operations are write clocks, write data registers, and read clocks. I/O lines are:

47-032 R00

(a) WDATA (Serial Write Data), Input

Serial data, along with Error Correction Code (ECC), to be written to a disk file.

(b) SDATA (Serial Read Data), Output

Serial data, along with ECC, read from a disk file.

(c) BDO:7 (Bus Data Lines O thru 7), Input/Output
Various data and control bytes.

NOTE

BDO:7 is the 8-bit microprocessor bus of the IDC -- the main data path among the the functional blocks, or modules, of the IDC.

(d) Driver Lines (not labeled), Output

Serial write data and clock signals to the B-cable drivers.

(e) Receiver Lines (not labeled), Input

Serial read data and clock signals from the B-cable receivers.

(2) B-Cable Drivers/Receivers

B-cable drivers receive serial write data and clock signals from the MUXs and transfer them to the disk files. B-cable receivers receive serial data and clock signals from the disk files and transfer them to the DEMUXs. For detailed descriptions of all I/O lines connected to the drivers/receivers via these four connectors, CONN 3 thru CONN 6, refer to Sections 3-1.3 and 3-2.3.

(3) Control and Status Registers/Latches

Latch data and controls associated with the A-cable. I/O lines are:

(a) BDO:7 (Pus Data Lines O thru 7), Input/Output

Various data and controls to and from the registers and latches.

(b) CTL'S (Control Lines), Input
Control signals to latch or enable data and controls for BDO:7.

(c) Driver/Receiver Lines (not labeled), Input/Output
See paragraph (4) below.

(4) A-Cable Drivers/Receivers

By means of registers and latches, A-cable drivers receive various data and controls from BDO:7 and transfer them to the disk files. A-cable receivers receive data and controls from the disk files and transfer them to BDO:7 by means of registers and latches. For detailed descriptions of all I/O lines connected to the A-cable drivers/receivers via CONN 2, refer to Sections 3-1.2 and 3-2.2.

(5) Power Sequencing Drivers

Control the power sequencing grounds, PICK and HOLD, and the Open Cable Detect signal. I/O lines are:

(a) PICK, HOLD (Power Sequence Pick/Hold), Input/Output

Signals for enabling or disabling power sequencing. Both of these signals are active (ground) when IDC SEQ Pins 1 and 2 are not strapped and when the processor is turned on. For more details, refer to Section 3-2.2.

(b) OBCAD (Open Cable Detect), Input/Output

Signal for indicating an open A-cable or loss of IDC power. Refer to Section 3-2.2 for more details.

3-3.3 Microprocessor Controller Logic

This portion of the IDC board interprets and acts on the 3200-Series processor commands (e.g., Seek, Read, Write, and Format), causing the disk drives to perform specific operations or data transfers. It also controls the IDC interface circuitry between the SELCH/MUX bus and the disk files. Microprocessor control logic consists of twenty-two functional blocks:

- (1) Two 4-Bit Slice Microprocessors
- (2) Control-Store Programmable Read Only Memory (PROM) Banks
- (3) Pipeline Register
- (4) Microprogram Sequencer
- (5) Map PROM
- (6) Condition Code MUX
- (7) MUX Inverter
- (8) Data Latch
- (9) Map Latch
- (10) Random Access Memory (RAM)
- (11) RAM Control MUX
- (12) RAM Control Register
- (13) RAM-Address Counter for Disk File Transfer, and Latch
- (14) RAM-Address Counter for DMA Transfer, and Latch
- (15) General-Purpose Data Registers
- (16) DMA Data Registers
- (17) DMA Control and Bus Data (BD) I/O Control
- (18) Control Latches
- (19) Error Correction Code (ECC) Generation
- (20) Error Correction Control
- (21) Parallel-to-Serial Conversion
- (22) Serial-to-Parallel Conversion

The following paragraphs describe these functional blocks and their associated I/O lines.

(1) Two 4-Bit Slice Microprocessors

Serve as the 8-bit Arithmetic Logic Unit (ALU) of the IDC. This ALU includes sixteen 8-bit ALU registers: each register consists of two 4-bit slices, with two address ports labeled A and B. Chapter 4 presents a more thorough description of this functional block. I/O lines are:

(a) BDO:7 (Bus Data Lines 0 thru 7), Input/Output

Various data and controls to and from the microprocessor controller logic.

(b) LBDO:7 (Latched Bus Data Bits O thru 7), Input

Latched data (i.e., temporarily stored data) from BDO:7. This data is used by the ALU as input.

(c) A (A-Register Address Bits), Input

A 4-bit binary-coded value for selecting one of the sixteen ALU registers as the A-register. (Physically, A represents four lines: A0 thru A3. Refer to Appendix A for further description.)

(d) B (B-Register Address Bits), Input

A 4-bit binary-coded value for selecting one of the sixteen ALU registers as the B-register. (Physically, B represents four lines: BO thru B3. Refer to Appendix A for further description.)

(e) I (ALU Instruction Bits), Input

A 9-bit binary-coded field for ALU instruction input. The first 3-bit value of this field yields the source of the ALU input data. The second 3-bit value gives a specific ALU instruction, arithmetic or logical. The third 3-bit value yields the destination for the resulting ALU output data. (Physically, I represents nine lines: IO thru I8. Refer to Appendix A for further description.)

(f) CONT (Control), Input

Two control bits: one for enabling output onto BDO:7, and one for arithmetic carry-in. (Physically, CONT represents two lines: CIN and POE. Refer to Appendix A for further description.)

(g) COND CODE (Condition Code), Output

A 4-bit condition code associated with ALU instruction execution: overflow, sign bit, carry, and zero result. (Physically, COND CODE represents four lines: OFLOW, SIGN, CARRY7, and F=0. Refer to Appendix A for further description.)

(2) Control Store PROM Banks

Consist of PPOM for storing the IDC microcode -- the internal IDC program which controls the microprocessor circuitry to provide controller operations. PROM is organized into 1024 (two banks of 512) 56-bit words. Throughout the following descriptions, these 56-bit words are referred to as microinstructions or microcode. I/O lines are:

(a) PAO:8, SPA9 (Program Address Lines O thru 9), Input

A 10-bit address from the Microprogram Sequencer for selecting one of the 1024 microcode locations.

(b) 56 Lines (not labeled), Output

A 56-bit word containing microcode as output to the Pipeline Register.

(3) Pipeline Register

Provides "pipeline" storage of the next sequential microinstruction. I/O lines are:

(a) 56 Lines (not labeled), Input

A 56-bit word, from Control Store PROM, containing the next sequential microinstruction.

(b) RAMO:7 (RAM Address Bits), Output

An 8-bit address of a RAM location.

(c) RAM CTL (RAM Control), Output

Lines for controlling RAM enable, read, and write. (Physically, RAM CTL represents five lines: MWE, MCE, AE/OE, PZ, and CNT. See Appendix A for further description.)

(d) BDI00:5 (Bus Data I/O Control), Output

A 6-bit code for controlling the source and destination of BD0:7 data and for controlling IDC operations like

latching and ECC-register shifting. Refer to Appendix A for further description of these controls.

(e) A (A-Register Address Bits), Output

A 4-bit binary-coded value for selecting one of the sixteen ALU registers as the A-register. (Physically, A represents four lines: A0 thru A3. Refer to Appendix A for further description.)

(f) B (B-Register Address Bits), Output

A 4-bit binary-coded value for selecting one of the sixteen ALU registers as the B-register. (Physically, B represents four lines: BO thru B3. Refer to Appendix A for further description.)

(g) I (ALU Instruction Bits), Output

A 9-bit binary-coded field for ALU instruction input. The first 3-bit value of this field yields the source of the ALU input data. The second 3-bit value gives a specific ALU instruction, arithmetic or logical. The third 3-bit value yields the destination for the resulting ALU output data. (Physically, I represents nine lines: IO thru I8. Refer to Appendix A for further description.)

(h) CONT (Control), Output

Two control bits: one for enabling output onto BDO:7, and one for arithmetic carry-in. (Physically, CONT represents two lines: CIN and POE. Refer to Appendix A for further description.)

(i) COND MUX CTL (Condition Code MUX Control), Output

Four bits of which three select one of eight conditions to be output by the Condition Code MUX. The fourth bit controls the MUX Inverter. (Physically, COND MUX CTL represents four lines: MA, MB, MC, and MI. For further description refer to Appendix A.)

(j) BRAO:9 (Branch Address Bits), Output

A 10-bit address serving as a possible microprogram branch address or as a count value for the Microprogram Sequencer.

(k) SIO:3 (Sequencer Instruction Bits), Output

A hexadecimal value for one of sixteen sequencer instructions. See Appendix A for further description.

(4) Microprogram Sequencer

Calculates the next address within Control Store PROM. It performs any one of sixteen "next address" calculations, including sequential, branch conditional, and return conditional. I/O lines are:

(a) SIO:3 (Sequencer Instruction Bits), Input

A hexadecimal value for one of sixteen sequencer instructions. Refer to Appendix A for further description.

(b) BRAO:9 (Branch Address Bits), Input

A 10-bit microprogram branch address or count value from the Pipeline Register.

(c) BRAO:7 (Branch Address), Input

An alternate 8-bit microprogram branch address or count value from the Map PROM.

(d) CC (Condition Code), Input

A pass or fail condition code for one of eight possible conditions determined by MA:MC. Refer to Appendix A. The Microprogram Sequencer uses CC for a "next address" calculation, e.g., a conditional branch or conditional return.

(e) PAO:8, SPA9 (Program Address Lines O thru 9), Output

A 10-bit address for selecting one of the 1024 microcode locations in Control Store PROM.

(5) Map PROM

Contains constant data used by the microcode program, and contains addresses of routines within Control-Store PROM. Map PROM is organized into 512 8-bit locations: 256 bytes for the routine addresses and 256 bytes for the constant data. During power-up, the second set of 256 bytes (containing the constant data) is copied into RAM. Later, the first set of 256 bytes (containing a table of routine addresses) is used for vectoring to a particular microcode routine: on receiving an instruction from the processor, e.g., Read, Write, or Format Track, the IDC logic references this table, gets the address of the microroutine for executing that instruction, and vectors to the routine. I/O lines are:

(a) LBDO:7 (Latched Bus Data Bits O thru 7), Input

Latched BDO:7 data which will result in the Map PROM outputting either constant data or a microroutine address.

(b) BRAO:7 (Branch Address), Output

Either a constant value or a microroutine address. If BRAO:7 contain a constant, it goes to the Map Latch. If BRAO:7 contain a microroutine address, it goes to the Microprogram Sequencer.

(6) Condition Code MUX

Provides the Condition Code (CC) input to the Microprogram Sequencer. I/O lines are:

(a) COND CODE (Condition Code), Input

A 4-bit condition code associated with an ALU instruction execution: overflow, sign bit, carry, and zero result. (Physically, COND CODE represents four lines: OFLOW, SIGN, CARRY7, and F=0. Refer to Appendix A for further description.)

(b) COND MUX CTL (Condition Code MUX Control), Input

Three bits for selecting one of eight conditions to be output by the Condition Code MUX. The selected condition is output as the CC to the Microprogram Sequencer. (Here, COND MUX CTL represents three lines:

MA, MB, and MC. Refer to Appendix A for further description.)

(c) CC (Condition Code), Output

Selected condition code sent to the Microprogram Seuencer, via the MUX Inverter.

(7) MUX Inverter

Passes the selected condition code to the Microprogram Sequencer, with or without inversion according to the received MI bit. I/O lines are:

(a) MI (MUX Inverter Bit), Input

The fourth bit of the COND MUX CTL output from the Pipeline Register. If the MI bit is set, the CC output is inverted; otherwise, the CC is passed as received from the Condition Code MUX.

(b) CC (Condition Code), Input/Output

As input, CC is the selection of one of eight possible condition codes from the Condition Code MUX. As output, CC is in either true or complement form according to the MI input.

(8) Data Latch

Latches BDO:7 data for input to either the ALU (the two 4-bit slice microprocessors) or the Map PROM. I/O lines are:

(a) BDO:7 (Bus Data Lines 0 thru 7), Input

Various microprocessor bus data.

(b) LBDO:7 (Latch Bus Data Bits O thru 7), Output

Data as input to the ALU or the Map PROM.

(9) Map Latch

Latches data constants output from the Map PROM and outputs this data onto BDO:7. I/O lines are:

(a) BRAO:7 (Constant Data), Input

Data constants from the Map PROM. (At power-up, the Map PROM must write data constants to the RAM.)

(b) BDO:7 (Bus Data Lines O thru 7), Output

Data constants written to the RAM.

(10) Random Access Memory (RAM)

Stores data constants and buffers read/write data. RAM consists of 1024 8-bit locations. It is equally divided into four pages: Page 0, consisting of 256 bytes, holds tabularized data constants from the Map PROM. Pages 1, 2, and 3 buffer data read from and written to one of the disk files; each of these pages holds one logical sector (256 bytes) for the IDC-formatted disk media. I/O lines are:

(a) BDO:7 (Bus Data Lines O thru 7), Input/Output

Data bytes to and from various functional blocks throughout the microprocessor control logic.

(b) RAMO:7 (RAM Address Bits), Input

An 8-bit address within a page of RAM memory. One of the two RAM-Address Counters generate this address; see paragraphs (13) and (14) below.

(c) RAMO:7 (RAM Address Bits), Input

An 8-bit address within a page of RAM memory. Control Store PROM generates this address in order to read a data constant.

(d) A8, A9 (RAM Page Address Lines), Input

Two binary bits for selecting one of four pages in RAM. (Physically, A8 and A9 represent two lines: PAGE13 and PAGE23. Refer to Appendix A for further description.)

(e) R/W (Read/Write Enable), Input

Signal for selecting a RAM read operation or a RAM write operation over BDO:7. (Physically, R/W represents one line: WENB. Refer to Appendix A for further description.)

(f) CENB (Chip Enable), Input

Signal for enabling RAM output onto BDO:7.

(11) RAM Control MUX

Controls the multiplexing of I/O operations at the RAM. (See paragraph (10) above for a description of RAM organization.)

The RAM Control MUX multiplexes simultaneous read operations at the RAM, as follows: During a read operation from a disk file, RAM first reads a logical sector from the disk file into page 1. If this operation is a multisector read, RAM also reads another logical sector into page 2. Once page 1 is filled with a logical sector, and the ECC circuitry validates the ECC, DMA transfer to the SELCH/MUX bus begins. This transfer occurs simultaneously with the filling of page 2, as directed by the RAM Control MUX. The filling of pages 2 and 3, and pages 3 and 1, proceed in the same manner.

Likewise, the RAM Control MUX multiplexes simultaneous write operations at the RAM, as follows: During a write operation to a disk file, RAM first writes a logical sector from the SELCH/MUX bus into page 1. Once page 1 is filled with a logical sector, data transfer to the selected disk file may begin. While this transfer is in progress, page 2 is filled with an additional sector of DMA data from the SELCH/MUX bus. The filling of pages 2 and 3, and pages 3 and 1, proceed in the same manner.

In summary, the RAM Control MUX directs the multiplexing of RAM operations for DMA and disk file I/O. This multiplexing ensures that these operations are performed simultaneously at their required speeds. I/O lines are:

(a) RAM CTL (RAM Control), Input

Control information required for multiplexing the DMA and disk file I/O. (Physically, RAM CTL represents five lines: MWE, MCE, AE/OE, PZ, and CNT. See Appendix A for further description.)

(b) A8, A9 (RAM Page Address Lines), Output

Two binary bits for selecting one of the three buffering pages: page 1, 2, or 3. (Physically, A8 and A9 represent two lines: PAGE13 and PAGE23. Refer to Appendix A for further description.)

(c) R/W (Read/Write Enable), Output

Signal for selecting a RAM read or RAM write operation over BDO:7. (Physically, R/W represents one line: WENB. Refer to Appendix A for further description.)

(d) CENB (Chip Enable), Output

Signal for enabling RAM output onto BDO:7.

(12) RAM Control Register

Holds information necessary for generating the RAM page number, read/write control, and chip enable as described above in paragraph (11). I/O lines are:

(a) BDO:7 (Bus Data Lines O thru 7), Input

Input data related to the page number and control signals needed for I/O multiplexing at the RAM.

(b) RAM CTL (RAM Control), Output

Control information required for multiplexing the DMA and disk file I/O. (Physically, RAM CTL represents five lines: MWE, MCE, AE/OE, PZ, and CNT. See Appendix A for further description.)

(13) RAM-Address Counter for Disk File Transfer, and Latch

Specifies the address of a RAM location written to or read from a disk file. The associated latch controls the counter output to the RAMO:7 lines.

(a) BDO:7 (Bus Data Lines O thru 7), Input

Value for determining the RAM page location from which data transfer shall occur.

(b) RAMO:7 (RAM Address Bits), Output

RAM memory location for the disk file transfer.

(14) RAM-Address Counter for DMA Transfer, and Latch

Specifies the address of the RAM location written to or read from the SELCH/MUX bus. The DMA transfer is always 256 bytes, i.e., 128 halfwords. The associated latch controls the counter output to the RAMO:7 lines.

(a) CTL (Control Line), Input

Signal for initializing the counter, which then counts up to 255 for the transfer of 256 bytes.

(b) RAMO:7 (RAM Address Bits), Output

RAM memory location for the DMA transfer.

(15) General-Purpose Data Registers

Store various data to be sent to the SELCH/MUX bus, e.g., status, sector addresses, or RPS data. These registers also store various data received from the SELCH/MUX bus for RAM input, e.g., a cylinder or head address. I/O lines are:

(a) CTL'S (Control Lines), Input

Three controls for determining whether general-register data is to be transmitted to the SELCH/MUX bus, received from the SELCH/MUX bus, or enabled for output over BDO:7.

(b) D08:15 (Data Bits 8 thru 15), Input

Byte of information from the SELCH/MUX bus.

(c) GPD08:15 (General-Purpose Data), Output

Register data to be sent to the SELCH/MUX bus.

(d) BDO:7 (Bus Data Lines 0 thru 7, Input/Output

General-purpose data sent to and received from the microprocessor controller logic.

(16) DMA Data Registers

Hold data received and transmitted between the SELCH/MUX bus and RAM. I/O lines are:

- (a) BDO:7 (Bus Data Lines O thru 7), Input/Output

 DMA data transfered between RAM and the SELCH/MUX bus.
- (b) CTL'S (Control Lines), Input
 Ten control/timing signals for loading the registers and enabling them to output data to the applicable buses.
- (c) D00:15 (Receive Data Bits 00 thru 15), Input

 Halfword of data received from the SELCH/MUX bus, to be output to the RAM.
- (d) DATA00:15 (Data Bits 00 thru 15), Output

 Halfword of data to be sent to the SELCH/MUX bus.

(17) DMA Control and Bus Data (BD) I/O Control

Sets up and maintains DMA transfers, via the DMA Data Registers, between the SELCH/MUX bus and the RAM. I/O lines are:

(a) CTL'S (Control Lines), Input

Ten control/timing signals. These are also passed on to the DMA Data Registers.

(b) BDI00:5 (Bus Data I/O and Controls), Input

A 6-bit code that controls the source and destination for BDO:7 and provides numerous control signals. See Appendix A for further description.

(c) CTL'S (Control Lines), Output

Control for one of the operations selected by the decoding of BDI00:5 input.

(d) 3200 PTCL (3200 Protocol), Output

Control signals to the SELCH for the "new" high-speed SELCH protocol. (Physically, 3200 PTCL represents two lines: STCHK and CTLOPTC. Refer to Appendix A for further description.)

(18) Control Latches

Latches halfword data (e.g., cylinder or head address) from the processor for subsequent input to the RAM. I/O lines are:

(a) D00:15 (Data Halfword), Input

Data halfword received over the SELCH/MUX bus from the processor.

(b) CTL'S (Control Lines), Input

Control/timing functions required for receiving halfword data from the processor.

(c) BDO:7 (Bus Data Lines 0 thru 7), Output

Halfword data latched from the processor and sent as bytes to the RAM.

(19) Error Correction Code (ECC) Generation

Generates a 32-bit ECC for a disk file write or read operation.

With a write operation, ECC Generation receives serial write data from input line RSROO, as described in paragraph (21) below. The circuitry then generates an ECC, which Error Correction Control appends to the end of the 256 bytes of data written to the selected disk file.

With a read operation, ECC Generation receives serial read data from input line RSROO, as described in paragraph (22) below. This input, consisting of 256-bytes of data and a 32-bit ECC, is serially shifted into the ECC Generation circuitry. ECC Generation then generates a new ECC from the 256 data bytes, and compares it with the read ECC. If the two ECCs match, the ECC is "validated."

I/O lines are:

(a) CTL'S (Control Lines), Input

Control/timing signals necessary for generating FCCs.

(b) RSROO (Read/Write Serial Data), Input

Serial data shifted into the ECC circuitry during a

read or write operation. During a read operation, this serial input data also includes an ECC.

(c) BDO:7 (Bus Data Lines 0 thru 7), Output

Error correction information output to the microprocessor logic whenever an ECC is not validated, i.e., whenever an ECC is found erroneous.

(20) Error Correction Control

Provides control circuitry necessary for ECC operations. I/O lines are:

(a) RSROO (Read/Write Serial Data), Input

Serial data shifted into the ECC circuitry during a write operation to a disk file.

(b) CTL'S (Control Lines), Input/Output

Control/timing signals necessary for generating ECCs and for detecting ECC errors.

(c) WDATA (Write Data), Output

Serial data, along with a generated ECC, to be written to a disk file.

(21) Parallel-to-Serial Conversion

Converts parallel RAM data from BDO:7 to serial data to be written to a disk file. This conversion circuitry applies only during disk file write operations, where data is written from the SELCH/MUX bus, via the RAM, to a disk file. I/O lines are:

(a) CTL'S (Control Lines), Input

Control/timing signals necessary for synchronizing the resulting serial write data to the disk file.

(b) BDO:7 (Bus Data Lines O thru 7), Input

Parallel data written from the RAM. The RAM originally received this data from the SELCH/MUX bus.

(c) WSR (Write Serial Data), Output

Serial data to be written to a disk file. WSR output is passed, via Serial-to-Parallel Conversion, as RSROO to Error Correction Control. There, a 32-bit ECC from ECC Generation circuitry is appended to the end of the 256 bytes of write data.

(22) Serial-to-Parallel Conversion:

Converts serial disk file data from the SDATA input to parallel data, to be sent to the RAM. This conversion circuitry applies during disk file read operations, where data is read from a disk file, to the RAM, and to the SELCH/MUX bus. Also, during a write operation, this circuitry passes WSR input as RSROO output to Error Correction Control and ECC Generation. I/O lines are:

(a) SDATA (Serial Data), Input

Serial data and ECC read from the disk file.

(b) RSROO (Read/Write Serial Data), Output

Same serial data and ECC as above, output to the ECC Generation circuitry. More specifically, for a single disk file read operation, RSROO contains 256 bytes of data and a trailing 32-bit ECC. This data and ECC are input to ECC Generation circuitry which checks for errors. See paragraph (19) above.

(c) BDO:7 (Bus Data Lines O thru 7), Output

Parallel data sent to the RAM.

CHAPTER 4

MAINTENANCE

4-1 INTRODUCTION

Along with the table of mnemonics in Appendix A and the IDC board schematics in Appendix B, Chapter 4 presents detailed information necessary for troubleshooting the IDC board. Before reading this chapter, you should be thoroughly familiar with Chapter 3. For information pertaining to preventive maintenance on IDC disk files, refer to the list of related publications in Section 1-2.

4-2 MICROPROCESSOR/SEQUENCER CIRCUITRY

The heart of the IDC board is the Microprocessor/Sequencer circuitry. It provides, sequences, executes, and routes the various microinstructions for interfacing a 3200-Series processor and SELCH/MUX bus with the IDC disk files. Illustrated in Figure 3-6, Microprocessor/Sequencer circuitry consists of these functional blocks:

- Microprocessor (Two 4-Bit Microprocessor Chips)
- Pipeline Register
- Control Store PROM
- Microprogram Sequencer

Microinstructions are stored as part of the microprogram within Programmable Read Only Memory (Control Store PROM). Section 4-2.1 discusses these microinstructions.

The Pipeline Register latches each microinstruction (output from PROM) for input to the Microprocessor and to the various functional blocks of the IDC controller logic.

The Microprocessor, alternately referred to as the ALU, executes ALU instructions which are part of each microinstruction received from the Pipeline Register. Section 4-2.2 discusses the Microprocessor.

The Microprogram Sequencer gives the IDC the capability of executing its stored microprogram from PROM. This capability classifies the IDC as "intelligent." By acting on condition code, sequencer instruction, and branch address inputs, the Microprogram Sequencer controls the execution sequence of the microprogram. Each 10-bit address output from the Microprogram Sequencer selects one of the 1024 microinstructions as the next instruction to be executed. Section 4-2.3 discusses the Microprogram Sequencer.

47-032 R00

Section 4-2.4 describes the clock signals associated with Microprocessor/Sequencer operation.

Section 4-2.5 discusses general operation of the Microprocessor/Sequencer circuitry and presents examples of typical operations.

4-2.1 Microcode Instructions

A microcode instruction, or microinstruction, is a 56-bit output from Control Store PROM. Corresponding to these 56 bits are 56 output lines. Refer to Figure 3-6, to the right side of the block diagram. As shown, going into the Pipeline Register from PROM are 56 lines (unlabeled). These same lines, which represent the 56 bits of a stored microinstruction, are output from the top of the Pipeline Register to these destinations: the RAM circuitry, the Bus Data I/O Control circuitry, the Microprocessor (i.e., the two 4-bit microprocessor chips), and the Microprogram Sequencer.

Table 4-1 on the next page lists the line mnemonics corresponding to the 56 microinstruction bits. These bits or lines are classified into five functional fields:

- (1) RAM Address/Control
- (2) Bus Data I/O Control
- (3) ALU Address/Control
- (4) Branch Address/Control
- (5) Microprogram Sequencer

Sections 4-2.1.1 thru 4-2.1.5 discuss the 56 output lines within these five fields.

Table 4-1. Bit Definitions of the 56-Bit Microinstruction

+	++		+	++	
•	MNEMONIC	•	•	MNEMONIC	NAME (
+====	+======+	-======================================	+====	 ======+	
! !	! !		1		<u> </u>
55	BRA7	Branch Address Bit 7	26	CIN	Carry-In
54	BRA6	Branch Address Bit 6	25	POE	ALU Output Enable
53	BRA5	Branch Address Bit 5	24	MI	CC MUX Inverter Bit
52	BRA4	Branch Address Bit 4	23	RAM7	RAM Address Bit 7
51	BRA3	Branch Address Bit 3	22	RAM6	RAM Address Bit 6
50	BRA2	Branch Address Bit 2	21	RAM5	RAM Address Bit 5
49	BRA1	Branch Address Bit 1	20	RAM4	RAM Address Bit 4
48	BRAO	Branch Address Bit 0	19		RAM Address Bit 3
47	SI3	Sequencer Instruction Bit 3	18	RAM2	RAM Address Bit 2
1 46	SI2	Sequencer Instruction Bit 2	1 17	RAM1	RAM Address Bit 1
45	SI1	Sequencer Instruction Bit 1	1 16	RAMO	RAM Address Bit 0
44	SIO	Sequencer Instruction Bit 0	1 15	BDIO5	Bus Data I/O Bit 5
43	A3	A-Register Address Bit 3	1 14	PZ	RAM Page Zero
42	A2	A-Register Address Bit 2	13	AE/OE	RAM Address Enable
41	1,1	A-Register Address Bit 1	1 12	MCE	RAM Chip Enable
1 40	I AO I	A-Register Address Bit 0	1 11	NWE	RAM Write Enable
39	B3	B-Register Address Bit 3	1 10	CNT	RAM Page Counter Enable
38	B2	B-Register Address Bit 2	09	BRA9	Branch Address Bit 9
37	B1	B-Register Address Bit 1	80	BRA8	Branch Address Bit 8
36	BO 1	B-Register Address Bit 0	07	MC I	CC MUX Selection Bit C
35	I8	ALU Instruction Bit 8	06	MB I	CC MUX Selection Bit B
34	I7	ALU Instruction Bit 7	05	MA	CC MUX Selection Bit A
j 33	I6	ALU Instruction Bit 6	04	BDIC4	Bus Data I/O Bit 4
32	j 15 j	ALU Instruction Bit 5	03	BDIO3	Bus Data I/O Bit 3
j 31	I4	ALU Instruction Bit 4	02	BDIO2	Bus Data I/O Bit 2
j 30	j 13 j	ALU Instruction Bit 3	j 01	BDIO1	Bus Data I/O Bit 1
29	12	ALU Instruction Bit 2	j 00	BDIOO	Bus Data I/O Bit 0
28	j I1 j	ALU Instruction Bit 1	İ	į	İ
j 27	i IO i	ALU Instruction Bit 0	Ì	i ' i	
İ	i i		Ì	İ	
·			. .		

^{*} MSB is bit 55; LSB is bit 00.

4-2.1.1 RAM Address/Control Field

This field has thirteen bits. As shown in Figure 3-6, two outputs leave the top of the Pipeline Register and go to the RAM control circuitry: RAM Address Lines (RAMO:7) and RAM Control (RAM CTL). RAMO:7 is an 8-bit address for selecting one of 256 locations within one of the four RAM pages. RAM CTL represents five control lines:

(1) RAM Address Enable (AE/OE)

A high on this line selects RAMO:7 from the Pipeline Register as the RAM address source. A low selects RAMO:7 from the RAM Address Counter as the address source.

(2) RAM Page Counter Enable (CNT)

When high, this line enables the RAM Page Counter to increment to the next page.

(3) RAM Chip Enable (MCE)

This line enables the RAM for a read or write operation.

(4) RAM Write Enable (MWE)

This line enables RAM to be written to.

(5) Page Zero (PZ)

This line selects RAM page zero.

4-2.1.2 Bus Data I/O Control Field

This field has six bits: Bus Data I/O and Control Bits (BDIO0:5). BDIO0:5 contain a 6-bit code for controlling I/O over the Microprocessor Bus BDO:7. Table 4-2 on the next three pages lists the BDIO0:5 codes and the corresponding BDO:7 contents. For additional information to interpret this table, refer to the table of mnemonics in Appendix A.

Notice that the MODE column of Table 4-2 specifies either a Read, a Write, or a Strobe. A Read denotes BDO:7 source data going into the Microprocessor or RAM. A Write denotes BDO:7 destination data going out of the Microprocessor, RAM, or Map PROM. A Strobe denotes one of the numerous bus data control functions. Refer to Section 4-2.4.2 for further detail.

Table 4-2. BDI00:5 Values for Microprocessor Bus Functions

,					-								
BDIO0:5 MODE ++TIMI		MODE &	FUNCTION	ON FUNCTION	CONTENTS OF BDO:7 BITS*								
OCT.	HEX.	1	İ	NAME 	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BDO	
1 !	 00	 CLK23	!	 No Operation	 			 	 	 	1		
01	01	Strobe CLK23	CINTCLR	 Internal Clear 		! ! !	 		 	! ! !			
02	•	 Rea1 CLK23	ECCLO	 Load ECC Low !	ECC23	ECC22	 FCC21 	! !	1] 	 	!	
03		 Read CLK23	 ECCHI	 Load ECC High 	 ECC31 	ECC30	l ECC29 	ECC28	 ECC27 	 ECC26 	 ECC25	ECC24	
04 1	04	R/W CLK23	XFERLO	 Transfer Low Byte 	 ** 	 ** 	! ** 	**	**	 * *	 **	**	
05		R/W CLK23	 XFERHI	 Transfer High Byte 	 ** 	 **	 ** !	**	**	 **	 * *	 ** 	
06	•	 Read CLK23	 DE 	 Data Enable 	 ** 	 ** 	 ** 	 ** 	! ** !	 **	 **	 **	
07	•	 Strobe CLK23	 RSTATN	 Feset Attention 	 	 		 	,	 	 	 	
1 10		 Read CLK23	RBC	 Read Bus Control 	 NEWFILE	 INTREQ 	 EXTCLR 	FILE23	 FILE13 	 FUNC2 	FUNC1	FUNCO	
1 11		Read CLK23	FRA	 Pead RAM Address 	 RAM7 	 RAM6 	 RAM5 	RAM4	 RAM3 	RAM2	 RAM1 	RAMO	
1 12	•	Read CLK23	EDS	 Enable Disk Status 	 Busy 	 WPROT	 READY 	ONCYL	 SKER 	 FAULT 	SECTOR	INDEX	
1 13		Read CLK23	*	 Enable Seek End and Drive Select	 SKEND3 	SKEND2	I SKEND1 	SKENDO	 SEL3 	 SEL2 	SEL1	SELO	
1 14	•	 Read CLK23	! !RBD	 Fead Bus Data 	 D08 	D09	D10	D11	D12	 D13 	 D14 	D15	
15		 Read CLK23	RBS	 Pead Bus Status 	I I DMAGO I	SELCHBZ	 PARTIAL 	OVERRUN	 BITSRO 	 SECTOV	TIMEOUT	 FMTENBL	
1 1	L	<u>.</u>	ዾ .	<u>!</u>	<u>.</u> .	<u>.</u> .	<u>.</u> .			<u>.</u>	1	! <u> </u>	

Table 4-2. BDI00:5 Values for Microprocessor Bus Functions (Continued)

BDI	BD100:5		FUNCTION	FUNCTION	CONTENTS OF BDO:7 BITS*								
OCT.	HEX.		l i	NAME 	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BDO	
1	0 E	•		 Establish Branch Address 	 Mask	Mask WPROT	 Mask	•	•	Mask FAULT	 ***	1	
17		Strobe CLK23	SSYN	Set Sync	! !	 	 	!	! 	! 		!	
20		 Write CLK3	LDPAGE	 Load RAM Page Number 	1 	1		1	 **** 	 **** 	LP23	LP13	
21		 Write CLK3	 LDDSK 	 Load Disk 	 RAM7 	 RAM6 	RAM5	RAM4	 RAM3 	 RAM2 	RAM1	 RAMO 	
22	•	 Write CLK3	LDCB	 Load Disk Data Bus 	 B07 	 B06 	B05	 B04 	 B03 	 B02 	B01	 B00 	
23		 Write CLK3	 LDCT 	 Load Disk Control Tag 	 SCT 	 SHT 	 CT 	USEL Tag	 (spare) 	 (spare) 	 B09 	 B08 	
24	•	Write CLK3	LDDHA	 Load DMA 	 	1 	1 1 !	 -	•	 Write/ Read	DMA23	 DWA 13 	
25		 Strobe CLK3	SATN	 Set Attention	1	! !	!	1 1	 			! !	
26	•	 Write CLK3	TBD	 Transmitted Bus Data 	GPD08	GPD09	GPD10	GPD11	 GPD12 	GPD13	GPD14	GPD15	
27		 Strobe CLK3	LON	Turn On Diagnostic	1 			 	! !	 		! !	
30		 Strobe CLK3	CON	 Microcode Clear to Zero 	 			 				1 1 1	
31	•	 Write CLK3	INTDATA	 Interrupt Data 		1		•	 CINT/ FINT	****	FA14	 FA 15 	
32		 Strobe CLK3	LOF	 Clear Diagnostic 	! !	 	 	 	 			!	
33	•	 Strobe CLK3	DMASTRT	 DMA Start 			 	[] !	 	- !		† 	

Table 4-2. BDI00:5 Values for Microprocessor Bus Functions (Continued)

	00:5	MODE &	FUNCTION	FUNCTION			CON	TENTS OF	BD0:7 B3	TS*		
OCT.			HING MNEMONIC NAME +-		BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0
34		 Strobe CLK3		Save Carry		 	 	 	 	 		
] 35 3	•	 Strobe CLK3	STPSLCH	Stop SELCH Strobe		! 	 	! !	! 	:		
36		 Strobe CLK3	SETIDL	Set Idle		 		† † 	 	,		
37	•	 Strobe CLK3	RSTIDL	Reset Idle		! !	! ! !	1 · · · · · · · · · · · · · · · · · · ·			[[[
40		Read CLK23	•	Disk Status Clear and Enable	BUSY	WPROT	READY	ONCYL	SKER	FAULT	SECTOR	INDEX
41		Strobe CLK23	OFF	ECC Off		! 	! !	 	 	:	 	
42		Strobe CLK23	ON	ECC On		· 	i 1 1	 		:		
43	•	Strobe CLK23	SEC	Shift ECC		 	 	 				
44		 Strobe CLK23	MEC	Enable ECC Shift		i 	i 	1 9				
45		Strobe CLK23	ME 	Map PROM Enable		 	! !	i !				
46		Strobe CLK23	FOUND	Sector Found		 	: 	! !				
47		Write CLK23 	SEL	Select Pulse	;	i 		 			DRV23	DRV13

^{*} Blank entries indicate that the bit position is neither latched nor used.

^{**} Register data I/O. See descriptions of corresponding mnemonics in Appendix A.

^{***} Bits BD7:2 associated with ESTBRA do not actually contain the specified mask data. However, the BD7:2 bits are ANDed with the specified mask mnemonics to enable status branches.

^{****} These entries indicate that the bit position is latched but not currently used.

4-2.1.3 ALU Address/Control Field

This field has nineteen bits. As shown in Figure 3-6, four outputs leave the top of the Pipeline Register and go to the Microprocessor circuitry: λ , B, CONT, and I.

A-output represents four lines: A-Register Address Bits (A0:3). A0:3 contain a binary value for selecting one of the ALU registers as the source A-Register. Section 4-2.2 further discusses this selection.

B-output represents four lines: B-Register Address Bits (B0:3). B0:3 contain a binary value for selecting one of the ALU registers as the source/destination B-Register. Section 4-2.2 further discusses this selection.

CONT output represents two lines: Carry-In (CIN) and ALU Output Enable (POE). CIN is a microcode-generated carry input to the ALU. POE enables ALU output onto BDO:7. Section 4-2.2 further discusses these lines.

I output represents nine lines: ALU Instruction Bits (I0:8). I0:8 contain a 9-bit instruction for an ALU operation. The first three bits of this code, I0:2, denote the source of input data; the second three bits, I3:5, specify the particular ALU operation; and the third three bits, I6:8, denote the destination of results. Refer to Tables 4-4 thru 4-7 in Section 4-2.2 for detailed descriptions of I0:8.

4.2.1.4 Branch Address/Control Field

This field has ten bits: Branch Address Bits (BRAO:9). BRAO:9 contain either a 10-bit branch address or a constant count value as input to the Microprogram Sequencer. These bits specify either the location of the next microinstruction to branch to or the count value for controlling microinstruction loop executions. Execution of a particular branch address depends on the Microprogram Sequencer field discussed below.

4-2.1.5 Microprogram Sequencer Field

This field has eight bits. As shown in Figure 3-6, two outputs leave the top of the Pipeline Register and go to the Microprogram Sequencer, via the Condition Code MUX and the MUX Inverter. These outputs are: Condition Code MUX Control (COND MUX CTL) and Microprogram Sequencer Controls (CTL).

COND MUX CTL represents four lines: Condition Code MUX Selection Bits (MA:MC) and the CC MUX Inverter Bit (MI). MA:MC contain a 3-bit code that results in a Condition Code (CC) output, via the Condition Code MUX, to the Microprogram Sequencer. This CC output, along with BRAO:9, is used for a "next address" calculation. Table 4-3 gives the MA:MC possibilities; where necessary, refer to Appendix A for further description of the mnemonics. MI, the fourth bit of COND MUX CTL, inverts the CC output from the MUX Inverter when required.

Sequencer Instruction Bits (SIO:3) contain a hexadecimal value for one of sixteen possible sequencer instructions to generate the next microinstruction address within PROM. Table 4-8 in Section 4-2.3.1 presents a detailed description of these bits.

MA:		CONDITION MNEMONIC	CONDITION NAME
0		CCMUXP	CC MUX Output
1		OFLOW	Overflow
2		SIGN	Sign Bit
3		CARRY7	Carry Bit 7
4		RSEL	Register Select
5	·	IPRY	Input Ready
6		SON	Latched Sync On
7		F=O	Function Equals Zero

Table 4-3. MA:MC Values for CC Output

^{*} Condition Code (CC) output from the Condition Code Multiplexer consists of one of the eight conditions selected by the octal value of the three bits, MA:MC. (MC is the most significant bit.) Refer to Appendix A for further description of the selected conditions.

4-2.2 The 4-Bit Slice Microprocessors

Two identical 4-bit slice microprocessor chips are connected on the IDC board to form the 8-bit ALU circuitry. One chip handles the most significant four bits (MSBs) of each I/O byte, and the other handles the least significant four bits (LSBs). Figure 4-1 on shows a functional block diagram of one 4-Bit Slice Microprocessor; for further orientation, refer to the block diagram of Figure 3-6. The following paragraphs discuss the functional blocks and I/O lines in Figure 4-1. Labeling in this figure is according to manufacturer's specification.

(a) MicroRAM

This block, also referred to as local RAM, consists of sixteen 4-bit RAM locations. These are addressed by the A- and B-Register Address Lines (A0:3 and B0:3). That is, A0:3 and B0:3 inputs determine which of the sixteen locations are read into the A- and B-Latches.


A0:3 and B0:3 inputs can specify the same address. Also, B0:3 specifies the RAM write location for data input via the RAM Shift MUX.

(b) A- and B-Latches

These two latches hold output from the MicroRAM and serve as inputs to the R- and S-MUXs. Data is held in the A- and B-Latches while CLK6 (see Section 4-2.4) is low, thereby avoiding any race condition.

(c) R-MUX and S-MUX

These multiplexers are the two input ports to the ALU. As shown in Figure 4-1, the R-MUX passes input from either of two sources: Latched Bus Data Bits (LBDO:3 or LBD4:7, depending on whether the microprocessor is the less significant or more significant chip) or A-Latch output. LBDO:7 input is also referred to as direct data. The S-MUX passes input from one of three sources: A-Latch output, B-Latch output, or Q-Register output (Q0:3). In addition to the inputs just specified, the R- and S-MUXs can output a zero to the ALU.



(d) Q-Register

The main purpose of the Q-Register is to enable the double-length shifts required by binary multiplication and division. Therefore, the Q-Register receives, via the Q-Shift MUX, both ALU output (F0:3) and its own output (Q0:3). Shifts are controlled by the ALU destination control bits I6:8; Table 4-7 specifies I6:8 values for up and down shifting.

The Q-Register is also employed as a holding register or accumulator.

(e) Q-Shift MUX

This multiplexer receives F0:3 as input from the ALU and Q0:3 as input from the Q-Register. Output to the Q-Register can be shifted one bit in either direction, up or down, or not shifted at all.

The INO/IN3 inputs and the Q0/Q3 outputs carry overflow bits resulting from an up or down shift operation. Table 4-7 presents further information on this operation.

(f) RAM-Shift MUX

This multiplexer receives F0:03 as input from the ALU. Output goes to the MicroRAM and, like the Q-Shift MUX, this output can be shifted one bit in either direction, or not shifted at all.

The INO/IN3 inputs and the FO/F3 outputs carry overflow bits resulting from an up or down shift operation. Table 4-7 presents further information on this operation.

(g) Y-Output MUX

This multiplexer receives input from either the ALU or the A-Latch. When the ALU Output Enable (POE) signal is active, low, the Y-Output MUX outputs F0:3 or the A-Register contents onto the Microprocessor Bus (BDO:3 or BD4:7, depending on whether this microprocessor is the less significant or more significant chip).

Microprocessor output lines to BDO:7 are in the high-impedance state whenever POE is high.

(h) ALU

Depending on the input of the ALU Instruction Bits (I0:I8), the ALU performs arithmetic or Boolean functions. Refer to Tables 4-4 thru 4-7 for detailed information. The Carry-In (CIN) input is generated by microcode to increase the number of possible functions. Or, for the more significant ALU, CIN is the carry-out of the less significant ALU. Condition Code (COND CODE) output indicates the results of ALU instruction execution, i.e., the execution of the I0:8 bits. It is a 4-bit condition code representing four lines: Overflow (OFLOW), Sign Bit (SIGN), Carry Bit (CARRY7), and Function Equals Zero (F=0). For further description of these four lines, refer to Appendix A.

4-2.2.1 ALU Instructions from IO:8

ALU instructions are input to the ALU through nine lines: I0:8. (As previously discussed, an ALU instruction is part of the 56-bit microinstruction output from Control Store PROM; see Figure 3-6.) These nine bits determine data flow and control function. The first three bits, I0:2, select the input source to the ALU. The second three bits, I3:5, specify the ALU function to be performed. The third three bits, I6:8, select the destination for the results of the executed function. Tables 4-4 thru 4-7 define the contents of I0:8, and paragraphs (1) thru (3) below discuss these bits.

(1) ALU Source Selection with IO:2

Refer to Figure 4-1. As illustrated there, input to the ALU is from the R-MUX and S-MUX. Furthermore, as discussed earlier:

- (a) Input from the R-MUX to the ALU can be one of three sources: LBD0:3/LBD4:7, A-Latch data, or zero.
- (b) Input from the S-MUX to the ALU can be one of four sources: A-Latch data, B-Latch data, Q0:3, or zero.

Consequently, the ALU has twelve possible input combinations, as shown below, where: A refers to A-Latch, B refers to B-Latch, D refers to direct data of LBD0:7, Q refers to Q-Register, and Z refers to zero.

R-MUX Input: AAAA DDDD ZZZZ S-MUX Input: ABQZ ABQZ ABQZ Since only three bits of the instruction code are available for specifying source input, only eight of the twelve combinations can be defined. However, since A and B can refer to the same MicroRAM location, the AA, AZ, and DB combinations are redundant. Also, since zero/zero input is considered meaningless, ZZ is redundant. Consequently, IO:2 can specify all eight of the effective combinations. See Table 4-4.

Table 4-4. Microinstruction Bits IO:2 for ALU Source Control

IO:	2 VAI	LUE	OCTAL	ALU SOU	SOURCE SOURCE - MNEMONIC	
I2	I1	10	CODE	R-MUX*	S-MUX*	
0	0	0	0	A-Latch	Q-Register	ΑQ
0	0	1	1	A-Latch	B-Latch	λB
0	1 1	0	2	Zero	Q-Register	ZQ
0	1	1	3	Zero	B-Latch	ZB
1	0	0	4	Zero	A-Latch	ZA
1	0	 1	5	LBD0:7	A-Latch	DA
1	1 1	! 0	6	LBD0:7	Q-Register	DQ
1	1 1	 1 	7	LBD0:7	Zero	DΖ

^{*} As represented in Figure 4-1, R-MUX and S-MUX are the two input ports to the ALU. Refer to Table 4-6 for IO:2 combinations with the I3:5 bits.

(2) ALU Function Control with I3:5

Basically, I3:5 bits allow eight ALU functions to be specified -- three arithmetic and five Boolean. See Table 4-5. However, since there are eight different ALU input combinations from I0:2, I3:5 actually allow more than just eight ALU functions. Also, the Carry-In (CIN) bit permits additional operations. Table 4-6 shows all functions permited with I3:5, I0:2, and CIN inputs.

Table 4-5. Microinstruction Bits I3:5 for ALU Functions

I3: 	5 VAI	UE I3	OCTAL - CODE	ALU FUNCTION*	FUNCTION MNEMONIC
	0	0 1	0 1 2	R+S (R plus S) S-R (S minus R) R-S (R minus S)	ADD SUBR SUBS
0	1	1	3	R OR S	OR
1 1	0	0	4	R AND S	AND
1 1	0	1	5,	\overline{R} AND S (not R and S)	NRS
1 1	1	0	6	R XOR S (R exclusive or S)	XOR
1 1	1	1	7	R XOR S (R exclusive nor S)	XNOR

^{*} R and S respectively refer to the two input ports, R-MUX and S-MUX, represented in Figure 4-1. Refer to Table 4-6 for I3:5 combinations with the I0:2 bits.

(3) ALU Destination Selection with I6:8

I6:8 bits select the destination of the F0:3 output resulting from ALU execution of bits I0:5. As illustrated in Figure 4-1, ALU output goes to one or more destinations: the MicroRAM circuitry, the Q-Register circuitry, and the Y-Output MUX. And, depending on the value of I6:8, this output can be up- or down-shifted. Table 4-7 shows the destination control associated with I6:8. With any value of I6:8, and with an active (low) POE input, the Y-Output MUX outputs the F0:3 results over the Microprocessor Bus BD0:7.

Table 4-6. Source-Function Matrix for Microinstruction Bits I0:5*

		ALU SOURCE INPUT BITS I0:2 (OCTAL VALUE)									
	CTION BITS		AB (1)	ZQ (2)	ZB (3)	Z A (4)	DA (5)	DQ (6)	DZ (7)		
 ADD (0)	CIN=0	A+Q	A+B A+B+1	Q Q+1	 B B+1	 A A+1	 D+A D+A+1 	D+Q D+Q+1	D D+1		
SUBR	CIN=0	Q-A-1	B-A-1 B-A	Q-1 Q	B-1 B B	λ-1 λ	A-D-1 A-D	Q-D-1 Q-D	-D-1 -D		
 SUBS (2)	CIN=0 R-S with	A-Q-1	A-B-1 A-B	-Q-1 -Q	-B-1 -B	-A-1 -A	D-A-1 D-A	D-Q-1 D-Q	D-1 D		
 OR (3)	RORS	A OR Q	A OR B	Q	 B 	λ	D OR A	D OR Q	D		
 AND (4)	R AND S	A AND Q	A AND B	0	0	0	D AND A	D AND Q	0		
 NRS (5)	NOT RAND S	AND Q	A AND B	0	 B 	l A	D AND A	D AND Q	0		
XOR (6)	R XOR S	A XOR Q	A XOR B	Q	 B 	λ .	D XOR A	D XOR Q	D		
 XNOR (7)	R XNOR S	A XOR Q	A XOR B	ō	B	λ	D XOR A	D XOR Q	D		

^{*} This table is a combination of Tables 4-4 and 4-5. If necessary, refer to these tables for further detail.

Table 4-7		Microinstruction	Bits	I6:8	for	ALU	Destinat	ion	Control*
-----------	--	------------------	------	------	-----	-----	----------	-----	----------

I6	I6:8 VALUE		++ +0CTAL		HIFTER DUT	•	AM	Q-SHI		•	GISTER	COMMENTS
 18	 I7		CODE +		RAMS	SHIFT	LOAD	Ω0	Q3	SHIFT	LOAD	
1 0	0	0	0	n/a	n/a	l n/a	none	n/a	n/a	none	F to Q	Loads F0:3 to the Q-Register.
0	0	1	1	n/a	n/a	n/a	none	n/a	n/a	n/a	none	Generates BD0:3/BD4:7 output only if POE control input is low.
0	 1 	0	2	n/a	n/a	 none 	F to B	n/a	n/a	 n/a 	none	Generates BD0:3/BD4:7 output directly from a MicroRAM A-Register. F0:3 output is to a MicroRAM B-Register.
0	1	1	3	n/a	n/a	none	F to B	n/a	n/a	n/a	none	F0:3 output is to a MicroRAM B-Register.
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0	4	FO	IN3	down	F/2 to B	Q0	IN3	down		F0:3 output is down-shifted and input to a MicroRAM B-Register: F0 output, resulting from the down-shift of the less significant MicroRAM, wraps around as IN3 input to the MSB of the more significant MicroRAM. Q-Register output is down-shifted and again input to the Q-Register: Q0 output, resulting from the down-shift of the less significant Q-Register, wraps around as IN3 input to the more significant Q-Register.
1	0	1 1 1	5	FO	IN3	down	F/2 to B	QO	n/a	n/a	none	F0:3 output is down-shifted and input to a licroRAM B-Register as just discussed above.
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	 1 	 0 	6 6 1 1 1 1 1 1 1 1	INO	 F3 	up 	2xF	INO	Q3	up 		F0:3 output is up-shifted and input to a MicroRAM B-Register: F3 output, resulting from the up-shift of the more significant MicroRAM, wraps around as INO input to the LSB of the less significant MicroRAM. Q-Register output is up-shifted and again input to the Q-Register: Q3 output, resulting from the up-shift of the more significant Q-Register, wraps around as INO input to the less significant Q-Register.
1	1 	1 	7 7 	- Ino	F3 	up 	2xF to B	n/a	Q3 	n/a 	none	F0:3 output is up-shifted and input to the MicroRAM B-Register as just discussed above.

^{*} Every I6:8 value generates a BD0:3/BD4:7 output, provided the POE input to the Y-Output MUX is low. The letters n/a (non-applicable) denote a "don't care" combination where the associated output is in a high-impedance state. (Specifically, the shift pin is a TTL input internally connected to a 3-state output in the high-impedance state.) The terms up and down respectively refer to a shift up towards the MSB or a shift down towards the LSB.

4-2.3 Microprogram Sequencer

As its name implies, the Microprogram Sequencer controls the sequence of microinstruction execution. Refer to the block diagram of Figure 3-6. To output the 10-bit address (PAO:8, SPA9) to PROM for the next microinstruction to be executed, the Microprogram Sequencer receives three inputs:

- (1) Branch Address Bits (BRA0:9)
- (2) Condition Code (CC)
- (3) Sequencer Instruction Bits (SIO:3)

From the Pipeline Register, BRAO:9 supplies a 10-bit branch address for the next microinstruction to be executed by IDC controller circuitry. BRAO:9 can address all of the 1024 56-bit locations within Control Store PROM. The actual branch address, if any, depends on the CC and SIO:3 inputs. Alternately, instead of a branch address, BRAO:9 can supply a count value for iterations (repetitive executions) of a microinstruction loop.

CC supplies one of eight condition code tests used by the Microprogram Sequencer for a "next address" calculation. Table 4-3 describes the MA:MC bits associated with the CC.

SIO:3 specify one of sixteen possible sequencer instructions. These are described later in Section 4-2.3.1. (To more easily understand the following discussions, you might want to refer there now and scan Table 4-8 to gain an overview of these instructions.)

Figure 4-2 on the next page shows a functional block diagram of the Microprogram Sequencer. The following paragraphs discuss the functional blocks and I/O lines shown in the figure.

(a) Address/Down-Counter Register and Zero Detector

This register functions either as an Addess Register or a Down Counter. As an Address Register, it functions as a holding register to temporarily store a branch address from BRA0:9. Or, as a Down Counter, it controls microinstruction loop iterations. Specifically, BRAO:9 loads the register with a count value of one less than the wanted number of Before each successive execution of a iterations. microinstrution loop, the Zero Detector examines the count for a zero value; if not equal to zero, the count is decremented and the loop executes. This operation continues until a zero is detected, terminating loop execution. Decrement Repeat Loop (DRL), Decrement Repeat Instruction (DRI), and Three-Way Branch (TWB) sequencer instructions in Table 4-8 use the register as a Down Counter.]

The Address/Down-Counter Register is loaded with either of two sequencer instructions from Table 4-8: Load Counter (LDCT) or Push Conditional Load (PCL). LDCT explicitly loads the Down Counter Register with a count value from BRAO:9. PCL conditionally loads the Address Register with a branch address from BRAO:9.




Figure 4-2. Block Diagram of the Microprogram Sequencer

(b) Incrementer

The 10-bit address from the Output MUX is always input to the Incrementer which increments the address by a value of one before passing it to the Microprogram Counter.

(c) Microprogram Counter

Once incremented, the 10-bit address from the Output MUX is stored in the Microprogram Counter. During standard sequential microinstruction execution, this functional block supplies the Output MUX with the address of the next microinstruction to be executed by the IDC logic.

(d) 5x10 Bit Stack with Stack Pointer

This functional block stores return addresses for subroutine calls. It is a 5-level First-In/First-Out (FIFO) stack with a Stack Pointer pointing to the top address. Return address inputs and outputs of this stack are performed by "push" and "pop" operations from the sequencer instructions. A push operation increments the Stack Pointer and pushes an address from the Microprogram Counter to the top-of-stack. (Should the stack be full when an address is pushed in, the current address at top-of-stack is overwritten and lost.) A pop operation decrements the Stack Pointer and "pops" the formerly current return address from the top-of-stack. [Push operations are performed by the Conditional Call (CC), Push Conditional Load (PCL), and Conditional Call 2 Places (CC2) sequencer instructions. Pop operations are performed by the Decrement Repeat Loop (DRL), Conditional Return (CR), Conditional Jump and Pop (CJP), Loop on Fail (LOOP), and Three-Way Branch (TWB) sequencer instructions.]

(e) Instruction/CC Decoder

This functional block receives the Sequence Instruction Bits (SIO:3) and Condition Code (CC) input that control other-than-standard sequencing of microinstruction execution. Section 4-2.3.1 discusses the sixteen possible sequencer instruction input from SIO:3. For information pertaining to the CC bit, refer to Table 4-3.

With the SIO:3 and CC inputs, the Instruction/CC Decoder outputs the sequence control signals to numerous points throughout the Microprogram Sequencer to effect sequence control.

(f) Output MUX

Depending on the sequencer instruction received via SIO:3, the Output MUX selects an address from one of four sources:

- (1) BRAO:9 (direct data)
- (2) Address Register
- (3) Stack
- (4) Microprogram Counter

For specific source inputs, refer to the list of sequencer instructions in Table 4-8.

4-2.3.1 Sequencer Instructions from SIO:3

Sequencer instructions are input to the Microprogram Sequencer through four lines: SIO:3. (As discussed in Section 4-2.1.5, SIO:3 are part of the 56-bit microinstruction output from Control Store PROM.) These four lines specify a hexadecimal code for one of sixteen sequencer instructions.

Table 4-8 lists and describes these instructions. By briefly scanning the descriptions in this table, you can see that a conditional pass or fail test is used frequently to effect various operations. A pass condition occurs when the CC input is low; a fail condition occurs when CC input is high.

Table 4-8. SIO:3 Input to Microprogram Sequencer

SIO:3	•	DESCRIPTION
0	Jump-to-Zero (JZ)	Used at power-up or initialization. As a result of this instruction, the address of the next microinstruction is zero, and the Stack Pointer resets to zero. The The Microprogram Counter now holds an address value of 0.
1	Conditional Call (CC)	A conditional call to a subroutine, depending on whether a condition passes or fails. If the condition passes, contents of the Microprogram Counter are pushed onto the Stack, and the microinstruction addressed by BRA0:9 is executed by the IDC logic. But if the condition fails, the next sequential instruction from the Microprogram Counter is executed by the IDC logic.
2	Unconditional Jump (JT)	An unconditional jump to the start of a new microprogram. As a result of this instruction, the microinstruction addressed by BRA0:9 is executed, and the Microprogram Counter is loaded with the BRA0:9 address plus one.
3	Conditional Jump Microcode (CJ)	A conditional jump or branch in microinstruction execution, depending on whether a condition passes or fails. If the condition passes, the microinstruction addressed by BRAO:9 is executed. If the condition fails, the next sequential instruction from the Microprogram Counter is executed.
4	Push, Conditional Load (PCL)	Used primarily to set-up loop execution. It causes the contents of the Microprogram Counter to be pushed onto the Stack. Then the condition is tested to determine if the Down Counter is to be loaded. If the condition passes, BRMO:9 contents are loaded into the Down Counter to become the count value. If the condition fails, the Down Counter is not loaded.
5		A conditional call to one of two subroutines, depending on whether a condition passes or fails. After the contents of the Microprogram Counter are pushed into the Stack, the condition is tested. If it passes, the subroutine addressed by BRA0:9 is executed; i.e., the Output MUX selects the BRA0:9 address. If the condition fails, the subroutine addressed by the Address Register is executed; i.e., the Output MUX selects the output of the Address Register.
6	Conditional Jump Map (CMAP)	A conditional jump or branch based on the input of BRAO:7 from Map PROM. The branch depends on a conditional test. If it passes, the next microinstruction addressed by BRAO:7 is executed. If it fails, the next sequential instruction from the Microprogram Coounter is executed.
7	Conditional Jump, 2 Places (CJ2)	A conditional jump or branch to one of two locations, depending on the conditional test results. (This instruction is like CC2 described above, but without a Stack push.) If the condition passes, the microinstruction addressed by BRA0:9 is executed. If it fails, the microinstruction at the address held by the Address Register is executed.
8		Repeats a microinstruction loop until Down Counter contents equal zero. Stack contains the starting address of the microinstruction loop. Before this instruction can execute, the Down Counter must have been loaded with a

Table 4-8. SIO:3 Input to Microprogram Sequencer (Continued)

	(Continued)	
SIO:3 VALUE	INSTRUCTION NAME (DESCRIPTION
		value of one less than the wanted number of iterations. Before each loop, the Down Counter contents are examined: if contents do not equal zero, the Down Counter decrements and the address at top-of-stack executes; or, if contents equal zero, the Stack "pops" and the next sequential instruction from the Microprogram Counter executes.
9		Repeats execution of a microinstruction until the Down Counter contents equal zero. BRA0:9 contain the address of the microinstruction to be repeatedly executed. Before this instruction can execute, the Down Counter must have been loaded with a value of one less than the wanted number of iterations. Before each repetitive execution, Down Counter contents are examined: if contents do not equal zero, the Down Counter decrements and the BRA0:9 address executes; if contents equal zero, the next sequential instruction from the Microprogram Counter executes.
A	Conditional Return (CR)	A conditional return from a subroutine to the microinstruction following the call to that subroutine. The return depends on a pass or fail condition. If the condition passes, the microinstruction given by the Stack Address is executed. If it fails, the next sequential instruction of the subroutine loop is executed; i.e., the Output MUX takes the microinstruction address from the Microprogram Counter.
1 B	Conditional Jump and Pop (CJP)	A conditional loop termination with Stack maintenance, depending on conditional testing. If the test passes, the Stack "pops" and the microinstruction addressed by BRA0:9 executes. If it fails, the next sequential microinstruction from the Microprogram Counter executes.
С	Load Counter (LDCT)	Loads the Down Counter with a count from BRA0:9 for subsequent loop iteration. It then executes the next sequential microinstruction from the Microprogram Counter.
D	Loop on Fail (LOOP)	Causes a loop to be executed for failure of a conditional test. That is, if the test fails, the microinstruction addressed by the contents of Stack is executed. If the test passes, the Stack pops and the microinstruction addressed by the Microprogram Counter executes.
E	No Operation (NOP)	A default instruction resulting in an increment of the Microprogram Counter contents and the execution of the next sequential microinstruction from the Microprogram Counter.
F	Three-Way Branch (TWB)	A conditional loop instruction that permits a branch to three possible microinstructions. Before TWB executes, the Down Counter is loaded with a count value, and the Stack has a branch address pushed in. During TWB execution, the Down Counter value decrements by one and a conditional test occurs. If the test passes, the next sequential microinstruction addressed from the Microprogram Counter executes; the Stack then pops. If the test fails, the Down Counter contents are examined: if contents do not equal zero, the microinstruction addressed by BRAO:9 executes and the Stackpops.

4-2.4 IDC Operational Cycle

The IDC is a sequential state machine with a 16-MHz clock as the basic timing signal. All other timing signals are either divisions of the 16-MHz clock or summations of divisions. Refer to the IDC schematics in Appendix B, to sheet 19B2 (sheet 19, grid coordinates B and 2). This sheet shows the 16-MHz oscillator of the IDC. Output from this oscillator is the OSC signal from which the other clock signals, also shown on sheet 19, are derived. For brief descriptions of the clock signals shown on this sheet, refer to the table of mnemonics in Appendix A.

An IDC operational cycle is 375 nanoseconds (ns), made up of six negative-going clock phases of 62.5 ns. Figure 4-3 illustrates this basic system timing. The following sections describe the IDC operations occurring for the operational phases of the IDC cycle.

4-2.4.1 IDC Instruction Decoding Phase (CLK1)

At the falling edge of CLK1, the Microprocessor (the two 4-Bit Slice Microprocessors) and the Microprogram Sequencer clock-in their respective fields of the 56-bit microinstruction. More specifically, the Microprocessor clocks-in the ALU instructions from I0:8, and the Microprogram Sequencer clocks-in the sequencer instructions from SI0:3. At the rising edge of CLK1, instruction decoding finishes. (Although there appears to be a conflict in the figure between the active CLK1 and the DMA Bus Low phases, internal decoding times associated with these phases absorb the contention.)

4-2.4.2 IDC Instruction Cycle

As shown in Figure 4-3, the IDC instruction cycle consists of three phases:

- (1) Interal IDC Operation
- (2) DMA Bus High
- (3) DMA Bus Low

The following paragraphs discuss these phases of the instruction cycle.




Figure 4-3. IDC Operational Cycle

(1) Internal IDC Operation

This phase, occurring during CLK23 (summation of CLK2 and CLK3), encompass IDC operations not directly related with a DMA transfer. During CLK23, the IDC RAM circuitry may be written or read with disk data. Also during CLK23, BDIO0:5 functions are active. These functions control the source and destination of BDO:7 data and provide numerous control signals.

NOTE

As was shown in Table 4-2, under the MODE column, each bus function is a Read, a Write, or a Strobe. A Read signifies a data source; a Write, a destination; and a Strobe, a control signal.

The BDO:7 bus source, as determined by BDIOO:5, can be the Serial-to-Parallel Converter, the General-Purpose Data Register, etc., as illustrated in Figure 3-6. During CLK23, the selected source data goes to the Microprocessor/Sequencer circuitry or to the RAM. The internal destinations and control strobes are active during CLK3. A destination can be the RAM Address Counter, the disk data bus, the disk control tag, or DMA circuitry. If the BDIOO:5 function is a strobe, it performs one of the numerous control functions listed in Table 4-2.

- (2) DMA Bus High, and
- (3) DMA Bus Low

All DMA transfer is in halfword mode. Therefore, to transfer a halfword to/from the SELCH/MUX bus, two accesses with the IDC RAM circuitry are required: one access writes or reads the more significant (high) byte to or from RAM, and the other access writes or reads the less significant (low) byte to or from RAM.

If the DMA transfer is to the IDC, the IDC lines D00:15 receive a halfword from SELCH. IDC then stores this halfword into the DMA Data Register. (See Figure 3-6.) Thus, during CLK45 (sum of CLK4 and CLK5 phases), the high byte of data from the DMA Data Register is written to RAM. And, during CLK61 (sum of CLK6 and CLK1 phases), the low byte of data from the DMA Data Register is written to RAM.

If the DMA transfer is from the IDC, then the IDC lines D00:15 send a halfword of data to SELCH. As above, this data is first stored in the DMA Data Register. So, during CLK45 and CLK61 respectively, the high and low bytes of data are read to the DMA Data Register from RAM.

As evident from the preceding paragraphs, the IDC can simultaneously perform instruction execution and DMA transfer during one 375-ns operational cycle. In addition, during the internal IDC operational phase, the IDC can write or read a byte of data to or from a disk file. Consequently a DMA transfer to or from a disk file, via the IDC controller logic, does not need IDC microprogram intervention until the transfer ends. Or, stated in broader terms, one sector of data can be written to or read from a

disk file while, at the same time, a sector of data is transferred to or from the SELCH. During these simultaneous transfers, the microprocessor controller logic checks for track boundaries and DMA statuses.

4-2.5 Microprocessor/Sequencer Operation

At the start of an IDC operational cycle, with CLK6 going high, the ALU instructions on IO:8 and the sequencer instructions on SIO:3 are latched, respectively, into the Microprocessor and the Microprogram Sequencer. Concurrent with the latching of these inputs, the next 56-bit microinstruction is latched into the Pipeline Register.

The IO:8 and SIO:3 instructions decoded during the CLK1 phase are executed during the CLK23 phase. Also during CLK23, BDIOO:5 contain a value whenever a microinstruction requires bus data I/O. When a data transfer from the Microprocessor onto BDO:7 is required, BDIOO:5 determines either a source or a destination, but not both. See Table 4-2. If BDIOO:5 determine a data source (Read Mode), the destination is the IDC RAM or the A/B registers of the ALU. If BDIOO:5 determine a destination (Write Mode), the source is RAM, the ALU, or the Map PROM. Instead of determining a source read or a destination write, BDIOO:5 can specify a control strobe.

The actual microinstruction latched into the Pipeline Register, as discussed in Section 4-2.3, depends on the CC and SIO:3 inputs and, depending on the particular sequencer instruction from SIO:3, the BRAO:9 input. These inputs alter the normal sequence of microinstruction execution. Normally, microinstructions are executed from sequential PROM locations unless the CC and SIO:3 inputs determine a branch address.

The following paragraphs present three examples of typical Microprocessor/Sequencer operation.

(1) Example 1

Objective:

Illustrate ALU-RAM interaction by adding the contents of an IDC RAM location to the contents of a Microprocessor B-Register.

47-032 R00

Initial Conditions:

- (a) I0:8 contain a value of 502. From Tables 4-4 thru 4-7 and Figure 4-1. A01:31 specifies register 4; B01:31 specifies register 4.
 - 5 denotes an R-MUX source of LBD0:7 and an S-MUX source of A-Latch, which specifies MicroRAM Register 4.
 - 0 denotes an ADD function of R-MUX input and S-MUX input.
 - 3 denotes an output over BDO:7 and a load of the same output to a MicroRAM B-Register.
- (b) RAMO:7 specify RAM address 87, the contents of which are to be added to B-Register 4.
- (c) SIO:3 contain a value of X'E' for NOP.
- (d) BDI00:5 contain a value of X'00' for NOP.
- (e) BRAO:9 has no address.

Operational Sequence:

- 1. During CLK1, the Microprocessor decodes I0:8.
- During CLK23, these RAM controls are asserted: RAM Page Address Bits (PAGE13,23) and RAM Chip Enable (CENB). These assertions result in the contents of RAM location 87 being read into BDO:7 as LBDO:7 input to the Microprocessor.
- 3. During CLK23, according to the IO:8 value of 503, the Microprocessor adds LBDO:7 input data to B-Register 4.

(2) Example 2

Objective:

Illustrate how the Microprocessor/Sequencer circuitry performs a branch within the microprogram.

Initial Conditions:

(a) I0:8 has a value of 001. From Tables 4-4 thru 4-7 and Figure 4-1:

47-032 R00 ·

- O denotes an R-MUX source of A-Latch and an S-MUX source of B-Latch.
- 0 denotes an ADD function of R-MUX input and S-MUX input.
- 1 denotes only an output onto BDO:7 from the ALU should POE be active.
- (b) POE input is inactive, inhibiting BDO:7 output from the ALU. Hence, the IO:8 instruction is effectively a "no op."
- (c) SIO:3 has a value of X'3' for a Conditional Jump (CJ).
- (d) BRAO:9 specify PROM address 34 as the branch address for the conditional jump.
- (e) CC is low to indicate a pass condition for RSEL.

Operational Sequence:

- 1. During CLK1, I0:8 and SI0:3 are decoded.
- 2. During the entire instruction cycle, RSEL is active (i.e., CC is enabled with a low) and BRAO:9 specifies the address.
- 3. During CIK23, the Microprogram Sequencer sees an enabled CC input and executes the SIO:3 input. The resulting 10-bit address output from the Microprogram Sequencer causes a PROM microprogram branch to address 34.

(3) Example 3

Objective:

Illustrate how BDI00:5 lines put data onto the BDO:7 bus and into a MicroRAM B-Register.

Initial Conditions:

- (a) BDIO0:5 has a value of X'OA' for an EDS signal to enable disk status.
- (b) I0:8 has a value of 543. From Tables 4-4 thru 4-7 and Figure 4-1. A01:31 specifies register 3; B01:31 specifies register 3.

- 5 denotes an R-MUX source of LBD0:7 and an S-MUX source of A-Latch, which specifies ALU Register 3.
- 4 denotes an AND function of R-MUX input and S-MUX input.
- 3 denotes a load function of the resulting F0:F3 to a MicroRAM B-Register.
- (c) SIO:3 have a value of X'E' for a NOP.
- (d) RAMO:7 have no address.
- (e) BRAO:9 have no address.

Operational Sequence:

- During CLK1, the Microprocessor decodes ALU instruction 543.
- 2. During CLK23, the BDIO0:5 function of EDS causes the contents of the Disk File Status Register to be output onto BDO:7 and to be input to the Microprocessor through LBDO:7.
- 3. During CLK23, execution of the ALU instruction ANDs two values: the disk status input from LBD0:7 and the contents of A-Register 3. The ANDed value is then stored into MicroRAM B-Register 3.

4-3 SELCH/MUX BUS INTERFACE

This portion of the IDC board interfaces the SELCH/MUX bus of a 3200-Series processor with the IDC controller logic. The bus interface works with the Microprocessor/Sequencer logic in generating the commands, data, and control sequences necessary for disk file I/O. I/O through the SELCH/MUX bus is either programmed or DMA. Section 4-3.1 discusses programmed I/O, and Section 4-3.2 discusses DMA I/O. For supplemental information on signal flow and mnemonics within these two sections, refer to the IDC block diagram of Figure 3-6, the table of mnemonics of Appendix A, and the 23 IDC schematic sheets of Appendix B.

4-3.1 Programmed I/O.

The SELCH/MUX bus interface supports the standard addressing functions:

- IDC or Disk File Address (ADRS)
- Receive Acknowledgment (RACK)

As illustrated in Figure 3-6, the IDC receives an ADRSO signal into the Control Line Receivers. The Controller Address/File Address Compare and Select circuitry uses ADRSO for the address comparison and selection. If the address input through DO8:15 pertains to this IDC or to an attached file, either Equals Controller (=CONT) or Equals File (=FILE) is output accordingly. This output goes to the Function Encoding Circuits discussed later.

A received RACKO signal, if applicable to this IDC, results in the bus interface gating the IDC address or a disk file address to the processor. That is, the Controller Address (CA8:15) or the File Address (FA8:15) is input to the Data MUX, where it is gated and output to the processor via the Data Transceivers. If this IDC has no interrupt pending, RACKO is passed on out as TACKO.

In addition to the two addressing functions described above, the SELCH/MUX bus interface supports the four standard bus I/O functions:

- Status Request (SR)
- Output Command (OC)
- Data Request (DR)
- Data Available (DA)

As illustrated in Figure 3-6, the IDC receives an SRO, OCO, DRO, or DAO signal into the Control Line Receivers, where they are output to the Control Line Latches. The latched signal is then output to the Function Encoding Circuits, which also receive the =CONT or =FILE input from the Controller Address/File Address Compare and Select circuitry. The encoding circuits AND the received inputs to generate an encoded (octal) signal over the IDC Function Lines (FUNCO:2). Table 4-9 lists the eight bus functions associated with FUNCO:2.

The assertion of one of the FUNCO:2 functions enables the Register Select (RSEL) signal from the Function Encoding Circuits. During the Microprocessor/Sequencer idle loop, microcode monitors RSEL. On finding RSEL enabled, the microcode acts on the encoded function, along with any associated input data, and performs the necessary operations. Afterwards, microcode responds with a Controller Sync (CONTSYNC) or File Sync (FILESYNC) to indicate successful completion of the received bus I/O function.

Table 4-9. FUNCO:2 Values for Encoded MUX Bus Functions*

1	FUNCO:2	FUNCTION	FUNCTION NAME
	=======	+=====================================	+=====================================
	0	ILDR	Idle Controller Data Request
	1	ILDA	Idle Controller Data Available
	2	ILSR	Idle Controller Status Request
1	3	CLOC	Controller Latched Output Command
ļ	4	FLDR	File Data Request
ļ	5	FLDA	File Data Available
į	6	FLSR	File Status Request
	7	FLOC	File Output Command

^{*} FUNCO:2 output is an octal value corresponding to one of the eight functions. (FUNC2 is the most significant bit.) Refer to Appendix A for further description of the specified mnemonics.

Three of the bus functions -- SRO, DRO, and RACKO -- require the IDC to respond with output data to the processor. MUX Control Bits (MUX13,23) select the particular register whose contents are to be transferred through the Data Transceivers. (Refer to Appendix A for a description of these bits.) The Enable MUX Output (EBLOUT) signal goes active to transmit this data. However, to ensure sufficient time for the register contents to be propagated through the Data MUX, EBLOUT goes active 50 ns after MUX13,23.

4-3.2 DMA I/O

Microprocessor/Sequencer microcode initiates DMA I/O, a halfword transfer, by generating DMA Start (DMASTRT). If the transfer is a read operation from IDC to SELCH, IDC RAM circuits are read in two sequences:

- (1) Load High Byte (LDHIBYT) loads the more significant RAM byte into the DMA Register (chip 6F, sheet 5).
- (2) Load Low Byte (LDLOBYT) loads the less significant RAM byte into the other DMA Register (chip 5F, sheet 5).

Once the RAM halfword is at the DMA Registers, SELCH Transfer (SELCHXFR) starts the DMA transfer over the SELCH/MUX bus.

If the transfer is a write operation from SELCH to IDC, the SELCHXFR signal first causes the received halfword to be loaded into the DMA Registers (Chips 7J and 5J, sheet 5). Then:

- (1) Read High Byte (RDHIBYT) loads the more significant SELCH byte into RAM.
- (2) Read Low Byte (RDLOBYT) loads the less significant SELCH byte into RAM.

Proper synchronization between SFLCH and IDC for established by two DMA Transfer Flip-Flops (chip 17J, sheet 7). During the read operation from RAM to SELCH, these flip-flops ensure the sequential activation of the RAM and DMA transfer controls, as follows: RAMXFR, DMAXFR, RAMXFR, The less significant 17J flip-flop is initially set high by IDC Read (READ) to establish this sequence. During the write operation to RAM, the flip-flops ensure the sequential from SELCH activation of the DMA and RAM transfer controls, as follows: DMAXFR, RAMXFR, DMAXFR, The less significant 17J flip-flop is initially set low by IDC Write (WRITE) to establish this sequence.

Before any disk file read/write operation, the processor performs these operational steps to position the disk read/write heads to the proper track and to select a specified sector:

- Writes the specified cylinder number to the selected disk file.
- 2. Issues a Seek command to the selected disk file.
- 3. Writes the specific head number to the selected disk file.
- 4. Issues a Set Head command to the selected disk file.
- 5. Writes the starting sector number to the IDC.

Refer to Section 4-4 for further discussion of the above operations. Sections 4-3.2.1 and 4-3.2.2 futher discuss the DMA read and write operations.

4-3.2.1 DMA Read Operation

Steps 1-10 below present the sequence of operations occurring with a DMA read, i.e., a read of a data sector from a disk file via IDC to SELCH. Figure 4-4 shows the timing signals involved with a DMA read operation; refer to Appendix A for further description of the mnemonics there.

- 1. IDC receives a Read command (a CMDO function along with associated input data) from the processor. IDC then reads a previously specified sector into RAM page 1.
- 2. IDC receives a SELCH DRO function.
- 3. Microprocessor/Sequencer microcode then asserts DMA Start (DMASTRT).
- 4. DMASTRT assertion sets the DMA Go (DMAGO) flip-flop and line, and resets the Last Word (LASTWRD) flip-flop. DMAGO starts the DMA transfer from RAM (i.e., RAMXFR goes active).
- 5. The Delayed DMA Go (DDMAGO) line ensures that the two bytes read from RAM are stored in the DMA Registers before being transferred to SELCH. During the RAMXFR operation, LDHIBYT loads the even RAM location of one byte to the DMA Register; LDLOBYT loads the odd RAM location of one byte to the other DMA Register.
- 6. To start the transfer to SELCH, provided a DR is asserted from SELCH, these signals go active: SELCHXFR, DMAXFR, and XFERSYNCH. RAMXFR goes inactive.
- 7. A Sync Return (SYN) is output to SELCH after successful completion of the SELCH DR function.
- 8. SELCHXFR remains asserted after the SYN output to prevent another DMA operation, just yet, for another SELCH DRO reception. XFRSYNCH, DMAXFR, and SYN go inactive.
- 9. Transfer Done (XFRDONE) is asserted once the IDC completes another RAM transfer, inactivating SELCHXFR.
- 10. RAM transfer repeats, starting at step 6 above, for each additional SELCH DRO function received.




Figure 4-4. Timing Signals for a DMA Read Operation

Switching among RAM pages 1-3 during a DMA read operation is enabled with an active Maximum Sector Count (MAXADD). MAXADD indicates that all 256 bytes of the current RAM page have been read. Once MAXADD is active, another RAMXFR operation occurs to transfer the last halfword from the current RAM page to the DMA Registers. Then LASTWRD goes active, and a final DMAXFR occurs. Once this final halfword is transferred from the DMA Registers, DMAGO resets. Additional pages read from the disk file are transferred in the idential manner as discussed above.

A DMA read operation ends normally by an active Partial Transfer (PARTIAL). PARTIAL indicates nonreception of a SELCH DRO for 3 microseconds (us). More specifically, if the IDC receives no DRO from SELCH for 3 us during a DMA read operation, PARTIAL is asserted. Its assertion indicates a termination of SELCH transfer.

4-3.2.2 DMA Write Operation

Steps 1-10 below present the sequence of operations occurring with a DMA write, i.e., a write of a data sector to a disk file via IDC. Figure 4-5 shows the timing signals involved with a DMA write operation; refer to Appendix A for further description of the mnemonics.

- 1. IDC receives a Write command (CMDO function with associated data) from the processor.
- 2. IDC receives a SELCH DAO function.
- 3. Microprocessor/Sequencer microcode then asserts DMASTRT.
- 4. Step 3 sets DMAGO and resets LASTWRD. Activating DMAGO starts the DMA transfer from SELCH; i.e., SELCHXFR, DMAXFR, and XFRSYNCH go active.
- 5. Transfer Sync (XFRSYNCH) clocks SELCH DMA data into the DMA Registers.
- 6. A SYN is output to SELCH after successful completion of the SELCH DA function.
- 7. RAMXFR goes high: LDHIBYT loads the more significant byte of DMA data into the even RAM location; LDLOBYT loads the less significant byte of DMA data into the odd RAM location.
- 8. SELCHXFR remains asserted after the SYN output to prevent another DMA operation, just yet, for another SELCH DAO reception. XFRSYNCH, DMAXFR, and SYN go inactive.
- 9. XFRDONE activates, clearing SELCHXFR once both bytes are written into RAM.






Figure 4-5. Timing Signals for a DMA Write Operation

10. DMA transfer repeats, starting from step 5, for each subsequently received SELCH DAO function.

Switching among RAM pages 1-3 during a DMA write operation is enabled with an active MAXADD, which indicates that 256 bytes have been written to the current RAM page. Once MAXADD is active, another RAMXFR operation occurs to transfer the last halfword from the DMA Register to RAM. This final transfer activates LASTWRD to stop the DMA. LASTWRD gated with WRITE inactivates DMAGO. Additional pages read from the DMA Registers are transferred in an identical manner.

A DMA write operation ends normally by an active PARTIAL, which indicates nonreception of a SELCH DAO for 3 us. That is, if the IDC receives no DAO from SELCH for 3 us during a DMA write operation, PARTIAL is asserted. Its assertion indicates a termination of SELCH transfer.

4-4 DISK FILE INTERFACE

This portion of the IDC board intefaces Perkin-Elmer disk files with the IDC controller logic. Specifically, it works with the Microprocessor/Sequencer logic to generate necessary control sequences, data, and Error Correction Code (ECC). Sections 4-4.1 thru 4-4.6 discuss the major operational areas required for disk file I/O. Figure 4-6 presents timing signals for the various control and address lines discussed in these sections. For supplemental descriptions, refer to Appendix A.




Figure 4-6. Tag and Bus Timing

4-4.1 Unit Selection

The first operation the interface must perform is disk file selection. To do this, the microcode places the unit select number (from RAM page 0) onto BDO:7. From BD0:7, microcode-generated Select Pulse (SEL) loads the unit select number into the Disk File Number Flip-Flop (chip 23, sheet 17). The Dual Line Driver (chip 18%, sheet 17) puts the disk file number onto the A-cable Unit Select Lines (USELO, USEL1). Next the microcode generates a Unit Select Tag (USTAG). To do this, the microcode generates BDIOO:5 output specifying a Load Control Tag (LDCT) function; see Table 4-2. To ensure proper disk file selection, the microcode issues a BDIOO:5 specifying an Enable Drive Select (ESE) function. This ESE latches the Unit Selected Tag (USEL0:3) and enables it as Disk File Selected (SEL0:3) onto BD0:7-Finally, the microcode compares SELO:3 with the actual Driver Select Bits 13 and 23 (DRV13,23) value. They should match to indicate proper selection.

4-4.2 Selecting Disk File Cylinder and Head

The next operation in any read or write operation is to correctly position the disk file heads to the correct head and cylinder address. To position the heads, the microcode issues two BDIOO:5 outputs: the first specifies a Load Disk Data Bus (LDCB); the second specifies an LDCT. The LDCB loads the head address, latched in the Load Disk Bus Register (chip 15E, sheet 14), to BDO:7 and transmits it over the A-cable. The LDCT sends a Select-Head Tag (SHT), latched in the Load Disk Control Tag Register (chip 16E, sheet 15), to BDO:7 and transmits it over the A-cable.

Likewise, to select the particular cylinder, microcode issues a BDIO0:5 specifying an LDCB and another BDIO0:5 specifying an LDCT for the Select Cylinder Tag (SCT). See Table 4-2. Since cylinder selection may take up to 65 milliseconds (ms), the IDC goes idle once the SCT is issued. The IDC is then free to perform another command if the processor should issue one. While in the idle state, the ALU checks for a Seek End (SKEND) from any disk file with the SHT in progress. To do this, the microcode issues a BDIO0:5 Enable Seek End (ESE) and loads SKEND onto BDO:7 via the Selected Seek-End Register (chip 16C, sheet 15).

4-4.3 Disk File Status Check

When the processor requests a disk file status check, the IDC first ensures the particular disk file is currently selected. If that file is not selected, IDC selects it. The status of the disk file is latched by BDIO0:5 Enable Disk Status (EDS) and put onto BDO:7 via the Enable Disk Status Register (chip 15C, sheet

14). The IDC then maps these status bits into the corresponding status bits for the 3200-Series processor.

4-4.4 Decoding Index and Sector Pulses

During various read/write operations, the IDC must decode Index (INX) and Sector (SECT) pulses. INX pulses received from the B-cable are multiplexed into the Disk Drive Index Pulse (INDEX) via the Selected Index MUX (chip 12A, sheet 16), depending on the selected disk file. Likewise, the SECT pulses from the B-cable are multiplexed into the Sector Pulse (SECTOR) via the Selected Sector MUX (chip 12A, sheet 17), according to the selected drive. INDEX and SECTOR are output onto BDO:7 under microprogram control via the Enabled Disk Status Register (chip 15C, sheet 14) and Disk Status Clear and Enable (DCL).

4-4.5 Disk File Read Data Path

Once disk file heads are positioned over the data field of the sector to be read, microcode activates the Read Gate (RGATE). Then, Read Data (RDAT) and Read Clock (RCLK) from the selected disk file are received through the B-cable. Data read from the disk is selected by the 8-to-1 MUX (chip 9A, sheet 16), emerging as Read/Write Clock (RWCLK).

SDATA is clocked into the Serial-to-Parallel Converter (chips 14K and 15K, sheet 18) by RWCLK. When a sync word is detected here, SYNC goes active to enable the Byte Synchronizer (chip 22R, sheet 7) to generate Data Register Ready (IPRDY). IPRDY indicates the Serial-to-Parallel Converter contains two bytes of data to be written to IDC RAM. Microcode, which monitors IPRDY, then generates XFERHI and XFERLO to enable the less significant and more significant byte of read data to be transferred over BDO:7 to the IDC RAM. This halfword transfer occurs repeatedly until a full sector of 256 bytes are read. The same serial data is also fed to the ECC circuitry (sheet 11) as Read Serial Disk Data (RSRO) for accumulation and comparison.

4-4.6 Disk File Write Data Path

When the heads are positioned over the data field of the sector to be written, microcode turns on the Write Gate (WGATE). At this time, the microcode will have filled the Parallel-to-Serial Converter (chips 14J and 15J, sheet 18) with the first two bytes of RAM data to be written to the sector. To fill the Parallel-to-Serial Converter with a halfword, microcode issues a BDIO0:5 Transfer Low Byte (XFERLO) and Transfer High Byte (XFRHI). The less significant byte is loaded into the Write

Shift Register (chip 14F, sheet 18) from BDO:7. The more significant byte is loaded into the other half of the Write Shift Register (chip 15F, sheet 18) from BDO:7.

The Byte Synchronizer (chip 22R, sheet 7) generates Bit 151 Inverted (09R08) to control the loading and shifting of the Parallel-to-Serial Converter. When 09R08 is low and RWCLK jumps to high, data from chips 14F and 15F are loaded into the converter. When 09R08 is high and RWCLK jumps to high, data from the converter is serially shifted. Thus, the Serial-to-Parallel Register is loaded by RWCLK and shifted for fifteen RWCLK periods.

Data emerges from the registers as Write Serial Data (WSR) and goes to the Data 8-to-1 MUX (chip 9A, sheet 16). The asserted WGATE signal causes this data to emerge as Serial Read Data (SDATA). SDATA is fed into the Shift Register (chip 14K, sheet 18) and is shifted with RWCLK to produce RSRO. RSRO now goes to the Data/ECC Selector (gate 18RO1, sheet 7), where it emerges as WDATA to be sent to the selected disk file over the B-cable. WDATA is also fed to the ECC Input (gate 16RO4, sheet 11), where it is used to form the ECC.

The parallel-to-serial halfword transfer repeats until 256 bytes of data are written to the sector. Microcode then enables ECC Feedback Bit 31 (ECC31), the output of the ECC Registers, onto the WDATA line. Consequently, the 32-bit ECC is appended to the sector of write data.

4-5 ERROR CORRECTION CODE (ECC) CIRCUITRY

This circuitry, although part of the IDC controller Logic of Figure 3-6, is discussed here, after the disk file interface, because of its logical association.

The ECC circuitry shown on Sheet 11 of Appendix B uses this formula to generate a 32-bit ECC:

$$X^{32} + X^{23} + X^{21} + X^{11} + X^{2} + 1$$

During a write operation, the ECC circuitry appends the generated ECC to the sector written to a selected disk file. During a read operation, the ECC circuitry compares the generated ECC with the ECC appended to the sector read from the selected disk. Whenever a mismatch occurs during this comparison, the ECC Error Detection Bit (BITSR) becomes active (low).

The following operations occur for ECC generation during a disk file write:

1. The ECC Registers (sheet 11) are initialized by a shift of

- 32 O-bits from the Phase Lock Oscillator (PLO) field of the formatted disk media.
- 2. Microcode sets the Accumulate ECC (ACCECC) signal.
- 3. Serial Data (RSRO) to be written to a disk sector is fed through the ECC Registers. The first 1-bit input sets ECC contents according to the above generation formula; i.e., the first 1-bit sets the 32nd, 23rd, 21st, 11th, and 2nd flip-flops.
- 4. Each additional bit causes mixing, or accumulation.
- 5. Once the ECC Registers accumulate the last bit of the sector to be written, microcode asserts ECC Off (OFF) to place the registers into the shift mode. Consequently, the ECC is appended to the written sector.

The following operations occur for ECC generation/comparison during a disk file read:

- 1. The ECC Registers (sheet 11) are initialized by a shift of 32 0-bits from the Phase Lock Oscillator (PLO) field of the formatted disk media.
- 2. Microcode sets the Accumulate ECC (ACCECC) signal.
- 3. Serial Data (RSRO) read from a disk sector is fed through the ECC Registers. ECC accumulation begins with the first 1-bit after the sector sync word. This bit sets ECC contents according to the above generation formula.
- 4. Each additional bit causes mixing, or accumulation.
- 5. Once the ECC Register accumulates the last bit of the read sector, the ECC appended to that sector is compared to the newly accumulated ECC. The comparison is accomplished by shifting the 32-bit ECC into the ECC Registers.
- 6. If the two ECCs match, BITSR remains inactive (high) and the ECC Registers contain only zeros. The current sector, just loaded into IDC RAM, is enabled for DMA transfer.
- 7. If the two ECCs mismatch, indicating an ECC error, BITSR goes active (low) and the ECC Register contents are non-zero.
- 8. Microcode automatically rereads the same sector. If the error persists, microcode implements ECC operation as discussed below.
- 9. To internally correct an ECC error of 11 bits or less, the microcode:

- a. Generates BDI00:5 Load ECC Low (ECCLO), which results in ECC21:23 being read onto BD5:7 of the BD0:7 bus. (See Table 4-2, BDI00:5 value X*02*.) These three "syndrome" bits, needed to perform the correction, are stored in RAM.
- b. Generates BDI00:5 Load ECC High (ECCHI), which results in ECC24:31 being read on to BDO:7. (See Table 4-2, BDI00:5 value X'03'.) These eight syndrome bits, needed to perform the correction, are also stored in RAM.
- c. Shifts the ECC Register, still containing the syndrome bits, 40,907 times to initialize it to the first bit position of the read sector, which is now in the current RAM page.
- d. Shifts the FCC Register one bit at a time -- up to 2,048 bit shifts. After each shift, microcode examines BITSE for a low (error) setting:

If BITSR is low, the microcode ORs the ECC21:31 syndrome bits with eleven bits in RAM, starting at the same bit position. This operation implements the correction. Execution now repeats from step (5).

If BITSR is not found as low throughout the 2,048 shifts, an additional 32 bit shifts are examined to see if the error occured in the 32-bit ECC itself. If BITSR equals low here, the error occurred in the ECC, thus the data was read correctly; execution repeats from step 5. However, if BITSR is still not found as low, an uncorrectable ECC error exists. The IDC controller status will be set to X'0B'. Refer to Perkin-Elmer Publication 50-007 for further description of this status.

47-032 R00

APPENDIX A

TABLE OF IDC MNEMONICS

The following pages contain the mnemonics found in the IDC schematics of Appendix B and discussed throughout Chapters 1 thru 4 of this manual. The SOURCE column in this table specifies the sheet number and grid coordinates of the location for each mnemonic.

MNEMONIC	SOURCE	NAME	COMMENT
ACCECC1	7C4	Accumulate ECC	Allows ECC generation.
ADRS01	3B8 3B8	IDC or Disk File Address	Input from the processor to select a device (IDC or disk file) for an I/O operation. Data bits D080:150 contain this address.
ADRS 1] 3D8	Received ADRSO	Indicates an active ADRSO signal.
ADRSYNO	3N9	Address Sync	A sync return for address selection.
AE/OE1	8L4	RAM Address Enable	Gates the address lines to the RAM. That is, it selects the RAM address source: a high selects RAMO:7 from the Pipeline Register, or a low selects RAMO:7 from the RAM Address Counter.
ANYCRY1	13M1	Carry into ALU	The carry generated from the previous ALU cycle or or the microcode.
AR01:31	9H2	ALU A-Register Selection Bits 0-3	A01:31 before the Pipeline Register.
ASERV000:30	1705	Disk Drive Write Clocks 0-3	Output to disk files.
ATNO1] 3M3	Attention	Output to the processor to signal an interrupt pending.
A01:31	9112	A-Register Address Bits 0-3	A 4-bit binary value for selecting one of the ALU registers as the source A-register.
BAOE1	1309	Inverted RAM Address Enable	AE/OE1 inverted.
BD01:71	12C6	8-Bit Microprocessor Data Bus	 The main data path among the functional blocks of the IDC. It buses various data and control bytes.
BDI001:51	8 M 9	Bus Data I/O and Control Bits 0-5	A 6-bit code that controls the source and destination for BD0:7 and provides numerous control signals. Refer to Table 4-2 for detailed description.
BITONO	6B1	Masked CC Bit	 Masked condition-code bit of the disk file status.
BIT151	7F3	Carry Bit 15	Carry bit from the Serial-to-Parallel Converter for synchronizing microprocessor data with serial disk data.

A-2

HNEMONIC	SOURCE		COMMENT
BITSR01	1	ECC Error Detection Bit	 A zero indicates a data read error.
BL	6K8	Reset SELCH Transfer	 Terminates DMA transfer to/from SFLCH.
BRA01:91	10L6	Branch Address Bits 0-9	A 10-bit branch address to the Microprogram Sequencer. When output from the Pipeline Register, BRA0:9 specify the location of the next microinstruction to branch to. BRA0:9 also load the Microprogram Sequencer with a count value for loop iteration. When output from the Map PROM, BRA0:7 provide constant data or a branch address for a map jump.
BUSAGEO	1309	LDR Counter RAM Address	Selects the LDR Counter as the RAM address.
BUSSWO	6G3 	Bus Switch	Output to SELCH to indicate IDC support for the "new" high-speed SELCH protocol, with an I/O Bus Switch. Pins W1 and W3 on the IDC board should be strapped for this support.
BUSYA1,B1	1416	Differential Dual-Port Busy	Informs this IDC that a disk file has been acquired by another IDC. (Applicable only to dual-port operation.)
BUSY1	14D6	Busy Signal	Received from disk file.
B00Y1,B00Z1 thru B10Y1,B10Z1	14H-, 15M-	Differential Data Bus Bits 0-10	Output to disk files for control and address data. B10Y1,B10Z1 is a spare. These lines are alternately referred to as B00:10. Refer to Tables 3-1 and 3-2 for further description.
B01:31	9 M 5	B-Register Address Bits 0-3	A 4-bit binary value for selecting one of the ALU registers as the source/destination B-register.
CARRY31	12C3	Carry Bit 3	Carry-out associated with the last operation of of the less significant ALU slice.
CARRY71	12E3	Carry Bit 7	Carry-out associated with the last operation of the more significant ALU slice.
CA081:151 	3C2-	Controller Address Bits 8-15	IDC address (of this controller) to be sent as MD08:15 input to the Data Transceivers or to the processor along with the SYNO signal.

MNEMONIC	SOURCE		COMMENT
 CBITO	1	Data Bit 0	
CBIT1	14J2	Data Bit 1	With CTAG3, it indicates an ongoing read
CCTKO	19D3	Gated 10-MHz Clock	Used to generate timing signals within the IDC.
CCMUXP1	6D2	CC MUY Output	The multiplexed condition code resulting from the disk file status.
cco	12H1	Condition Code	Indicates a pass or fail for one of eight conditions. The Microprogram Sequencer uses CC for a "next address" calculation, like a conditional branch or return. See MA:MC.
CENBO	12L8	RAM Chip Enable	Enables RAM output onto BDO:7.
CINTCLRO	10J3	Internal Clear	Resets SECTOV, the Watchdog Timer, and various statuses of the IDC.
CINT1	4L6	Controller Interrupt	Indicates the controller portion of the IDC is generating an interrupt to the processor.
CIN1	9119	Carry-In	Microcode-generated carry input to the ALU.
CLK10:60	19J2	Clock Phases 1-6	One of six 62.5-ns phases of the 375-ns IDC cycle.
CLK12D0	19K3	Delayed Clock Phase 1/2	Delayed summation of CLK10 and CLK20.
CLK12345D1	19G1	Delayed Clock Phase 1-5	The clock phase feedback to the input stage of the Clock Generator to regenerate the other clock signals.
CLK150,151	19112	Clock Phase 1/5	Summation of CLK10 and CLK50.
CLK230,231	1 19M3	Clock Phase 2/3	Summation of CLK20 and CLK30.
CLK34D0	 19K3	Delayed Clock Phase 3/4	Delayed summation of CLK30 and CLK40.
 CLK450,451 	 19M3 	Clock Phase 4/5	Summation of CLK40 and CLK50.

MNEMONIC	SOURCE	•	COMMENT
CLK641	 19K2	 Clock Phase 6/4	Summation of CLK60 and CLK40.
CLOCO	3L6	Controller Latched Output Command	 Indicates a received CMDO signal from the processor, e.g., Read, Write, or Format Sector.
CL0701	389	Early Power Failure	 Input from the processor to signal an imminent power failure.
CMD01	3J4	Command	Input from the processor to signal the presence of a command on data bits D080:150.
CNT1	8L6	RAM Page Counter Enable	 When high, it enables the RAM Page Counter to increment to the next page.
=CONT	3E6 	Equals Controller	Indicates that the received controller address matches the address of this IDC. Also, it indicates that the FUNCO:2 bits apply to this selected IDC.
CONTACKO	4N5	Controller Acknowledge	 An acknowledgment from the processor for the controller address of this IDC.
CONTSEL1	3H6	Controller Selected	 Indicates the processor has selected the controller address of this IDC.
CONTSYNCO	3E8	Controller Sync Return	 Indicates the IDC has properly accepted and responded to a control line signal.
CONO	[5M5	Microcode Clear to Zero	 Internally resets the IDC and causes the microcode to go to zero.
CRST0	19F7	Controller Reset	Either an EXTCLR or an OCRST.
CTAG31	15J8	Control Tag 3	Causes execution of the disk file function associated with the contents of B00:B09. See Table 3-1.
CTLOPTCL1	3F5	Controller in Optional Protocol	See OPTPTCL1.
CTY1,Z1	15K-	Differential Control Tag	 Output to disk files to indicate that bus lines B00:09 are supplying a driver command.

	SOURCE +=====		COMMENT
DAR1	 7H7 	Data Available or Requested	Indicates a DAO or a DRO received from the SELCH during a DMA.
DATA001:071	5G2-	Data Eits 0-7	More significant byte of DMA data to be sent to SELCH.
DATA081:151	 5G5- 	Data Bits 8-15	Less significant byte of DMA data to be sent to SELCH.
DA01	3J2	Data Available	Input from processor or SELCH to inform the IDC of a write operation to the selected IDC or disk file. Data is available on data bits D000:150.
DA1	3K2	DAO Received	Output resulting from a DAO input.
DCT0	5H7	Disk Status Clear and Enable	 Clears various counters and registers associated with the disk file interface.
DDMAGOO,1	6C7	Delayed DMA Go	A delayed DMAGO signal a one-buffer delay on a read operation.
DEO	5K3	Data Enable	Reads the Map PROM Register to BDO:7.
DLYSUS1	619 619	Delay 3 Microseconds	 Sets Partial Flip-Flop if SELCHDAR1 is not received within 3 us and if the Partial Counter is not enabled.
DLYSYNCO	6 M 2	Delayed Sync Return	Either the DMA sync signal to the SELCH (resulting from SELCHSYN) or the interrupt-acknowledgment signal (resulting from OURACKO) to the processor.
DHAGOO, 1	6J6	DMA Go	I Indicates that the IDC is performing a DMA transfer to the SELCH.
DMASRO	6H1	DMA Status Request	A status request from the SELCH to this idle IDC.
DHASTRTO	 5M5	DMA Start	Microcode bit to start DMA operation. It sets the DMAGO Flip-Flop and resets the LASTWRD Flip-Flop.
DMAXFR1	6S5	DMA Transfer	Indicates an ongoing DMA transfer.
DMA130,230	1 12K8	DMA Bits 13 and 23	 DMA RAM-page bits, encoded.

+	SOURCE	NAME	+I COMMENT
+=========	-+=====+		+====================================
DRV131:231	 17K4	Drive Select Bits 13 and 23	Two binary bits to select one of four disk files.
DR01	3J2	Data Request	Input from procesor or SELCH to inform the IDC of a read operation from the selected IDC or disk file. Data is requested from D000:150.
DR1	3K1	DRO Received	Output resulting from DRO input.
DSBCRYO	13J1	Disable Carry	Clears CARRY7.
D000:150	4E-	Data Bits 0-15	I/O consisting of data, an address, a command, or a status.
D001:151	4E-	Received-Data Bits 0-15	Output corresponding to D000:150 for received data from the SELCH/MUX bus.
EBLD01:41	5J7	Enable-Decoder Bits 0-4	Select one of the five BDIO Decoders (the 3-8 decoders).
EBLOUTO	4G3	Enable MUX Output	Enables MUX bus data output, i.e., sets the transceiver mode to transmit or receive.
EBLPRTL1	6H9	Fnable Partial	Enables the Partial Counter to determine if a partial DMA has occurred.
EBLTCLKO	14D9	Enable Clock	Can be used in an IDC developmental system to disable the 16-MHz clock and to enable TSTCLK.
ECCCLK1	7113	ECC Clock	Clock to ECC circuitry for generating correction code.
ECCHIO	5K3	Load ECC High	Indicates the more significant byte of the ECC syndrome is loaded onto BDO:7. Specifically, it reads ECC24:31 to BDO:7.
ECCLOO	5 K 3	Load ECC Low	Indicates the less significant byte of the ECC syndrome is loaded onto BDO:7. Specifically, it reads ECC21:23 to BD5:7.
ECC001:311	11-	ECC Output Bits 0-21	The 32 bits of the ECC Generator.
 ECC311	111.6	ECC Feedback Bit 31	 The 32nd bit of ECC fed back into ECC circuitry.

+	SOURCE		COMMENT
 EDSO	 5K5	Enable Disk Status	Indicates that the Disk File Status Register is loaded onto BDO:7.
EOXFR1	6R4	End of Transfer	Inverted PARTIALO input.
ESE0	5K5	Enable Seek End and Drive Select	Indicates that the Seek-End/Drive-Select Register is loaded onto BDO:7.
ESTBRAO	5K6	Establish Branch Address	Enables disk status into the Condition Code MUX.
EXTCLK1	1904	External Clock	A test clock signal associated with TSTCLKO.
EXTCLRO	3H7	External Clear	An externally generated IDC reset resulting from the ORing of three signals: TESTCLRO, SCLRO, and CLO70.
FAULTA1,B1	1431	Differential Fault	Input indicating a fault condition at a disk file.
FAULT1	14D2	Disk Drive Fault	Indicates that the selected disk file is experiencing a fault condition.
FA081:151 	3G1	File Address Bits 8-15	File address to be sent as MD081:151 input to the Data Transceivers, or to be sent to the processor along with the sync signal SYNO.
FILEACKO	4N6	File Address Acknowledge	An acknowledgment from the processor for one of the disk file addresses of this IDC.
FILESEL1	337	File Selected	Indicates the processor has selected one of the disk file addresses of this IDC.
FILESYNCO	3L9	File Sync Return	Indicates that an attached disk file has properly accepted and responded to a control line signal.
=FILE1 	3F6	Equals File	Indicates that the received file address matches the address of a disk file at the IDC. It also indicates that the FUNCO:2 bits apply to a selected disk file.
FILE130,131 and FILE230,231	į į	File Address Bits 13 and 23	Two binary bits with one of the four disk file addresses (0-3).

A-8

MNEMONIC	SOURCE		CONNENT
 FINT1	İ	File Interrupt	 Indicates a disk file is generating an interrupt to the processor.
FLDAO	3L7 	File Data Available	Indicates a disk file received a DAO signal from the processor. The data available is the cylinder or head address of the currently selected disk file.
FLDRO] 3L7	File Data Request	Indicates a disk file received a DRO signal from the processor. Consequently, the disk file returns an RPS or an X'FE' to the processor.
FLOCO	3L8	File Cutput Command	Indicates a disk file received a CMDO signal from the processor, e.g., Seek, Set Head, or RTZ.
FLSRO	3L7	File Status Request	Indicates a disk file received an SRO signal from the processor. As a result, the IDC returns the status of the currently selected disk file.
FMTENBL1	3G6	Format Enabled	Indicates that toggle-8 of the File-0 Address Switch is pushed down to the 1-position to enable IDC formatting.
FOUNDO	5M8	Sector Found	Test point to indicate whether or not the IDC has found the sector to be writtten to or read from.
FUNCOO:20	3N6	IDC Function Lines 0-2	One of eight encoded functions output to BD0:7.
F=0	12F2	Function Equals Zero	Indicates ALU computation equals zero.
GMEO	12K1	Gated Map PROM Enable	Enables the Map PROM outputs onto BRMO:7.
GOTOOO	1916	Go to Address Zero	Forces microcode to address zero.
GPD081:151	5 F 9	General-Purpose Data Bits 8-15	Control data to be sent as MD081:151 input to the Data Transceivers.
HOLDO/PICKO	17K2 1 17K2 1 1	Power Sequence Hold/Pick	Two lines with which the processor "picks and holds" the power sequencing capability for disk files in the remote mode. When the processor is turned on, IDC logic applies a ground to these lines to sequentially power-up the attached disk files.

MNEMONIC	SOURCE		COMMENT +
HWO	6F2	Halfword Mode	Output to SELCH indicating that this IDC is a halfword-oriented device.
IDLEO,1	6D9	Controller Idle	Indicates IDC not performing any operation.
ILDAO	3L5	Idle Controller Data Available	Indicates a received DAO signal from the processor while the IDC was idle. Specifically, it indicates the processor has data (sector number) to be written to the IDC.
ILDRO	3L5	Idle Controller Data Request	Indicates a received DRO signal from the processor while the IDC was idle. Serves no function; just results in zero being returned to the processor.
ILSRO	3L6	Idle Controller Status Request	Indicates a received SRO signal from the processor while the IDC was idle. It directs the IDC to return the current IDC status to the processor.
INDEX1	16112	Disk-Drive Index Pulse	Indicates that the index pulse is being received from the selected disk file.
INGPG1	13C8	Enable Page Counter Increment	Enables the Page Counter to be incremented while sectors are read from a disk file.
INTCLK1	19C3	Internal Clock	A 16-MHz signal associated with OSCO.
INTCLRO	10113	Internal Clear	Internally generated IDC reset signal.
INTDATAO	5115	Interrupt Data	Loads Interrupt Register with data.
INTREQ1	4K3	Interrupt Request	I Indicates that this IDC is requesting an interrupt from the processor.
INXOA1,0B1 thru INX3A1,3B1	16H1-	Differential Index	Input from a disk file to mark the leading edge of sector zero for every disk revolution.
IPRDY1	7F4	Data Register Ready	For a read it indicates the Serial-to-Parallel Converter contains the two bytes of data written to the IDC RAM. For write, it indicates the Parallel-to-Serial Converter is empty.

MNEMONIC	SOURCE		COMMENT
IPRYO,1	3M4	Input Peady	Indicates the Write Shift Register (WSR) is filled or that the Read Shift Register (RSR) is emptied.
I01:81	9 N 6	ALU Instruction Bits 0-8	The nine instruction bits required by the ALU to perform an operation. See Tables 4-4 thru 4-7 fo further description.
LASTDAO	6J5	Last Data Available	I Indicates the last DAO signal received from SELCH I during a DMA transfer.
LASTWRD1	6K7	DWA Last Halfword	I Indicates the last halfword of a sector is being DMAed via SELCH.
LBD01:71	12K1 12K1 	Latched Bus Data Bits 0-7	Latched data from BDO:7 for ALU input. Or, as input to the Map PROM, LBDO1:71 causes output of either constant data or a microroutine address.
LDA1	3N2	Latched Data Available	Latch signal corresponding to DA input.
LDCB0	5N3	Load Disk Data Bus	Loads disk Data Bus Bits, B00:07. See Table 4-2.
LDCT0	5N3	Load Disk Control Tag	Loads control tags and B08:09. See Table 4-2.
LDDMAO,1	5N3	Load DMA	 Loads RAM page and mode (read or write) into DMA.
LDDSKO	5N3	Load Disk	Loads the Bus RAM-Address Counter for disk I/O.
LDHIBYT1/ LDLOBYT1	6C6	Load High/Low Byte	Loads the halfword data registers for MUX bus I/O from BDO:7.
LDPAGEO	5N3	Load RAM Page Number	Causes the RAM page number to be loaded from BDO:7.
LDR1	311	Latched Data Request	Latch signal correspponding to DR input.
LME1	12L4	Latched MEO	Latch signal corresponding to MEO.
LOC1	3 N 3	Latched Output Command	Latch signal corresponding to the OC input.
LOFO	5N5	Clear Diagnostic	 Causes the Diagnostic Flip-Flop to reset and and the Error LED to go off.

HNEMONIC	SOURCE =+=====+		
LONO	5N4	Turn On Diagnostic	Causes the Diagnostic Flip-Flop to set and the Error LED to light.
LP131:231	12H8	Page Counter Bits	Binary value to identify RAM pages 1-3 of the disk file during a read. (Page 0 is reserved for constants, statuses, etc.)
LSR	3N2	Latched Status Request	Latch signal corresponding to the SR1 input.
MAXADDO1	6H8	Maximum Sector Count	I Indicates that 256 bytes of data have been DMAed via the SELCH.
MAXADD11	1 13D2	Maximum Address Counter 1	I Indicates that the maximum DMA count is reached with the less significant DMA counter.
MAXADD21	13D4	Maximum Address Counter 2	Indicates that the maximum DMA count is reached with the more significant DMA counter.
MA1:MC1	8M7	Condition Code MUX Selection Bits A-C	Three bits to select one of eight condition codes for the "next address" calculation. See Table 4-3.
MCE1	8L5	RAM Chip Enable	Enables the RAM for a read or write operation.
MD081:151	4C-	Multiplexed Data Bits	One of four multiplexed data sources to be sent to the SELCH or processor.
MEC0	5117	Enable ECC Shift	Enables the ECC Register to shift continually.
MEO	5M8	Map PROM Enable	Reads the Map PROM location to BRAO:7 and to the Map Register.
HI1	9119	CC MUX Inverter Bit	Fourth bit of the COND MUX CTL line; see Figure 3-6. If MI is not set, condition code (CC) output is inverted.
MOUT1	12G1	Condition Code MUX Output	Output consisting of one of the eight condition code inputs.

MNEMONIC	SOURCE		COMMENT
•	1 1		Two binary bits for selecting one of four registers to be output to the MUX bus: General-Purpose Data Register, File Address Register, Controller Address Register, or DMA Data Register.
NWE1	8L5	RAM Write Enable	Enables RAM to be written to.
NEWFILE1	3118	New File	Indicates a new disk file has been addressed by by the processor.
NOPO	5K2	No Operation	(Not connected or used.)
NOWRDS0	6 M 5	No Words	Indicates no words have yet been transferred in this DMA sequence.
NXCIN1	13L1	Latched ALU Carry Bit	CARRY71 latched.
OBCADY1,Z1	1 17K3	Differential Open Cable Detect	Output to disk files to indicate an open A-cable or a loss of IDC power.
OCRST0	4L9	Output Command Reset	A reset command from the processor to the IDC.
OC1	3K4	CMDO Received	Output resulting from CMDO input.
OFF0	5N7	ECC Off	Terminates ECC generation on read. On write, it causes ECC to be written.
OFLOW1	12E2	Overflow	Indicates the ALU operation produced an overflow.
ONCYLA1,B1	14A3	Differential On-Cylinder Detection	Input status from a disk file to indicate positioned heads.
ONCYLO	1403	Not On Cylinder	Indicates the disk drive head is not on cylinder.
ONO	5N7	ECC On	Starts ECC generation on read. On write, it causes Write Shift Register (WSR) data to be written.
OPTPTCL1	3F6 3H6 	Optional Protocol	I Indicates that toggle-7 of the File-0 Address Switch is pushed down to the 1-position to employ the "new" high-speed SELCH protocol.

MNEMONIC	SOURCE +=====+	· · · · · · · · · · · · · · · · · · ·	COMMENT
osco	19B3	Oscillator	The 16-MHz oscillator of the IDC.
OURACKO	4114	Our RACKO	Indicates a received RACKO is for this IDC, which has an interrupt pending.
OVERRUNO,1	6M6	Data Overrun	 Indicates a data overrun during a DMA operation with SELCH.
PAD1	4J9	Program Controller Reset	Indicates that the processor has sent an OCRST to the IDC.
PAGE131:231	1 12M8	RAM Page Address Bits 13 and 23	Two bits to select one of three RAM pages (1, 2, or 3) for either DMA or disk file I/0.
PARTIALO	6H7	Partial Transfer	A partial sector transfer occurred.
PAOSPA90	10K2	SPA91 Inverted	See comment for SPA91.
PA01:81	10 1	PROM Address Bits 0-8	 The nine least significant bits of the PROM address.
PA90,91	10112	PROM Bank Address Bit 9	PA90 selects the second PROM bank of 512 words. PA91 selects the first PROM bank of 512 words.
PICK0	17K1	Power Sequence Pick	See HOLDO/PICKO in this table.
POE0,1	9119	ALU Output Enable	Indicates that the ALU output goes to BDO:7.
PROMEN1	10J1	PROM Enable	When low it enables access to the PROM banks.
PZO	8L4	RAM Page Zero	Indicates selection of RAM page 0.
P11:31	Global	Pull-Up Resistor	 5-volt pull-ups for guaranteed highs as inputs to to IDC logic.
QSHFT21	1 12A2	Right-Shift of Q-Register	Right-shifts the contents of the Q-register (a barrel shifter) of the ALU.
RACK01	4J6	Receive Acknowledgment	Input from the processor to signal an interrupt acknowledgment.
RAE/OE1	8C5	PROM's RAM Enable or Output Enable	AE/OE1 before it enters the Pipeline Register.

47-032 R00

×	
i	
5	
01	

MNEMONIC	SOURCE	NAME	COMMENT
==========	+=====+ 		+=====================================
RAMBZO	7G9 i	RAM Busy	Indicates the RAM is busy with a read or write.
RANXFERO,1	7G7	RAM Transfer	Indicates the IDC is performing a data transfer to
RAH01:71	8M1	RAM Address Lines 0-7	the RAM. Eight bits that select one of 256 RAM locations in a page.
RBC0	5K5	Read Bus Control	Various IDC statuses gated onto BDO:7.
RBDI001:51	8C5-	PROM's BDIO Bits 0-5	Bus data I/O and controls before the Pipeline Register.
RBDO	5K5	Read Bus Data	Indicates DATA08:15 are gated onto BD0:7.
RBRA01:91	8H7,	PROM's Branch Address Bits 0-9	BRA01:91 before they enter the Pipeline Register.
RBS0	5K6	Read Bus Status	Reads bus status to BDO:7.
RB01:31	904	PROM's ALU B-Register Selection Bits 0-3	B01:31 before they enter the Pipeline Register.
RCLKOA1,0B1 thru RCLK3A1,3B1	16A6- 16A6-	Differential Read Clock	 Input from a disk file to to synchronize data read from it.
RCLK01:31	16D5-	Read Clock	Read clocks from a disk file to IDC.
RCNT1	8H6	PROM's RAM Page Counter Enable	 CNT1 before it enters the Pipeline Register.
RCN1	9D8	PROM's Carry Bit	CIN1 before it enters the Pipeline Register.
RDATA01:31	 16D1-	Read Data	Data read from a disk file to the IDC.
RDATOA1,0B1 thru RDAT3A1,3B1	 1611- 	Differential Read Data	 Input data read from the disk file.
RDHIBYTO, RDLOBYTO	 6D5- 	Read High, Low Byte	 Reads the high- or low-order data byte to BDO:7.
READYO	14D4	Selected Disk File Ready	Indicates the selected disk file is ready for I/O.

MNEMONIC	SOURCE		CONHENT
READ1	 12D8	IDC Read	 Indicates the IDC is currently executing a read operation.
REGSYNO	6J4	Register Sync	Indicates that the IDC received one of the four control functions SRO, CMDO, DRO, or DAO.
RGATEO, RGATE1	18J9,	Read Gate	Read Gate of the selected disk file.
RI01:81	904	PROM's ALU Instruction Bits 0-8	IO1:81 before they enter the Pipeline Register.
RMA1:RMC1	848	PROM's Condition Code MUX Selection Bits	MA1:MC1 before they enter the Pipeline Register.
RMCE1	8C5	PROM's RAM Chip Enable	MCE1 before it enters the Pipeline Register.
RMI1	9D9	PROM's MUX Inverter Bit	MI1 before it enters the Pipeline Register.
RMWE1	8H5	PROM's RAM Write Enable	MWE1 before the Pipeline Register.
RPOE1	9D8	PROM's ALU Output Enable	POE1 before it enters the Pipeline Register.
RPZ0	8D5	PROM's RAM Page Zero	PZO before it enters the Pipeline Register.
RRAO	5K5	Read RAM Address	Microcode signal to read the RAM Address Counter Bus (RADD CTR BUS).
RRA01:71	8D2	PROM's RAM Address	RAM address before it enters the Pipeline Register.
RSEL1	3N6	Register Select	Indicates that the encoded FUNCO:2 bits are now active. An I/O operation is now active for the IDC or a disk file.
RSHFT21	1212	RAM Shift 2nd ALU Slice	 Shifts the RAM either up or down according to the ALU operation.
RSI01:31	9D2	PROM's Sequence Instruction Bits 0-3	SI01:31 before they enter the Pipeline Register.
RSRO01	18H1	Read/Write Serial Disk Data	Serial data shifted into the ECC circuitry during a read/write operation.

	SOURCE		COMMENT
RSR00:15	 18J-	Read Shift Register Bits 0-15	Accumulated bits associated with a disk file read operation.
RSTATNO	5K4	Reset Attention	Microcode signal to reset ATNO.
RSTIDLO	5N6	Reset Idle	Indicates the Idle Flip-Flop is reset and the Idle LED is off.
RWCLK1	16F7	Read/Write Clock	Read/Write Clock from the selected disk file.
RWGATEO, 1	16G9	Read/Write Gate	Indicates the Read Gate or the Write Gate of the disk file is on.
SATNO	5 M 3	Set Attention	Sets the INTREQ Flip-Flop, thus activating ATNO output.
SAVCRYO	13G1	Save Carry	Enables the Save Carry Flip-Flop.
SBSY01	61.4	SELCH Busy	Input from SELCH indicating SELCH is currently busy with a block data transfer.
SCHK01	6F2	Status Check	Output to SELCH to indicate a bad IDC status. (Applicable only to the "new" SELCH protocol.)
SCLKOA1,0B1 thru SCLK3A1,3B1	1735-	Differential Servo Clock	 Input from a disk file for the write clock (WCLKOA1,0B1 thru WCLK3A1,3B1).
SCLR01	3B9	System Clear	Input from the processor to initialize IDC logic.
SCTY1,Z1	15H-	Differential Select-Cylinder Tag	Output to a disk file to indicate that bus lines B00:09 are supplying a cylinder address.
SDATA1	16F3	Serial Read Data	Serial data, including ECC, read from a disk file.
SECTORO,1	1716	Sector Pulse	Sector pulses from selected disk file.
SECTOVO,1	1906	Sector Overflow	Error condition indicating the Read or Write Gate is up when the sector pulse is active.
SECTOA1,0B1 thru SECT3A1,3B1	17H6-	Differential Sector	 Input pulse to mark the beginning of each physical sector.

	SOURCE		COMMENT
SEC0	5 H 7	Shift ECC	Shifts the ECC register once.
SELCHBZ1	604	SELCH Busy	Indicates that the SELCH is currently busy with a block data transfer.
SELCHDAR1	7 <u>4</u> 7	SELCH Data Available or Requested	 Indicates a received DAO or DRO via the SELCH.
SELCHDRO	7H6	SFLCH Data Request	Indicates a data request from the SELCH.
SELCHXFRO,1	7 <u>11</u> 9	SELCH Transfer	Indicates SELCH is transferring data.
SEL01:31	15D2-	Disk File Selected	Indicates that the disk file is now selected.
SEL1	5M8	Select Pulse	Loads the disk file number (0-3) onto USELO,USEL1.
SETIDLO	5116	Set Idle Flip-Flop	Sets the Idle Flip-Flop and turns on the Idle LED.
SHTY1,Z1	15M-	Differential Select-Head Tag	Output to disk files to indicate that the bus lines are supplying head-select or volume-select data.
SIGN1	12E3	Sign Bit	Represents the most significant bit of the high- order slice from an ALU operation.
SI01:31	9H1	Sequencer Instruction Bits 0-3	Sequencer instruction bits input to the Microprogram Sequencer. See Table 4-8.
SKEDOA1,0B1 thru SKED3A1,3B1	16H6-	Differential Seek End	 Input from a disk file to indicate the end of a seek operation.
SKEND01:31	16L6	Seek End	Indicates the end of a seek operation at a disk file.
SKERA1,B1	1412-	Seek Error	Indicates a seek error on a selected disk file.
SKER1	14D2	Seek Error	Indicates a seek error on a selected disk file.
SNS	6F3	Set New Sequence	Output to SELCH to indicate IDC support for the "new" high-speed SELCH protocol.


MNEMONIC	SOURCE SOURCE		COMMENT
SNSO	6G3 6G3 	Set New Sequence without Bus Switch	Output to SELCH to indicate IDC support for the "new" high-speed SELCH protocol, without an I/O Bus Switch. Jumping pins W1 and W2 on the IDC board for this support is not recommended.
SON1	3 M3	Latched Sync On	Indicates a latched sync word received from a disk file; i.e., a sync mark is now in the Read Shift Register (RSR).
SPA91	10E2	Most-Significant PROM Bit 9	Most significant bit of the 10-bit PROM address which also includes PAO1:81.
SR01] 3J3	Status Request	Input from the processor requesting the current status (onto D080:150) of IDC or a disk file.
SR1	3K3	SRO Received	Output resulting from SRO input.
SSYNO	5J6	Set Sync	Microcode-generated sync return.
STCHK1	6E3	Status Check	See comment with SCHK01.
STOPDMAO	6G5	Stop DMA	Stops DMA when a partial DMA transfer occurs.
SYNCON1	784	Sync On	Indicates a received sync word from a disk file.
STPSLCH0	5M6	Stop SELCH Strobe	Generates SCHKO. (Applicable only to the "new" high-speed SELCH protocol.)
SYNCO,1	18M1,	Sync Word Detect	Indicates a sync word was detected while IDC was reading disk file data.
SYNO,1	6M4	Sync Return	Output to the processor or SELCH indicating that this IDC or an attached disk file has properly accepted and responded to a control line signal.
TACKO	4M3	Transmit Acknowledge	Output to the next IDC board to signal an interrupt acknowledgment from the processor.
TBDO	5M4	Transmitted Bus Data	Latches bus data to GPD8:15.


	SOURCE		COMMENT
TESTCLRO	 3B9 	Test Clear	A ground signal manually placed here clears IDC logic.
TIMEOUTO,1	10M4	IDC Timeout	IDC timed out during an operation.
TSTCLKO	14F8	Test Clock	System clock for an IDC developmental system.
UNRDYLA1,81	1484-	Differential Unit Ready	Input from a disk file indicating its readiness for I/O.
UPWE1	12K9	Clocked RAM Write Enable	NWE1 gated with CLK341. See comment for MWE1.
UP130:230	12K8	Page Counter Bits	Binary value to identify RAM pages 0-3 of the dis
USELOA1,0B1 thru USEL3A1,3B1	i i	Differential Unit-Selected Tag	Input from a disk file indicating its selection.
USELOY1,0Z1 and USEL1Y1,1Z1	i	Differential Unit Select	Output to disk files consisting of the address number (0-3) of the disk file to be selected.
USTAGY1,Z1	15H- 15H-	Differential Unit-Select Tag	Output to disk files informing them that the unit select lines (see above) are supplying a file address.
WCLKOA1,0B1 thru WCLK3A1,3B1	i i	Differential Write Clock	Output to a disk file to synchronize data written to the disk file.
WDATA1	785	Serial Write Data	Serial data, including ECC, written to a disk
WDATOA1,0B1 thru WDAT3A1,3B1	i i	Differential Write Data	Output data written to a disk file.
WECC0	7H5	Write ECC	Enables the ECC circuitry.
WENBO	12119	Read/Write Enable to RAM	Selects a read/write operation over BD0:7.


A-20


•	SOURCE		COMMENT
 WGATE1	1	· · · · · · · · · · · · · · · · · · ·	Indicates a write operation is being performed to the selected disk file.
WPROT1	14D5	Write Protected	Indicates a write-protected disk file.
WRITE1	12D8	IDC Write	Indicates this IDC is performing a write to a disk
WRRAH1	12K9	Write RAM Enable	Enables the IDC RAM to be written with DMA data.
WSR0:15	18E-	Write Shift Register Bits 0-15	Loaded into the WSR from BDO:7. They are written to the selected disk file.
WSR1	18F7	Write Serial Data	Serial data written to a disk file.
WTPTA1,B1	1485-	Differential Write Protect	Input from a disk file to indicate it is in the write-protected mode.
XFERHIO	5K3	Transfer High Byte	Reads RSR08:15 to BD0:7; writes BD0:7 to WSR08:15.
XFERLOO	5K3	Transfer Low Byte	Reads RSR00:07 to BD0:7; writes BD0:7 to WSR00:07.
XFRDONE1	7J9	Transfer Done	A particular DNA transfer is complete.
XFRGPDO	3N5	Transfer General-Purpose Data	Selects the General-Purpose Register to be output onto the SELCH/NUX bus.
XFRREQ1	708	Transfer Required	DMA transfer is required.
XFRSYNCHO,1	7M8	Transfer Sync	Transfers SYNO to the SELCH. It also clocks SELCHDMA data into the IDC.
09R08 	7G3	Bit 151 Inverted	Loads data from the Serial-to-Parallel Converter into the BDO:7 Register.
09R10	7G1	DCLO Inverted	Resets ECC clock generation.


A-21/A-22



























































NET MNEI	ONICSHT	NET MNEMONIC SHT	NET MNEMO	VIC SHT	NET MNEMONIC S	HT NET	MNEMONIC SHT	NET MNEMONIC SHT	NET MNEMONIC SHT	NET MNEMONIC SHT	NET MNEMONIC SHT	REVISIONS
0001 A11	09	0071 B09Z1 15	0130 CLK50	19	0187 DATA091	05 0244	EXTCLK1 19	0303 INXOA1 16	0359 ME0 12	0415 13J06 13	0471 18M05 11	PROTO RELEASED AT ROI
0002 A21	09	0072 B10Y1 15	0131 CLK60	19	1 1 1	05 0245	EXTCLEO 03	0304 INXOB1 16	9360 MECO 07	0416 12J13 13	0472 18M11 11	VT 208 11-19-81 ROI
0003 A31	09	0073 B10Z1 15	0133 CL070	03	1 1 1	05 9247	FA 081 04	0305 INX1A1 16	0361 MI1 09	0417 14F05 18	0473 18M14 11	2ND PROTO RELEASE AT ROZ:
0004 ACCI		0074 BIT151 07	0134 CLOCO	03	1 1 1	0248	1 1 1	0306 IMX1B1 16	0362 MOUT1 12	0418 14F06 18	3474 16H02 11	JAH GOW8 - 12-31-81 ROZ
- 0005 ADRS		0075 BITONO 06	0135 CMD0	03	1 1 1	0249	1 1 1	0307 INX2A1 16	3363 MUX131 04		0475 16#05 11	AREA M4 NET 188 WAS 16E12. MF 196 5747 MS 9-26-84 RO3 X
0006 ADR	1 1	0076 BITSR01 11 0078 BRA01 10	0136 CNT1 0137 CONO	08	1 1	0250	1 1 1	0308 INX2B1 16 0309 INX3A1 16	0364 MUX231 04	1 1 1 1	0476 16811 11	*
0008 ANY		0079 BRA11 10	0138 CONTAC	0 04	0194 DCLO	05 0251 18 0252	1 1	0309 INX3A1 16	0365 NWE1 08	0421 14F15 18 0422 14F16 18	0477 15011 14	
0009 ARO	09	0080 BRA21 10	0139 CONTSE	1 1	1 1 1	05 0253	1 1	0311 INDEX1 16	0366 NFWFILE1 03 0367 22K03 03	0422 14F16 18 0423 14F19 18	0478 15£06 14 0479 15£09 14	'
0010 AR1	09	0081 BRA31 10	0140 CONTSY	1 1	1 1 1	06 0254	1 1 1	0312 INTCLK1 19	0368 01R06 03	0424 15F02 18	0480 15E12 14	i
9011 AR2	09	0082 BRA41 10	0141 CTAG31	15	0198 DLYSYNCO	0255	FAULT1 14	0313 INTCLRO 10	0369 08803 03	0425 15F05 18	0481 15E15 14	
0012 AR3	09	0083 BRA51 10	0142 CTLOPT	L1 03	0199 DHA130	12 0256	FAULTA1 14	0314 INTDATA0 05	0370 08H06 · 03	0426 15F06 18	0482 15E16 14	r
0013 ASE	000 17	9084 BPA61 10	0143 D001	04	0200 DHA230	12 0257	FAULTB1 14	0315 00K09 04	0371 10R11 03	0427 15F09 18	0483 15E19 14	
3 0014 ASE	1 1	0085 BRA71 10	0144 D011	04	1 1 1	0258	FILE131 03	0316 IPRDY1 07	0372 02R11 04	0428 15F12 18	9484 16E02 15	1,
0015 ASE	1 1	0086 BRA81 10	0145 D021	94	1 1 1	0259	1 [[0317 IPRY1 93)373 02R08 04	0429 15F15 18	0485 16E05 15	ľ
0016 ASE	030 17	0087 BRA91 10	0146 D031	04	1 1 1	0260	FILE231 03	0318 LASTDAO 06	0374 02R06 04	0430 15F16 18	0486 16806 15	
0017 ATNO	09	0088 BUSAOE0 13 0089 BUSYA1 14	0147 D041	04	1 1 1	17 0261 17 0262	FILE230 03	0319 LASTWRD1 06	0375 02R03 04	0431 15F19 18 0432 09R08 07	0487 16E09 15	
0019 811	09	0090 BUSYB1 14	0149 D061	04	1 1 1	0262	1 1 1	0321 LBD11 12	0376 06F02 05 0377 06F05 05	0432 09808 07	0489 16E15 15	İ
0020 B21	09	0091 BUSY1 14	0150 D071	04	1 1 1	13 0254	1 1 1	0322 LPD21 12	0378 06F06 05	0434 14K05 18	0490 16€16 15	
4 0021 B31	09	0092 =CONT 03	0151 D081	04	0208 EBLOUTO	0265	FILESTNCO 03	0323 LBD31 12	0379 06F09 05	0435 14K06 18	0491 10805 17	4
0022 BA0	13	0094 CA081 03	0152 0091	04	0209 19E06	0266	FINT1 04	0324 LBD41 12	0380 06F12 05	0436 14K10 18	0492 10809 17	
0023 BD0	18	0095 CA091 03	0153 D101	04	1 1 1	11 0267	=FILE1 03	0325 LBD51 12	0381 06F15 05	0437 14K11 18	0493 09805 17	
0024 BD1	18	0096 CA101 03	0154 D111	04		0268	1 1 1	0326 IBD61 12	0382 06F16 05	0438 14K12 18	0494 09R09 17	L.
0025 BD2	18	0097 CA111 93 9098 CA121 03	0155 D121 0156 D131	04	1 1	11 0269	1 1 1	0327 LBD71 12 0328 LDA1 03	0383 06F19 05	0439 14K13 18	2495 20006 13	
0028 BD3	18	0099 CA131 03	0150 D131	04	1 1 1	11 0270	1 1 1	0329 LDE1 03	0384 05F02 05 0385 05F05 05	0440 15K03 18 0441 15K04 18	0496 OUTPUT 10 0497 10R08 10	i
0028 BD5	18	0100 CA141 03	0158 D151	04	0215 ECC051		FHTENBL1 03	0330 LDCTO 05	0386 05F06 05	0442 15K05 18	0498 OOHOE OE	5
. 0029 BD6	18	0101 CA151 03	0159 D000	04	0216 ECC061	0274	FUNCOO 03	0331 LDCB0 . 05	0387 05F09 05	0443 15K06 18	0500 20R12 19	·
0030 BD7	18	0102 CARRY31 12	0160 D010	04	0217 ECC071	0275	FUNC 10 03	0332 LDDMA1 12	0388 05F12 05	0444 15K10 18	0501 25R05 19	
9031 A01	99	0103 CARRY71 12	0161 D020	04	0218 ECC081	0276	FUNC20 03	0333 LDDMA0 05	0389 05F15 05	0445 15K11 18	D502 14J13 18	
0046 BDI	i 1	0104 CB1T0 14	0162 D030	04	1 1	1 1	F=0 12	0334 LDDSKC 05	0390 05F16 05	0446 15K12 18	0503 14F02 .18	
0047 BDI	1 1	0105 CB1T1 14	0163 D040	04	0220 ECC101	0278	1 1 1	0335 LDHIBYT1 06	0391 05F19 05	0447 15K13 18	0504 18C10 19	c
0048 BDI	1 1	0106 CCC 12	0164 D050	04	0221 ECC111 0222 ECC121	0280	GPD081 05 GPD091 05	0336 LDLOBYT1 06 0337 LDPAGEC 05	0392 19F03 06 0393 22F03 07	0448 09R10 07 0449 24R05 07	0505 22K11 18	ľ
0050 BDI	1 1	0107 CCLK0 19 0108 CCMUXPI 06	0165 D060 0166 D070	04]]	1 0281	GPD101 05	0338 LOC1 03	0394 22F06 07	0450 01R08 07	0507 14805 16	
0051 BDI		0109 CENBO 12	0167 D080	04	0224 ECC141	0282	GPD111 05	0339 LOFO 05	0395 17J06 07	0451 23R06 07	0508 14811 16	Ĺ
0052 800	14	0110 DDMAG01 06	0168 D090	04	0225 ECC151	1 0283	GPD121 05	0340 LONO 05	0396 17J09 07	0452 23R09 07	0509 14813 16	
0053 B00	14	0111	0169 D100	04	0226 ECC161	0284	GPD131 05	0341 LP131 12	0397 17308 07	0453 21R08 07	0510 14803 17	
7 0054 B01	14	0112 C1#T1 04	0170 D110	04	0227 ECC171	1 0285	GPD141 05	0342 LP231 12	0398 21F11 06	0454 20R06 07	0511 14805 17	7
0055 B01	14	9113 CINTCLRO 05	0171 D120	04		1 0286	GPD151 05	0343 LSR1 03	0399 22J04 06	0455 17R09 07	0512 14811 17	1
0056 B02		0114 C1N1 09	0172 D130	04		1 0287	HWO 06	0344 MA1 08	0400 18F09 06	0456 21R11 07	0513 14813 17	
0057 B02	1 1	0115 CLK641 19	9173 D140	24		1 0288	I01 09 111 09	0345 NAXADD01 06 0346 NAXADD11 13	0401 12F14 13 0402 12F13 13	0457 18R11 07 0458 19R05 07	0514 RM6-02 16 0515 RM5-02 16	
0059 B03		0116 CLK450 19 0118 CLK231 19	0174 D150 0175 DA1	04	1 1 1	7 0290	I21 09	0347 HAXADD21 13	0403 12F12 13	0459 18R03 07	0516 RM38-02 16	PERKIN-ELMER
0060 B04	1 1	0119 CLK230 19	0175 DAT	07		5 0291	I31 09	0348 8 81 08	0404 12F11 13	0460 18R08 07	0517 RM38-04 16	I PIN (II A PPIAIRIA
8 0061 B04	14	0120 CLK151 19	0177 DA01	0.3	0234 ECCL00	5 0292	I41 09	0349 #C1 08	0405 13F14 13	0461 16R06 11	0518 RM38-06 16	Computer Systems Division 8
0062 B05	14	0121 CLK34D0 19	0178 DATA00	05	0235 EDS0	5 0293	I51 09	0350 MCE1 08	0406 13F13 13	0462 22H08 11	0519 R#38-08 16	Oceanport, N.J. 07757
0063 805		0122 CLK12D0 19	0179 DATA01	05		5 0295	I61 09	0351 MD081 04	0407 13F12 13	0463 17K03 11	0520 RM38-10 16	"INFORMATION DISCLOSED HEREIN IS THE PROP-
0064 B06		0123 CLK12345D1 19	0180 DATA02	1 1	1 1 1	5 0296	I71 09	0352 MD091 04	0408 13F11 13	0464 17K06 11	0521 RM9-02 16	ERTY OF THE PERKIN-ELMER CORPORATION,
0065 B06	i 1	0124 CLK11 06	0181 DATA03			5 0297 5 0298	IB1 09 IDLEO 06	0353 MD101 04	0409 12J03 13 0410 12J02 13	0465 17K08 11	0522 RM10-02 17	COMPUTER SYSTEMS DIVÍSION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PUR-
9 0066 B07	1 1	0125 CLK10 19 0126 CLK20 19	0182 DATA04	1 1	1 1 . 1	5 0299	IDLE1 06	0355 #0121 04	0410 12J02 13 0411 12J06 13	0467 17805 11	0524 RM39-02 17	POSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER 9
0068 B08	1 1	0126 CLK20 19	0183 DATA05	1 1	1 1 1	9 0300	ILDAO 03	0356 ND131 04	0412 12307 13	0468 17811 11	0525 RM39-04 17	CORPORATION. DUPLICATION OF ANY PORTION
0069 B08	1 1	0128 CLK40 19	7185 DATAO7		0242 ESE0 (5 0301	ILDRO 03	0357 ND141 04	0413 13J03 13	0469 17M14 11	0526 RM39-06 17	OF THIS DATA SHALL INCLUDE THIS LEGEND.
0070 B09	15	0129 CLK51 06	0186 DATAGE		0243 ESTBRAC	5 0302	ILSRO 03	0358 ND151 04	0414 13J02 13	0470 18802 11	0527 R#39-08 17	TITLE SCHEMATIC
بالمار المار المار المار المار المار المار المار المار المار المار المار المار المار المار المار المار المار ا												CROSS REF, NET#, MNEMONIC, SHT#
NOTES											DRAFTER	I.D.C.
2 d											P. MARCUS	TACK 07.207
NING 4			•		•						DATE	TASK 03983 SHT
98											8-13-81	DWG 35-807 R03 D08 22-23

	IET M	NEMONIC	SHT	NET	MNEMO	NIC SHT		NET MNE	MONIC	SHT	NET	MNEMONI	SHT	. NE T	MNEMON	IC SHT	NET	MNEMON	CSHT	NET	MNEMONIC	CSHT	NET	MNEMONIC	SHT	NET	MNEMONIC	SHT	REVISIONS
-		RM39-10	17	0585		06	1 ⊢	0661 RBC)1	09	0717	RGATE1	07	0775	SEL1	17	0832	HII	15	0988	WSR1	18	0946	GNDOGM	04	1005	GNDO3K	03	PROTO RELEASED AT
	1	RM 10-04	17	0587	5 Ņ5 O	0.5	1 1	0662 RB1	11	09	0718	RGATEO	18	0776	1	15	0833		15	0889		0.5	0947	GNDO7M	04	1006	GNDOCK	03	VT QRB, - 11-1
	530 I	RH6-04	14	0588	BUSSWO	06		0663 RB	- 1	09	0719		09	0777	ı	15	0834		03	0890		0.5	0948	GND14M	18	1007	22M12	04	E.C.J. Mus - IZ-
٠	531	R#5-04	14	0589	i	06	i i	0664 RB		09	1 1	RI 11	09	0778	1	15	0835	1	03	0891	i	07	0950	GND15M GND23M	18	1008	5510e 55E0e	04	ADDED NEIS NOT-1920, AREA ME
		RM6-06	14	0592		/3	1 1	0665 RB	i	05	0721		09	0780		15	0837	1	06	0893		07	0951	GNDOSR	04	1010	22J07	04	BWL BWL - 1-
	1	RM5-06 RM5-08	14	0593	OFF0	03	1 . 1	į.	DI001	08	0723		09	0781	1	15	0838	1	10	0894	16 MHZ1	19	0952	GNDO6R	04	1011	22712	04	NET IOIZ WAS PSIPD.
_ 1 1		RM6-08	14	0595		12	1	ı	DI011	08	0724	RI 51	09	0782	USEL 1A 1	15	0839	STPSLCHO	05	0896	GMEO	12	0953	GNDOTE	04	1012			NET 1019 WAS GND23F, SHT 6. NET 1020 WAS 23F15 , SHT 6.
- [1	RM 10-06	14	0596	ONO	07	1 1	0669 RB	DI 021	08	0725	RI 6 1	09	0783	USEL1B1	15	0840	STNO1	0.5	0897	LME1	12	0954	GNDO8R	04	1 1	21H06	06	NETS 1021 THRU 1023 WERE ADDE
	0537	RM9-06	14	0597	ONCYLA	14		1	DI031	08	1	RI 71	09	0784	1	15	0841		06	0898	00805	10	0955	GNDI7R	07	1014	16H0B	06	DELETED NET 1023, ADDED
4	0538	R#10-08	14	0598	ONCYLB	14		ļ	DI041	08	1 1	RI81	09	0785	1	15	0842	1	07	0899	TEGI	10	0956	GND22R GND23R	07	1015	21RO3 GND2IH	06	BUK SIG 5024 M 3-
.	0539	R#9-08	14	0599	1	14	1 1	1	DI051	10	1 1	RMA1	08	0786		15	0844	TACK01	04	0900	1	26	0958	CHDOOK	04	1017	_	05	DELETED "PZI" SHT 4" F
1 1		RM 10-10	14	0600	1	- 1	1 1	0674 RB	RA11	10	1 1	RMC1	08	0788	1	17		SCTY1	15	0901	4	03		GNDI SH	06	1018	22008	04	JLV 9/ 5127 M 7-
5		RM9-10 RM30-04	15	0601	1	' · ·			RA21	10	1	RMCE1	28	0789	}	17	0846	SCTZ1	15				0960	GNDI9H	06	1019	DLYSYNCI 09R06	07	JAH 4 5188 M 11-1
1 1		RM29-04	15	0603		19	1 1	1	3R#31	10	0732	RMI1	09	0790	USELIYI	17	0847	SHTY1	15	0902	23J61	06	0962	IDLE	06	1021 1022	22D05	07	ADDED NETS 1029 THRU 10
1 1	i	R#25-04	15	0604	ı	04	.	3677 RE	BRA41	10	0733	RMWE1	08	0791	1	17	0848	ı	15	0903	1	06	0963	DIAG	06	1023		1 1	KR (41) 5311 MS 3-3
1	05#5	RM24-04	15	060	09804	04	.		BRA51	10	0734	RPOE1	09	0792	I		0849	1	15	0904	1	12	0964	RWGATE1	16	1024	8WL1 22K08	6	ADDED NETS 1034 \$ 1035. DB XR 5549 MS 12-2
	0546	R#19-04	15	060	1	1	1 1	1	3RA61	10	1 1	RPZO	08	0793	1	1 1	0850		15	0905	1	16	0965	XFRGPD0	03	1026	23H03 GND 23H	6	ADDED NETS 1036 \$ 1037
4		R#18-04	15	060	1	17			BRA71 BRA81	08	0736	RRAO RRAO1	05	0794	l	1 1	0851	į.	03	0907		16	0967	PARTIALO	06	1028	.P5 23H	6	HH 9) 5668 MS 4-30
1		R#14-04	15	060	i	11	1 1		BRA91	08	0737	RRA11	08	0796	1	1 1	0853	1	10	0908		17	0968	04806	04	1029	0,8MH 13H08	6	MF 916 5747 MS 9-2
1 1	}	RM 13-04 RM 30-06	15	060	PA01	08			BSO	05	0739	RRA21	08	0797	i	17	0854	TSTCLKO	19	0909	GN DIZA	16	0969	OCRSTO	04	1031	04B02	6	
1 1	- 1	RM29-06	17	061	1	0.8	1 1	0584 R	CLK01	16	0740	RRA31	98	0798	SCLKOB1	17	2855			0910	GHDIBA	16	0970			1032	13H06 P5 13F	6	1
7	- 1	RH 25-06	17	061	2 PA 21	98	,	9685 R	CLK11	16	0741	RRA 41	0.8	0799	ł	17	0856	i	12	2911	1	16	0971	RSTATNO	05	1033	P513C	14	
	0553	R#24-06	17	061	3 PA 31	0.6	9	0686 R	CLK21	16	0742	RRA51	08	0800	1	17	0857	i	12	0912	i	14	0972	19F08 INGPG1	13	1035	23F08 23F11	13	
5	0554	RM 19-06	17	961		06		l i	CLK31	16	0743	RRA61	08	0801	İ	17	0858	UPWE1 USTA6Y1	12	0913	1	14	0974	TIMEOUT1	10	1037	23H08 09N03	03	
		RH18-06	17	061 061		25		1 1	CLKOA1	16	0744	RRA71 RSEL1	08	0802	1	17	0860	OSTA6Z1	15	0915		17	0975	SECTOV1	19	1039	RELTMRØ 18C08	19	•
	0556	RM14-06	17	061	Į.	0			RCLK1A1	16	0746	RSHIFT11	12	0804	1	17	0861	WCLKOA 1	17	0916	GND 19C	19	0976	CRSTO	19	1041	19M13 23F03	19	
4	0558	RM30-08	16	061	1	0		1	RCLK1B1	16	0747	RSHIFT21	12	0805	SETIDLO	05	0862	WCLKOB1	17	0917	CNDSIC	0.5	0977	SAVCRYO	05	1043	GOCLRØ 17003	19	
	0559	R#29-08	16	061	9 PA 91	0.	8	0692	RCLK2A1	15	0748	RSI01	09	0906	20J06	07	0863	WCLK1A1	17	7918	GNDO6E	08	0978	DSBCRYO	13	1045	17 DO7	19	
	0560	R#25-08	16	062	0 PA 90	1	0	0693	RCLK2B1	16	0749	RSI11	. 09	0808	1	09	0864	WCLK1B1	17	0919	1	08	0979	SYNC1	07	1047	17 DO 5 GND 17D	19	
6	0561	R#24-08	16	063	}	ì	l	1 1	RCLK3A1	16	0750	RSI21	09	0809)	09	0865	WCLK2A1	17	0920	GN DI4E	10	0980	EBLPRTL1 DMAGOO	06	1049	P517D P519K	19	
	0562	RH19-08	16	063	1	1	7	1 1	RCLK3B1	16	0751	RSI31 RSR001	18	0810		09	0866	1	17	0922			0982	Diniogo	"	1051	23H11	i9	•
1	0563	RM18-08	16	064	1	;		1 1	RCN1 RCNT1	09	0753	RSTIDLO	05	0812	1	12	0868	WCLK3B1	17	0923	GNDO4F	0.5	0983	NOWRDSO	06				
1	0565	RH 13-08	16	064	1	0	1	1 1	RDATOA1	16	0754	RWCIKO	07	0813	SKENDO 1	16	0869	WCSRET 1	19	0924	GNDO5F	05	0984	EOXFR1	06				
	0566	RM30-02	16	064	ĺ	(1 1	0	1 1	RDATOB 1	16	0755	RWCLK1	16	0814	SKEND11	16	2870	WDATA1	07	0925	GNDO6F	05	0985	STOPDNAO	06				
7	0567	R#29-02	16	064	4 PZO	0	8	0700 I	RDAT1A1	16	0757	RWGATEO	19	0815		16	3871	WDATOA1	17	0926	i	05	0986	DHAXFR1	06				
	0568	RH25-02	16	064	5 QSH1F	r11 1	2	0701 E	RDAT1B1	16	i	SATRO	04	0816	1	16	0872	1	17	0927	1	06	0987	GND19D	06				
	0569	RM24-02	16		6 QSHIF	- 1	2	1 1	RDAT2A1	16		SBS TO1	06	0817		16	0873		17	0930	GNDIOF	05	0988	16J08 20D11	06				
-		RH19-02	16	064		0	- 1	1 !	RDAT2B1 RDAT3A1	16		SCLRC	03	0819		16	0875		17	0933	1	13	0990	20008	06				
	1	RH18-02	16	06		0	ı		RDATSA1	16		SDATA1	18	0820	i	16	0876	1	17	0934	1	13	1 1	00K16	03				PERKIN-EL
		RH13-02	16	26		ő	1		RDATAO1	16	0764	SEC0	05	0821	i	16	0877	WDAT3A1	17	0935	GND 14J	18	0993	00 K 12	03				Computer Systems Divisi
8	0574	RH29-10	16	06	i	0	8	1 1	RDATA11	16	0765	SECTOR 1	19	0822	SKED2B1	16	0878	1	17	0936	1	18	0994	03K12	03				Oceanport, N.J. 07757
	0575	RM 30+10	16	06	2 RAM51	0	8	0708	RDATA21	16	0766	SECTOA 1	17	0823	1	16	0879	1	07	0937	l	07	0995	00 K 14	03				
	0576	RH24-10	16	06	- 1	0	1	1 1	RDATA31	16	0767	SECTOB1	17	0824		16	0880	1	12	0938	GNDIOK GNDSSJ	06	0996	03R02 DISCHARGE	03				"INFORMATION DISCLOSED HER ERTY OF THE PERKIN-ELMER CO
1	0577	RM25-10	15	06	1	0	1	1 1	RDHIBYTO	06	0768	SECT1A1	17	0825	1	14	0881		16	0940		12	0997	BL BL	06				COMPUTER SYSTEMS DIVISION, A
	. 0578	R#18-10	16	06	1	1	4	1 1	RDLOBYTO READ1	06	0770	SECTIBI SECT2A1	17	0820	į	14	0883	1	14	0941	GHDIBK	18	0999	GND17H	۵7				BE DISCLOSED OR USED FOR AN' POSES EXCEPT AS SPECIFIED BY
اله	0579	RM19-10 RM13-10	16	06	1	1	8	1 . 1	HRDYLAI	14	0771	SECT 2E 1	17	0828	-	06	0880	i	14	0942	GNDIBK	18	1 1	GNDSID	06				TWEEN THE RECIPIENT AND THE CORPORATION. DUPLICATION O
~	0580	RM14-10	16	06		1	1	1 1	INROYLBI	14	9772	SECT3A1	17	0829	i	03	0885	WPROT1	14	0943	G#D23K	06	1 1	GND SOH	06				OF THIS DATA SHALL INCLUDE T
	0582	RM 5-10	17	06			7	0715 E	READTO	14	0773	SECT 3B 1	17	0830	PAOSPA9	10	0886	1	12	0944	į.	34	1002	XFRSYNCHI P504K	03				TITLE SCHEMATIC
	0583	04804	0.5	06	O PAMKE	RO 0	7	3716 I	REGSYNO	06	0774	SECTOVO	19	0831	SPR91	10	0887	WRRAM1	97	0945	GHDO5M	04		P522J	06				CROSS REF, NET#, MNEM
ہ ا																	· · · · · · · · · · · · · · · · · · ·										DRAFTE	R	i.d.c.
₹§ NO	TES																										P. MARCU		
181																											DATE		TASK03983
NING																											8-13-81		DWG 35-807 RII D

•

CAUTION
PRINTED CIRCUIT PATHS AND PADS ARE SHOWN FOR

REVISIONS

INDEX

A

ABR (See Absolute Reserve) Absolute Reserve	4-43 3-38 8-26,2-28 4-18 3-33 8-33,4-31 .,4-3,4-4 3-43 4-10 4-13 3-45,4-8 8-10,4-12 8-33,3-38 8,4-3,4-8
BDIO0:5 BD0:7 3-44,3-53,4-3 B-input BITSR0 B-Latch B-output BRA0:7 3-46,3-47, BRA0:9 3-46, BUSSW0 BUSY 3-7,3-19,4-5 B00:09 3-6,3-18, B0:3 B10	3-55,3-56 3-43 4-5,4-44 4-10 3-45,4-8 3-49,4-3 4-8,4-18 3-5,3-15 5,4-6,4-7 3-20,4-6 5,4-3,4-8
Cables CARRY7 3-43,3 CA08:15 3-29,3-30, CC 3-46,3 CENB Channel Manager CIN 3-43,3-45,4-3,4-8,4 CINT CINTCLR	3-47,4-13,4-9,4-31,3-48,4-18,3-50,3-51,1-1,3-3,1-12,4-16,4-6

CLK23	
	27
CLK45 4-	26
CLK61 4-	
CLOC	
CL070	
	3 J
CM (See Channel Manager)	
CMD0 \ 3-4,3-16,3-33,3-35,4-34,4-3	
CNT 3-44,3-50,3-51,4-3,4	-4
CON 4	-6
COND CODE 3-43,3-47,4-	13
Condition Code MUX 3-	
COND MUX CTL	
CONN1 3-3,3-47,4	
CONN2 3-6,3-	
CONN3 3-8,3-	
CONN4 3-8,3-	
CONN5 3-8,3-	24
CONN6 3-8,3-	24
CONT 3-43,3-45,4-8,4-	
=CONT	
Control Latches	
Controller Address Compare-and-Select Circuitry 3-	
Control Line Latches 3-	
Control Line Receivers 3-	
Control Store PROM Banks 3-	
CONTSYNC 3-30,3-	36
CI 3-7,3-18,3-19,3-20,4	-6
CTLOPTCL 3-32,3-	_ :
	54
	54
	54
D	54
D	54
DA 3-34,3-35,4-31,4-	36
DA 3-34,3-35,4-31,4-3 Data Latch	36 48
DA	36 48 29
DA	36 48 29 20
DA	36 48 29 20 20
DA	36 48 29 20 20 28
DA	36 48 29 20 20 28
DA	36 48 29 20 20 28
DA 3-34,3-35,4-31,4- Data Latch 3- Data Multiplexer 3- Data Strobe Early 3- Data Transceivers 3- DATA00:07 3- DATA00:15 3-3-3-3-3-3-3-3-3-3-3-3-3-3-3-3-3-3	36 48 29 20 28 28 53
DA 3-34,3-35,4-31,4- Data Latch 3- Data Multiplexer 3- Data Strobe Early 3- Data Strobe Late 3- Data Transceivers 3- DATA00:07 3- DATA00:15 3- DATA08:15 3-29,3-	36 48 29 20 28 28 53
DA 3-34,3-35,4-31,4- Data Latch 3- Data Multiplexer 3- Data Strobe Early 3- Data Strobe Late 3- Data Transceivers 3- DATA00:07 3- DATA00:15 3- DATA08:15 3-29,3- DAO 3-4,3-16,3-34,3-	36 48 29 20 28 53 30 35
DA 3-34,3-35,4-31,4- Data Latch 3- Data Multiplexer 3- Data Strobe Early 3- Data Strobe Late 3- Data Transceivers 3- DATA00:07 3- DATA00:15 3- DATA08:15 3-29,3- DAO 3-4,3-16,3-34,3- DCL 4-7,4-	36 48 29 20 28 53 35 41
DA	36 48 29 20 28 33 35 41 34
DA	36 48 29 20 28 33 35 41 -5
DA	36 48 29 20 28 33 35 41 39
DA	36 48 29 20 22 33 41 34 -5 3-1
DA	36 48 29 20 22 28 33 41 34 -5 -1
DA	36 48 29 20 22 28 33 41 34 -3 -1 38
DA	36 48 29 20 28 33 41 -5 -1 3-1
DA	36 48 29 20 28 33 41 -5 -1 3-1
DA	36 48 29 20 28 33 41 3-1 3-1 3-1

DMA and Interrupt Sync Circuits											
DMA Control and Bus Data (BD) I/O Control											
DMA Data Registers											
DMAGO											
DMA I/O											
DMASR										3	-37
DMASTRT											
DMAXFR											
DMA13,23											
DR											
DRV13,23											
DRO											
Dual-Port Kit								2-	-25	, 2	-26
Dual-Port Option								3	L-2	, 2	-25
Dual-Port Steering Card										2	-26
D00:07											
D00:15			3	-3	, 3	-1	6,	3 -	-28	, 3	-54
D06:07										3	-30
D06:07			3	-2	9,	3 –	30	, 3	3-3	1,	4-5
					•					•	
E											
EBLOUT								2	20	A	2.2
ECC (See Error Correction Code)	• • •	• •	• •	• •	• •	• •	•	3 -	-28	, 4	-32
ECC (See Error Correction Code)										A	4.5
ECC circuitry	• • •	• •	• •	• ;	• •	• •	• •	• ;		4	-42
ECCHI	• • •	• •	• •	• •	• •	• •	• •	4	F - 2	, 4	-44
ECCLO	• • •	• •	• •	• •	• •			, 4	1 – 5	, 4	-44
ECC21:31											
EDS											
Error Correction Code											
Error Correction Code (ECC) Generation											
ESE											
ESTBRA											
EXTCLR	• • •	• •	• •	• •	• •	• •	• •	3	3-3	Ι,	4-5
F											
r.											
FAULT		3	-8	. 3	-2	1.	4 -	.5	. 4 –	6.	4-7
Fault Clear						-,	-			3	-20
Fault Clear			3	-2	9,	3-	31	. 4	1-6	. 4	-31
=FILE					3	-3	ī.	· 3 -	-36	. 4	-31
File Address Compare-and-Select Circuitry											
FILESYNC					3	-3	i.	3 -	-36	. 4	-31
FINT							-,				4-6
FILE13,23											
FLDA											
FLDR											
FLOC											
FLSR											
FMTENBL											4-5
FOUND											
Function Encoding Circuitry											

FUNC0:2	
	G
General-Purpose Data Registers GPD08:15	3-52 3-29,3-52,4-6
	н
Halfword-Mode Circuitry	
	I
IDC (See Intelligent Disk Control	110*
IDC board IDC disk system IDC Format Program IDC formatting IDC PC-board IDC Test Program I-input ILDA ILDA ILDR ILSR Incrementer INDEX Instruction/CC Decoder INTDATA Intelligent Disk Controller INTREQ INX INX# I/O Bus Switch I-output IPRDY IO:8 3-45,4	2-25,2-26,3-1
	L .
LASTWRD LBDO:7 LDA LDCB LDCT LDDMA LDDSK	
LDUSK	4-σ 4-32 Δ-31 Δ-36

LDLOBYT
M
MA:MC 3-45,3-48,4-3,4-9 Map PROM 3-47 Mass Storage Module 1-2,2-1,2-32 MAXADD 4-36,4-38 MC-CDD (See Medium Capacity-Cartridge Disk Drive) 3-44,3-50,3-51,4-3,4-4 MD08:15 3-28,3-29,3-30 ME 4-7 Medium Capacity-Cartridge Disk Drive 1-2,2-1,2-32 MI 3-45,3-48,4-3,4-9 microcode 4-2 microinstruction, 56-bit 3-44,4-2,4-3
microprocessor, 4-bit slice 3-42,4-10 Microprocessor/Sequencer circuitry 4-1,4-27 Microprogram Counter 4-19 Microprogram Sequencer 3-46,4-18,4-19 MicroRAM 4-10 MSM (See Mass Storage Module) 4-10
MUX, disk
N
NEWFILE 4-5 New-Protocol Pins 3-15,3-17,3-32 Non-Return to Zero 3-24,3-25 NOP 4-5 NRZ (See Non-Return to Zero)
o
OBCAD 3-8,3-21,3-41 OC 3-33,3-34,4-31 OFF 4-7,4-43 OFLOW 3-43,3-47,4-13 ON 4-7 ONCYL 3-7,3-21,4-5,4-6,4-7

ONCYLA OSC Output MUX OURACKO OVERRUN	4-24 4-20 37,3-38
P	
PAGE13,23	3-55 6,4-38 44,3-46 3-41 38,3-41 2-25 -44,4-1 -8,4-12 30,3-21 30,3-21 2-29 -25,3-8 3-44 4-31 2-24 17,3-32
Q	
Q-Register	
R	
RACKO	
RAM-Address Counter for Disk-File Transfer, and Latch RAM-Address Counter for DMA Transfer, and Latch RAM Control MUX	3-52 3-51 50,3-51 4-12 34,4-36 4-5,4-6
RBC	4-5

RDAT	
RDHIBYT	
RD00:15	
Read Gate	
READY	
REGSYN	
Release	
Reserve Timing	
Return to Zero	
R-MUX	
Rotational Position Sensing	
RPS (See Rotational Position Sens	sing)
RRA	4-5
RSRO	
RSTATN	· · · · · · · · · · · · · · · · · · ·
RSTIDL	
RTM (See Reserve Timing)	· · · · · · · · · · · · · · · · · · ·
R/W	3-49.3-51
RWCLK	
RTZ (See Return to Zero)	
(
	s
GA TIV	
SATN	
SATNO	
SATNO SAVCRY SAVCRY	4-6
SATNO	4-6
SATNO	4-6
SATNO SAVCRY SBSYO SCHKO SCLK#	4-6
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO	4-6
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT	4-6
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA	4-6
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC	4-6 3-38 4-7 3-7 3-5,3-17,3-32 3-5,3-17,3-32 3-9,3-24 3-3,3-17,3-31 3-7,3-18,3-22,4-6,4-40 3-40,3-56,4-42
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT#	4-6
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOR	
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR	
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOV SEL SELCH (See Selector Channel)	
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOV SEL SELCH (See Selector Channel) SELCHBZ	4-6 3-38 4-7 3-5,3-17,3-32 3-5,3-17,3-32 3-9,3-24 3-3,3-17,3-31 3-7,3-18,3-22,4-6,4-40 3-40,3-56,4-42 4-7 4-7 4-5 4-7,4-40 3-32,4-5
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOV SEL SELCH (See Selector Channel) SELCHBZ SELCH/MUX bus interface	4-6 3-38 4-7 3-5,3-17,3-32 3-5,3-17,3-32 3-9,3-24 3-3,3-17,3-31 3-7,3-18,3-22,4-6,4-40 3-40,3-56,4-42 4-7 4-7 4-5 4-7,4-40 3-32,4-5 4-30
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOV SEL SELCH (See Selector Channel) SELCHBZ SELCH/MUX bus interface SELCHSYN	4-6
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOV SEL SELCH (See Selector Channel) SELCHBZ SELCH/MUX bus interface SELCHSYN SELCHXFR	
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOV SEL SELCH (See Selector Channel) SELCHBZ SELCH/MUX bus interface SELCHSYN SELCHXFR Selector Channel	
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOV SEL SELCH (See Selector Channel) SELCHBZ SELCH/MUX bus interface SELCHSYN SELCHXFR Selector Channel SEL*IDLE-	
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOV SEL SELCH (See Selector Channel) SELCHBZ SELCH/MUX bus interface SELCHSYN SELCHSYN SELCHSYR Selector Channel SEL*IDLE- SEL0:3	
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOV SEL SELCH (See Selector Channel) SELCHBZ SELCH/MUX bus interface SELCHSYN SELCHSYN SELCHSYN SELCHXFR Selector Channel SEL*IDLE- SELO:3 SEQ (See Pins, Power Sequencing)	
SATNO SAVCRY SBSYO SCHKO SCLK# SCLRO SCT SDATA SEC SECT# SECTOR SECTOV SEL SELCH (See Selector Channel) SELCHBZ SELCH/MUX bus interface SELCHSYN SELCHSYN SELCHSYR Selector Channel SEL*IDLE- SEL0:3	4-6 3-38 4-7 3-5,3-17,3-32 3-5,3-17,3-32 3-9,3-24 3-3,3-17,3-31 3-7,3-18,3-22,4-6,4-40 3-40,3-56,4-42 4-7,4-41 4-5,4-7,4-41 4-5,4-7,4-41 3-32,4-5 4-33,4-34,4-36 1-1,3-3,3-4 4-5,4-40 4-5,4-40

Servo Offset + 3-20 Servo Offset - 3-20 SETIDL 4-7 SHT 3-7,3-18,3-22,4-6,4-40 SIGN 3-43,3-47,4-13 SIO:3 3-46,4-3,4-9,4-18,4-21,4-22 SKEDD# 3-9,3-25 SKEND 3-39,4-40 SKEND0:3 4-5 SKER 3-8,3-22,4-5,4-6,4-7 SKERA 3-26 SMUX 4-10 SNSO 3-5,3-17,3-32 SPA9 3-44,3-46 SR 3-33,3-34,4-31 SRO 3-4,3-17,3-33,3-35 SSYN 3-4,3-17,3-32 STCHK 3-32,3-54 Stack 4-20 Stack Pointer 4-20 STPSLCH 4-7 Switch, Controller Address 2-23 File-0 Address 2-23,2-24,3-31 SYN 4-34,3-18,3-37 Synchronization Circuitry 3-4,3-18,3-37 Synchronization Circuitry 3-4,4-44
TACKO
UNRDYL
WCLK#

WGATE WPROT WRITE Write Gate WSR	4-5,4-6,4-7 4-33,4-38 3-20
WTPT	
	x
XFERHI XFERLO XFRDONE XFRSYNCH	4-5,4-41 4-34,4-36
	Y
Y-Output MUX	4-12
	z
Zero Detector	
Num	erical
09F08	3-32

FOLD

FOLD

NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES



BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 22

OCEANPORT, N.J.

POSTAGE WILL BE PAID BY ADDRESSEE

PERKIN-ELMER

Data Systems Group 106 Apple Street Tinton Falls, NJ 07724

ATTN:

TECHNICAL SYSTEMS PUBLICATIONS DEPT.

FOLD

FOLD

PERKIN-ELMER

PUBLICATION COMMENT FORM

We try to make our publications easy to understand and free of errors. Our users are an integral source of information for improving future revisions. Please use this postage paid form to send us comments, corrections, suggestions, etc.

•	Publication number
•	Title of publication
	Describe, providing page numbers, any technical errors you found. Attach additional sheet if neccessary.
•	Was the publication easy to understand? If no, why not?
•	Were Illustrations adequate?
	What additions or deletions would you suggest?
	Other comments:
ron	Date
osit	tion/Title
om	pany
ddr	ess
	District and the state of the s