# ANALOG-TO-DIGITAL CONVERSION TECHNIQUES WITH THE M6800 MICROPROCESSOR SYSTEM

This application note describes several analog-to-digital conversion systems implemented with the M6800 microprocessor and external linear and digital IC's. Systems consisting of an 8- and 10-bit successive approximation approach, as well as dual ramp techniques of 3½- and 4½-digit BCD and 12-bit binary, are shown with flow diagrams, source programs and hardware schematics. System tradeoffs of the various schemes and programs for binary-to-BCD and BCD-to-7 segment code are discussed.

### Analog-To-Digital Conversion Techniques with the M6800 Microprocessor System

#### INTRODUCTION

The MPU (microprocessing unit) is rapidly replacing both digital and analog circuitry in the industrial control environment. It provides a convenient and efficient method of handling data, controlling valves, motors and relays, and in general, supervising a complete processing machine. However, much of the information required by the MPU for the various computations necessary in the processing system may be available as analog input signals instead of digitally formatted data. These analog signals may be from a pressure transducer, thermistor or other type of sensor. Therefore, for analog data an A/D (analog-to-digital) converter must be added to the MPU system.

Although there are various methods of A/D conversion, each system can usually be divided into two sections - an analog subsystem containing the various analog functions for the A/D and a digital subsystem containing the digital functions. To add an A/D to the MPU, both of the sections may be added externally to the microprocessor in the form of a PC card, hybrid module or monolithic chip. However, only the analog subsystem of the A/D need be added to the microprocessor, since by adding a few instructions to the software, the MPU can perform the function of the digital section of the A/D converter in addition to its other tasks. Therefore, a system design that already contains an MPU and requires analog information needs only one or two additional inexpensive analog components to provide the A/D. The microprocessor software can control the analog section of the A/D, determine the digital value of the analog input from the analog section, and perform various calculations with the resulting data. In addition, the MPU can control several analog A/D sections in a timeshare mode, thus multiplexing the analog information at a digital level.

Using the MPU to perform the tasks of the digital section provides a lower cost approach to the A/D function than adding a complete A/D external to the MPU. The information presented in this note describes this technique as applied to both successive approximation (SA) A/D and dual ramp A/D. With the addition of a DAC (digital-to-analog converter), a couple of operational amplifiers, and the appropriate MPU software, an 8- or 10-bit successive approximation A/D is available. Expansion to greater accuracies is possible by modifying the

software and adding the appropriate D/A converter. The technique of successive approximation A/D provides medium speed with accuracies compatible with many systems. The second technique adds an MC1405 dual ramp analog subsystem to the MPU system and, if desired, a digital display to produce a 12-15 bit binary or a 3½-or 4½-digit BCD A/D conversion with 7-segment display readout. This A/D technique has a relatively slow conversion rate but produces a converter of very high accuracy. In addition to the longer conversion time, the MPU must be totally devoted to the A/D function during the conversion period. However, if maximum speed is not required this technique of A/D allows an inexpensive and practical method of handling analog information.

Figure 1 shows the relative merits of each A/D conversion technique. Listed in this table are conversion time, accuracy and whether interrupts to the MPU are allowed during the conversion cycle.

This note describes each method listed in Figure 1 and provides the MPU software and external system hardware schematics along with an explanation of the basic A/D technique and system peculiarities. In addition, the MPU interface connections for the external A/D hardware schemes are shown. These schemes are a complete 8-bit successive approximation and a 3½-digit dual ramp A/D system, both of which externally perform the conversion and transfer the digital data into the MPU system through a PIA.

For additional information on the MC6800 MPU system or A/D systems, the appropriate data sheets or other available literature should be consulted.

#### MPU

The Motorola microprocessor system devices used are the MC6800 MPU, MCM6810 RAM, MCM6830 ROM and MC6820 PIA (peripheral interface adapter). The following is a brief description of the basic MPU system as it pertains to the A/D systems presented later in this application note.

The Motorola MPU system uses a 16-bit address bus and an 8-bit data bus. The 16-bit address bus provides 65,536 possible memory locations which may be either storage devices (RAM, ROM, etc.) or interface devices (PIA, etc.). The basic MPU contains two 8-bit accumulators, one 16-bit index register, a 16-bit program counter, a 16-bit stack pointer, and an 8-bit condition code register. The condition code register indicates carry, half carry, interrupt, zero, minus, and 2's complement overflow. Figure 2 shows a functional block of the MC6800 MPU.

The MPU uses 72 instructions with six addressing modes which provide 197 different operations in the MPU. A summary of each instruction and function with the appropriate addressing mode is shown in Appendix A of this note.


	Succe	ssive Approxi	mation		Dual	Ramp	
Characteristic	8-Bit Software	10-Bit Software	8-Bit Hardware	12-Bit Software	3½-Digit Software	4%-Digit Software	3%-Digit Hardware
External Hardware	8-Bit DAC Op Amp Comparator	10-Bit DAC Op Amp Comparator	8-Bit DAC SAR* Op Amp Comparator	MC1405	MC1405	MC1405	MC1405 MC14435 MG14558 (for 7-segment display)
Conversion Rate	700 µs Constant	1.25 ms Constant	60 µs for MPU, plus A/D Conversion Time	165 ms (max) Variable	60 ms (max) Variable	600 ms (max) Variable	183 µs (min) for MPU, plus A/D Conversion Time
Interrupt Capability	Alfowed	Allowed	Allowed	Not Allowed	Not Allowed	Not Allowed	Allowed
Number of Memory Locations Required (Including PIA Configuration)	106	145	42	84	296	328	58
Serial Output Available	Yes	Yes	Yes	No	No	No	No

<sup>\*</sup>Successive Approximation Register

FIGURE 1 - Relative Merits of A/D Conversion Techniques

The RAMs used in the system are static and contain 128 8-bit words for scratch pad memory while the ROM is mask programmable and contains 1024 8-bit words. The ROM and RAM, along with the remainder of the MPU system components, operate from a single +5 volt power supply; the address bus, data bus and PIAs are TTL compatible.

The MPU system requires a  $2\phi$  non-overlapping clock with a lower frequency limit of 100 kHz and an upper limit of 1 MHz.




The PIA is the interface device used between the address and data buses and the analog sections of the A/D. Each PIA contains two essentially identical 8-bit interface ports. These ports (A side, B side) each contain three internal registers that include the data register which is the interface from the data bus to the A/D, the data direction register which programs each of the eight lines of the data register as either an input or an output, and the control register which, in addition to other functions, switches the data bus between the data register and the data direction register. Each port to the PIA contains two addition pins, CA1 and CA2, for interrupt capability and extra I/O lines. The functions of these lines are programmable with the remaining bits in the control register. Figure 3 shows a functional block of the MC6820 PIA.

Each PIA requires four address locations in memory. Two addresses access either of the two (A or B sides) data/data direction registers while the remaining two addresses access either of the two control registers. These addresses are decoded by the chip select and register select lines of the PIA which are connected to the MPU address bus. Selection between the data register and data direction register is made by programming a "1" or "0" in the third least significant bit of each control register . A logic "0" accesses the data direction register while a logic "1" accesses the data register.

By programming "0"s in the data direction register each corresponding line performs as an input, while "1"s in the data direction register make corresponding lines act as outputs. The eight lines may be intermixed between inputs and outputs by programming different combinations of "1"s and "0"s into the data direction register. At the beginning of the program the I/O configuration is programmed into the data direction register, after which the control register is programmed to select the data register for I/O operation.





The printouts shown for each A/D program are the source instructions for the cross assembler from the Motorola timeshare. Since the MPU contains a 16-bit address bus and an 8-bit data bus, the hexadecimal number system provides a convenient representation of these numbers. Although the assembler output is in hexadecimal, the source input may be either binary, octal, decimal or hexadecimal. A dollar sign (\$) preceding a number in the source instructions indicates hexadecimal, a percent sign (%) indicates binary and an at sign (@) indicates octal. No prefix indicates the decimal number system.

Only the beginning addresses of the program and labels are shown in the source programs. These beginning addresses may be changed prior to assembling the total system program or the programs may be relocated after assembly with little or no modification.

#### SUCCESSIVE APPROXIMATION TECHNIQUES

#### General


One of the more popular methods of A/D conversion is that of successive approximation. This technique uses a DAC (digital-to-analog converter) in a feedback loop to generate a known analog signal to which the unknown analog input is compared. In addition to medium speed conversion rates, it has the advantages of providing not only a parallel digital output after the conversion is completed but also the serial output during the conversion.

Figure 4 shows the block diagram and waveform of the SA-A/D. The DAC inputs are controlled by the successive approximation register (SAR) which is, as presented here, the microprocessor. The DAC output is compared to the analog input (Vin) by the analog comparator and its output controls the SAR. At the start of a conversion

the MSB of the DAC is turned on by the SAR, producing an output from the DAC equal to half of the full scale value. This output is compared to the analog input and if the DAC output is greater than the input unknown, the SAR turns the MSB off. However, if the DAC output is less than the input unknown, the MSB remains on. Following the trial of the MSB the next most significant bit is turned on and again the comparison is made between the DAC output and the input unknown. The same criteria exists as before and this bit is either left on or turned off. This procedure of testing each bit continues for the total number of DAC inputs (bits) in the system.


After the comparison of each bit the digital output is available immediately thus providing both the serial output as well as the parallel output at the end of the conversion. The serial output provides the MSB first, followed by the remaining bits in order. The total conversion time for the SA-A/D is the time required to turn on a bit, compare the DAC output with the input unknown and, if required, turn the bit off, multiplied by the total number of bits in the A/D system. The conversion time is hence constant and unaffected by the analog input value.

One SA-A/D shown in this note uses an 8-bit DAC (MC1408) to produce an 8-bit A/D; a second version uses a 10-bit DAC (MC3410)\* to produce a 10-bit A/D. Both of these are used in conjunction with the MPU as an SAR. In addition, the MC1408 is shown with the MC14549 CMOS SAR as a convert-on-command system under control of the MPU. All of these A/Ds produce a binary output. However, by adding the appropriate software a BCD output or 7-segment-display outputs are available. Also by using a BCD-weighted DAC, the BCD output can be produced directly.



#### 8-Bit SA Program

The flow chart for the 8-bit MPU A/D system is shown in Figure 5; Figures 6 and 7 show the software and the hardware external to the microprocessor. The DAC used is the MC1408L-8 which has active high inputs and a current sink output. An uncompensated MLM301A operational amplifier is used as a comparator while an externally compensated MLM301A or internally compensated MC1741 operational amplifier is used as a buffer amplifier for the input voltage. The output voltage compliance of the DAC is ±0.5 volt; if the current required by the D/A does not match that produced from the output of the buffer amplifier through R1 and R2, then the DAC output will saturate at 0.5 volt above or below ground, thus toggling the comparator. The system is calibrated by adjusting R1 for 1 volt full scale, and zero calibration is set by adjusting R3.



The first MPU instruction for the 8-bit A/D is in line 45 of Figure 6. After assembly, this instruction will be placed in memory location \$0A00 as defined in the assembler directive of line 42. The assembled code for this program is relocatable in memory as long as the PIA addresses and storage addresses are unchanged. The program as shown requires 106 memory bytes. Source program lines 45 through 53 configure the PIAs for the proper input/output configuration. PIA1BD is used for various control functions between the MPU system and the external hardware. The exact configuration of this PIA is shown in lines 28 through 33 of Figure 6. PIA1AD provides the 8-bit output needed for the DAC. Lines 51 through 53 set bit 3 of the PIA control register to access the data register for the actual A/D program.

Lines 55 and 56 set the conversion finished flag, which consists of a LED on the hardware schematic, after which the program enters a loop in lines 63-65 which causes the MPU to wait until the cycle input line goes high. (This feature could be eliminated if the program was a subroutine of a larger control program.) In this case, when a conversion was to be made the control program would go to the A/D subroutine and return with the digital results. Lines 68 and 69 clear the PIA-A which is connected to the DAC inputs and an internal memory location. This memory location is used as a pointer to keep track of which bit of the DAC is currently being tested. Next the conversion finished line is reset indicating a conversion is in process and the carry bit of the condition code register is set. The memory location POINTR is then rotated right in line 79, moving the carry bit of the condition code register into the MSB of that memory location. Line 80 is a conditional branch that determines if all 8 bits of the DAC have been tested. After nine rotations of POINTR the carry bit will again be set indicating all 8 bits have been compared.

Program lines 81 through 83 load the previous DAC value into an accumulator and the next DAC bit is turned on for the comparator test. An 8 µs delay produced by

the NOP instruction of lines 87 through 90 allows the DAC and comparator to settle to a final value before the comparator test of lines 91 and 92. At this point if the comparator was high the Yes loop is executed, which generates a simulated clock pulse and a serial output "1". If the comparator was low, lines 95 through 101 are executed, resetting the bit under test and generating a simulated clock pulse and a serial output of "0". The three NOP instructions of the Yes loop equalize the execution time between the high and low comparator loops. After completion of either the high or low comparator loop, the A accumulator which contains the new digital number is stored in PIA1AD and in a RAM memory location labeled ANS. Then the next bit of the DAC is tested in the same manner and this procedure is continued until all eight DAC inputs have been tested. When this has occurred the program returns to line 55 where the conversion finished flag is "set" and the MPU awaits the next cycle input from PIATBD.

The total conversion time is 700  $\mu$ s for the 8-bit converter assuming a 1 MHz MPU clock frequency. The simulated clock pulse is 7  $\mu$ s wide and can be used to indicate when to sample the serial output.


FIGURE 6 - 8-Bit SA Software (Page 1 of 3) 1.000 NAM DWA12 2.000 OPT MEM 3.000 + 4.000 \* 5.000 + 6.000 + 8 BIT SUCCESSIVE APPROXIMATION A/D 7.000 . 9.000 + 10.000 . 11.000 DRG 0 12.000 ANS RMB 1 FINAL ANSWER MEMORY LOCATION 13.000 POINTR RMB 1 TEMP MEMORY LOCATION 14.000 + 15.000 + 16.000 . 17.000 DRG \$4004 PIA MEMORY ADDRESSES 18.000 PIA1AD RMB 1 A SIDE, DATA REGISTER 19.000 PIA1AC RMB 1 A SIDE, CONTROL REGISTER 20,000 PIA1BD RMB 1 B SIDE, DATA REGISTER B SIDE, CONTROL REGISTER 21.000 PIA1BC RMB 1 22.000 + PIA1AD USED FOR DISITAL CUTPUT TO DAC 23.000 • 24.000 ◆ PIA1BD USED FOR A/D CONTROL 25.000 + 26.000 • 27.000 • 28.000 \*\*\*\*\*\*\*\*\*\*\*\*\*\*PIA1BD PIN CONNECTIONS\*\*\*\*\*\*\*\*\*\*\*\* 30.000 • PB7 • PB6 • PB5 • PB4 • PB3 • PB2 • PB1 • PB0 • 32.000 + COMP + NC + SC + CF + SO + NC + CYCLE + NC + 34.000 + 35.000 • == page (1) Later so tot sauge sit in

```
3
```

```
36.000 +
37.000 • COMP-COMPARATOR,SC-SIMULATED CLOCK,SD-SERIAL DUTPUT
38.000 + CF-CONVERSION FINISHED, NC-NO CONNECTION
39.000 +
40.000 .
41.000 · ** 9001 NETAGRANDS FRIENCE
42.000 DRG $0800 BEGINNING ADDRESS UNITED A MODIFIED COLUMN
43.000 *
44.000 .
                              **PIA ASSEMBLY**
45.000 CLR PIAIAC
46.000 CLR PIAIBC
47.000 LDA A $$70
48.000 STA A PIA1BD
49.000 LDA A ≎$0FF
50.000 STA A PIAIAD A SIDE ALL DUTPUTS
51.000 LDA A $$04
52.000 STA A PIAIAC
53.000 STA A PIAIBC
54.000 *
55.000 RSTART LDA A $$10
56.000 STA A PIAIBD SET CONVERSION FINISHED
57.000 +
58.000 +
59.000 *
60.000 *
                              **CYCLE TEST**
61.000 +
62.000 +
63,000 CYCLE LDA A PIAIBD
64.000 AND A #$02
65.000 BEO CYCLE
66.000 *
67.000 +
68.000 CLR PIA1AD
69.000 CLR POINTR
70.000 *
71.000 +
72.000 •
73.000 CLR PIAIBD
                      RESET CONVERSION FINISHED
74.000 SEC
75.000 +
76.000 •
77.000 +
78.000 +
79.000 CONVRT ROR POINTR
80.000 BCS RSTART
81.000 LDA A PIAIAD
                      RECALL PREVIOUS DIGITAL OUTPUT
82.000 ADD A POINTR
93.000 STA A PIA1AD
                      SET NEW DIGITAL DUTPUT
84.000 +
85.000 .
                             **DELAY FOR COMPARATOR**
86.000 *
87.000 NOP
88.000 NDP
89.000 NDP
90.000 NDP
91.000 LDA A PIAIBD
                    COMPARATOR TEST
92.000 BMI YES
93.000 +
94.000 .
                            **LOW COMPARATOR LOOP**
95.000 LDA 9 PIAIAD
96.000 SUB A POINTR
```

```
97.000 LDA B #$20 SERIAL DUT OF "0", CLOCK SET
98.000 STA B PIAIBD
99.000 CLR B
                   CLOCK RESET
100.000 STA B PIAIBD
101.000 BRA END
102.000 +
103.000 +
                             **HIGH COMPARATOR LOOP**
104.000 YES LDA A PIAIAD
105.000 NDP
106.000 NOP
               DELAY
107.000 NOP
                     SERIAL DUTPUT OF "1", CLOCK SET
108.000 LDA B $$28
109.000 STA B PIAIBD
110.000 LDA B #$08
                     CLOCK RESET
111.000 STA B PIAIBD
112.000 .
113.000 END STA A PIAIAD
114.000 STA A ANS
115.000 BRA CONVRT
116.000 +
117.000 *
118.000 +
119.000 +
120.000 +
121.000 +
122.000 MON
```

FIGURE 6 — 8-Bit SA Software (Page 3 of 3)



#### 10-Bit SA Program

Figures 8 and 9 show the MPU software and external hardware for a 10-bit successive approximation A/D using the MC3410 DAC. The operation of this A/D is very similar to that of the 8-bit A/D. Both the A and B halves of a PIA are required for the DAC output while the control lines (comparator, conversion finished, etc.) are also identical to that of the 8-bit A/D previously discussed. The pointer for indicating which bit is currently under test is contained in two memory locations, PONTR1 and

PONTR2. The pointer is initialized in lines 63 and 64 and as before, it is continuously shifted to the left as each bit is tested. Lines 72 through 77 and lines 89 through 101 operate on both halves of the PIA, "setting" and "resetting" the DAC bits under test. The final answer is stored in the two PIA memory locations as well as two internal memory locations (ANS1 and ANS2).

By using the appropriate DAC and changing line 63 of the software program, the 10-bit SA D/A can be modified for 9-16 bit A/D operation.

FIGURE 8 - 10-Bit SA Software (Page 1 of 3)

```
1,000 NAM DWA40
2.000 OPT MEM
3.000 +
4.000
5.000 +
6.000 +
             10 BIT SUCCESSIVE APPROXIMATION A/D
7.000 +
9.000 +
10.000 +
11.000 DRG 0
                 FINAL ANSWER LOCATION (MSB)
12.000 ANS1 RMB 1
13,000 ANS2 RMB 1 FINAL ANSWER LOCATION (LSB)
14.000 PONTR1 RMB 1 POINTER FOR BIT UNDER TEST
                  POINTER FOR BIT UNDER TEST
15.000 PONTR2 RMB 1
16.000 +
17.000 *
                  PIA MEMORY ADDRESSES
19.000 DRG $4006
19.000 PIAIBD RMB 1 B SIDE, DATA REGISTER
20.000 PIA1BC RMB 1 B SIDE, CONTROL REGISTER
21.000 PIA2AD RMB 1 A SIDE, DATA REGISTER
21.500 PIASAC RMB 1
                 A SIDE, CONTROL REGISTER
22.000 PIASBD RMB 1
                  B SIDE, DATA REGISTER
23.000 PIA2BC RMB 1
                  B SIDE, CONTROL REGISTER
24.000 +
25.000 +
                  PIA1AD USED FOR DIGITAL DUTPUT TO DAC
                  PIAIBD USED FOR A/D CONTROL
26.000 *
27.000 +
28.000 +
29.000 *
30.000 **************PIAIBD PIN CONMECTIONS************
32.000 • PB7 • PB6 • PB5 • PB4 • PB3.• PB2 • PB1 • PB0 •
34.000 * COMP * NO * SC * CF * SO * NO * CYCLE * NO *
36.000 +
37.000 *
38.000 +
39.000 ◆ COMP-COMPARATOR,SC-SIMULATED CLOCK,SO-SERIAL OUTPUT
40.000 • CF-CONVERSION FINISHED, NC-ND CONNECTION
41.000 +
42.000 •
43.000 •
44.000 +
45.000 *
46.000 DRG $0A00
                     BESINNING OF PROGRAM
47.000 +
                         *PIA ASSEMBLY*
48.000 CLR PIAIBC
49.000 CLR PIAZAC
```

51.000 LDA A #\$7C

50,000 CLR PIASBC

```
52.000 STA A PIAIBD 53.000 LDA A #$0FF
  54.000 STA A PIASAD
  55.000 STA A PIA2BD
 56.000 LDA A #$04
 57.000 STA A PIA1BC
58.000 STA A PIA2AC
59.000 STA A PIA2BC
  60.000 +
  61.000 RESTART LDA A #$10
  62.000 STA A PIAIBD SET CONVERSION FINISHED
  63.000 CLR PONTR1
  64.000 CLR PONTR2
 65.000 •
 66.000 •
67.000 •
  68.000 +
                                                                +CYCLE TEST+
 69.000 +
  70.000 +
  71.000 CYCLE LDA A PIAIBD
 72.000 AND A #$02
73.000 BEO CYCLE THE MARTERS A BEN S A SHE LEWIS DELLE
 74.000 • • PESET DAC INPUTS• 76.000 CLR PIA2AD 76.000 CLR PIA2BD 77.000 CLR PIA2BD 7
  77.000 *
  78.000 +
  79.000 +
 80.000 CLR PIAIBD RESET CONVERSION FINISHED
 81.000 LDA A #$04

82.000 STA A PONTP1


83.000 +

84.000 +

85.000 +
 87.000 CONVPT POR PONTR1
88.000 ROR PONTR2
89.000 BCS RESTART
 90,000 LDA A PIASAD RECALL PREVIOUS DIGITAL DUTPUT(8 LSB)
 91.000 ADD A PONTR1
92.000 STA A PIASAD SET NEW DIGITAL DUTPUT
 92.000 STA A PIASAD SET NEW DIGITAL OUTPUT
93.000 LDA A PIASBD RESALL PREVIOUS DIGITAL OUTPUT(2 MSB)
 94.000 ADD A PONTR2
                                                                                                        -----
 95.000 STA A PIASBD SET NEW DIGITAL DUTPUT
 96.000 •
 97.000 ◆ ◆ DELAY FOR COMPARATOR◆
 99.000 NDP
100.000 NDP
101.000 NOP
102.000 NDP
103.000 LDA A PIA1ED COMPARATOR TEST
105.000 *
106.000 +
107.000 +
                                                                   *LOW COMPARATOR LOOF*
108.000 LDA A PIASAD
109.000 SUB A PONTP1
110.000 STA A PIASAD
111.000 STA A ANS1
112.000 LDA A PIASBD
```

```
113.000 SUB A PONTR2
114.000 STA A PIA2BD
115.000 STA A ANS2
116.000 LDA B #$20 SERIAL DUTPUT (CLOCK DNLY)
117.000 STA B PIAIBD
118.000 CLR B
                    CLOCK RESET
119.000 STA B PIA1BD
120.000 BRA END
121.000 +
122.000 +
123.000 •
                        ◆HIGH COMPARATOR LOOP◆
124.000 YES LDA A $$05 TIME EQUALIZATION
125.000 DELAY DEC A
126.000 BNE DELAY
127.000 LDA B $$28 SERIAL OUTPUT
128.000 STA B PIAIBD
129.000 LDA B #$08 CLOCK RESET
130.000 STA B PIAIBD
131.000 NOP
132.000 NOP
133.000 +
134.000 END BRA CONVRT
135.000 •
136.000 +
137.000 *
138.000 MON
```

FIGURE 8 - 10-Bit SA Software (Page 3 of 3)





The third successive approximation program, shown in Figures 10 and 11, uses an MC1408 DAC with the MC14549 CMOS SAR for a convert-on-command A/D system. This system is controlled by the MPU through the CA1 and CA2 PIA pins to start a conversion and store the results of this conversion in memory when the conversion is finished. The 8-bit data word from the A/D is brought in to the MPU system through PIA1AD. The advantages of this A/D system are that a minimum number of software instructions are required, a higher speed conversion is possible, and the MPU may be performing other tasks during the conversion. The disadvantage is a higher parts count and increased cost.

The program for this A/D, shown in Figure 11, is written as a subroutine of a larger program. This larger program is simulated with the instructions of lines 28

through 31. The subroutine starts in line 34, unmasking the interrupt input on CA1 and setting CA2 high. (For additional information on use of the CA1 and CA2 lines, see the MC6820 data sheet.) CA2 initiates the conversion. Line 35 is a dummy read statement necessary to clear the data register of the interrupt bit associated with the CA1 input line. Then a wait for interrupt instruction stores the stack in anticipation of the A/D conversion being completed. When the conversion is finished the CAI line is toggled by the EOC output of the MC14549 and the program goes to line 43 where CA1 is masked and CA2 is set low, thus stopping any further conversion sequences by the A/D. The digital results are loaded into the A accumulator through PIA-A and stored in memory location TEMP. Then the MPU returns from the interrupt and finally returns from the subroutine.

The entire sequence requires 60  $\mu s$  plus the conversion time of the A/D.





3

```
3
```

```
8 BIT BINARY DATA
 10.000 TEMP RMB 1
 11.000 +
 12.000 +
13.000 DRG $4004
                       DATA REGISTER
14.000 PIA1AD RMB 1
                       CONTROL REGISTER
15.000 PIA1AC RMB 1
16.000 +
 17.000 +
 18.000 •
19.000 +
 20.000 026 $0300
                       PIA ASSEMBLY
 21.000 CLR PIA1AC
 22.000 CLR PIAIAD
 23.000 LDA A #$3C
 24.000 STA A PIA1AC
 25.000 LDS #$0020
26.000 •
 27.000 *
 28.000 NOP
 29.000 JSR CONVRT
 30.000 END NOP
 31.000 BRA END
 32.000 .
 33.000 •
                    CONVERSION SUBROUTINE
                         CA1 UNMASKET POS EDGE--CA2 HIGH
 34.000 CONVRT LDA A #$3F
 35.000 LDA B PIA1AD
 36.000
      STA A PIAIAC
 37.000 WAI
 38.000 RTS
 39.000 •
 40.000 +
 41.000 +
                       INTERRUPT PROGRAM
 42.000 •
 43.000 INTRPT LDA A $$36
                         CA1 MASKED-CA2 LOW
 44.000 STA A PIAIAC
 45.000 LDA A PIAIAD
 46.000 STA A TEMP
 47.000 RTI
 48.000 +
 49.000 +
 50.000 .
 51.000 MDN
```

FIGURE 11 - 8-Bit External SA Software (Page 2 of 2)

#### **DUAL RAMP TECHNIQUES**


#### General

Another commonly used method for A/D conversion is the dual ramp or dual slope technique. This approach has a longer conversion time than that of the successive approximation method. The conversion time period is also variable and input voltage dependent. However, this method yields an A/D converter of high accuracy and

As the name implies the dual ramp method consists of two ramp periods for each conversion cycle. Figure 12 shows the basic waveforms for the dual ramp A/D. The ratio in time of the ramp lengths provides a value representing the difference between a reference and an unknown voltage. During time period T1, the input unknown is integrated for a fixed time period (fixed number of clock cycles). The integrator voltage increases from the reference level to a voltage which is proportional to the input voltage. At the end of this time period a reference voltage is applied to the input of the integrator causing the integrator output voltage to decrease until the reference level is again reached. The number of clock cycles that are required to bring the integrator output voltage back to the reference level is proportional to the input unknown voltage.

The dual ramp converters discussed here use the MC1405 analog subsystem in conjunction with the M6800 MPU system. The MC1405 provides the integrator, comparator and reference voltage required for the analog functions of the dual ramp A/D. The analog device also adds an offset current to the integrator input during the ramp up time period to stabilize small voltage readings. The digital section of the A/D must subtract an equivalent number of counts to produce a zero reading display output for a zero input. The interface between the analog and digital subsystems consists of two control lines, These are the comparator output from the analog part, which indicates whether the ramp is above or below the reference level, and a ramp control output from the digital part to switch the integrator input between the input unknown voltage and the reference voltage. The control of these lines, offset subtraction, and calculations with the resulting data must be handled by the digital subsystem, which in this case is the MPU.

For additional information on the dual ramp technique for A/D, consult the data sheet for the MC1405.




#### 12-Bit Dual Ramp Program

This version of the dual ramp A/D generates a 12-bit binary output from a 1 volt full scale analog input. Figures 13, 14 and 15 show the flow chart, MPU software and external hardware. The interface of the PIAs used for this A/D is shown both on the schematic and in lines 16 through 22 of the source program. Lines 25 and 26 indicate the two memory locations where the final 12-bit binary result is stored. These locations are \$0000 and \$0001. The four most significant bits are in location \$0000 while the remaining eight bits are in \$0001.

Referring to the software of Figure 14, the first instructions (lines 37 through 42) initialize the PIA for its input/output configuration. Source program lines 46 through 49 set the ramp control line of the MC1405 and check the comparator output from the MC1405 to insure that the integrator output is below the reference level at the start of a conversion. Next the "conversion finished" flag is set indicating a conversion ready status. Then the MPU enters a loop (lines 55 through 57) waiting for a cycle input (PB1) from the PIA. When this condition occurs the conversion finished flag is reset while the

ramp control line (PB2) goes low, thus starting a conversion cycle. In addition, the index register has been loaded with \$2000 which will be decremented to provide the ramp up timing period. When the ramp crosses the threshold level the comparator (PB7) change from low to high causes the MPU to enter the timing cycle of lines 67 through 69. The index register is continuously decremented until reaching zero, at which point the ramp control line (PB2) to the MC1405 is set high (line 74) and the index register is incremented (line 75). This loop continues until the integrator output again reaches the threshold level. Line 76 of the ramp down cycle is a dummy statement included to equalize the timing between the ramp up and ramp down time periods. The proper timing ratio (2:1 in this example) must be maintained for correct A/D operation.

After the termination of the ramp down time period the content of the index register is stored in memory locations \$0000 and \$0001 (line 82). Next the offset counts are subtracted (51210) from this result by subtracting \$01 from memory location \$0000. The result is



3-68

then stored back into the same memory location. Lines 86 and 87 check the contents of memory location TEST for a number greater than 409510. If this condition occurs, the overrange, conversion finished, and ramp control bits are set high. Otherwise the MPU branches back to line 50 where only the conversion finished and ramp control bits are set high. The program then checks the status of the cycle input waiting for the next conversion.


When assembled, the first instruction will be located at \$0A00 with 8410 memory locations required. The full scale conversion time is 165 ms assuming a 1 MHz clock in the MPU system.

As with all MC1405 designs, the integration capacitor must be large enough to insure that the integrator does not saturate during the ramp up time period. The value of this capacitor depends upon the power supply voltage applied to the MC1405 and the ramp up time period. The MC1405 data sheet contains the equations for calculation of this capacitor. The MC1405 is capable of operating on a single +5 volt power supply; however, a +15 volt supply voltage is recommended to decrease the integrator capacitor size. When using 15 volts the comparator output must be clamped at 5 volts to prevent damaging the PIA inputs.

#### FIGURE 14 - 12-Bit Dual Ramp Software (Page 1 of 2)

```
1.000
        NAM DWA10
 2.000 DPT MEM
 3.000 +
 4.000 +
 5.000 *
 6.000 +
 7.000 +
 8.000 **
 9.000 +
            12 BIT BINARY DUAL RAMP A/D USING THE MC1405
10.000 +
11.000 +
                 WITH THE MC6800 SERIES MPU SYSTEM
12.000 +
13.000 **
14.000 +
15.000 +
16.000 +
                          INPUT/DUTPUT PIA LOCATIONS
17.000 +
                         RAMP CONTROL (OUTPUT) PB2
18.000 *
19.000 +
                                                      PB1
                          CYCLE (INPUT)
20.000 +
                         OVERRANGE (OUTPUT)
                                                      PB3
21.000 +
                          CONVERSION FINISHED (OUTPUT)PB4
22.000 •
                         COMPARATOR (INPUT)
23.000 *
24.000 +
25.000 DRG $0
                          FINAL ANSWER MEMORY LOCATIONS
26.000 TEST RMB 2
27.000 •
28.000 GPG $4004
29.000 PIAIAD RMB
30.000 PIAIAC RMB
31.000 PIAIBD RMB
                          B SIDE, DATA REGISTER
32.000 PIA1BC RMB 1
                          B SIDE CONTROL REGISTER
33.000 .
34.000 DRG $0A00
                          BEGINNING ADDRESS
35.000 *
36.000 +
                                  **PIA ASSEMBLY**
37.000 CLR PIA1AC
38.000 CLR PIA1BC
39.000 LDA A #$70
                          SET PIA TO HAVE 3 INPUTS AND 5 DUTPUTS
40.000
       STA A PIAIRD
41.000
       _DA A ≎$04
                          SET BIT 3 OF PIA CONTROL REGISTER
42.000 STA A PIAIBO
```

```
43.000 + 44.000 + 45.000 +
46.000 LDA A ≎$04
47.000 STA 9 PIAIRD RAMP CONTROL HIGH
48.000 START LDA A PIA1BD COMPARATOR TEST - INSURES RAMP IS LOW
49.000 BMI START TO START CONVERSION
50.000 RSTART LDA A $14
51.000 STA A PIAIRD CONVERSION READY , RAMP CONTROL HIGH
52.000 • 53.000 •
          ◆◆CYCLE TEST◆◆
54.000 +
55.000 CYCLE LDA A PIAIBD
56.000 AND A $$02
57.000 BEQ CYCLE
58.000 LDX #$2000 INITIALIZATION FOR RAMP UP TIMING
59.000 +
60.000 CLR PIAIRD RESET OVERRANGE AND CONVERSION FINISHED
61.000 +
                       AND SET RO LOW
62.000 COMP LDA A PIAIBD
63.000 BPL COMP
64.000 *
65.000 + **RAMP UP TIMING CYCLE**
67.000 RAMPUP LDA B #$04
68.000 DEX
69.000 BNE RAMPUP
70.000 +
                      **RAMP DOWN TIMING CYCLE**
71.000 *
72.000 • 50011050 els Tustup Tuski
74.000 RAMPDN STA B PIA1BD RC HIGH
75.000 INX
75.000 INX
76.000 CPX #0000 DUMMY STATEMENT FOR TIME DELAY
77.000 LDA A PIAIBD COMPARATOR TEST
78.000 BMI RAMPDN
79.000 +
80.000 +
81.000 .
82.000 STX TEST
83.000 LDA A TEST 512 COUNT SUBTRACTION
84.000 SUB A $$02
85.000 STA A TEST
86.000 SUB A $10 OVERRANGE TEST
87.000 BCS RSTART
88.000 LDA A $10 SET CONVERSION FINISHED DVERRANGE
89.000 STA A PIAIBD AND SET PAMP CONTROL HIGH
90.000 BRA CYCLE
91.000 MDN
```



#### 31/2-Digit Dual Ramp Program

The flow chart, source program and hardware for a 31/2-digit system are shown in Figures 16, 17, and 18 respectively. Referring to Figure 17, the basic conversion routine of lines 96 through 135 in this program is similar to that of the previously discussed 12-bit binary system. The initialization of the index register in line 108 has been changed to increase the ramp up time period. The basic conversion results in a binary number as did the 12-bit version previously discussed. This binary result is converted by the software routine in lines 144 through 180 to produce 31/2-digit BCD output. This routine converts up to a 16-bit binary number to the equivalent BCD value. Also the BCD result is converted to a 7-segment display code for use in a LED or LCD readout system. Another feature of the 31/2-digit A/D program shown here is a polarity detection scheme. This allows the A/D to handle both positive and negative input voltages.

The external hardware for the 3½-digit A/D requires two full PIAs; one of the four ports is used for interface to the MC1405, cycle input, overrange flag, etc. An I/O configuration similar to that of the 12-bit binary A/D is used. The remaining three ports of the PIAs are used for the 3½-digit display, as shown in Figure 18b.

The conversion initially produces a binary result which is stored in memory locations MSB and MSB+1. This result has 100<sub>10</sub> offset counts subtracted, and then a polarity check is made. If the polarity that is currently being applied to the input of the MC1405 is positive, the

binary number is converted to a BCD number. The technique used for binary-to-BCD conversion is described in Appendix B. The BCD results are stored in memory locations UNTTEN and HNDTHD. Each of these memory locations contains two BCD words. Following the conversion, an overrange test is made in lines 183 through 186 which checks for a maximum of a BCD "1" in the upper four bits of memory location HNDTHD. If an overrange condition occurs, the program branches to lines 227 through 234 where a 1999 10 is placed in the display and the overrange flag in PIA1BD is "set".


After the overrange test the BCD code is converted to a 7-segment code and stored in the memory location for each PIA port. Segments A through G use PIA outputs 0 through 6 while the half digit output uses PIA2BD output PB7. The conversion technique for BCD-to-7 segment utilizes a look-up table in line 251 with the indexed mode of addressing to access the table. Each of the three full BCD digits is converted to the 7-segment code by first separating the lower BCD and upper BCD word and using the BCD code as the least significant byte of a two byte address for the look-up table. This address is then loaded into the index register and used to locate the corresponding 7-segment code. In the case of the upper BCD digit of each BCD, the memory must be shifted left four times for correct addressing of the look-up table. Finally, the half digit output is added to PIA2BD in lines 197 through 226.

Should the MC1405 have the incorrect polarity on its input, a polarity reversing relay is operated by toggling the

CA2 output of PIA1BC control register. Then the conversion is restarted, this time with a positive input polarity. The polarity detection instruction is found in line 131. If after the offset count subtraction in lines 129 and 130 the condition code carry bit is "set", the MC1405 has a negative input voltage. This occurs when the negative input subtracts from instead of adding to the offset current in the MC1405 and does not allow the ramp down time period to reach at least a value of 10010 counts. If the carry bit has been "set" then the program branches to

line 236 where the CA2 line is toggled. Also due to the difference in a positive polarity conversion and a negative polarity conversion a short delay loop has been added in lines 238 and 239 to improve accuracy at very small input voltages.

The entire 3½-digit A/D requires 296 memory locations but can be reduced if the BCD-to-7 segment decoding is performed external to the MPU system. With a 1 MHz MPU clock frequency this program has a full scale conversion time of 60 ms.



```
3
```

```
1.000 NAM DWA25
2.000 DPT MEM
3.000 +
4.000 +
5.000 + ......
          • 3 1/2 DIGIT H/D
6.000 +
7.000 .
8.000 +
           ......
9.000 *
10.000 *
11.000 +
12.000 * THIS CONVERTER USES A MC1405 IN CONJUNCTION WITH THE
13.000 ◆ MC6800 MPU TO PRODUCE A 3 1/2 DIGIT A/D. THE
14.000 * DUAL RAMP METHOD OF A D CONVERSION IS USED.
15.000 *
        THE INPUTS TO THE MPU CONSIST OF
16.000 +
17.000 +
           CYCLE SWITCH -LOCATED AT PIATED (PB1)
18.000 •
           COMPARATOR = LOCATED AT PIAIBD (FB7)
19.000 +
20.000 +
       THE DUTPUTS FROM THE MPU CONSIST OF BASSIST A ROY AUGUST
≥1.000 ◆
22.000 ♦
       RAMP CONTROL - LOCATED AT PINIED (PE2)
23.000 •
24.000 .
           CONVERSION FINISHED = LOCHTED AT PIHIBD (PB4)
25.600 +
          OVERRANGE - LOCATED AT PIAIBD (PB3)
26.000 .
           FOLARITY - LOCATED AT PIAIRD (CA2)
27.000 +
28.000 +
         7 SEGMENT DUTPUT
       TENS - FIAIAD
HUNDREDS - PIASAD
THOUSANDS - PIASAD
29.000 +
30.000 *
31.000 +
            THOUSANDS - PIASBD
32.000 *
            TENS OF THOUSANDS OR HALF DIGIT - PIASBD (PB7)
33.000 +
       THE BINARY ANSWER IS STORED AT MSB AND LSB
34.000 *
35.000 *
36.000 +
        THE BCD ANSWER IS STORED AT UNTTEN, HNDTHD, TENTSD
37.000 .
        THE ANALOG INPUT FOR THE MC1405 MUST HAVE H 2 VOLT
38.000 +
        MAXIMUM WHILE THE AUTOPOLARITY CUTPUT FROM THE MRU
39.000 *
40.000 +
        MAY BE USED TO TOSSLE A RELAY TO PROVIDE MESATIVE
41.000 +
        INPUT CAPABILITY FOR THE A/D
42.000 +
43.000 •
44.000 *
45.000 DR6 $0000
46.000 MSB RMB 1
47.000 LSB RMB 1
48.000 INDEX PME 2
49.000 MSBTEM RMB 1 TEMP STORAGE OF BINARY ANSWER
50.000 LSBTEM RMB 1
51.000 .
52.000 •
53.000 +
54.000 GRG $0010
55.000 UNITEN RMB 1
56.000 HNDTHD RMB 1
57.000 •
58.006 *
59.000 DRG $4004
60.000 PIATAD RME 1 A SIDE DATA REGISTER TO A STORE DATA
```

```
3
```

```
61.000 PIA1AC RMB 1 A SIDE CONTROL REGISTER
62.000 PIA1BD RMB 1 B SIDE DATA REGISTER
63.000 PIA1BC RMB 1 B SIDE CONTROL REGISTER
64.000 PIA2AD RMB 1 A SIDE DATA REGISTER
65.000 PIA2AC RMB 1 A SIDE CONTROL REGISTER
66.000 PIA2BD RMB 1 B SIDE DATA REGISTER
67.000 PIA2BC RMB 1 B SIDE CONTROL REGISTER
68.000 *
69.000 +
70.000 DRG $0A00
71.000 *
72.000 + ++PIA ASSEMBLY++
73.000 CLR PIA1AC
74.000 CLR PIA1BC
75.000 CLR PIASAC
76.000 CLR PIASBC
77.000 LDA A $$70
78.000 STA A PIA1BD 79.000 LDA A $50FF
80.000 STA A PIA1AD
81.000 STA A PIASAD
82.000 STA A PIASBD
83.000 LDA A #$34 SETS PIP CONTROL REGISTER BIT 3 HIGH
84.000 STA A PIAIAC
85.000 STA A PIAIBC MAINTAIN A SETAMOR AND
86.000 STA A PIASAC
87.000 STA A PIASBC
88.000 .
89.000 LDA A :$0C FIRST TWO HEX DIGITS OF LOOK-UP
90.000 STA A INDEX TABLE ADDRESSES
91.000 • •••••••••
93.000 +
               1N11101120110N
94.000 •
96.000 LDA A $$04 INITIALIZATION
97.000 STA A PINITIA
97.000 STA A PIAIRD RC HIGH
98.000 START LDA A PIAIRD COMPARATOR TEST
99.000 BMI START
100.000 CYCLE1 LDA A $$14
101.000 STA A PIAIBD CONVERSION READY AND RC HIGH
102.000 +
103.000 +
104.000 *
                                    **CYCLE TEST**
105.000 CYCLE LDA A PIAIRD
106.000 AND A $802
107.000 BEG CYCLE
108.000 RESTAR LDX #$07D0
109.000 CLR PIA1BD RESET OVERRANGE, CONVERSION FINISHED AND SET RO LOW
110.000 COMP LDA A PIAIBD
111.000 BPL COMP
                                   **RAMP UP TIMING CYCLE**
112.000 +
113.000 RAMPUP LDA B #$04
114.000 DEX
115.000 BNE RAMPUP
116.000 +
117.000 +
                                    .. RAMP DOWN TIMING CYCLE.
118.000 +
119.000 *
120.000 RAMPDN STA B PIA1BD RC HIGH
```

```
2
```

```
121.000 INX
122.000 CPX #0000 DUMMY STATEMENT FOR TIME DELAY
123.000 LDA 9 PIAIBD COMPARATOR TEST
124.000 BMI RAMPDN
125.000 .
126.000 STX MSB
127.000 LDA A MSB+1
128.000 LDA B MSB
129.000 SUB A #$64
130.000 SBC B #$00
131.000 BCS POLRY17 3 MM CHARGE OF HARMS AND HARMS AND HAR DE LYLLDS AND 181
132.000 STA A MSB+1
133.000 STA B MSB
134.000 STA A MSBTEM+1
135.000 STA B MSBTEM
136.000 +
137.000 +
138.000 ◆
                   **************
139.000 +
                 * BINARY TO BOD *

* CONVERTER *
140.000 +
141.000 +
                    ***********
142.000 +
143.000 *
144.000 CLR UNTTEN
145.000 CLR HNDTHD
146.000 LDX $$0010
147.000 BEGIN LDA A UNTTEN
148.000 TAB
149.000 AND A $$0F
150.000 SUB A 0$05
151.000 BMI AT
152.000 ADD B #803
153.000 AT TBA
154.000 AND A #$0F0
155.000 SUB A #$50
156.000 BMI BT
157.000 ADD B #$30
158.000 BT STA B UNTTEN
159.000 +
160.000 LDA A HNDTHD
161.000 TAB
162.000 AND A #$0F
163.000 SUB A $$05
164.000 BMI CT
165.000 ADD B 0803
166.000 CT TBA
167.000 AND A $$0F0
168.000 SUB A #$50
169.000 BMI DT
170.000 ADD B $$30
171.000 DT STA B HADTHD
172.000 +
173.000 +
174.000 +
175.000 ASL USBTEM
176.000 ROL MSBTEM
177.000 POL UNTTEN
178.000 ROL HNDTHD
179.000 BEX
180.000 BNE BEGIN
```

FIGURE 17 - 3%-Digit Dual Ramp Software (Page 3 of 5)

```
181.000 +
                            OVERRANGE TEST
182.000 .
183.000 LDA A HNDTHD
184.000 AND A #$20
185.000 SUB A #$10
186.000 BHI DVRNGE
187.000 +
188.000 BRA BCD
189.000 POLRY1 BRA POLARY PATCH TO EXTEND RANGE OF BRANCHES
190.000 DVRNG1 BRA DVRNGE
191.000 +
192.000 •
193.000 +


    BCD TO 7 SEGMENT +
    CONVERTER +

194.000 +
195.000 +
196.000 •
197.000 •
198.000 BCD LDA A UNTTEN
199.000 AND A #$0F
200.000 STA A INDEX+1
201.000 LDX INDEX
202.000 LDA A 0,X
203.000 STA A PIA1AD
204.000 LDA A UNTTEN
205.000 LSR A
206.000 LSR A
207.000 LSR A
208.000 LSR A
209.000 STA A INDEX+1
210.000 LDX INDEX
211.000 LDA A 0,X
212.000 STA A PIASAD
213.000 LDA A HNDTHD
214.000 AND A #$0F
215.000 STA A INDEX+1
216.000 LDX INDEX
217.000 LDA A 0.X
218.000 STA A PIASBD
219.000 LDA A HNDTHD
220.000 AND A #$10
221.000 SUB A #$10
222.000 BLT END1
223.000 LDA A $$80
224.000 ADD A PIASBD
225.000 STA A PIASBD
226.000 END1 JMP CYCLE1
227.000 *
228.000 OVRNGE LDA A #810
229.000 STA A PIA1BD
230.000 LDA A $F3
231.000 STA A PIA1AD
232.000 STA A PIASAD
233.000 STA A PIA2BD
234.000 JMP CYCLE
235.000 •
236.000 POLARY LDX $$0100
237.000 BR DEX
238.000 BNE BR
239.000 LDA A PIA1BC
```

240.000 CDM A

```
241.000
         AND A #$08
242.000
         ADD A $$34
243.000
         STA A PIAIRC
244.000
         JMP RESTAR
245.000 +
246.000 *
247.000 *
                             LOOK-UP TABLE FOR BCD TO 7 SEGMENT
248.000 •
                                  CONVERSION
249.000
         DR6 $0000
250.000
         FCB $7E,$30,$6D,$79,$33,$5B,$5F,$70,$7F,$73
251.000
         END
252.000
         MON
```

FIGURE 17 - 31/2-Digit Dual Ramp Software (Page 5 of 5)



3-77

#### 41/2-Digit Dual Ramp Program

The microprocessor software for a 4½-digit dual ramp A/D is shown in Figure 19. This program in an extension of the 3½-digit A/D just discussed and has a full scale input voltage of 1.9999 volts. Due to the addition of the extra digit, a fourth PIA port for the 7-segment display is required. The PIA port configuration used for ramp control, comparator, etc. is identical to that used in the 3½-digit A/D.

The addition of the extra digit also implies a longer ramp up time period which is produced by increasing the initialization of the index register in line 115. This longer ramp up time period also requires the change of the extra count subtraction statements of lines 137 and 138 to

maintain the extra count subtraction of 10% ramp up time. Also, the longer ramp up time period will require a larger integration capacitor to prevent saturation of the MC1405 integrator. This is of course, assuming the same MPU clock frequency. The remainder of the A/D external hardware is unchanged except for the addition of the fourth full digital display. Figure 18a can be used for the 4½-digit A/D without modification, and Figure 18b can be used with only the addition of another digit.

The software for the binary-to-BCD converter remains the same for the 4½-digit A/D since it is capable of handling up to 16 bits. The conversion routine for BCD-to-7 segment code must be modified to handle the extra digit although the same basic technique is retained.

FIGURE 19 - 4%-Digit Dual Ramp Software (Page 1 of 5) 1.000 NAM DWA 30 2.000 OPT MEM 3.000 \* 4.000 + 5.000 + 6.000 + 7.000 + 4 1/2 DIGIT A/D 8.000 + 9.000 + 10.000 \* 11.000 + 12.000 \* THIS CONVERTER USES A MC1405 IN CONJUNCTION WITH THE 13.000 • MC6800 MPU TO PRODUCE A 4 1/2 DIGIT A/D. THE 14.000 . DUAL PAMP METHOD OF A/D CONVERSION IS USED. 15.000 • 16.000 + THE INPUTS TO THE MPU CONSIST OF 17.000 + 18.000 \* CYCLE SWITCH -LOCATED AT PIAIRD (PB1) 19,000 + COMPARATOR - LOCATED AT PIAIBD (PB7) 20.000 \* 21.000 \* THE DUTPUTS FROM THE MPU CONSIST OF 22.000 + 23.000 + PAMP CONTROL - LOCATED AT PIAIBD (PBO) 24.000 \* CONVERSION FINISHED - LOCATED AT PIASBD (PB1) 25.000 • DVERRANGE - LOCATED AT PIAIBD (PB2) 26.000 + POLARITY - LOCATED AT PIAIBD (PB6) 27.000 • 28.000 \* 7 SEGMENT DUTPUT 29.000 + TENS - PIASBD HUNDREDS - PIASAD 30.000 \* 31.000 \* THOUSANDS - PIASED 32.000 • TENS OF THOUSANDS OF HALF DIGIT -PIA3BD (PB7) 33.000 • 34.000 . THE BINARY ANSWER IS STORED AT MSB AND LSB 35.000 • 36.000 + THE BCD ANSWER IS STORED AT UNTTENANDTHDATENTSD 37.000 • 38.000 ◆ THE ANALOG INPUT FOR THE MC1405 MUST HAVE A 3 VOLT 39.000 + MAKIMUM WHILE THE AUTOPOLARITY DUTPUT FROM THE MPU 46.000 + MAY BE USED TO TOGGLE A RELAY TO PROVIDE NEGATIVE 41.000 + IMPUT CAPABILITY FOR THE AVD 42.000 \* 43.000 \* 44.000 + 45.000 DPS \$0000

```
2
```

```
46.000 MSB RMB 1
 47.000 LSB RMB 1
 48.000 INDEX RME 2
49.000 MSBTEM RMB 1 TEMP STORAGE OF BINARY ANSWER
 50.000 LSBTEM RMB 1 Hole De Communication (1988)
 52.000 +
 53.000 + 1237 8.3575
 54.000 DRG $0010
 55.000 UNTTEN RMB 1
 56.000 HNDTHD RMB 1
 56.000 HNDTHD RMB 1
57.000 TENTSD RMB 1
 58.000 +
 68.000 PIASAD RMB 1 A SIDE, DATA REGISTER
69.000 PIASAC RMB 1 A SIDE, CONTROL REGISTER
70.000 PIASAD RMB 1 B SIDE, DATA REGISTER
71.000 PIASAC RMB 1 B SIDE, CONTROL REGISTER
72.000 *
 72.000 +
 73.000 +
 74.000 *
                                      PIA ASSEMBLY
 75.000 *
 76.000 DRG $0A00
 77.000 CLR PIAIBC
 78.000 CLR PIASAC
 79.000 CLR PIASBC
 80.000 CLR FIA3AC
81.000 CLR PIA3BC
92.000 LDA A $$4D
 83.000 STA A PIAIBD
 84.000 LDA A #$OFF REMAINING PIA'S ALL DUTPUTS
 85.000 STA A PIASAD
 86.000 STA H FIREDS
87.000 STA A PIASAD
 86.000 STA A PIASED
 89.000 LDA A $$34 SETS PIA CONTROL REGISTER BIT 3 HIGH
 90.000 STA A PIAIBC
 91.000 STA A PIASAC
 92.000 STA A PIASBC
 93.000 STA A PIASAC
 94.000 STA A PIASEC
 95.000 +
 96.000 LDA A #$00 FIRST TWO HEX DIGITS OF LOCK-UP 97.000 STA A INDEX TABLE ADDRESSES
 98.000 •
 99.000 +

    BASIC A/D +

100.000 +
                       ***********
101.000 *
                              INITIALIZATION
102.000 *
103.000 LDA A $104
104.000 STA A PIAIRD RC HIGH
105.000 START RP & PICITE
105.000 START LDA A PIAIBD COMPARATOR TEST
```

FIGURE 19 - 4½-Digit Dual Ramp Software (Page 2 of 5)

```
106.000 BMI START
107.000 CYCLE1 LDA A #14
 108.000 STA A PIAIRD CONVERSION READY AND RC HIGH
 109.000 +
 110.000 +
                                                                                        CYCLE TEST
 111.000 +
 112.000 CYCLE LDA A PIAIBD
 113.000 AND A #$02
114.000 BEQ CYCLE
 114.000 BEG CYCLE
115.000 RESTART LDX #$4E20 INITIALIZATION FOR RAMP UP
                                                                                 TIMING
 117.000 CLR PIA1ED RESET OVERRANGE, CONVERSION FINISHED AND SET RC LOW
118.000 COMP LDA A PIAIBD COMPARATOR TEST
119.000 BPL COMP
120.000 

RAMP UP TIMING CYCLE
121.000 RAMPUP LDA B :: $04

122.000 DEX

123.000 BNE RAMPUP

124.000 • RAMP DOWN TIMING CYCLE
126.000 • STEEDER STOR STOR STORE ST
127.000 +
128.000 RAMPDH STA B FIA1BD RC HIGH
129.000 INX
130.000 CPX #0000 DUMMY STATEMENT
131.000 LDA A PIAIBD COMPARATOR TEST
132.000 BMI RAMPDN
133.000 +
134.000 +
                                                                                  EXTRA COUNT SUBTRACTION
135.000 STX MSB
136.000 STX MSBTEM
137.000 LDA A MSB
138.000 SUB A #$04 EXTRA COUNT SUBTRACTION 139.000 BMI POLRY1 POLARITY TEST
140.000 STA A MSB
141.000 STA A MSBTEM
 142.000 +
 143.000 +
 144.000 +
 145.000 •
                                                       . BINARY TO BCD .
 146.000 +
 147.000 ◆ • CONVERTER ◆
 148.000 +
                                                      ************
149.000 +
150,000 CLR UNTTEN
151.000 CLR HNDTHD
 152.000 CLR TENTSD
 153.000 LDX #$0010
154.000 BEGIN LDA A UNTTEN
155.000 TAB
156.000 AND A #$0F
157.000 SUB A #$05
 158.000 BMI AT
159.000 ADD B #$03
160.000 AT TBA
161.000 AND A $$0F0
162.000 SUB A $$50
163.000 BMI BT 164.000 ADD B 0$30
```

165.000 BT STA B UNITEN

```
3
```

```
166.000 +
167.000 LDA A HNDTHD
168.000 TAB
169.000 AND A #$0F
170.000 SUB A #$05
171.000 BMI CT
172.000 ADD B #$03
173.000 CT TBA
174.000 AND A #$0F0
175.000 SUB A #$50
176.000 BMI DT
177.000 ADD B #$30
178.000 DT STA B HNDTHD
179.000 +
180.000 LDA A TENTSD
181.000 TAB
182.000 SUB A #$05
183.000 BMI ET
184.000 ADD B ≎$03
185.000 ET STA B TENTSD
186.000 +
187.000 +
188.000 ASL LSBTEM
189.000 ROL MSBTEM
190.000 ROL UNTTEN
191.000 ROL HNDTHD
192.000 ROL TENTSD
193.000 DEX
194.000 BNE BEGIN
195.000 +
196.000 BRA BCD
197.000 OVRNG1 BRA OVRNGE
198.000 BRA BCD
199.000 +
200.000 POLRY1 BRA POLARY
                           BRANCH PATCH
201.000 *
                         ***************

    BCD T□ 7 SEGMENT ◆

≥02.000 ◆
203.000 *

    CONVERTER

204.000 +
                         **************
205.000 BCD LDA A UNTTEN
206.000 AND A #$0F
207.000 STA A INDEX+1
208.000 LDX INDEX
209.000 LDA A 0.X
210.000 STA A PIASAD
211.000 LDA A UNTTEN
212.000 LSR A
213.000 LSR A
214.000 LSR A
215.000 LSR A
216.000 STA A INDEX+1
217.000 LDX INDEX
218.000 LDA A 0,X
219.000 STA A PIASBD
220.000 LDA A HNDTHD
221.000 AND A ##0E
222.000 STA A INDEX+1
223.000 LDX INDEX
224.000 LDA A 0.X
225.000 STA A PIASAD
```

FIGURE 19 - 4%-Digit Dual Ramp Software (Page 4 of 5)

```
226.000 LDA A HNDTHD
227.000 LSR A
228.000 LSR A
229.000 LSR A
230.000 LSR A
231.000 STA A INDEX+1
232.000 LDX INDEX
233.000 LDA A 0,X
234.000 STA A PIA3BD
235.000 LDA A TENTSD
236.000 SUB A #$01
237.000 BLT END
238.000 LDA A $$80
239.000 ADD A PIA3BD
240.000 STA A PIA3BD
241.000 END JMP CYCLE1
242.000 +
243.000 DVRNGE LDA A #$0D ; DVERRANGE,RC HIGH, CON F
244.000 STA A PIA1BD
245.000 LDA A #$F3
246.000 STA A PIA2AD
247.000 STA A PIA2BD
248.000 STA A PIASAD
249.000 STA A PIASBD
250.000 JMP CYCLE
251.000 +
252.000 *
253.000 POLARY LDX #$0100
254.000 BR DEX
255.000 BNE BR
256.000 LDA A PIAIBC
257.000 COM A
258.000 AND A $$08
259.000 ADD A #$34
260.000 STA A PIAIBC
261.000 JMP RESTAR
262.000 +
263.000 .
264.000 +
265.000 DRG $0000
266.000 FCB $7E,$30,$6D,$79,$33,$5B,$5F,$70,$7F,$73
267.000 END
268.000 MDN
```

FIGURE 19 - 4½-Digit Dual Ramp Software (Page 5 of 5)

#### SUMMARY

Many MPU systems require analog information, which necessitates the use of an A/D converter in the microprocessor design. This note has presented two popular A/D techniques used in conjunction with the M6800 microprocessor system. These techniques, successive approximation and dual ramp, were shown using the MPU as the digital control element for the A/D system. This required dedication of the MPU to the A/D function during the conversion. Also shown were systems using the MPU to control the flow of data from an external A/D allowing the MPU to perform other tasks during the conversion.

The variety of programs presented allow the designer to make a selection based upon hardware cost, conversion speed, memory locations and interrupt capability. Although the A/D programs shown here are complete designs, they are general designs and may be tailored to fit each individual application. Also a variety of digital outputs are available including binary, BCD, and 7-segment. In conjunction with the BCD output a 16-bit binary to BCD conversion routine is presented in Appendix B.

#### REFERENCES

Aldridge, Don: "Autopolarity Circuits for the MC1405 Dual-Slope A-D Converter System", EB-35, Motorola Semiconductor Products Inc.

Aldridge, Don: "Input Buffer Circuits for the MC1505 Dual Ramp A-to-D Converter Subsystem", EB-24, Motorola Semiconductor Products Inc.

Kelley, Steve: "4½-Digit DVM System Using the MC1505 Dual-Slope Converter", EB-36, Motorola Semiconductor Products Inc.

M6800 Microprocessor Applications Manual, Motorola Semiconductor Products Inc.

M6800 Microprocessor Programming Manual, Motorola Semiconductor Products Inc.

MC1505/1405 Data Sheet, Motorola Semiconductor Products Inc.

MC6800, MC6820 Data Sheets, M6800 Systems Reference and Data Sheets, Motorola Semiconductor Products Inc.

		-	MME	n	P	REC	*		NDE	,		XTN	,	10.0	PLIE	0	(All register labels	5	4	3	2	1
		1		-	-	7.7		7.00	_	- 77	-	AIM	-	_	_	-	refer to contents)	H	i		Z	¥
PERATIONS	MNEMONIC	OP	-	2	OF	-	- 27	QP	*	2	DP	-	#	01		11	7444.14 34544102	-	-	-	-	
dd	ADDA	88	2	2	98	3	2	AB	5	2	88	4	3	NO.			A + M - A	1	0	:	:	1
	ADDS	CB	2	2	08	3	2	EB.	5	2	FB	4	3				8 + M -+ B	1		1	1	1
dd Acmitrs	ABA	100			1			100		-33				18	2	1	A+8-A	1		:	:	1
dd with Carry	ADCA	89	2	2	39	3	2	A9	5	2	89	4	3				A+M+C-A	1:		1	1	1
and a second second second	ADCB	E9	2	2	09	3	2	E9	5	2	F9	4	3				8 + M + C + B	1		1	1	1
nd	ANDA	84	2	2	94	3	2	A4	5	2	84	4	3				A-M-A			1	1	R
	ANDS	E4	2	2	D4	3	2	E4	5	2	F4	4	3				B · M → B			2	1	R
of Test	BITA	85	2	2	95	3	2	A5	5	2	85	4	3				A · M			1	1	R
	BITE	CS	2	2	05	3	2	ES	5	2	15	4	3				B · M			:	1	R
lear	CLR	-		-5			0.70	6F	7	2	75	5	3				00 → M			R	5	8
	CLRA									8	92		-	45	2	1	00 → A			я	5	R
	CLRS				-										2		00 → B				5	R
PERSON	CMPA	81	2	-	91	3	2	AT	5	2	81	4	3	-		- 7	A - M			1	1	1
ompare		1000		2		3		1000	475.5	2	F1	1	1				8 - M			:	ì	1
	CMP8	CI	2	2	DI	- 3	2	El	5	-	100		3	13	-	1	A - 8				÷	:
ompare Acmitrs	CBA	10.0												11	2	3				100	1	R
proplement, 1's	COM	11 -			100			63	1	2	73	6	3	100	-	35	M-M				:	
	COMA												- 11	43	2	1	A-A					R
	COMB	100						700					-1	53	2	1	8 →8			1	1	R
omplement, 2's	NEG							60	7	2	74	6	3				00 - M → M		0	1		a
(egate)	NEGA							117						40	2	1	00 - A → A		0	1		a
	NEGB													50	2	1	00 - 8 → 8			:		a
ecimal Adjust, A	DAA													19	2	1	Converts Binary Add. of BCD Characters		0	2	1	1
													ш	1			into BCD Format					1
ecrement	DEC							6A	2	2	7A	6	3	m			M - 1 → M		0	1	1	4
- Cremani	DECA							-			375	-		4A	2	1	A-1-A			1	1	A
	DECB													5A	2	1	8 - 1 → 8			1	1	4
A CONTRACTOR OF THE PARTY OF TH	EORA	88	2	- 14	98	3	-	AB	5	2	88	4	1	37	*	- 4	A⊕M → A		0	:	:	9
clusive OR		-		2			2					4	3				B⊕M → B			1	1	8
	EORS	C8	2	2	08	3	2	83	5	2	F8											
crement	INC							6C	7	2	70	5	3				M + 1 → M			1	1	
	INCA													40	2	1	A+1-A			1	1	(5
	INCB							l						50	2	1	8 + 1 - 8			1		3
sad Acmitr	LDAA	86	2	2	96	3	2	A.G	5	2	86	4	3				M - A			:	:	Я
	LDAB	C6	2	2	D6	3	2	68	5	2	F6	4	3				M → 8			1	:	R
Inclusive	DRAA	8A	2	2	BA	3	2	AA	5	2	BA	4	1				A+M-A			1	1	R
CONTRACTOR OF THE PARTY OF THE	ORAB	CA	2	2	DA	3	2	EA	5	2	FA	4	3	0			B + M - B			1	3	8
sh Data	PSHA	100	- 7	-03	200		7.5	120	115	- 5	1000		13)	36	4	1	A → MSP, SP - 1 → SP	0				
an out	PSHB													37	4	1	B → MSP, SP - 1 → SP					0
il Data	PULA												- 11	32	4	1	SP+1 - SP, MSP - A					
in Data	PULB													33	4	1	SP + 1 - SP, MSP - 8					
TORREST TO THE	0.00000							69	y.	-	79	5	2	33						:	1	6
state Left	ROL	1						93	100	2	19						M					
	ROLA													49	2	1	A C b7 - b0			1		6
	ROLB										-			59	2	1				1	1	6
otate Right	ROR							86	1	2	76	6	3				M			1	1	(6
	RORA												m	46	2	1	A) -0 - IIIIII			1	1	6
	RORB												- 11	56	2	1	8) C 67 - 60			1	1	(6
oft Left, Arithmetic	ASL							68	1	2	78	6	3				M) -			1	1	(8
	ASLA							1			10000			48	2	1	A) 0 - CITILID-0			:	1	G
	ASLB													58	2	1	8 C b7 b0			:	1	Č
ift Right, Arithmetic	ASR							67	7	2	.77	6	3	9.0		14	M)			1		Ğ
	ASRA							-		-		-	2	47	2	1	A} - 0			:		G
	ASRB													57	2	1	8 67 60 C			:		3
to Backer Towns	LSR							64	7	2	74.	6	3	2.5		1	M) -					
ift Right, Logic								54	1	1	14	. 6	3		234	2				R		(6)
	LSRA													44	2	1	A) 0-00000 - 0			R	1	(
	LSRB													54	2	1	0)			R	1	G
ore Acmite:	STAA				97	4	2	A7	6	2	87	5	3				A → M			1	1	8
	STAB				07	4	2	E7	8	2	F7	5	3				8 - M			1	1	9
btract	SUBA	80	2	2	90	3	2	A0	5	2	80	4	3				A - M - A			1	1	1
	SUBB	CO	2	2	DO	3	2	EO	5	2	FO	4	3				8 - M - B			:	1	:
btract Acmitrs.	SBA													10	2	1	A - B → A			1	1	1
ibtr. with Carry	SBCA	82	2	2	92	3	2	A2	5	2	82	4	3				A - M - C - A			:	1	1
	SBCB	C2	2	2	D2	3	2	EZ	5	2	F2	4	3				B - M - C → B			:		1
unsfer Acmitrs	TAB		-		-	17	-	7.6			-			16	2	1	A-B			:	1	8
	TBA													17	2	1	R → A		-		;	8
est, Zero or Minus	TST							50	7	2	70	6	1	17	O.E.O.	4:	B → A M − 00		100	101		
iti, Lero or minut	TSTA							pu			10		4	40	-	1	100			1	1	F
															2	-0.0	A - 00			1	1	R
	TSTB													50	2	1	8 - 00			1	1	8

#### LEGENO:

OP Operation Code (Hexadecimal),

Number of MPU Cycles,

Number of Program Bytes;

Arithmetic Plus;
 Arithmetic Minus;

Sooleen AND;

Msp Contents of memory location pointed to be Stack Pointer;

Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing

00 Byte - Zero;

Complement of M;
Transfer Into,
Bit = Zero,

Boolean Inclusive OR;

Boolean Exclusive DR.

#### CONDITION CODE SYMBOLS

- Helf-carry from bit 3;
- Interrupt mask
- Negative (sign bit)
- Zero (byte) Overflow, 2's complement Carry from bit 7
- Reset Always
- Set Always Test and set if true, cleared otherwise
- Not Affected

#### Index Register and Stack Manipulation Instructions

#### BOOLEAN/ARITHMETIC OPERATION COND. CODE REG.

		11	MME	0	D	IREC	T	1	NDE	X	E	XTN	0	18	PLI	ED		5	4	3	2	1	0
POINTER OPERATIONS	MNEMONIC	9	~	:#	OP	~	#	OP	-	#	OP	~	#	OP	~	#	BOOLEAN/ARITHMETIC OPERATION	H			1	٧	
Compare Index Reg	CPX	80	3	3	90	4	2	AC	6	2	BC	5	3				XH - M, XL - (M+1)			0	1	0	
Decrement Index Reg	DEX	1	M		1177		100			100			16	09	4	1	X - 1 → X				1		
Decrament Stack Pntr	DES													34	4	1	SP - 1 → SP +w						4
Increment Index Reg	INX				-		-							80	4	1	X+1-X -3				1		
Increment Stack Pntr	INS													31	4.	1	SP + 1 → SP						4
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	8	2	FE	5	3	Call			$M \rightarrow X_H$ , $(M + 1) \rightarrow X_L$			3	1	R	4
Load Stack Pntr	LOS	8E	3	3	9E	4	2	AE	6	2.	88	5	3				M - SPH. (M + 1) - SPL			3	:	B	4
Store Index: Reg	STX	1000	100		OF	5	2	EF	7	2	FF	6	3	4.7	1919		$X_H \rightarrow M, X_L \rightarrow (M+1)$			3	1	R	
Store Stack Pntr	STS				9F	5	2	AF	7	2	BF	6	3				SPH - M, SPL - (M + 1)			3	1	R	1
Indx Reg - Stack Pntr	TXS					1								35	4	.1	X − 1 → SP						1
Stack Pntr → Indx Reg	TSX													30	4	1	SP + 1 - X						1

Jump and Branch Ins	tructions						_									CON	0. 0	300	REG	
		RE	LAT	IVE	- 1	NDE	X .	E	XTN	D	18	IPLIE	0		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OF	~	#	OP	-	#	OP	-	ø	OP	~	#	BRANCH TEST	H	1	N	2	٧	C
Branch Always	BRA	20	4	2										None					0	
Branch If Carry Clear	800	24	4	2										C = 0						
Branch If Carry Set	BCS	25	4	2										C-1						
Branch If = Zero	8EQ	27	4	2							100			Z+1						
Branch If ≥ Zero	BGE	20	4	2										N @ V - 0						
Branch If > Zero	BGT	2E	4	2							1			Z + (N @ V) + 0						
Branch If Higher	BHI	22	4	2										C+Z+0						
Branch If ≤ Zero	8LE	2F	4	2								13		Z + (N @ V) + 1						
Branch If Lower Or Same	BLS	23	4	2										C+Z+1						
Branch If < Zero	BLT	20	4.	2										N ⊕ V • 1						
Branch If Minus	BMI	28	4	2										N-1						
Branch If Not Equal Zero	BNE	28	4	2										Z = 0						
Branch If Overflow Clear	BVC	28	4	2										V = 0						-
Branch If Overflow Set	BVS	29	4	2										V - 1						
Brench If Plus	BPL	2A	4	2										N - 0		0				
Branch To Subroutine	BSR	80	8	2										1						
Jump	JMP	1			BE	4	2	7E	3	3				See Special Operations						
Jump To Subroutine	JSR				AD	8	2	80	9	3	10									
No Operation	NOP		0								02	2	1.	Advances Prog. Cntr. Only						
Return From Interrupt	RTI										38	10	1		-	_	- 6	0) -		
Return From Subroutine	RTS										39	5	1	1						
Softwere Interrupt	SWI										3F	12	1	See Special Operations						
Weit for Interrupt	WAI							10			36	9	1	A STATE OF THE STA		(11)				

#### Condition Code Register Manipulation Instructions

#### COND. CODE REG.

		IN	PLI	0		5	4	1	2	1	
OPERATIONS	MNEMONIC	OP	-	#	BOOLEAN OPERATION	H	1	H	2	٧	C
Clear Carry	CLC	0C	2	1	0 - C						R
Clear Interrupt Mask	CLI	0E	2	1	0+1		B				
Dear Overflow	CLV	0A	2	1	0 - V					R	
Set Carry	SEC	00	2	1	1→€						5
Set Interrupt Mask	SEI	OF	2	1	1+1		S				
Set Overflow	SEV	08	2	1	1→٧					S	
Acmitr A → CCR	TAP	80	2	1	A → CCR	200		-6	2)-	and the	100
CCR - Acmitr A	TPA	07	2	1	CCR-A						

### CONDITION CODE REGISTER NOTES:


(Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 1000000007 (Bit C) Test: Result = 000000007
- Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.)
- (8it V) Test: Operand = 10000000 prior to execution? (8it V) Test: Operand = 01111111 prior to execution?
- (Bit V) Test: Set equal to result of N⊕C after shift has occurred.
- (Bit N) Test: Sign bit of most significant (MS) byte = 17
- (Bit V) Test: 2's complement overflow from subtraction of MS bytes?
- (Bit N) Test: Result less than zero? (Bit 15 = 1)
- (All) Load Condition Code Register from Stack. (See Special Operations)
- (Bit 1) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the west state. 11
- 12 (All) Set seconding to the contents of Accumulator A.

#### BINARY-TO-BCD CONVERSION

A standard technique for binary-to-BCD conversion is that of the Add 3 algorithm. Figures B1 and B2 show a flow diagram and example of this algorithm. The technique requires a register containing the N-bit binary number and enough 4-bit BCD registers to contain the maximum equivalent BCD number for the initial binary number. The conversion starts by checking each BCD register for a value of 5 or greater. If this condition exists in one or all of these registers (initially this condition cannot exist), then a 3 is added to those registers where this condition exists. Next the registers are shifted left with the carry out of the previous register being the carry in to the next register. Again each BCD register is checked for values of 5 or greater. This sequence continues until the registers have been shifted N times, where N is the number of bits in the initial binary word. The BCD registers then contain the resulting BCD equivalent to the initial binary word. The example in Figure B2 starts with an 8-bit binary word consisting of all "1's." This word is converted to the BCD equivalent of 255 by this technique. After 8 shifts the last binary bit has been shifted out of the binary register and the hundreds, tens, and units registers contain a 255.

Figure B3 shows an MC6800 software routine for performing this technique of binary to BCD conversion. The initial binary number is a 16-bit number and occupies memory locations MSB and LSB; this binary number is converted to the equivalent BCD number in memory locations TENTSD, HNDTHD and UNTTEN. Each of these memory locations contains two BCD digits. Eighty-three memory locations are required for program storage with a maximum conversion taking 1.8 ms.






FIGURE B2 - Binary to BCD Conversion

FIGURE 83 - Binary-to-BCD Conversion Software (Page 1 of 2)

```
1.000 NAM DWA21
 2.000 DPT MEM
 3.000 +
 4.000 ***
5.000 +
6.000 +
                     BINARY TO BOD CONVERSION
 7.000 +
                         ADD 3 ALGORITHM
8.000 +
                             16 BIT
9.000 ************************
10.000 *
11.000 DRG 0
                         INITIAL BINARY NUMBER
12.000 MSB RMB 1
                           MOST SIGNIFICANT 8 BITS
13.000 LSB RMB 1
                           LEAST' SIGNIFICANT 8 BITS
14.000 +
15.000 •
16.000 .
17.000 DR6 $0010
                         BCD RESULTS
18.000 UNITEN RMB 1
                          UNITS AND TENS DIGITS
19.000 HNDTHD RMB 1
                         HUNDREDS AND THOUSANDS
20.000 TENTSD RMB 1
                          TENS OF THOUSANDS DIGIT
21.000 *
22.000 +
23.000 +
```

3

```
3
```

```
24.000 DRG $0F00
                     ◆◆BEGINNING OF PROGRAM◆◆
25.000 CLR UNTTEN
26.000 CLR HNDTHD
27.000 CLR TENTSD
28.000 LDX #$0010
29.000 BEGIN LDA A UNTTEN UNITS COMPARISON
30.000 TAB
31.000 AND 9 $$0F
32.000 SUB A $$05
33.000 BMI AT
34.000 ADD B $$03
35.000 AT TBA
                            TENS COMPARISON
36.000 AND A #$0F0
37.000 SUB A #$50
38.000 BMI BT
39,000 ADD B $$30
40.000 BT STA B UNTTEN
41.000 +
42.000 LDA A HNDTHD
                            HUNDREDS COMPARISON
43.000 TAB
44.000 AND A #$0F
45.000 SUB A #$05
46.000 BMI CT
47.000 ADD B #$03
48.000 CT TBA
49.000 AND A $$0F0
50.000 SUB A $$50
51.000 BMI DT
52.000 ADD B #$30
53.000 DT STA B HNDTHD
54.000 +
55.000 LDA A TENTSD TENS OF THOUSANDS COMPARISON
56.000 TAB
57.000 SUB A #$05
58.000 BM1 ET
59.000 ADD B 0$03
60.000 ET STA B TENTSD
61.000 +
62.000 +
63.000 ASL LSB
64.000 RDL MSB
65.000 ROL UNTTEN
66.000 ROL HNDTHD
67.000 ROL TENTSD
68.000 DEX
69.000 BNE BEGIN
                           END OF CONVERSION CHECK
70.000 +
71.000 +
72.000 +
73.000 •
74.000 END
75.000 MDN
```

FIGURE B3 - Binary-to-BCD Conversion Software (Page 2 of 2)

# AUTORANGING DIGITAL MULTIMETER USING THE MC14433 CMOS A/D CONVERTER

This application note describes an autorange digital multimeter using the MC14433. The multimeter includes ac and dc voltage ranges from 200 mV to 200 V, ac and dc current from 2 mA to 2 A full scale, and resistance ranges from 2 k $\Omega$  to 2 M $\Omega$  full scale.

## AUTORANGING DIGITAL MULTIMETER USING THE MC14433 CMOS A/D CONVERTER

This article describes an autorange digital multimeter using the MC14433. The multimeter includes ac and dc voltage ranges from 200 mV to 200 V, ac and dc current from 2 mA to 2 A full scale, and resistance ranges from 2 k $\Omega$  to 2 M $\Omega$  full scale. The MC14433 DVM chip used provides a 3-1/2-digit A/D converter with autopolarity, autozero and a high input impedance. The chip has overrange and underrange information available to simplify the design of the autoranging meter. Only two input jacks are required for all ranges and functions, eliminating the need for changing leads on the instrument when changing ranges or functions. Although only four ranges are provided for each function, the technique used may be expanded to more ranges if desired.

Range switching is done with the use of mechanical relays. The relays may be replaced with solid-state analog switches; however it was felt that the mechanical relays would provide a higher degree of reliability due to the high voltage and currents being measured with the multimeter.

#### MC14433 A/D CONVERTER

The MC14433 is a single-chip 3-1/2-digit A/D converter using a modified dual ramp technique of A/D conversion. Housed in a 24-pin package, it features autopolarity, autozero and a high input impedance. Figure 1 shows the pin diagram of the MC14433.




FIGURE 1 - MC14433 Pin Assignment

The output of the MC14433 is 3-1/2-digit multiplexed BCD with the MSD containing not only the half digit but also the polarity of the input, overrange and underrange information. Figure 2 shows the decoding for the MSD. The digit selects for the multiplexed BCD have interdigit blanking to ensure correct BCD data during the time that the digit select is true.

The converter is ratiometric and requires an external

TRUTH TABLE

Coded Condition of MSD	03	02	01	QO	BCD to 7 Segment Decoding
+0	1	. 1	1	0	Blank
-0	1	0	- 1	0	Blank
+0 UR	1.	1	1	1	Blank
-0 UR	1	0	1	1	Blank
+1	0	1	0	0	4 → 1] Hook up
-1	0	0	0	Q	0 → 1 only seg t
+1 OR	0	1	1	1	7 → 1 and c to
-1 OR	0	0	1	1	3 → 1 MSD

Notes for Truth Table

Q3 - ½ digit, low for "1", high for "0"

Q2 - Polarity: "1" = positive, "0" = negative

Q0 — Out of range condition exists if Q0 = 1. When used in conjunction with Q3 the type of out of range condition is indicated, i.e., Q3 = 0 → OR or Q3 = 1 → UR.

When only segment b and c of the decoder are connected to the ½ digit of the display, 4, 0, 7 and 3 appear as 1.

#### FIGURE 2 - MSD Coding

reference voltage. This voltage is 2.000 volts for the 1.999 volt range and 200 mV for the 1.99.9 mV full scale input. Both the unknown and reference inputs and analog ground are high-impedance inputs. External components required are two resistors and two capacitors.

The MC14433 has an End of Conversion (EOC) pin for indicating the end of one conversion and the start of the next conversion by a positive pulse 1/2 clock period long. The device also contains a display update pin which allows the data to be strobed into the output latches. If at least one positive edge is received prior to the ramp down cycle, new data is strobed to the display. Normally this pin is tied to EOC to allow a data update each conversion cycle.

The MC14433 requires two power supplies. The total voltage must not exceed 18 volts. Pin 13 is the reference level for the output of the MC14433. If this pin is tied to 0 volts, the BCD output, digit selects and EOC will swing from 0 volts to VDD. If, however, pin 13 is tied to VEE, the output swing will be from VEE to VDD.

The clock for the MC14433 is internal to the chip, requiring only a single external resistor to set the frequency. An external clock may be used by driving pin 10. The total conversion time for the MC14433 is approximately 16400 clock periods. This conversion time includes the autozero cycle and the unknown input measurement cycle.

#### **AUTORANGING CIRCUITRY**

Figure 3 shows the autoranging DMM. The heart of the autoranging circuitry is an MC14035B CMOS shift




FIGURE 3 - 3-1/2-Digit Autoranging Multimeter

register which can be configured to shift either right or left. The direction of the shift is dependent upon whether an overrange or underrange signal is received at the end of each conversion. If the meter is in range, no shift signal is received. For an overrange condition, a high level is clocked to the right, and for an underrange condition the high level is clocked to the left (see Figure 4). The Exclusive OR gates decode the shift register output to produce only one output high. This output is used to turn on the corresponding range relays.




FIGURE 4 - Shift Register Operation for Autoranging DMM

If at the end of the next conversion the MC14433 is still either overrange or underrange, the shift register receives another clock pulse and thus the next range is selected. When an extreme overrange or underrange condition occurs the register is filled with all "ones" or all "zeros" which selects continuously either the highest or lowest range. Input voltages that exceed 200 volts as well as complete overrange conditions for the other functions cause the display to blink on and off. This feature is provided by the second half of the MC14013 flip-flop. The blinking rate is at half the conversion rate.

Figure 5 describes the functional operation for each range and function for the multimeter. The 2-volt reference is used for the ohms function, which means that 2 volts are developed across the unknown resistors at full scale. All current ranges use the 200-mV reference, while for voltage both the 200-mV and the 2-volt reference are used.

MC14066B transmission gates are used to switch between the 2-volt reference and the 200-mV reference. A transmission gate is also used to reduce the integrator resistor for the 200-mV range. In the current mode, transmission gates are used to switch the input of the MC14433 to the appropriate current-measuring resistor. This is necessary to eliminate the problem of measuring the voltage across the contact resistance of the function switch and relays in addition to the voltage across the current resistor. MR501 rectifiers are placed across the current resistors to limit the power dissipation during overrange conditions.

A ±6-volt power supply is used for the multimeter, with the logic sections referenced to the -6-volt level. This power supply is shown in Figure 6 and uses the MC7806 and MC7906 three-terminal regulators.




FIGURE 6 - ± 6-Volt Power Supply

			Voltag	je .				Curr	Current		Resistance				
Relay	Range	dp	Ref Used	Function Display	Resistor Divider	Range	dp	Ref Used	Function Display	Measurement Resistor	Range	dp	Ref Used	Function Display	Current Source
R1	200 mV	199.9	200 mV	mV	1:1	2 mA	1,999	200 mV	mA	100 Ω	2 kΩ	1.999	2 V	kΩ	1 mA
R2	2 V	1.999	2 V	V	1:1	20 mA	19.99	200 mV	mA	10 Ω	20 kΩ	19.99	2 V	kΩ	100 µA
R3	20 V	19.99	2 V	V	10:1	200 mA	199.9	200 mV	mA	1Ω	200 kΩ	199.9	2 V	kΩ	10 µA
R4	200 V	199.9	2 V	V	100:1	2 A	1,999	200 mV	A	0.1 Ω	2000 kΩ	1999	2 V	kΩ	1.µA

FIGURE 5 - Functional Operation




FIGURE 7 - Ohms Section Circuitry

The circuitry for the ohms section is in Figure 7. The outputs of the ohms section connect to the function switch at points W, X, Y and Z. One-fourth of a quad op amp and a transistor are used to create a current source for each of the four ranges. The  $20\text{-}k\Omega$  pot is adjusted so that 1 volt is across the reference resistor. This provides current sources of 1 mA,  $100~\mu\text{A}$ ,  $10~\mu\text{A}$ , and 1  $\mu\text{A}$ . A single pot may be used as shown, or four individual pots may be used to provide more accuracy by adjusting out the amplifier offset.

For ac operation, an operational amplifier is switched in between the MC14433 and its preceding circuitry. The op amp configuration in Figure 8 is a precision ac rectifier that is calibrated to produce the RMS reading for a sine wave. Following the precision rectifier a single-pole filter is used to provide a dc level for the MC14433. Upper

and lower frequency limits for ac operation are 30 kHz and 20 Hz.

A switch is placed in the clock line for a range hold switch. When in the hold mode, clock pulses are prevented from clocking the MC14035B shift register. This feature allows several measurements to be made on a high range without the multimeter switching back to the low range between measurements.

The meter must not only be protected from destroying itself during overrange conditions but must also continue to make proper overrange measurements so that the next range may be selected. The analog input to the MC14433 is internally diode protected. The multimeter has a  $100\text{-k}\Omega$  resistor in series with this input to limit the current during overvoltage measurements.




FIGURE 8 - AC Circuitry

# DATA ACQUISITION NETWORKS WITH NMOS AND CMOS

This article describes an eight-channel data acquisition network (DAN) using the Motorola MC14433 CMOS A/D converter and the M6800 microprocessor family. The A/D conversion technique used with the MC14433 is a modified dual ramp featuring auto-zero, auto-polarity, and high input impedance. Both hardware and M6800 software are shown for the DAN.

LSI technology is making it easier and less expensive to design and build complex electronic systems. This fact holds true for Data Acquisition Networks (DANs) due to the new single chip A/Ds and microprocessor systems. Thus, it is now feasible to build your own data acquisition

network instead of buying a completed system, and thereby save money.

This article discusses an eight-channel DAN using the Motorola MC14433 CMOS A/D converter and the M6800 microprocessor. The number of channels can be expanded or reduced very simply. In addition to the eight channel DAN the program for a single channel system is shown. The inputs to the system, positive or negative polarity, are multiplexed with a CMOS analog multiplexer.

#### MC14433 A/D CONVERTER

The MC14433 is a single chip 3½ digit A/D converter using a modified dual ramp technique of A/D conversion. Housed in a 24 pin package it features auto-polarity, autozero and a high input impedance. Figure 1 shows the pin diagram of the MC14433.

The output of the MC14433 is 3½ digit multiplexed BCD with the MSD containing not only the half digit but also polarity of the input, overrange and underrange information. Figure 2 describes the decoding for the MSD. The digit selects for the multiplexed BCD have interdigit blanking to ensure correct BCD data during the time that the digit select is true.

The A/D converter is ratiometric and requires an external reference voltage. This reference voltage is 2.000 volts for the 1.999 volt range and 200 mV for a 199.9 mV full scale input. Both the unknown and reference inputs and analog ground are high impedance inputs. Other external components required are clock resistor, integrator resistor and capacitor, and offset capacitor. Precision components are not required.

Of particular interest for the data acquisition systems are the display update (DU) and the end of conversion (EOC) pins. The EOC pin indicates the end of one conversion cycle and the start of the next conversion by a positive pulse one-half clock period long. The display update pin is an input to the chip which allows the data to be strobed into the output latches. If at least one positive edge is received prior to the ramp down cycle, new data is strobed to the display. In a stand alone A/D system, EOC is connected to DU.

Also of significance to the data acquisition network is the input polarity detection sequence for the MC14433. Polarity for the current conversion cycle is determined in the previous conversion cycle. Thus if the polarity is reversed, a second conversion cycle must be made in order to obtain a correct measurement.

The MC14433 requires two power supplies. The total voltage across the device must not exceed 18 volts. Pin 13 is the reference level for the output circuitry of the MC14433. If this pin is tied to 0 volts, the BCD output, digit select and EOC will swing from 0 volts to  $V_{DD}$ . If however, pin 13 is tied to  $V_{EE}$ , the output swing will be from  $V_{EE}$  to  $V_{DD}$ .

The clock for the MC14433 is internal to the chip, requiring only a single external resistor to set the frequency. An external clock may be used by driving pin 10.




FIGURE 1 - MC14433 Pin Assignment

Coded Condition of MSD	03	Q2	<b>Q1</b>	Ω0	BCD to 7 Segment Decoding
+0	1	1	1	0	Blank
-0	1	0	1	0	Blank
+0 UR	1	1	-1	1	Blank
-0 UR	1	0	1	1.	Blank
+1	0	1	0	0	4 -1] Hook up
-1	0	0	0	0	0 +1 only seg b
+1 OR	0	1	1	1	7 → 1 and c to
-1 OR	0	0	1	1	3 - 1 MSD

Notes for Truth Table

- Q3 % digit, low for "1", high for "0"
- Q2 Polarity: "1" = positive, "0" = negative
- Q0 Out of range condition exists if Q0 = 1. When used in conjunction with Q3 the type of out of range condition is indicated, i.e., Q3 = 0 → OR or Q3 = 1 → UR.

When only segment b and c of the decoder are connected to the ¼ digit of the display, 4, 0, 7 and 3 appear as 1.

#### FIGURE 2 - MSD Coding

The total conversion time for the MC14433 is approximately 16400 clock periods. This conversion time includes the auto-zero cycle and the unknown input measurement cycle. The clock frequency may be operated up to about 400 kHz producing a conversion time of 40 ms.

#### MPU

The Motorola microprocessor system devices used are the MC6800 MPU, MCM6810 RAM, MCM6830 ROM and MC6820 PIA (peripheral interface adapter). The following is a brief description of the basic MPU system as it pertains to the A/D systems presented later in this application note.

The Motorola MPU system uses a 16-bit address bus and an 8-bit data bus. The 16-bit address bus provides 65,536 possible memory locations which may be either storage devices (RAM, ROM, etc.) or interface devices (PIA, etc.). The basic MPU contains two 8-bit accumulators, one 16-bit index register, a 16-bit program counter, a 16-bit stack pointer, and an 8-bit condition code register. The condition code register indicates carry, half carry, interrupt, zero, minus, and 2's complement overflow. Figure 3 shows a functional block of the MC6800 MPU.

The MPU uses 72 instructions with six addressing modes which provide 197 different operations in the MPU. A summary of each instruction and function with the appropriate addressing mode is shown in the MC6800 data sheet.

The RAMs used in the system are static and contain 128 8-bit words for scratch pad memory while the ROM is mask programmable and contains 1024 8-bit words. The ROM and RAM, along with the remainder of the MPU system components, operate from a single +5 volt power supply; the address bus, data bus and PIAs are TTL compatible.

The MPU system requires a  $2\phi$  non-overlapping clock such as the MC6875\* with a lower frequency limit of 100 kHz and an upper limit of 1 MHz.

\*MC6875 to be introduced second quarter 1977




FIGURE 3 - MPU Pin Functions

The PIA is the interface device used between the address and data buses and the analog sections of the A/D. Each PIA contains two essentially identical 8-bit interface ports. These ports (A side, B side) each contain three internal registers that include the data register which is the interface from the data bus to the A/D, the data direction register which programs each of the eight lines of the data register as either an input or an output, and the control register which, in addition to other functions, switches the data bus between the data register and the data direction register. Each port to the PIA contains two addition pins, CA1 and CA2, for interrupt capability and extra I/O lines. The functions of these lines are programmable with the remaining bits of the control register. Figure 4 shows a functional block of the MC6820 PIA.

Each PIA requires four address locations in memory. Two addresses access either of the two (A or B sides) data/data direction registers while the remaining two addresses access either of the two control registers. These addresses are decoded by the chip select and register select lines of the PIA which are connected to the MPU address bus. Selection between the data register and data direction register is made by programming a "1" or "0" in the third least significant bit of each control register. A logic "0" accesses the data direction register while a logic "1" accesses the data register.

By programming "0"s in the data direction register each corresponding line performs as an input, while "1"s in the data direction register make corresponding lines act as outputs. The eight lines may be intermixed between inputs and outputs by programming different combinations of






FIGURE 4 - PIA Functions

"1"s and "0"s into the data direction register. At the beginning of the program the I/O configuration is programmed into the data direction register, after which the control register is programmed to select the data register for I/O operation.

## 8-CHANNEL DATA ACQUISITION NETWORK

Figures 5 and 6 are the flow diagram for the 8-channel data acquisition network. Figure 5 shows the basic operation of the program while Figure 6 provides more detail on the A/D conversion routine. These flow diagrams relate to the actual software shown in Figure 8. The hardware required for the data acquisition is shown in Figure 9; as can be seen, it is fairly simple, consisting of the MC14433, MC1403\* reference, MC14051B analog multiplexer, and an MC6820 PIA. The PIA is used as the interface between the microprocessor address and the data bus to the A/D. The microprocessor and associated memory are not shown due to a wide variety of forms possible depending upon the task that the total system is performing.

The reference for the MC14433 is an MC1403 bandgap reference which provides an output voltage of 2.5 volts. This voltage is divided down by the  $20\,\mathrm{k}\Omega$  pot to the 2.000 volt reference required by the MC14433. If a 200 mV reference is used, full scale for the DAN will be 199.9 mV.

The analog multiplexing required to handle the eight input channels is provided by a MC14051B CMOS multiplexer. This device selects one of eight inputs with a 3-bit binary code. The device is capable of switching dual polarity (plus or minus inputs) with a single polarity control voltage.

\*MC1403 to be introduced first quarter 1977.

The MC14433 BCD output and digit select outputs are connected to the B side of the PIA as shown in lines 21-28 of the software routine. These lines of the software are comment lines only and do not result in code for the microprocessor. The B side data register of the PIA is labeled throughout the program as PIA1BD while the control register is labeled PIA1BC. The control I/O lines (CB1 and CB2) of the B side PIA are connected to EOC and DU of the MC1433.




FIGURE 5 - Basic Operation of 8 Channel DAN




FIGURE 6 - A/D Conversion Subroutine Flow Chart

The first executable instruction for the program is in line 55 and starts a section called PIA assembly. The PIA sets the A side data register as all outputs and the B side data register as all inputs. From there the program goes to the main program simulation which, as its name implies, is a simulation of the user's main program. At such time in the user's program that some analog information is required, the A/D conversion subroutine starting in line 75 is executed. This routine synchronizes the program with the A/D conversion cycle and selects the first channel to be measured.

After the A/D conversion cycle for the first channel is completed the microprocessor is interrupted by the EOC of the MC14433. The interrupt program of line 88 is then executed; this demultiplexes the BCD output of the MC14433 and stores the data in memory. After completing he interrupt program the microprocessor returns to the

A/D conversion subroutine and the next channel is selected. When the measurement of channel 2 is completed, the interrupt program is then executed and the resulting data stored away in memory. This procedure is repeated until all eight channels are read, after which the MPU returns to the main program. At this point the data obtained in the A/D conversion subroutine may be processed as required.

Looking at the software for the 8-channel data acquisition network in more detail, program storage of the final results begins in memory location \$0010. Each BCD character is stored in the four LSBs of these memory locations. See Figure 7 for explanation of data storage. Each of the eight channel readings requires four memory

Channel Number	Memory Address	Digit	Data Example	Input Voltage
1	0010	MSD	01	1,729 V
	0011		07	
	0012	amond a	02	1 1 70 1 10 (6)
	0013	LSD	09	4-51 S.H.
2	0014	MSD	F.1	Overrange
	0015	Same of	09	or off an
	0016	4.1	09	
	0017	LSD	09	
3	0018	MSD	08	-0.130 V
	0019	Charles	01	HISE MA
	001A		03	of married
	001B	LSD	00	
4	001C	MSD	09	-1.130 V
	001D		01	
	001E		03	
	001F	LSD	00	
5	0020	MSD	00	0.000 V
	0021	September 1	00	oro, p
	0022	0/9-9/31	00	OHA S
	0023	LSD	00	1
6	0024	MSD	01	1.000 V
	0025		00	0750 1 84
	0026	10000	00	Stano
	0027	LSD	00	
7	0028	MSD	F1	Overrange
	0029		09	00012
	002A		09	opo. S
	0028	LSD	09	
8	002C	MSD	09	-1.000 V
	002D		00	MONTH OF
	002E		00	200.4
	002F	LSD	00	non all




FIGURE 7 - Data Storage Definition

cycle the index register points to the MSD of that channel. This address is also stored at memory location called STORL.

Memory location TEST has two purposes; the first is for keeping track of which WAI was executed when the MPU was in the interrupt routine. This is required since more than one A/D conversion cycle is required for each channel. For the first channel three EOC pulses are required, while the remaining channels require only two A/D conversion cycles. The extra A/D conversion cycle in the first channel is used to synchronize the A/D converter to the MPU system. The second A/D conversion cycle in the first channel and the first conversion cycle of the remaining channels ensure that the polarity is correct for the current input. This is required since the MC14433 determines polarity in the previous conversion cycle.

Since the display update pin is edge triggered it must be taken high and low again in each conversion cycle when the data is to read by the MPU. The DU pin is taken high prior to the WAI for the measurement and low in the interrupt routine after the EOC occurs.

As mentioned previously, the multiplexed BCD data from the MC14433 is demultiplexed in the interrupt routine. A "1" is placed in bit 4 of POINTR which is select occurs to look for the next successive digit select line.

After all four digits are placed in memory the MSD is checked for overrange. If this condition occurs an \$F1 is placed in the MSD for this channel. Otherwise the half digit and polarity are decoded. Memory location TEST is now used as a temporary storage location to decode the polarity. The half digit is placed in the LSB of the MSD and negative polarity is indicated by placing a "1" in the MSB of the MSD.

The 8-channel DAN conversion time is approximately 320 ms with a 400 kHz clock frequency on the MC14433.

#### SAMPLE AND HOLD

The dual ramp A/D conversion process requires that the input to the A/D remain constant during the conversion cycle. If it does not, a sample and hold circuit must be used to insure a constant input.

#### SINGLE-CHANNEL DAN

Figure 10 contains the software for a single-channel DAN. The hardware will be the same as Figure 8 except for the analog multiplexing. The program is the same except for the analog multiplexer control.

FIGURE 8 - 8-Channel Data Acquisition Network

```
1.000 NAM DWA36
2.000
     OPT MEM, DTAPE
3.000 +
4.000 +
5.000 *******************************
6.000 ◆ 8 CHANNEL DATA AQUISTION NETWORK WITH MC14433 ◆
7.000 ♦ WITH AUTOPOLARITY
8.000 *********************************
9.000 +
10.000 ORG $0000
11.000 STORL RMB 2
                  POINTER FOR DATA STORAGE LOCATION
12.000 POINTR RMB 1
                       POINTER FOR DIGIT SELECT
13.000 TEST RMB 1
14.000 *
15.000 DRG $4000
16.000 PIA1AD RMB 1
                    A SIDE, DATA REGISTER
17.000 PIA1AC RMB 1
                     A SIDE, CONTROL REGISTER
18.000 PIA1BD RMB 1
                     B SIDE, DATA RECISTER
19.000 PIA1BC RMB 1
                     B SIDE, CONTROL REGISTER
20.000 +
21.000 +
                  **PIA CONFIGURATION**
23.000 • PA7 • PA6 • PA5 • PA4 • PA3 • PA2 • PA1 • PA0 •
24.000 ************
          MSD + MSB LSB +
25.000 + LSD
26.000 ************
27.000 * DIGIT SELECT *
28.000 ********************************
```

```
3
```

```
29.000 +
30.000 +
            RESULTS STORED IN LOCATIONS $0010-$002F.
                EACH CHANNEL OCCUPIES FOUR CONSECUTIVE
31.000 +
                 MEMBRY LOCATIONS WITH MSD FIRST.
32.000 +
               NEGATIVE POLARITY INDICATED VIA A
33.000 +
                 "1" IN MSB OF THE MSD.
34.000 +
                OVERRANGE INDICATION VIA AN "F1" IN
35.000 +
               MSD OF EACH CHANNEL.
36.000 +
37.000 *
38.000 +
39.000 +
             CHANNEL SELECTION VIA PIAIAD.
40.000 +
               CHANNEL NUMBER IS CODED IN A BINARY
41.000 +
                 FORM FOR CHANNELS 0-7.
42.000 +
43.000 +
44.000 +
45.000 +
46.000 •
47.000 +
48.000 +
49.000 +
50.000 .
51.000 +
52.000 +
53.000 +
54.000 +
                        PIA ASSEMBLY
55.000 DRG $0800
56.000 CLR TEST
                        PIA ASSEMBLY
57.000 CLR PIA1BC
58.000 CLR PIAIBD
                     B SIDE IMPUTS
59.000 CLR PIA1AC
60.000 LDA A $$FF
61.000 STA A PIAIAD
                     A SIDE OUTPUTS
62.000 LDA A $$34
63.000 STA A PIAIBC
64.000 STA A PIA1AC
65.000 LDS #$08F0
66.000 CLI
67.000 +
68.000 +
69.000 NOP
                           MAIN PROGRAM SIMULATION
70.000 JSR CUNVRT THE TERM THE
71.000 END NOP
72.000 BRA END
73.000 +
74.000 +
75.000 CONVRT LOX #$000C CONVERSION SUBROUTINE
76.000 STX 0000
77.000 LDA B #$04
78.000 STA B TEST
79.000 LDA A PIAIRD
80.000 LDA A $$37
31.000 STA A PIAIBC
82.000 WAI
```

```
83.000 LDA B #$07
  84.000 N STA B PIAIAD
  35.000 LDA A ≎$02
86.000 STA A TEST
                 STA A TEST - OF HELY SECTIONS IN SECTION
                               #$37 THOUGHT VELOCITY SYTTMENT OF THE EACH OF THE EACH
  87.000 LDA A #$37 proceeding with made beliveral
  88.000 STA A PIAIBC
  89.000 WAI TO ME ATT HOLD THE LIGHT SHIPE SEVEN
  90.000 NOP
  91.000 WAI
  92.000 DEC B
 97.000 +
                                                  INTERRUPT ROUTINE
  98.000 TRG $0850
 99.000 LDA A $$3F
100.000 STA A PIAIBC
101.000 LSR TEST
102.000 BCC FIRST
103.000 LDA A 0$34
104.000 STA A PIAIBC
105.000 BEGIN LDA A $$10
106.000 STA A POINTR
107.000 LDX $0000
103.000 NEXT LDA A PIAIBD
109.000 RDR TEST
110.000 ADD B TEST
111.000 TAB
112.000 AND A POINTR TOWN MILE WINNER ALD BOILE
113.000 BEQ NEXT
114.000 ASL PDINTR
115.000 AND B #$0F PROTICE BUTE A
116.000 STA B 4.X
117.000 INX
118.000 BCC NEXT
119.000 LDA A 0.X OVERRANGE TEST
120.000 TAB
121.000 AND 9 #$0B
122.000 CMP 9 $$03
123.000 BEQ DVRNGE
124.000 CLR TEST HALF DIGIT AND POLARITY
125.000 AND B $$00 ALIGNMENT
126.000 LSR B
127.000 LSR B
128.000 LSR B
129.000 ROR TEST
130.000 ADD B TEST
131.000 CDM B
132.000 AND B #$81
133.000 STA B 0.X
134.000 BRA FINE
135.000 OVRNGE LDA A ⇒3F1 OVERRANGE ROUTINE
136.000 STA A 0,X
```

```
137.000 FINE STX STORL

138.000 RTI

139.000 FIRST LDA A PIA1BD DUMMY LOAD TO CLR INTERRUPT

140.000 RTI

141.000 DRG $0350 HARDWARE INTERRUPT VECTOR

142.000 FDB $03F0

143.000 MDN
```

FIGURE 8 — 8-Channel Data Acquisition Network




FIGURE 9 - 8-Channel Data Acquisition Hardware

54.000 +

```
1.000 NAM DWA35
2.000 OPT MEM, DTAPE
3.000 • FEDERARM AND DE ONDE YHROS GRIGIE N AGE TERES DUO. 052
4.000 • •••••••
7.000 • SINGLE CHANNEL DATA ACQUISITION METWORK WITH •
8.000 ◆ AUTOPCLARITY ◆
9.000 ******************************
10.000 +
11.000 DRG $0002
12.000 POINTR RMB 1 POINTER FOR DIGIT SELECT
13.000 TEST RMB 1
14.000 +
15.000 URG $4002
16.000 PIAIBD RMB 1
17.000 PIA1BC RMB 1
18.000 +
                 **PIA CONFIGURATION**
19.000 *
21.000 • PA7 • PA6 • PA5 • PA4 • PA3 • PA2 • PA1 • PA0 •
23.000 • LSD MSD • MSB LSB •
25.000 • DIGIT SELECT • BCD •
28.000 + RESULTS STORED IN LOCATIONS $0010-$0013
29.000 + LSD=$0013 1/2 DIGIT $0010
30.000 + DVERRANGE INDICATION 070
DVERRANGE INDICATION VIA A "F1" IN $0010
        NEGATIVE POLARITY INDICATED BY "1" IN
32.000 +
          MSB DF $0010
33.000 +
34.000 *
35.000 +
36.000 +
37.000 +
38.000 •
39.000 +
40.000 +
41.000 +
42.000 +
43.000 +
44.000 +
45.000 +
46.000 +
47.000 .
48.000 *
49.000 +
50.000 •
51.000 +
52.000 +
53.000 +
```

FIGURE 10 - Single-Channel Data Acquisition Network

```
3
```

```
. 55.000 +
 56.000 *
 57.000 +
 58.000 GRG $0800
 59,000 CLR TEST
                   PIA ASSEMBLY
 60.000 CLR PIAIBC
 61.000 CLR PIAIBD
 62.000 LDA A #$34
 63.000 STA A PIAIBC
 64.000 LDS $$08F0
 65.000 CLI
 66.000 +
 67.000 +
 68.000 NOP
                          MAIN PROGRAM SIMULATION
 69.000 JSR CONVRT
 70.000 END NOP
 71.000 BRA END
 72.000 •
 73.000 +
 74.000 CONVRT LDX $$0010 CONVERSION SUBROUTINE
 75.000 LDA B $804
 76.000 STA B TEST
 77.000 LDA A PIAIBD DUMMY LOAD TO CLEAR INTERRUPT
 78.000 LDA A $$3F
 79.000 STA A PIAIBC
 80.000 WAI
 81.000 NOP
 82.000 WAI
 83.000 NDP
 84.000 WAI
 85.000 RTS
86.000 +
87.000 +
 88.000 DRG $0850 BEGINING OF INTERRUPT PROGRAM
 90.000 LSR TEST
 91.000 BCC DELAY
 92.000 LDA A $$34
93.000 STA A PIAIBO
 94.000 BEGIN LDA A $$10
 95.000 STA A POINTR
 96.000 NEXT LDA A PIAIBD
 97.000 TAB
 98.000 AND A POINTR
 99.000 BEQ NEXT
100.000 ASL POINTR
101.000 AND B #$0F
102.000 STA B 0,X
103.000 INX
104.000 BCC NEXT
106.000 TAB
107.000 AND A #$0B
108.000 CMP A #$03
```

109.000 BEQ DVRN	GE	
110.000 CLR TEST	HALF DIGIT AN	D POLARITY
111.000 AND B #\$	OC ALIGNMENT	
112.000 LSR B		
113.000 LSR B		
114.000 LSR B		
115.000 ROR TEST		
116.000 ADD B TE	ST	
117.000 COM B		
118.000 AND B #\$	81	
119.000 STA B \$0	010	
120.000 BRA FINE		
121.000 DVRNGE LD	A A ⇒\$F1 DVERRA	NGE ROUTINE
122.000 STA A \$0	010	
123.000 FINE STX	STORL	
124.000 RTI		
125.000 DELAY LDA	A PIAIBD	
126.000 RTI		
127.000 DRG \$08F	8	
128.000 FDB \$085	0	
129.000 MON		
THE FOR THE STATE OF THE STATE		

FIGURE 10 - Single-Channel Data Acquisition Network

## REFERENCES

Aldridge, Don: "Analog-To-Digital Conversion Techniques with the M6800 Microprocessor System", AN757, Motorola Semiconductor Products Inc.

M6800 Microprocessor Applications Manual, Motorola Semiconductor Products Inc.

M6800 Microprocessor Programming Reference Manual, Motorola Semiconductor Products Inc.

MC6800, MC6820 Data Sheets, M6800 Microcomputer System Design Data, Motorola Semiconductor Products Inc.

MC1403/1503 Data Sheet, Motorola Semiconductor Products Inc.

MC14051B Data Sheet, Motorola Semiconductor Products Inc.

MC14433 Data Sheet, Motorola Semiconductor Products Inc.





# Interfacing The MC6108 A/D To a Microprocessor — It's Easier Than You Think!

Prepared by Dennis R. Morgan Motorola, Inc. Analog IC Division

#### INTRODUCTION

This application note will supplement information in the MC6108 data sheet by describing the detailed requirements for interfacing the Analog-to-Digital converter to a microprocessor. The hardware requirements, and the programming necessary to execute a conversion and read the data, in several different configurations, will be discussed. The microprocessor used in developing this application note is the MC6802 (operating off a 3.58 MHz crystal), a representative sample of the MC6800 family.

Because of the short conversion time of the MC6108, "Wait" states and "Wait for Interrupt" instructions are generally not needed with most microprocessors. The microprocessor can issue a CONVERT instruction, and immediately thereafter, issue a READ instruction, regardless of whether the MC6108 is read through a port (MC6821), or read off the bus directly.

## MC6108 OPERATION

The MC6108 is a high-speed, 8-bit, A/D converter using the familiar Successive Approximation technique. Referring to the block diagram in Figure 1, the device includes the SAR, 8-bit DAC, comparator, 2.5 volt precision reference, matched resistors for  $\pm$  10,  $\pm$ 5 and  $\pm$ 5 volt inputs, and control logic.

By connecting the internal temperature stable 2.5 volt reference to the Gain R pin, a reference current of  $\approx 1$  mA is supplied to the DAC. That current is gained up by x4 by the DAC, and then attenuated by the digital code from the SAR. The analog input signal is applied to Rin (for 0 to +10 volts), or Roff for 0 to +5 volts, and the current from that signal is compared with the DAC's output current by the comparator during the successive approximation process. The converter will accept a  $\pm 5$  volt input by connecting the 2.5 volt reference to Roff,




Figure 1. Block Diagram

and the input to R<sub>in</sub>. Other input voltages can be accommodated by using external resistors at Ref In and +Comp, instead of the internal resistors, and grounding Gain R, R<sub>in</sub>, and R<sub>off</sub>. In the circuits tested for this application note, the analog side of the MC6108 was configured as shown in Figure 2.




Figure 2. Analog Connections

Proper operation with a 5 MHz clock is guaranteed, although with careful attention to detail, clock rates as high as 10 MHz can be used. The control signals include Chip Select (CS), Clock, Read (R), Start (S), Conversion Complete (CC), Data/Status (D/ST), and Code Select (CodeSel). The digital inputs and outputs are TTL compatible, with 3-state capability controlled by the above inputs.

Figure 3 shows the timing of the MC6108 during a conversion. The clock need not be synchronous with the other signals, and can run continuously.  $\overline{CS}$  enables the device, and  $\overline{S}$  must receive an active low pulse to initiate the conversion. The timing requirements are two: 1)  $\overline{CS}$ ,  $\overline{S}$ , and Clock must be simultaneously low for a minimum of 50 ns (they may go low in any sequence); and 2) at least one low-to-high clock transition must occur during the  $\overline{S}$  low time. After  $\overline{S}$  switches high, the conversion starts on the next clock rising edge. The conversion requires 7 clock cycles thereafter.

CC (Conversion Complete) switches high at the beginning of the conversion process (when  $\overline{S}$ ,  $\overline{CS}$ , and Clk are low) to indicate "busy," and switches low at the clock's rising edge corresponding to the end of the conversion. The data outputs (D7-D0) are in a high impedance (3-state) mode during the conversion, and go active (within 40 ns) after  $\overline{CC}$  switches low. The outputs are also in the 3-state mode whenever  $\overline{CS}$  is high.

Not shown in Figure 3 is the effects of the  $\overline{R}$  ( $\overline{READ}$ ) input.  $\overline{R}$  affects the state of the outputs in that when  $\overline{R}$  is low, the outputs are active (if  $\overline{CS}$  is low and the MC6108 is not converting), and taking  $\overline{R}$  high puts the outputs into the 3-state mode. The difference between  $\overline{R}$  and  $\overline{CS}$  is that  $\overline{CS}$ , when high, inhibits a conversion, whereas  $\overline{R}$  does not affect the conversion process. Therefore, in the following examples where the MC6108 is connected directly to the microprocessor bus,  $\overline{CS}$  is hard-wired low,  $\overline{S}$  will initiate the conversions, and  $\overline{R}$  will be controlled by the address decoder when data is to be read. Where the MC6108 is read through a port,  $\overline{R}$  is hard-wired low.

## ADDRESS DECODING

In order for the MC6802 microprocessor to read data from memory or memory-like devices (the MC6108 is a "read only" device), the timing requirements of Figure 5 must be satisfied. The requirements are that the data from the MC6108 must be valid while RW is high, while VMA (Valid Memory Address) is high (which ensures the address to the decoder is valid), and while the E clock is high.




Figure 3. Timing Diagram






Figure 4. Address Decoder

In the microprocessor circuit used to develop the following examples, the address block E800<sub>H</sub>–EFFF<sub>H</sub> was unused, and so the address E801<sub>H</sub> was chosen for the MC6108. Since the entire block of 1K bytes was free, an incomplete decoding was possible, simplifying the decoder. Figure 4 is the schematic of the decoder, which uses three LS ICs, plus two inverters. Address lines A15 through A7, and A0, are used to activate the MC6108 at address E801<sub>H</sub>, although any address satisfying the code 1110 1011 0xxx xxx1 will work. If other addresses satis-

fying that code interfere with other devices in the system, then a more complete decoding involving A6-A1 is necessary.

R/W, E (phase 2 clock), and VMA are also included in the decoder to satisfy the requirements of the MC6802 microprocessor. The LS155 (along with the LS20) provides a decode (active low) for each of the 1K blocks from E000H through FFFFH. The LS30 provides the rest of the decoding, and provides an active low output which is connected directly to the R input on the MC6108.




Figure 5. MC6802 Read Data From Memory

The following seven examples include:

- The MC6108 directly on the microprocessor bus, controlled from a port (MC6821), and clocked from an independent, asynchronous clock (examples 1 and 2).
- The MC6108 directly on the microprocessor bus, controlled from a port (MC6821), and clocked from the microprocessor system clock (example 3).
- The MC6108 directly on the microprocessor bus, controlled with discrete logic rather than a port, and using an asynchronous clock (example 4).
- The MC6108 data outputs and control lines on a port, and using an asynchronous clock (examples 5 and 6).
- The MC6108 data outputs and control lines on a port, and using the microprocessor system clock (example 7).

All of the examples involve initializing the port where necessary, reading the MC6108 1024 times, and storing the 1K bytes in memory. The port (MC6821 PIA) is at the following address locations: Port A/Data Direction Reg. A @ E480<sub>H</sub>, Control Reg. A @ E481<sub>H</sub>, Port B/ Data Direction Reg. B @ E482<sub>H</sub>, and Control Reg. B @ E483<sub>H</sub>. The 1K bytes of data are stored at E000<sub>H</sub>-E3FF<sub>H</sub>, and those beginning and ending addresses are stored at 007C<sub>H</sub>-007F<sub>H</sub> (for use with the Index Register). The addresses used for the instructions in the listings are for reference only.

## **EXAMPLES 1-4**

Examples 1–3 use the MC6821 PIA (Peripheral Interface Adapter) to provide the start pulse  $(\overline{S})$  to the MC6108. Examples 1 and 3 make use of the PIA's ability to output a single active low pulse at CB2 in response to a "write" operation to the B port, by loading the B control register (CRB) bits 5, 4 and 3 with a 101. The pulse width is one E clock cycle (1.117  $\mu$ s). Example 2 uses bit 7 of port A (PA7) to provide the  $\overline{S}$  pulse for those cases where the CB2 pin is not available. The pulse width is seven E clock cycles (7.8  $\mu$ s) as a result of the instructions used.

Example 4 eliminates the need for a port, instead using an address decoding technique to provide both the Start pulse, and the reading of the data.

# **EXAMPLE #1**

Since port B of the PIA may be used for other peripherals, with some or all lines as outputs, this program sequence involves first reading port B's Peripheral Data Register, and then writing back the same information, so as to not disturb the outputs. The write operation creates the pulse at the CB2. The data from the MC6108 is read immediately thereafter. See Figure 6 for the schematic, and Figure 7 for the timing involved.

Address	OpCode	Mnemonic	Notes
			Start Initialization-
01	86	LDAA #\$2C	
02	2C	0-0	
03	B7	STAA \$E483	Set CB2 to Output
04	E4		Marical and annual to compare the feet of the
05	83		
	00		-Start Read/Store Program-
06	86	LDAA #SE0	Load 007C, 7D with E000
07	EO		
08	97	STAA \$7C	i -
09	7C		1
0A	7F	CLR \$7D	
OB	00	S. 71 1-41 7:	
OC .	7D		
0D	DE	LDX \$7C	Set Index Register to E000H
0E	7C	2071 47 0	Out made register to coopy
OF	86	LDAA #\$E4	Load 007E, 7F with E400
10	E4		ESUG SOFE, FE WILL ENGO
11	97	STAA \$7E	THE RESERVE THE PARTY.
12	7E	OTHE WILL	
13	7F	CLR \$007F	
14	00	CL11 90071	
15	7F		
16	B6	LDAA \$E482	Read Data at Port B
17	E4	LUAA ŞE402	head Data at POR B
18	82		
19	B7	STAA \$E482	Write Data back to Port B; CB2 pulses low
1A	E4	31AA 3E402	for one E Cycle (S pulse).
1B	82		for one E Cycle (5 pulse).
1C	B6	LDAA SEB01	Read 6108 Data
1D	EB	LUAA SEBUI	riedd 6108 Data
1E	01		
1F		CTAA COO V	C 0400 D
20	A7 00	STAA \$00,X	Store 6108 Data

r		а
	۳	ч
P	щ	13
в.		4
		ø

ddress	OpCode	Mnemonic	Notes
21	08	INX	Increment Index Register
22	9C	CPX \$7E	Compare Index Reg. with 7E/7FH (E400)
23	7E		PERMIT W C
24	2C	BGE \$03	Branch if ≥ 0 to \$0029
25	03		
26	7E	JMP \$0016	Jump to \$0016 — Read Next Byte
27	00		
28	16		
29	??	77	1K Bytes stored — Next Instruction




Figure 6. Reading Data Off The Bus - Example #1

# **EXAMPLE #2**

This example involves using bit 7 of the PIA's port A (PA7) to provide the  $\overline{S}$  pulse. The program sequence involves writing to the A port to bring PA7 low, then high, and then reading the data from the MC6108. See Figure 8 for the schematic, and Figure 9 for the timing involved.




Figure 7. Example #1 Timing

Address	OpCode	Mnemonic	Notes	POSSES I
			-Start Initialization-	
00	7F	CLR \$E481	Access PIA's DDRA	
01	E4			
02	81			
03	86	LDAA #\$80		
04	80			
05	B7	STAA \$E480	Set PA7 = Output (PA7 will provide	de S pulse)
06	E4			The Property of
07	80			
08	86	LDAA #\$04		
09	04	A CONTRACTOR MOREON TO THE		
0A	B7	STAA \$E481	Access Per. Data Reg. A	
OB	E4		Thousan till batta trage 71	
OC	81			
0D	86	LDAA #\$80		
0E				
OF	B7	STAA \$E480	Set PA7 = 1	
10	E4		331.1337	
11	80		-End Initialization-	
			-Start Read/Store Program-	
12	86	LDAA #\$E0	Load 007C, 7D with E000H	
13	EO			
14	97	STAA \$7C	THE RESERVE OF STREET	
15	7C		THE RESIDENCE OF THE PARTY OF T	
16	7F	CLR \$7D	the set in second former of the second	
17	00		to the MOTION of secondary in material	
18	7D		4	
19	DE ,	LDX \$7C	Set Index Register to E000H	
1A	7C		The second secon	

Address	OpCode	Mnemonic	Notes
18	86	LDAA #\$E4	Load 007E, 7F with E400H
1C	E4		
1D	97	STAA \$7E	The state of the s
1E	7E		101.000 M
1F	7F	CLR \$007F	
20	00		CONTRACT NO. 15
21	7F		W W
22	7F	CLR \$E480	Set PA7 = 0
23	E4		
24	80		
25	86	LDAA #\$80	-S pulse
26	80		
27	B7	STAA \$E480	Set PA7 = 1
28	E4		
29	80		
2A	B6	LDAA \$EB01	Read 6108 Data
2B -	EB		
2C	01		
2D	A7	STAA \$00,X	Store 6108 Data
2E	00		
2F	08	INX	Increment Index Register
30	9C	CPX \$7E	Compare Index Reg. with 7E/7FH (E400H)
31	7E		
32	2C	BGE \$03	Branch IF ≥ 0 to \$0037
33	03		
34	7E	JMP \$0022	Jump to \$0022 — Read Next Byte
35	00		
36	22		
37	??	7	1K Bytes stored — Next Instruction




Figure 8. Reading Data Off The Bus - Example #2





Figure 9. Example #2 Timing


## **EXAMPLE #3**


This example is similar to example #1, except that the microprocessor's system clock (E) is used by the MC6108, rather than the faster 5 MHz clock. Because of the clock cycles required by the MC6108 to complete its conversion, 3 No Op instructions (6 clock cycles) are inserted between the start command (\$\overline{S}\$ pulse), and the reading

of the data. The program sequence involves reading port B, and then writing back the same information so as to not affect any outputs. The write operation creates the  $\overline{S}$  pulse at the CB2 output. The data is then read (after the 3 No Ops). See Figure 10 for the schematic, and Figure 11 for the timing involved.












Figure 11. Example #3 Timing

This example does not use a PIA port for either the start  $(\overline{S})$  or the Read  $(\overline{R})$  operation, but instead uses some gates in addition to the address decoder of Figure 4. Address line A0 is removed from its place in Figure 4, and instead implemented as shown in Figure 12 so as to provide decoding at two addresses (EB00H and EB01H). The microprocessor is made to read address EB00H, creating an active low pulse at  $\overline{S}$ . The width of the pulse is 0.56  $\mu$ s (1/2 E clock cycle), which is wide enough when using

a 5 MHz clock for the MC6108. Due to the requirements of the MC6108, the minimum clock frequency usable in this configuration is 2x E clock frequency. Reading the data, by means of the  $\overline{R}$  input is the same as in the previous examples. The two LS04 inverters in series with the lower OR gate provide a propagation delay to allow for the propagation delay of the address decoder block, thus preventing glitches at the  $\overline{S}$  input. Figure 13 shows the timing involved.

Address	OpCode	Mnemonic	Notes
			-Start Read/Store Program-
00	86	LDAA #\$E0	Load 007C, 7D with E000H
01	E0		The state of the s
02	97	STAA \$7C	3 ct xtra ( 90 00
03	7C		AND
04	7F	CLR \$7D	
05	00	The state of the s	30 miles 1 1 11
06	7D		
07	DE	LDX \$7C	Set Index Register to E000H
08	7C		
09	86	LDAA #\$E4	Load 007E, 7F with E400H
0A	E4		
0B	97	STAA \$7E	THE RESERVE OF THE PERSON OF T
OC	7E		
0D	7F	CLR \$007F	
0E	00	11 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Remarks III
OF	7F		
10	86	LDAA \$EB00	Read \$EB00 — create S pulse through
11	EB		Address Decode Logic
12	00		200
13	B6	LDAA \$EB01	
14	EB	200000000000000000000000000000000000000	
15	01		X.00 4400
16	A7	STAA \$00,X	Store 6108 Data
17	00	TO COLOR OF THE PARTY.	2000 2000
18	08	INX	Increment Index Register
19	9C	CPX \$7E	Compare Index Reg. with 7E/7FH (E400H
1A	7E		Compare mack rieg. With 7277 H (2400H
1B	2C	BGE \$03	Branch IF ≥ 0 to \$0020
1C	03	502 400	Dranch ii = 0 10 90020
1D	7E	JMP \$0010	Jump to \$0010 — Read Next Byte
1E	00		outing to good Tiedd Heat Byte
1F	10		
20	??	2	1K Bytes stored — Next Instruction




Figure 13. Example #4 Timing

## **EXAMPLES 5-7**

Examples 5–7 use the MC6821 PIA for reading the data (through its B port) from the MC6108, as well as for the control. Examples 5 and 7 make use of the PIA's ability to output a single active low pulse at CB2 in response to a "write" operation to the B port, by loading the B control register (CRB) bits 5, 4, and 3 with a 101. The pulse width is one E clock cycle (1.117  $\mu$ s). Example 6 uses bit 7 of port A (PA7) to provide the  $\overline{S}$  pulse for those cases where the CB2 pin is not available. The pulse width is seven E

clock cycles (7.8  $\mu$ s) as a result of the instructions used.

## **EXAMPLE #5**

The program sequence for this example is to write a 00H to the B port to create the pulse at CB2 (writing to inputs does not affect them), and then reading the same port to obtain the MC6108's data. The conversion sequence requires one No Op before the read instruction due to the setup time required by the PIA. See Figure 14 for the schematic, and Figure 15 for the timing involved.

Address	OpCode	Mnemonic	Notes
			-Start Initialization-
01	7F	CLR \$E483	Access PIA's DDRB
02	E4	3211 92 100	7100000 7 111 0 0 0 110
03	83		- 104 s ultrasta man fine
04	7F	CLR \$E482	Set PB7-0 = Inputs Initialize
05	E4.	GEN 9E402	PIA
06	82		FIA
07	86	1044 4626	
08		LDAA #\$2C	
	2C	GT4 4 45 400	
09	B7	STAA \$E483	Access Per. Data Reg. B,
0A	E4		Set CB2 to Output
0B	83		-End Initialization-
			-Start Read/Store Program-
10	86	LDAA #\$E0	Load 007C, 7D with E000H
11	E0	LDAN #4LV	LOAD DOYC, YD WITH LOOOH
12	97	STAA \$7C	
13	7C	31AA \$/C	
14		CLD 67D	
	7F	CLR \$7D	December 1867a
15	00		
16	7D	THE RESERVE	
17	DE	LDX \$7C	Set Index Register to E000H
18	7C		
19	86	LDAA #\$E4	Load 007E, 7F with E400H
1A	E4		
1B	97	STAA \$7E	
1C	7E		ala sage of the sa
1D	7F	CLR \$007F	
1E	00		
1F	7F		
20	7F	CLR \$E482	Write 00H to Port B; CB2 pulses low for
21	E4		one E Cycle (S pulse)
22	82		
23	01	No Op	Required for PIA's setup time
24	B6	LDAA \$E482	Read part B (Read MC6109)
25	E4		nead port b (nead Mc6106)
26	82		
27	A7	STAA \$00,X	Store Port B Data
28	00	0.170.400//	Oloid Foll D Data
29	08	INX	Increment Index Reg.
2A	9C	CPX \$7E	
2B	7E	Cr A 9/6	Compare Index Reg. with 7E/7FH (E400
2C	2C	BGE \$03	Beautiff and an eagen
2D	03	DGE 303	Branch IF ≥ 0 to \$0031H
2E	7E	IMP COOCO	L
2F		JMP \$0020	Jump to \$0020 <sub>H</sub> — Read Next Byte
	00		
30	20		
31	??	1	1K Bytes stored — Next Instruction




Figure 14. Reading Data Through a Port — Example #5




Figure 15. Example #5 Timing

# **EXAMPLE #6**

The program sequence for the conversion is to write to the A port to bring PA7 low, and then high, and then read the B port to obtain the MC6108's data. The conversion occurs within the cycle time between PA7 switch-

ing high and reading the data, requiring no WAIT or NO-OP instructions in between. See Figure 16 for the schematic, and Figure 17 for the timing involved.

Address	OpCode	Mnemonic	Notes
			-Start Initialization-
01	7F	CLR \$E481	Access PIA's DDRA
02	E4		ACCESS FIRS DOTA
03	81		
04	86	LDAA #\$80	
05	80		
06	B7	STAA \$E480	Set PA7 = Output (PA7 will provide S pulse
07	E4		
08	80		
09	86	LDAA #\$04	
0A	04		
OB	B7	STAA \$E481	Access Per. Data Reg. A
OC.	E4		
0D	81		
0E	86	LDAA #\$80	
OF	80		
10	B7	STAA \$E480	Set PA7 = 1
11	E4		Sector - 1
12	80		
13	7F	CLR \$E483	Access PIA's DDRB
14	E4		Access FIA'S DDRD
15	83		
16	7F	CLR \$E482	Set PB7-0 = Inputs
17	E4		
18	82		
19	86	LDAA #\$04	
1A	04		
1B	B7	STAA \$E483	Access Per. Data Reg. B
1C	E4		
1D	83		-End Initialization-
			2: 52 (42 25
20	00	IDAA HOTO	-Start Read/Store Program-
20	86	LDAA #\$E0	Load 007C, 7D with E000H
21	E0	0711.070	
22	97	STAA \$7C	
23	7C		

-	-
N-A	103
	-
printer.	m
	22

Address	OpCode	Mnemonic	Notes
24	7F	CLR \$7D	í e
25	00		DESIGNATION OF THE PERSON OF T
26	7D		48 49
27	DE	LDX \$7C	Set Index Register to E000H
28	7C		
29	86	LDAA #\$E4	Load 007E, 7F with E400H
2A	E4		
2B	97	STAA \$7E	thread to the
2C	7E		10 10 10
2D	7F	CLR \$007F	ASSESSED TO THE REPORT OF THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TO TH
2E	00		40
2F	7F		
30	7F	CLR \$E480	SET PA7 = 0
31	E4	201 40.00	
32	80		SERVED TO THE SERVED STATE OF THE SERVED STATE
33	86	LDAA #\$80	-S pulse
34	80	LOTAL # 400	
35	B7	STAA \$E480	Set PA7 = 1
36	E4	0.000	
37	80		
38	B6	LDAA \$E482	Read Port B (Read MC6108)
39	E4	EDITO GENOL	
3A	82		
3B	A7	STAA \$00,X	Store Port B Data
3C	00	01701 400,71	Otoro Fort B Bata
3D	08	INX	Increment Index Reg.
3E	9C	CPX \$7E	Compare Index Reg. with 7E/7FH (E400H)
3F	7E	01 / 4/2	Compare moex neg. with 7277 H (12400H)
40	2C	BGE \$03	Branch IF ≥ 0 to \$0045H
41	03	302 900	Station if a dia according
42	7E	JMP \$0030	Jump to \$0030H — Read Next Byte
43	00	JIII 90000	Samp to socool Head Heat Dyte
44	30		
4.4	7		1K Bytes stored ► Next Instruction




Figure 16. Reading Data Through a Port — Example #6

## **EXAMPLE #7**

The program sequence for this example (using the system E clock rather than a 5 MHz clock for the MC6108) is to write a  $00 \mu$  to the B port to create the  $\overline{S}$  pulse at CB2 (writing to inputs does not affect them), and then reading the same port to obtain the MC6108's data. Between





Figure 17. Example #6 Timing

those instruction 4 No Ops are required to give the MC6108 the necessary clock cycles to finish the conversion. See Figure 18 for the schematic, and Figure 19 for the timing involved.






Figure 18. Reading Data Through a Port — Example #7




Figure 19. Example #7 Timing

#### OTHER EXAMPLES

Figure 20 illustrates a method for controlling several MC6108 A/D converters. The four devices are permanently enabled ( $\overline{\text{CS}} = \text{low}$ ) as shown in Figure 2. The PIA is set up to output a single active low pulse at the CB2 pin, as described prior to Example #1 in this application note, to initiate the conversion. The convert command ( $\overline{\text{S}}$  pulse) is provided to all four converters simultaneously. The address decoder, composed of the 74LS30, LS04s, LS11, and LS155, results in one of the four converters being read by the microprocessor, depending on which address (EB00 through EB03) is selected. It should be

noted that the decoder shown in this example is incomplete, as address lines A7-A2 are not included. Each individual application will determine the need for more complete decoding.

Some variations of the circuit shown are:

- Extend the decoder to include address line A2, and use one line of the other half of the LS155 (only the "A" half is shown) to provide the S pulse to the converters, eliminating the need for the PIA.
- Use the other half of the LS155 to provide individual S pulses to each converter.




Figure 20. Handling Multiple MC6108s

Figure 21 illustrates an additional configuration for controlling several MC6108 A/D converters. In this case, the MC6821 PIA is used to both initiate the conversion, and read the data. The active low pulse at CB2 is provided to all the converters simultaneously. The selected MC6108 is then activated by bringing its READ pin low, by means of the appropriate line at the A port. The data is then read through the B port, and then the READ input is taken high. The remaining pins of each MC6108 are connected as shown in Figure 2.

Figure 22 illustrates the circuitry for reading in an analog signal, processing it according to the system requirements, and then producing an analog signal out by means of the DAC-08 D/A converter. The digital data to be converted to analog is stored in the 74LS273 octal latch when its CP input receives an active low pulse from the address decoder. In Figure 22, the latch is considered a "write only" location at address EB01. On the rising edge of the CP pulse, the data is transferred to the DAC-08 by means of the Q outputs. The output of the DAC is a current proportional to the reference current and the digital data presented to it. The op amp converts that current to an output voltage by means of the feedback resistor  $R_{\rm X}$  (Max  $V_{\rm Out}=R_{\rm X} \times 2$  mA).

The reference current for the DAC-08 is supplied from

the MC6108's reference supply ( $V_{\text{ref}}$ ). Settling time of the output voltage is approximately 1  $\mu$ s with any of the currently available fast op amps, such as the MC34001 family, MC33070 family, MC34074 family, or the MC34080 family. The DAC-08 can be powered from the same +5 and -5.2 volt supplies used for the MC6108.

The MC6108 receives its Start command (\$\overline{S}\$ pulse) from an MC6821 PIA's CB2 output, as described in Example #1. Since the MC6108 can be considered a "Read Only" memory location, and the 74LS273 latch a "Write Only" location, they are placed at the same address (EB01 in Figure 22), but set to respond to Read and Write commands (LDAA and STAA for the MC6802 MPU). In Figure 22, the address decoder is the same as in Figure 4, except that the R\overline{W} line has been relocated. Reading the MC6108 is the same as in previous examples. When writing to the 74LS273 latch, the output pulse from the decoder (at the upper LS32 gate) is shortened to 300 ns to ensure that its rising edge occurs while data on the data bus is still valid.

## CONCLUSION

The examples have shown that interfacing the MC6108 A/D converter to a microprocessor is a relatively simple process. The flexibility associated with the various control






Figure 21. Handling Multiple 6108s




Figure 22. The MC6108 A/D and DAC-08 D/A

lines allow several combinations of a port and address decoder to be used for controlling the converter, and for reading the data.

The examples indicate there is an inverse relationship between the amount of hardware and the length of programming required. Each individual application will determine the right combination of the two.

The MC6108's high speed (1.8  $\mu$ s) facilitates programming the system since interrupts and long wait states are

generally not required. In most cases, the READ instruction can immediately follow the CONVERT instructions.

#### REFERENCES

- MC6108 Data Sheet, 1986
- MC6802 Data Sheet, 1979
- MC6821 Data Sheet, 1978
- DAC-08 Data Sheet, 1986