

# **REFERENCE MANUAL**

#### SYSTEMS 32/70 SERIES

Computer

## Supersedes 301-320070-000

 Specifications Subject to Change Without Notice 
 O 1979 Systems Engineering Laboratories, Incorporated 
 Printed in USA Publication Number 301-320070-001

## 32/70 SERIES INSTRUCTIONS BY CATEGORY

OP CODE	MNEMONIC	DESCRIPTION	PAGE	OP CODE	MNEMONIC	DESCRIPTION	PAGE
		LOAD INSTRUCTIONS				SHIFT INSTRUCTIONS	
AC08 AC00	LB LH	LOAD BYTE Load Halfword	6-10 6-11	6000	NOR	NORMALIZE	6-113
AC00 AC00	LW	LOAD WORD LOAD DOUBLEWORD	6-12 6-13	6400 6800	NORD SCZ	NGRHALIZE DOUBLE SHIFT AND COUNT ZEROS	6-114 6-115
8008	LMB	LOAD MASKED BYTE LOAD MASKED HALFWORD	6-14 6-15	6C40 7040	SLA SLL	SHIFT LEFT ARITHMETIC SHIFT LEFT LOGICAL	6-116 6-117
8000 8000	LIW	LOAD MASKED WORD	6-16	. 1	SLC	SHIFT LEFT CIRCULAR	6-118
8000 8408	LMD LNB	LOAD MASKED DOUBLEWORD LOAD NEGATIVE BYTE	6-17 6-18	7840 7C40	SLAD	SHIFT LEFT ARITHMETIC DOUBLE SHIFT LEFT LOGICAL DOUBLE	6-119 6-120
8400 8400	LNH LNW	LOAD NEGATIVE HALFWORD LOAD NEGATIVE WORD	6-19 6-20	6CC0 7000	SRA SRL	SHIFT RIGHT ARITHMETIC Shift Right Logical	6-121 6-122
8400	LND	LOAD NEGATIVE DOUBLEWORD LOAD IMMEDIATE	6-21	7400 7800	SRC SRAD	SHIFT RIGHT CIRCULAR SHIFT RIGHT ARITHMETIC DOUBLE	6-123 6-124
C800 D000	LI LEA	LOAD EFFECTIVE ADDRESS	6-22 6-23	7000	SRLD	SHIFT RIGHT LOGICAL DOUBLE	6-125
8000 3400	LEAR LA	LOAD EFFECTIVE ADDRESS REAL * LOAD ADDRESS*	6-24 6-25				
. ~						BIT MANIPULATION INSTRUCTIONS	
CC00	LF -	LOAD FILE	6-28	9808 1800	SBM SBR	SET BIT IN MEMORY SET BIT IN REGISTER	6-128 6-129
		STORE INSTRUCTIONS		9008	ZBM	ZERO BIT IN MEMORY	6-130
D408	STB	STORE BYTE	6-29	1C00 A008	ZBR ABM	ZERO BIT IN REGISTER ADD BIT IN MEMORY	6-131 6-132
D400 D400	STH STW	STORE HALFWORD	6-30 6-31	2000 A408	ABR TBM	ADD BIT IN REGISTER TEST BIT IN MEMORY	6-133 6-134
D400 D808	STD STMB	STORE DOUBLEWORD STORE MASKED BYTE	6-32 6-33	2400	TBR	TEST BIT IN REGISTER	6-135
D800	STMH	STORE MASKED HALFWORD STORE MASKED WORD	6-34 6-35			FIXED-POINT ARITHMETIC INSTRUCTIONS	
0800 0800	STMW	STORE MASKED DOUBLEWORD	6-36				<i>c</i>
0000	STF	STORE FILE	6-37	8808 8800	ADMB ADMH	ADD MEMORY BYTE ADD MEMORY HALFWORD	6-140 6-141
		ZERO INSTRUCTIONS		8800 8800	ADMW ADMD	ADD MEMORY WORD ADD MEMORY DOUBLEWORD	6-142 6-143
F808	ZMB	ZERO MEMORY BYTE	6-39	3800 3808	ADR ADRM	ADD REGISTER TO REGISTER ADD REGISTER TO REGISTER MASKED	6-144 6-145
F800	ZMH	ZERO MEMORY HALFWORD	6-40 6-41	E808 E800	ARMB	ADD REGISTER TO MEMORY BYTE ADD REGISTER TO MEMORY HALFWORD	6-146 6-147
F800 F800	ZMW ZMD	ZERO MEMORY WORD ZERO MEMORY DOUBLEWORD	6-42	E800	ARMW	ADD REGISTER TO MEMORY WORD	6-148
0000	ZR	ZERO REGISTER	6-43	E800 C801	ARMD ADI	ADD REGISTER TO MEMORY DOUBLEWORD ADD IMMEDIATE	6-149 6-150
		TRANSFER INSTRUCTIONS		8C08 8C00	SUMB SUMH	SUBTRACT MEMORY BYTE SUBTRACT MEMORY HALFWORD	6-151 6-152
0005	7000		6-45	BC00 BC00	SUMW SUMD	SUBTRACT MEMORY WORD SUBTRACT MEMORY DOUBLEWORD	6-153 6-154
2C0F 2C0E	TSCR TRSC	TRANSFER SCRATCHPAD TO REGISTER TRANSFER REGISTER TO SCRATCHPAD	6-46	3C00	SUR	SUBTRACT REGISTER FROM REGISTER	6-155
2C00 2C08	TRR TRRM	TRANSFER REGISTER TO REGISTER TRANSFER REGISTER TO REGISTER MASKED	6-47 6-48	3C08 C802	SURM SUI	SUBTRACT REGISTER FROM REGISTER MASKED SUBTRACT IMMEDIATE	6-156 6-157
F800 F800	TRP TPR	TRANSFER REGISTER TO PROTECT REGISTER TRANSFER PROTECT REGISTER TO REGISTER TRANSFER REGISTER NEGATIVE	6-49 6-50	C008 C000	MPMB MPMH	MULTIPLY BY MEMORY BYTE MULTIPLY BY MEMORY HALFWORD	6-158 6-159
2C04 2C0C	TRN	TRANSFER REGISTER NEGATIVE TRANSFER REGISTER NEGATIVE MASKED	6-51 6-52	C000 4000	MPMW MPR	MULTIPLY BY MEMORY WORD MULTIPLY REGISTER BY REGISTER	6-160 6-161
2C03	TRC	TRANSFER REGISTER COMPLEMENT TRANSFER REGISTER COMPLEMENT MASKED	6-53 6-54	C803 C408	MPI DVMB	MULTIPLY IMMEDIATE	6-162 6-163
2C0B 2C05	TRCM XCR	EXCHANGE REGISTERS	6-55	C400 C400	DVMH	DIVIDE BY MEMORY BYTE DIVIDE BY MEMORY HALFWORD DIVIDE BY MEMORY WORD	6-164
2COD 2800	XCRM TRSW	EXCHANGE REGISTERS MASKED TRANSFER REGISTER TO PSWR	6-56 6-57	4400	DVR	DIVIDE REGISTER BY REGISTER	6-165 6-166
		MEMORY MANAGEMENT INSTRUCTIONS		C804 0004	DVI ES	DIVIDE IMMEDIATE Extend Sign	6-167 6-168
		SET EXTENDED ADDRESSING	6-59	0005	RND	ROUND REGISTER	6-169
0000 000F	SEA	CLEAR EXTENDED ADDRESSING	6-60 6-61			FLOATING-POINT ARITHMETIC INSTRUCTIONS	
2A07 2C0A	LMAP TMAPR	LOAD MAP* TRANSFER MAP TO REGISTER*	6-62	E008	ADFW		6 170
		WRITABLE CONTROL STORAGE INSTRUCTIONS		E008	ADFD	ADD FLOATING-POINT WORD ADD FLOATING-POINT DOUBLEWORD	6-172 6-173
000C	WWCS	WRITE WRITABLE CONTROL STORAGE	6-65	E000 E000	SUFW SUFD	SUBTRACT FLOATING-POINT WORD SUBTRACT FLOATING-POINT DOUBLEWORD	6-174 6-175
0008	RWCS	READ WRITABLE CONTROL STORAGE JUMP TO WRITABLE CONTROL STORAGE	6-66 6-67	E408 E408	MPFW MPFD	MULTIPLY FLOATING-POINT WORD⊷ MULTIPLY FLOATING-POINT DOUBLEWORD	6-176 6-177
FA00	JWLS	BRANCH INSTRUCTIONS	0.07	E400 E400	DVFW DVFD	DIVIDE FLOATING-POINT WORD DIVIDE FLOATING-POINT DOUBLEWORD	6-178 6-179
			6.70	2,000			0 1/5
EC00 F000	BU BCF	BRANCH UNCONDITIONALLY BRANCH CONDITION FALSE	6-72 6-73			CONTROL INSTRUCTIONS	
EC00 F000	BCT BFT	BRANCH CONDITION TRUE BRANCH FUNCTION TRUE	6-74 6-75	F900	BRI	BRANCH AND RESET INTERRUPT	6-181
F880 F400	BL BIB	BRANCH AND LINK Branch After Incrementing Byte	6-76 6-77	F980 FA80	LPSD LPSDCM	LOAD PROGRAM STATUS DOUBLEWORD* LOAD PROGRAM STATUS DOUBLEWORD AND CHANGE MAP*	6-182 6-183
F420	BIH	BRANCH AFTER INCREMENTING HALFWORD BRANCH AFTER INCREMENTING WORD	6-78 6-79	0003 C807	LCS EXR	LOAD CONTROL SWITCHES EXECUTE REGISTER	6-184 6-185
F440 F460	BIW BID	BRANCH AFTER INCREMENTING WORD	6~80	C807	EXRR	EXECUTE REGISTER RIGHT	6-186
		COMPÁRE INSTRUCTIONS		A800 0000	EXM HALT	EXECUTE MEMORY HALT	6-187 6-188
9008	CAMB	COMPARE ARITHMETIC WITH MEMORY BYTE	6-83	0001 0002	WAIT NOP	WAIT NO OPERATION	6-189 6-190
9000 9000	CAMH CAMW	COMPARE ARITHMETIC WITH MEMORY HALFWORD COMPARE ARITHMETIC WITH MEMORY WORD	6-84 6-85	000A 3000	SIPU CALM	Signal IPU CALL MONITOR	6-191 6-192
9000	CAMD	COMPARE ARITHMETIC WITH MEMORY DOUBLEWORD COMPARE ARITHMETIC WITH REGISTER	6-86 6-87	C806	SVC SETCPU	SUPERVISOR CALL* SET CPU MODE	6-193 6-194
1000 C805	CAR CI	COMPARE IMMEDIATE	6-88	2C09 0009	RDSTS	READ CPU STATUS WORD*	6-195
9408 9400	CMMB CMMH	COMPARE MASKED WITH MEMORY BYTE COMPARE MASKED WITH MEMORY HALFWORD	6-89 6-90	0008 000E	EAE DAE	ENABLE ARITHMETIC EXCEPTION TRAP* DISABLE ARITHMETIC EXCEPTION TRAP*	6-197 6-198
9400 9400	CMMW CMMD	COMPARE MASKED WITH MEMORY WORD COMPARE MASKED WITH MEMORY DOUBLEWORD	6-91 6-92				
1400	CMR	COMPARE MASKED WITH REGISTER	6-93	•		INTERRUPT INSTRUCTIONS	
		LOGICAL AND INSTRUCTIONS		FC00 FC02	EI RI	ENABLE INTERRUPT REQUEST INTERRUPT	6-202 6-203
8408	ANMB	AND MEMORY BYTE	6-95 6-96	FC.03	AI.	ACTIVATE INTERRUPT	6-204 6-205
8400 8400	ANMH ANMW	AND MEMORY HALFWORD AND MEMORY WORD	6-97	FC01 FC04	DI DAI	DISABLE INTERRUPT DEACTIVATE INTERRUPT	6-206
8400 0400	ANMD	AND MEMORY DOUBLEWORD AND REGISTER AND REGISTER	6-98 6-99	FC77 FC67	ACI ECI	ACTIVATE CHANNEL INTERRUPT* ENABLE CHANNEL INTERRUPT*	6-207 6-208
		LOGICAL OR INSTRUCTIONS		FC6F FC7F	DCI DACI	DISABLE CHANNEL INTERRUPT* DEACTIVATE CHANNEL INTERRUPT*	6-209 6-210
0000	ORMB		6-100	0006 000E	BEI UEI	BLOCK EXTERNAL INTERRUPTS*	6-211 6-212
8808 8800	ORMH	OR MEMORY BYTE OR MEMORY HALFWORD	6-101	UUVE	UEI	AND	
8800 8800	ORMW	OR MEMORY WORD OR MEMORY DOUBLEWORD	6-102 6-103			INPUT/OUTPUT INSTRUCTIONS	
0800 0808	ORR	OR REGISTER AND REGISTER OR REGISTER AND REGISTER MASKED	6-104 6-105	FC06	CD	COMMAND DEVICE	6-216
		LOGICAL EXCLUSIVE OR INSTRUCTIONS		FC05 FC17	TD SIO	TEST DEVICE START I/O*	6-217 6-218
90.00	COMP		6-106	FC1F	TIO	TEST I/0* STOP I/0*	6-219 6-220
8C08 8C00	EOMB EOMH	EXCLUSIVE OR MEMORY BYTE Exclusive or memory halfword	6-107	FC27 FC2F	STPIO RSCHNL	RESET CHANNEL*	6-221
8C00 8C00	EOMW	EXCLUSIVE OR MEMORY WORD Exclusive or memory doubleword	6-108 6-109	FC37 FC3F	HIO GRIO	HALT I/O* GRAB CONTROLLER *	6-222 6-223
0000	EOR EORM	EXCLUSIVE OR REGISTER AND REGISTER EXCLUSIVE OR REGISTER AND REGISTER MASKED	6-110 6-111	FC47 FC4F	RSCTL ECWCS	RESET CONTROLLER* ENABLE CHANNEL WCS LOAD*	6-224
				FC5F	WCWCS	WRITE CHANNEL WCS*	6-226
				*PSD mode	instructions	ORIV	

\*PSD mode instructions only

#### **REVISION INSTRUCTIONS AND MANUAL HISTORY**

EQUIPMENT: 32/70 Series Computer

301-320070-001 PUBLICATION NO.

PURPOSE: This reissue upgrades the manual reflecting the requirements of the Model 2005 Internal Processing Unit (IPU)

#### **REVISION INSTRUCTIONS:** Delete and add pages as shown on the following table.

DELETE	ADD
N/A	N/A
N/A	N/A

NOTE: Revised pages are marked with the Rev. No. in the upper unbound corner. Revised areas are marked with a vertical bar.

#### MANUAL HISTORY

REV.	REV.	DATE	CONTROL	ECL
TYPE	NO.	ISSUED	DOC. NO.	
1st Ptg R	-	1/79 1/80		

-	- 1	N	ľ	Г	Е	R	I	N	R	E	٧	1	S	I	0	N	l

F = FORMAL REVISION R = REISSUE A = ADDENDUM

REV. TYPE	REV. NO.	DATE ISSUED	CONTROL DOC. NO.	ECL
			н. К.	

#### LIST OF EFFECTIVE PAGES

The total number of pages is in this manual is 398 consisting of the following:

Page	Issue
Title Instructions iii through xiv Frontispiece 1-1 through 1-18 2-1 through 2-32 3-1 through 3-12 4-1 through 3-12 4-1 through 4-22 5-1 through 4-22 6-1 through 5-22 6-1 through 5-28 7-1 through 7-18 8-1 through 8-6 A-1 through 8-6 B-1 through 8-6 B-1 through B-8 C-1 through D-2	Original Original Original Original Original Original Original Original Original Original Original Original Original Original Original Original
E-1 through E-2 F-1 through F-2 G-1 through G-2	Original Original Original
OP Codes	Original

## SECTION I GENERAL DESCRIPTION

Introduction	.1-1
System Overview	.1-1
General Characteristics	.1-1
Standard and Optional Features	1-4
General Purpose Features	
Real-Time Features	
Multiusage Features	
Multiprocessing Features	
Functional Description	
Major System Elements	
SeiBUS	
Central Processor Unit	1-11
General Purpose Registers	
Floating-Point Arithmetic Processor	
CPU Modes	
Control Modes	
Addressing Modes	
Address Submodes	
Hardware Memory Management.	
Memory Map	
Write Protection	
Optional Writable Control Storage	
Optional High-Speed Floating-Point Unit	
Real-Time Option Module	.1-15
Interval Timer	
>Main Memory	.1-15
Memory Unit	.1-15
Memory Module	.1-16
Memory Interleaving	
Memory Unit Address Identity	.1-16
Memory Bus Controllers	.1-16
Memory Lock and Unlock	
Private Memory	
Input/Output Subsystem	. 1-17
IOM	
Regional Processing Unit	. 1-17
General Purpose Multiplexer Controller	.1-18

#### SECTION II CENTRAL PROCESSOR

Introduction	2.	-1
Instruction Repertoire	. 2.	-1
General Purpose Registers	. 2.	-2
CPU Control Modes	2	-2

۷

Page

## TABLE OF CONTENTS (Cont'd)

# SECTION II CENTRAL PROCESSOR (Cont'd)

Page

Program Status Word	2-2
Program Status Doubleword	2-2
Condition Codes	2-2
Privileged and Unprivileged Operation	2-2
CPU Addressing Modes	2-6
512 KB Mode	2-7
512 KB Extended Mode	2-7
512 KB Mapped Mode	. 2-7
Mapped Extended Mode	
CPU Major Elements	
CPU Data Structure	
CPU Microprogrammable Processor	
Implementation Logic	
SelBUS Interface.	
Optional Writable Control Storage	2-9
Optional High-Speed Floating-Point Unit	
Internal Processing Unit	
Introduction	
General	
General Characteristics	
Instruction Repertoire	2_15
General Purpose Registers	2-16
IPU Control Mode.	2_16
Program Status Doubleword	2_16
Condition Codes	2_16
Privileged and Unprivileged Operation	2_16
IPU Addressing Modes	2_10
512-KB Mode.	2 10
512-KB Extended Mode	2 10
512-ND Extended Mode	2 10
512-KB Mapped Mode	
Mapped Extended Mode	2-19
Functional Description	2-19
Major System Elements	
Central Processing Unit	
IPU Major Elements.	··/-/1
IPU Data Structure	
IPU Microprogrammable Processor	••2=22
Implementation Logic	
SelBUS Interface Optional High-Speed Floating-Point Unit	••८=८८
Optional High-Speed Floating-Point Unit	••
Optional Scientific Accelerator	
Optional Writable Control Storage	
Traps	••2-24
New Traps	2-24
Operating Mode	••2-24
Trap Context Switching	2-24
Trap Format	2-24
IPU Status Word	
CPU/IPU Interface Operation	••2-27
Start IPU Trap (Vector Address 2E4)	
Restart IPU	2-28

## SECTION II CENTRAL PROCESSOR (Cont'd)

P	а	n	ρ
F.	α	u	C

IPU Error Condition Trap (Vector Address 2EC). IPU Call Monitor Trap (Vector Address 2F0). IPU Supervisor Call Trap (Vector Address 2E8). Stop IPU Trap Vector Address 2F4. CPU (End IPU Processing) Trap (Vector Address 2E0). Memory Management. Input/Output System. Scratchpad Memory. Initial ization. Introduction. Initial Program Load	2-31 2-31 2-31 2-31 2-31 2-32 2-32 2-32 2-32
Introduction Initial Program Load Power Fail-Safe Feature	2-32

#### SECTION III TRAPS AND INTERRUPTS

Introduction	3-1
Traps	3-1
Interrupts	3-1
Operating Modes	
PSW Mode	
PSD Mode	
IVL and ICB	3-6
ICB Formats	
01d and New PSD	3-6
External and Non-Class F Format	3-6
Trap Format	3-6
Class F I/O Format	3-8
Supervisor Call Format	3-8
PSD Macro Instructions	
Automatic Trap Halts	3-10
PSW Trap Halts	
PSD Trap Halts	3-10
Machine Check Trap	3-10
System Check Trap	3-11
Block Mode Time-Out Trap	3-11
PSD Trap Halt Implementation	

## TABLE OF CONTENTS (Cont'd)

## SECTION IV MEMORY MANAGEMENT

~			
v	-	~	0
F	α	u	

Introduction	4-1
0verview	
MOS and Core Memory	4-1
600/900 ns Core Memory Modules4	1-2
Mixed Memory Rules	1-2
Memory Reference Instructions	4-3
F- and C-Bits	4-4
Direct Addressing4	
Indirect and Indexed Addressing4	
Indexed Addressing	
Indirect Addressing	
Words, Halfwords, and Bytes	4-6
Word and Doubleword Operands	
Hardware Memory Management	
Addressing Modes	
512 KB Mode	
512 KB Extended Mode	
512 KB Mapped Mode	
Mapped Extended Mode	
Memory Mapping	
Memory Protection.	
Program Status Doubleword	
PSD Fields	
Condition Codes	
MAP Description.	
Master Process List	
Address Generation	
Auuress ucherativn	+-1/

# SECTION V INPUT/OUTPUT SYSTEM

Introduction	
I/O Processor Classifications	4
Operation With Class 0, 1, 2, and E I/O Processors	4
Command Device Instruction	
Transfer Control Word	
Test Device Instruction5-	
Input/Output Processor5-:	10
SelBUS Interface	
Transfer Responses5-:	11
IOM Data Structure	
Arithmetic Logic Unit5-:	
Data Structure Control5-	
Test Structure	11

# SECTION V INPUT/OUTPUT SYSTEM (Cont'd)

	Page
Interrupts	5-11
Class F I/O Operation	5-11
Class F I/O Processor	5-12
Memory Addressing Method.	
PSD Mode I/O Instructions	
Start I/O	
Test I/0	
Halt I/0	
Enable Channel WCS Load	
Write Channel WCS	
Enable Channel Interrupt	
Disable Channel Interrupt	
Activate Channel Interrupt	
Deactivate Channel Interrupt	
Reset Channel Interrupt	
Stop I/0	
Reset Controller	. 5-17
Grab Controller	
Input/Output Command List Address	.5-17
Input/Output Command Doubleword	. 5-17
Input/Output Commands	. 5-18
Write	
Read	. 5-18
Read Backword	
Control	
Sense	
Transfer In Channel	
Channel Control	
Input/Output Termination	
Input/Output Status Words	
Input/Output Status words	
Input/Vutput InterTupt5	. 5-20

## SECTION VI INSTRUCTION REPERTOIRE

Introduction	.6-1
Instruction Name	.6-1
Operation Code Format	
Definition	.6-1
Summary ExpressionAssembly Coding Conventions	.6-1
Condition Code Results	.6-4

## TABLE OF CONTENTS (Cont'd)

## SECTION VI INSTRUCTION REPERTOIRE (Cont'd)

Examples
Instruction Mnemonics
Assembler Coding Conventions
Instruction Definition Format
Load/Store Instructions
Register Transfer Instructions
Memory Management Instructions
Writable Control Storage (WCS) Instructions
Branch Instructions
Branch Programming
Compare Instructions
Logical Instructions
Shift Operation Instructions
Bit Manipulation Instructions
Fixed-Point Arithmetic Instructions6-136
Floating-Point Arithmetic Instructions6-170
Control Instructions
Interrupt Instructions
Input/Output Instructions
Class F I/0 Instructions
IOCD Format for Class F I/O WCS6-227

#### SECTION VII CONTROL PANEL

General	-1
Run/Halt	-1
System Reset	
Attention	
Initial Program Load	
Clock Override	-1
Operation/Mode Indicators	٠Ļ
Parity Error	
Clock Override	-3
Run	
Halt	
Wait	
Keyboards	
Hexadecimal Keyboard	
Function Keyboard	-4

## SECTION VII CONTROL PANEL (Cont'd)

	Page
WRITE Key	. 7-4
Х <u>READ</u> Кеу	7-4
X WRITE & INC 'A' Key	.7-4
INC 'A' & READ Key	
EXT FUNCT Key	. 7-5
INSTR STOP Key	.7-5
OPRND R STOP Key	. 7-5
OPRND W STOP Key	
INSTR STEP Key	. 7-5
KEYBOARD Key	
Panel Displays	. 7-6
A-Display	.7-6
B-Display	
Odd/Even Indicators	
EVEN REGISTER Indicator	.7-8
ODD REGISTER Indicator	
Miscellaneous Indicators	
MEMORY ADDRESS Indicator	
PSW Indicator.	
PROGRAM COUNTER Indicator	
OPERATOR FAULT Indicator	
MEMORY DATA Indicator.	
EFFECTIVE ADDRESS Indicator	
ERROR Indicator.	
CONTROL SWITCHES Indicator	
KEYBOARD Indicator.	
INSTRUCTION Indicator	
STOP Indicator.	
INSTR STOP Indicator	7-10
OPERAND WRITE STOP Indicator	
OPERATOR FAULT Indicator	
Miscellaneous Indications	7-11
Operating Instructions	7-11
Load B-Display From Hex Keyboard	7-11
Load A-Display	7-11
Write Memory Address	7-12
	7-12
Read PSW	
Write PSD2	
Read PSD2	
Write Program Counter	.7-13
Read Program Counter	7-13
Write Memory (Single Address)	.7-14
Read Memory (Single Address)	.7-14
Instruction Step	.7-15
Read Effective Address	

xi

## TABLE OF CONTENTS (Cont'd)

# SECTION VII CONTROL PANEL (Cont'd)

P	'n	a	P
	α	м	C

Convert Address	
Stop Sequence	
Control Switches Sequence	
Write Control Switches	
Read Control Switches	
Initial Program Load Sequence	

#### SECTION VIII SYSTEM INITIALIZATION

Initial Program Load (IPL)8-1	L
Formats of the Initial Configuration Load (ICL)8-1	L
Format #1	2
Format #2	3
Format #3	3
Examples of Initial Configuration Load (ICL) Records)	3

#### APPENDICES

APPENDIX A	Instruction Set (Functionally Grouped)A-1
APPENDIX B	Hexadecimal-Decimal Conversion TableB-1
APPENDIX C	Hexadecimal Conversion TableC-1
APPENDIX D	Hexadecimal AdditionsD-1
APPENDIX E	Numerical InformationE-1
	Table of Powers of Sixteen and Tables of Powers of Ten
APPENDIX G	ASCII Interchange Code Set with Card Punch Codes

Figure

rigure	i uge
1-1	System Block Diagram Example: Typical 32/70 Series System with
	Core Memory
1-2	MOS Memory
2-1	Program Status Word (PSW) Format2-4
2-2	Program Status Doubleword (PSD) Format
2-3	CPU - Simplified Block Diagram2-8
2-4	Microinstruction Format
2-5	Functional Interrelationship: CPU, WCS, and High-Speed FPU
2-6	Optional High-Speed Floating-Point Unit2-13
2-7	Program Status Doubleword (PSD) Format2-17
2-8	System Block Diagram2-20
2-9	IPU Simplified Block Diagram2-21
2-10	Microinstruction Format
2-11	Optional High-Speed Floating-Point Unit2-25
2-12	Functional Interrelationship of the IPU, WCS, and High-Speed Floating
L 16	Point Unit
2-13	Trap Context Block Format (Internal Processing Unit)2-28
2-14	CPU/IPU Interface Operational Flow
3-1	Interrupt Context Block Format - External Interrupts and Non-Class
J-1	F I/O Interrupts
3-2	Tran Context Block Format
3-3	Trap Context Block Format
3-4	Supervisor Call (SVC) Trap Context Block Format
4-1	Information Boundaries in Memory
4-2	Map Image Descriptor List
4-3	Memory Management Components
4-4	Formats for PSD1 and PSD2
4-5	Map Segment Control Descriptor (MSCD)
4-6	Map Segment Descriptor (MSD)
4-7	Map Image Descriptor (MID)
4-8	Address Generation (512 KB Mode)
4-9	Address Generation (512 KB Extended Mode)
<b>4-</b> 10	Address Generation (512 KB Mapped Mode)4-21
4-11	Address Generation (Mapped, Extended Mode)
5 <b>-</b> 1	32/70 Series Input/Output Organization
5-2	Block Diagram - Regional Processing Unit (RPU)
5-3	Class 0, 1, 2, and E I/O Organization $5-6$
5-4	Command Device Instruction Format
5-5	Command Device Function Bit Format for Peripheral Devices
5-5 5-6	Transfer Control Word Format
5-0 5-7	Test Device Instruction Format
5-8	Test Device 2000 Status Information
5-9	Block Diagram - I/O Microprogrammable Processor
5-10	System Configuration With Class F I/O Processor
5-11	I/O Control Words (Class F)
5-12	Input/Output Command Doubleword (IOCD)
6-1	Positioning of Information Transferred Between Memory and Registers
7-1	32/70 Series Serial Control Panel
8-1	System Initial Configuration Load (ICL) Deck
0-1	System Initial contriguration Load (ICL) DECK

#### LIST OF TABLES

6-2 6-3

#### Table Relationship of CPU Modes.1-12PSW and PSD Modes:Functional Differences.PSD Mode (IPU).2-18CPU/IPU Communication Traps.2-27IPU Status Word Bit Definitions.2-30PSW/PSD Mode Relative Trap/Interrupt Priorities.3-2Transfor Control Word Format Code5 1-1 2-1 2-2 2-3 2-4 3-1 5-1 6-1

Page

WARNING

This equipment generates, uses, and can radiate radio frequency energy, and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. As temporarily permitted by regulation it has not been tested for compliance with the limits for Class A computing devices pursuant to subpart J of part 15 of FCC rules, which are designated to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.





#### SECTION I

#### **GENERAL DESCRIPTION**

#### INTRODUCTION

SYSTEM OVERVIEW The 32/70 Series computer systems are high-speed, general purpose, digital systems that are designed for a variety of scientific, data acquisition, and real-time applications. A basic system includes a central processor, main memory subsystem, and microprogrammed input/ output controllers. Each major system element operates semi-independently with respect to the other elements.

The basic system can be readily expanded to accommodate the user's requirements. Main memory (Core or MOS) has addressing space for 16 million bytes. In a multiprocessor environment, memory can be configured with up to 20 access routes. Input/output capability can be increased by adding more I/O Micro-programmable Processors (IOMs), Regional Processing Units (RPUs), multiplexers, device controllers, and I/O devices.

The CPU has a large instruction set that includes fixed- and floatingpoint arithmetic instructions. A special lookahead feature enables the CPU to overlap instruction execution with memory accessing, thereby reducing program execution time. A large main memory of up to 16 million bytes (4M words) is available. The memory can consist of up to 16 module increments on each of up to 16 memory buses. Memory can be shared by up to eight CPUs and their associated I/O processors.

Each memory module operates independently of all others and address interleaving can be provided between adjacent modules. This multiaccess memory subsystem with interleaving provides system performance far superior to other design concepts. A 32/70 Series system can support up to 16 independent I/O processors of four types - IOMs, RPUs, multiplexers, and high-speed data interfaces - with a maximum aggregate data transfer rate of up to 16.67 million bytes per second, concurrent with CPU instruction execution.

The existing 32/35 and 32/55 programs can be run on a 32/70 Series computer in the PSW mode. The upward compatibility of the software (assemblers, compilers, mathematical and utility routines, and application packages) virtually eliminates reprogramming.

<u>GENERAL CHAR-</u> <u>ACTERISTICS</u> All 32/70 Series computer systems contain features and functional characteristics that promote efficient operation in general purpose, multiprocessing, real-time, and multiusage environments.

- Byte-oriented memory (8-bit byte plus one parity bit) which can be addressed and altered as bit, byte (8-bit), halfword (2-byte), word (4-byte), and doubleword (8-byte) quantities.
- 600- or 900-nanosecond core memory.
- 900-nanosecond MOS memory with error checking and correction.

1-1

- Both core and MOS memory expandable to 16,777,216 (16M) bytes in some models.
- Indexed addressing capability (PSW or PSD mode with extended addressing) of entire memory.
- Multilevel indirect addressing with indexing at each level.
- Immediate operand instructions for greater storage efficiency and increased speed.
- Eight general purpose registers that may be used for arithmetic, logical, and shift operations, as well as masking, linking, and indexing.
- Hardware memory mapping to reduce memory fragmentation and to provide dynamic program relocation.
- Memory write protection to prevent inadvertent destruction of critical areas of memory.
- Real-time priority interrupt system of up to 112 levels with automatic identification and priority assignment; external interrupt levels which can be individually enabled, disabled and requested by program.
- Automatic traps (for error or fault conditions) that have masking capability and maximum recoverability under program control.
- Power fail-safe for automatic shutdown in the event of power failure and resumption of processing after power is restored.
- Multiple interval timers with a choice of resolutions for independent time bases.
- Privileged instruction logic for program integrity in multiusage environments.
- A complete instruction set that includes the following:
  - Bit, byte, halfword, word, and doubleword operations.
  - Register-to-register operations with halfword instructions to improve program execution time.
  - Fixed-point integer arithmetic operations on byte, halfword, word, and doubleword operands.
  - Floating-point arithmetic operations in single and double precision formats.
  - Full complement of logical operations (AND, OR, Exclusive OR) for bytes, halfwords, words, and doublewords.
  - Comparison operations for bit, byte, halfword, word, and doubleword operands.

- Call Monitor and Supervisory Call instructions that allow a program access to operating system functions.
- Shift operations (left and right) of word or doubleword, including logical, circular, and arithmetic shifts.
- Built-in reliability and maintainability features:
  - Full parity checking of all memory accesses.
  - Address stop feature that permits operator or maintenance personnel to:

Stop on any instruction address. Stop on any memory read reference address. Stop on any memory write reference address.

- CPU traps, which provide for detection of a variety of CPU and system fault conditions, designed to enable a high degree of system recoverability.
- Independently operating I/O system with up to 16 I/O processors per CPU.
- General Purpose Multiplexer Controller (GPMC) that provides for the concurrent operation of up to 16 devices on one I/O processor.
- High-Speed Data interface (HSD) for use with high-speed devices, that allows data transfer rates of up to 3.2 million bytes per second.
- Comprehensive software that is upward program compatible with the 32/35 and 32/55 computers.
  - Expands in capability and speed as system grows.
  - Real-Time Monitor (RTM and Mapped Programming Executive (MPX32)).
  - Language processors that include: Extended FORTRAN IV, ANS COBOL, BASIC, assembler, utilities, and applications software for real-time and scientific users.
- Standard and special purpose peripheral equipment:\*
  - Cartridge Disc Units 10 million byte capacity per unit, peak transfer rate of 312K bytes per second, average access time of 35 milliseconds.
  - Moving-Head Fixed Media Disc 24 million byte capacity per unit, transfer rates of 1.2 million bytes per second, average access time of 40 milliseconds.
  - Moving-Head Disc Units available with 40, 80, or 300 million byte per unit capacity, transfer rates of 1.2 million bytes per second, average access time of 30 milliseconds.

- Magnetic Tape Units 9-track, 800/1600 bpi, IBM compatible, high-speed units operating at 75 inches per second with transfer rates up to 120,000 bytes per second; other units operating at 45 inches per second with transfer rates up to 72,000 bytes per second.
- Card Equipment Reading speeds up to 1,000 cards per minute.
- Line Printers Fully buffered with speeds up to 900 lines per minute, 132 print positions with 64 characters.
- Keyboard/Printers 30 characters per second.
- Paper Tape Equipment Readers with speeds up to 300 characters per second, punches with speeds up to 120 characters per second.
- Data Communications Equipment Asynchronous, synchronous, and bisynchronous communications equipment to connect remote user terminals to the computer system via common carrier lines and local terminals directly.
  - \* Some packaged 32/70 Series systems are restricted in regard to peripherals due to environmental requirements.

A basic 32/70 Series System has the following standard features:

- A CPU that includes:

  - Floating-point arithmetic
  - Memory map with access protection
  - Memory write protection
  - Power fail-safe

Real-Time Option Module that includes:

- A real-time clock
- A programmable interval timer
- Sixteen interrupt levels
- Core or MOS memory (maximum amount and type varies depending on model).
- Teletype, Line Printer, and Card Reader (TLC) controller with three subchannels.

A 32/70 Series system can have the following optional features:

 High-Speed Floating-Point option with up to four times the performance of the standard unit for both single and double precision operands.

- Six additional Real-Time Option Modules
- Writable Control Storage (WCS): up to 4,096 64-bit words.
- An additional 96 external priority interrupts per CPU.
- Up to 13 High-Speed Data interfaces (HSD)
- Up to five General Purpose Multiplexer Controllers (GPMCs).
- Memory shared by up to eight CPUs.
- Up to 16 device controllers with each GPMC.
- Up to 13 user-microprogrammable General Purpose I/O modules (GPIOs) and Regional Processing Units (RPUs).
- Up to 13 high-speed controllers, such as magnetic tape and disc.

GENERAL PURPOSE FEATURES All 32/70 Series Computer systems include the following general purpose features:

Floating-point instructions are available in both single (32-bit) and double (64-bit) precision formats.

<u>Indirect addressing</u> facilitates table linkages and permits keeping data sections of a program separate from procedure sections for ease of maintenance

The large instruction set (up to 189 instructions in some models) permits short, highly optimized programs to be written that minimize both program space and execution time.

<u>Monitor and Supervisory Call instructions</u> permit access to specified operating system services.

<u>A four-bit condition code</u> simplifies the checking of results by automatically providing information on instruction execution. It includes indicators for arithmetic exception, zero, minus, and plus, as appropriate.

<u>Regional Processing Units (RPU)</u> implement intelligent I/O controllers. Once initialized, an RPU operates independently of the CPU, leaving it free to provide fast response to system needs. The RPU requires minimal interaction with the CPU. Thus, many I/O devices can operate simultaneously without overloading the CPU.

<u>The High-Speed Data Interface (HSD)</u> is a single channel parallel controller that interfaces directly to the SelBUS. Once initiated, I/O operations proceed independently of the CPU. The HSD sustains a data transfer rate of up to three million bytes per second.

<u>Hardware Memory Management</u> of 32/70 Series core or MOS memory - which is available in sizes up to 16 million bytes and provides the needed capacity while assuring the potential for expansion - makes efficient use of available memory. The memory map hardware permits storing a user's program in segments of 8,192 words, wherever space is available. All segments appear as a single, contiguous block of storage at execution time. The memory map also automatically handles dynamic program relocation so the program appears to be stored in a standard way at execution time. Actually, it can be stored in a different set of locations each time it is brought into memory.

REAL-TIME FEATURES Real-time applications require: (1) hardware to respond quickly to an external environment, (2) speed to keep up with the real-time process and (3) input/output flexibility to handle a wide variety of data types at varying speeds. A 32/70 Series system provides the following real-time computing features:

<u>Multilevel, Priority Interrupt Structure</u> of the real-time oriented 32/70 Series systems provides a quick response to interrupts with a maximum of 112 interrupt levels. The source of each interrupt is automatically identified and responded to according to its priority. For further flexibility, each level can be individually disabled to discontinue input acceptance and to defer responses.

The way interrupt levels are programmed is not affected by the priority assignment.

Programs that deal with interrupts from special purpose devices often require checkout before the equipment is actually available. To simulate special equipment, any external interrupt level can be requested by the CPU by executing a single Request Interrupt (RI) instruction. This capability is also useful in establishing a modified hierarchy of responses. For example, when servicing a high-priority interrupt and the urgent processing is finished, it is often desirable to assign a lower priority to the rest of the service routine so that the interrupt system can respond to other critical stimuli. A service routine can do this by requesting a lower-priority interrupt level, and thereby process the remaining data after other interrupts have been serviced.

<u>Real-Time Clocks</u> are needed to handle the real-time functions that must be timed to occur at specific instants. Other timing information is also needed, such as elapsed time since a given event or the current time of day. Clocks also allow easy handling of separate time bases and relative time priorities. A 32/70 can support up to seven real-time clocks synchronized to a line frequency of 50 Hz or 60 Hz. The clocks can also run at twice the line frequency, 100 Hz or 120 Hz, or on an external source.

<u>Programmable Interval Timers</u> can be set to request an interrupt after any specified time period with a 300-nanosecond resolution. In addition to the real-time clocks, the system can support seven programmable interval timers.

<u>Context Switching</u> must be done quickly with a minimum of time overhead. When responding to a new set of interrupt-initiated circumstances, a computer system must preserve the current operating environment, so the program can continue later, while setting up the new environment. In a 32/70 Series system, all relevant information about the current environment (instruction address, privilege state, condition codes, address modes, etc.) is kept in a 32-bit Program Status Word (PSW) or 64-bit Doubleword (PSD). When an interrupt occurs, the CPU stores the current PSW or PSD in the memory location(s) selected by the interrupt level and loads a new PSW or PSD to establish a new environment.

Every 32/70 Series system also includes a Load File and Store File instruction so that the entire set of general purpose registers can be loaded or stored with one instruction. These instructions help make context switching fast and easy.

<u>Quick Response</u> is a 32/70 Series feature which involves the following combination: rapid context switching, store file and load file instructions, and a priority interrupt system. These features benefit all users because more of the system's resources are available for usesful work at any given time.

<u>Memory Protection</u> features that protect each user from every unprivileged user also guarantee the integrity of programs essential to critical real-time applications.

<u>Input/Output</u> requirements are available for a wide range of capacities and speeds. The 32/70 Series I/O system satisfies the needs of many different application areas economically and efficiently in terms of equipment and programming.

MULTIUSAGE FEATURES A 32/70 Series system can run programs from two or more computer application areas concurrently. The most difficult general computing problem is the real-time application because it has several requirements. The most difficult multiusage problem is a terminal-oriented application that includes one or more real-time processes. Because the 32/70 Series systems have been designed on a real-time base, they are uniquely qualified for a mixture of applications in a multiusage environment. Many hardware features that prove valuable for one application area are useful in others, although in different ways. This multiple capability makes a 32/70 Series system particularly effective in multiusage applications.

<u>The Instruction Set</u> is large enough to provide the computational and data-handling capabilities required for widely differing application areas. This allows user programs to be short and fast.

<u>Memory Protection</u> makes it possible to run both real-time and batch programs concurrently in a 32/70 Series system. Real-time programs are protected against destruction by unchecked batch programs. Under Real-Time Monitor Control, the memory write-protection feature prevents destruction of information in protected memory.

<u>Variable Precision Arithmetic</u> is important in real-time systems where the data encountered is often 16 bits or less. To process this data efficiently, as well as the data in a batch environment, the 32/70 Series computers provide bit, byte, halfword, word, and doubleword arithmetic.

<u>Priority Interrupts</u> are especially useful because they make it possible for many elements to operate simultaneously and asynchronously. An interrupt system allows the computer to respond quickly and in proper sequence to the many demands made upon it.

#### MULTIPROCESSING FEATURES

Every 32/70 Series computer is designed to function as a shared-memory, multiprocessor system. It can support up to 20 Central Processor Units that share memory, and may have up to 16 Input/Output Microprogrammable Processors per CPU. All processors in a 32/70 Series system can address shared memory using identical addresses.

The 32/70 Series computers have the following major features that allow expansion of a single processor to a multiprocessor system:

<u>Multiprocessor Interlock.</u> In a multiprocessor system, a Central Processor Unit (CPU) often needs exclusive control of a system resource. This resource can be a region of memory, a particular peripheral device, or in some cases, a specific software routine. The 32/70 Series computers have a special set of instructions to provide this required multiprocessor interlock. The special instructions are Set Bit in Memory, Reset Bit in Memory, Test Bit in Memory, and Add Bit in Memory. The Set Bit in Memory instruction sets a bit in the selected position of the referenced memory location before other CPUs are allowed to access that memory location. If this bit had been previously set by another CPU, the interlock is set and the testing program proceeds to another task. On the other hand, if the bit of the tested location is a zero, the resource is allocated to the testing CPU. Simultaneously, the interlock can be set to lock out any other CPU.


<u>Private Memory</u>. Each CPU in a multiprocessor system must retain some private memory for its trap and interrupt locations, I/O communication locations, and other dedicated locations. This private memory consists of at least 8,192 words for each CPU. This private memory must begin with real address zero. The implicitly assigned trap locations and interrupt locations occupy the first 1,096 words of private memory. The remaining words in private memory can be used as private, independent storage by the CPU.

# FUNCTIONAL DESCRIPTION

#### MAJOR SYSTEM ELEMENTS

The major elements of a typical 32/70 Series computer system include: the SelBUS, a Central Processor Unit, a Real-Time Option Module, main memory, an input/output subsystem, and a System Control Panel (see Figures 1-1 and 1-2 for system block diagram examples). The overall computer system can be viewed as a group of program-controlled subsystems communicating with a common memory. Each subsystem operates semi-independently with automatic overlap of subsystem operation occurring when conditions permit. This overlap greatly enhances the speed of operation. The major elements are listed below along with a brief functional description.

- 1. SelBUS provides for high-speed communication between the major system elements.
- Central Processor Unit performs overall control and data reduction tasks.
- Real-Time Option Module implements internal and external interrupts and traps.
- 4. Main Memory provides for private and shared storage.





1

•

Figure 1-1. System Block Diagram Example: Typical 32/70 Series System with Core Memory

1-9





- 2048 KB MAX --

1-10

- 5. Input/Output Subsystem - enables information exchange between memory and selected peripheral devices.
- System Control Panel provides for user interaction 6. with the system.

Se1BUS The SelBUS is a 184-line bidirectional bus that sends and receives data between the CPU, the memory subsystem, the Regional Processing Unit (RPU), the Input/Output Microprogrammable Processors (IOMs) on 32 data lines at a continuous data rate of 26.67 million bytes per second. Twenty-four address lines are used to address the selected IOM or memory interface for a read or write operation. Both data and address lines operate concurrently, and the transfers occur every 150 nanoseconds.

> In a multiprocessor or special system configurations, remote memory subsystems, dual-processor shared-memory options, and memory ports may be connected to the SelBUS to support remote, shared, or private memory.

CENTRAL PRO-The 32/70 Series Central Processor Unit (CPU) is contained on three plug-in circuit boards. Two of the boards are the Micro Arithmetic/ Logic Unit. The third board is the Micro Control Unit, which is some-CESSOR UNIT times referred to as the personality board.

> Instructions on a 32/70 Series computer are continuously and automatically fetched for processing. This occurs concurrently with execution and decoding of previous instructions. Decoding is by proprietary parsing logic which employs parallel Read-Only Memories (ROMs) for high-speed decoding.

GENERAL Eight integrated-circuit, 32-bit general purpose registers (GPRs) are used by the CPU. These eight registers of fast memory are referred to PURPOSE as the general purpose file. REGISTERS

> Each general purpose register is identified by a 3-bit code in the range 000 through 111 (0 through 7 in decimal). Any general purpose register can be used as a fixed-point accumulator, floating-point accumulator, or temporary data storage location. A register can also contain control information such as a data address, count, or pointer. General purpose registers 1 through 3 can be used as index registers. Register 4 can be used as a mask register. Register 0 is a link register and an interval timer count.

A firmware floating-point arithmetic processor is standard with the Central Processor Units. The firmware floating-point arithmetic processor executes all floating-point instructions significantly faster than normal software floating-point routines.

A 32/70 Series computer can operate in eight different modes: four control modes (PSW-Privileged, PSW-Unprivileged, PSD-Privileged, PSD-Unprivileged) and four addressing modes (512 KB, 512 KB Extended, 512 KB Mapped, Mapped Extended).

The Extended mode can mean either 1 megabyte or 16 megabytes depending on the mapping mode. Table 1-1 shows the interrelationships among the control and address modes.

FLOATING-POINT ARITHMETIC PROCESSOR

CPU MODES

Control Modes	PSW		PSD	
Addressing Modes	Privileged	Unprivileged	Privileged	Unprivileged
Unmapped				
512 KB	Х	x	x	Х
512 KB Extended	X	x	X	X
Mapped				
512 KB	NA	NA	<b>X</b> -	X
Extended	NA	NA	X	X

# Table 1-1. Relationship of CPU Modes

Control Modes

The basic control mode is designated either Program Status Word (PSW) or Program Status Doubleword (PSD) mode. The PSW mode allows a 32/70 Series computer to emulate the environment required to run the Real-Time Monitor (RTM); whereas the PSD mode makes it possible to create the environment required to run the Mapped Programming Executive (MPX).

The CPU, when in the PSW mode or PSD mode, can run in either the Privileged or Unprivileged mode.

Privileged operation allows the CPU to perform all of its control functions and to modify any part of the system. It is assumed that the resident operating system (operating in the Privileged mode) controls and supports the execution of other programs (which can operate in the Privileged or Unprivileged mode).

Unprivileged operation is the problem-solving mode of the CPU. In this mode, memory protection is in effect, and all privileged operations are prohibited. Privileged operations are those relating to input/output and to changes in the basic control state of the computer. All privileged operations are performed by a group of privileged instructions. Any attempt by a program to execute a privileged instruction while the computer is in the Unprivileged mode results in a trap.

The Privileged/Unprivileged mode control bit can be changed when the computer is in the Privileged mode. An Unprivileged mode program can gain direct access to certain executive program operations by means of Supervisory Call or Call Monitor instructions. The operations available through these instructions are established by the resident operating system.

Addressing Modes The basic addressing modes are designated either Unmapped or Mapped. Addressing submodes are 512 KB or extended addressing (refer to Table 1-1).

Unmapped addressing establishes a one-to-one relationship between the effective virtual address of each operand or instruction and the physical address in memory.

Mapped addressing uses the memory management hardware to convert effective virtual operand and instruction addresses into physical (real) memory addresses located anywhere in up to 16 megabytes of physical memory. The memory management hardware contains a MAP which allows the privileged user to define how virtual addresses are converted to real addresses.

The MAP contains thirty-two 16-bit registers; the first 16 registers contain the Primary MAP to define a 512 KB primary logical address space, and the second 16 registers contain the Extended Operand Map to define an additional 512 KB extended operand address space for additional data storage.

Addressing Submodes The addressing submodes are 512 KB and extended addressing. 512 KB addressing allows direct addressing of 512K bytes (128K words) of memory. In the 512 KB mode, this address space consists of the first 512K bytes in memory. In the 512 KB Mapped mode, this address space is the 512K bytes of primary logical address space for each user.

Extended Addressing allows a program through indexing to extend the address space beyond 512K bytes. In the Unmapped Extended mode, the extension is to 16 megabytes. In Mapped-Extended mode, provision is made for up to 1 megabyte of logical address space for each user. The mapping hardware can locate this 512 KB space in 8,192-word segments anywhere in up to 16 megabytes of physical memory.

#### HARDWARE MEMORY MANAGEMENT

The Hardware Memory Management feature of 32/70 Series computers use dynamic Memory Allocation and Protection (MAP) This allows programs to be loaded in one area of physical memory, rolled out to disc, rolled back into another area of memory, and to continue execution without requiring time-consuming software relocation biasing. In addition, user programs may be write protected and distributed throughout physical memory in 32K-byte blocks. Thus, the full utilization of available memory is a practical possibility.

Memory Map

A memory map deals with virtual and real addresses. A virtual address pertains to the logical space used by a machine-level program and is normally derived from programmer-supplied labels through an assembly (or compilation) process followed by a loading process. Virtual addresses may be used to designate an element of data, the location of an instruction, and either an indirect or immediate (explicit) address. A real (physical) address is the address a processor sends to the memory address register to access a specific physical memory location for storage or retrieval of information. Real addresses are determined by the hardware, whereas virtual addresses include all addresses.

The memory map provides dynamic program relocation into discontiguous segments of memory. When the CPU is operating in Mapped mode, a program can be segmented into an integral number of 8,192-word blocks and distributed throughout memory in whatever space is available. The memory map transforms virtual addresses, as seen by the individual program, into real addresses, as seen by the memory system.

When the CPU is not in the Mapped mode, as determined by a control bit in the Program Status Doubleword (PSD), all virtual addresses are used by the CPU as real addresses. When the CPU is operating in the Mapped mode, all virtual addresses are transformed into real addresses by replacing the high-order four or five bits (dependent upon extended addressing) of the virtual address with a 9-bit value obtained from the memory map register.

The memory protection system provides write protection for individual memory pages. When the CPU is in the Mapped mode (either 512 KB or Extended), each 32 KB memory block of logical program address space may be write protected. Write protection for a 32 KB memory block is selected by setting the protect/unprotect bit that is stored, along with the block address, in the MAP register of the CPU.

When the CPU is in either the Unmapped or Mapped mode (either 512 KB or Extended), 512-word memory pages may be write protected. Up to 256 pages (128K words) can be protected at a time. Sixteen 16-bit Page Protect registers are provided in the CPU for write protection in the Unmapped or Mapped mode.

Write protection may be overridden by a CPU operating in the Privileged mode.

WRITE PROTECTION OPTIONAL WRITABLE CONTROL STORAGE The optional Writable Control Storage (WCS) may be used to expand the 32/70 Series computer instruction repertoire and to enhance the performance of user programs. By microprogramming a 32/70 Series computer with firmware subroutines, the optional Writable Control Storage (WCS) can tailor the computer to perform specific applications such as Fourier transforms, coordinate transformation, polynomial evaluation, and number system conversion.

Further improvement in overall performance is achieved by using microprograms for frequently executed subroutines in the FORTRAN Run-Time Package, the FORTRAN Compiler, the BASIC Interpreter, and the 32/70 operating system. All high-speed firmware subroutines can be invoked from main memory for execution as needed.

Up to 4,096 64-bit words of Writable Control Storage (WCS) can be added to a 32/70 Series computer in increments of 2,048 64-bit words. Each increment plugs into the SelBUS for power and clock. However, communication with the CPU is independent of SelBUS operation.

OPTIONAL HIGH-SPEED FLOATING-POINT UNIT

REAL-TIME

OPTION MODULE

The optional High-Speed Floating-Point Unit functions as an extension of the 32/70 Series central processor to perform high-speed execution of floating-point arithmetic instructions. Addition, subtraction, multiplication and division of single-precision (32-bit) or double-precision (64-bit) operands are possible with execution times that are significantly greater than with the standard floating-point feature of the CPU.

The first RTOM in the system provides the 10 basic interrupts and traps which comprise the system integrity features. These basic interrupts and traps include: Power Fail-Safe, System Override, Memory Parity, Nonpresent Memory, Undefined Instruction, Privilege Violation, Attention, Call Monitor, Real-Time Clock, and Arithmetic Exception.

The first RTOM also provides the six highest external interrupt levels, one of which may be used for the standard interval timer.

INTERVAL TIMER The programmable interval timer provides a 32-bit counter that can be loaded examined, started, or stopped by way of a Command Device (CD) instruction. The Command Device (CD) enables the counter at one of four program-selectable rates. When the counter is decremented to zero, the interval timer requests a priority interrupt.

<u>MAIN MEMORY</u> An introduction to the basic organization and operation of the main memory subsystem is provided in the paragraphs that follow.

A 32/70 Series system may have either core or MOS memory. Packaged systems are sold with one or the other but not both for the same system. The user may elect to mix the two types of memory, but only if it is done in accordance with the configuration rules specified in Section III of this manual.

MEMORY UNIT The main memory for a 32/70 Series system is physically organized as a group of units. A memory unit is the smallest logically complete part of the system, and the smallest part that can be logically isolated from the rest of the memory system. A memory unit consists of 1 or 2 memory chassis, a power supply, 1 to 4 Memory Bus Controllers (MBCs), and 1 to 16 memory modules. Memory units with MOS memory also include a Refresh board.

A memory module is the basic functionally independent element of the memory system. Each module can operate concurrently with all others in a memory unit. A memory module consists of storage elements, drive and sense electronics, control timing, and data registers. Core and MOS memory modules are described separately, as follows:

- Core memory modules have either 8,192-word (32K-byte) locations with a 600-nanosecond cycle time or 16,384-word (64K-byte) locations with a 900-nanosecond cycle time. Each word contains a total of 36 bits: 32 data bits and 4 parity bits (1 parity bit per byte). Byte, halfword, word, or doubleword addresses may be used to access memory.
- MOS memory modules have either 65,536-word (256K-byte) or 131,072-word (512K-byte) locations; both have a cycle time of 900 nanoseconds. MOS memory is organized into 39-bit words: 32 data bits plus 7 error checking and correction (ECC) bits. The seven error correction bits report and correct single-bit errors. The ECC bits also detect and report (but do not correct) double-bit errors.

When a system consists of two memory modules (or a multiple thereof), memory can be two-way interleaved. If a system has four modules (or a multiple thereof), memory can be four-way interleaved. Memory interleaving is a built-in hardware feature that distributes sequential addresses into independently operating memory modules. Interleaving increases the probability that a processor can gain access to a given memory location without encountering interference from other processors. Thus, interleaving significantly reduces cycle time and increases the throughput rate.

With two-way interleaving, even addresses are assigned to even-numbered memory modules and odd addresses to odd-numbered memory modules. Fourway interleaving assigns every fourth address to its respective memory module and can occur when a multiple of four memory modules are included in a unit.

Each memory unit in a 32/70 Series system is provided with an individual identity by means of address range switches. These switches define the range of addresses to which the unit responds when servicing memory requests. All addresses, including the starting address, for a given unit should be the same for all Memory Bus Controllers (MBCs) in that unit; that is, the address of a given byte remains the same regardless of the MBC used to access the byte. The starting address of a unit must be on a boundary equal to a multiple of the size of the memory modules in the unit. If the unit is interleaved, the unit must contain a multiple of the memory modules'size times the number of interleaves.

The Memory Bus Controllers (MBCs) in a memory unit act as an interface between the processing units (CPUs, IOMs, and RPUs) on the SelBUS and the memory modules. Each memory unit can have from one to four MBCs. Each MBC is capable of managing up to 16 memory modules with overlapped operation. All memory modules assigned to one MBC must be of the same type (either MOS or core but not both) and have the same cycle and access time.

MBCs examine incoming addresses to determine if the request is for a memory module within the memory unit. In addition, an MBC determines the priority of memory requests that are received simultaneously. Computer memory requests can be initiated every 150 nanoseconds due to the overlapped memory design.

MEMORY INTERLEAVING

MEMORY UNIT ADDRESS IDENTITY

MEMORY BUS CONTROLLERS The 32/70 Series systems can include from one to eight MBCs per SelBUS. All processors, either CPUs or I/O processors, must interface to memory by way of an MBC. MBCs are located, along with the memory modules, in a separate chassis from the CPU and I/O processors. Depending on the particular system and the needs of the user, an MBC may be configured in a variety of ways. For example, an MBC can connect directly to the SelBUS; or, a Memory Interface Adapter (MIA) and/or Memory Bus Adapter (MBA) may be employed to provide indirect connection between the SelBUS and an MBC.

MEMORY LOCK AND UNLOCK MBCs can be locked and unlocked by a CPU. A Memory Lock signal can be sent to the MBC in conjunction with a read transfer, and a Memory Unlock signal can be sent during a write transfer. The Read and Lock transfer is used to access a word instruction in memory and to lock out all other processors from the MBC. A Write and Unlock transfer causes information to be written into memory and enables access to the MBC by other SelBUS devices. Only CPUs can use the Lock and Unlock feature.

> When a Read and Lock transfer is received, the MBC involved is temporarily inhibited from accepting any additional transfer requests. However, all transfer requests already accepted by the MBC, but not yet completed, will be processed normally.

#### PRIVATE MEMORY

In a 32/70 Series multiprocessing system, all processors address memory in the same manner. The CPUs do not share the same interrupt or trap systems. Thus, it is necessary to provide private storage for each CPU to contain its trap and interrupt locations, I/O communication locations, and scratchpad locations. This private memory must begin at 0 and extend at least to 2,048 memory locations (bytes).

INPUT/OUTPUT SYSTEM The Input/Output Microprogrammable Processor is the basic hardware structure of the I/O processor and consists of a SelBUS interface, a microprocessor, and interface logic for an external device.

The SelBUS interface provides for communication between the IOM and the CPU, or between the IOM and memory. The microprocessor has a Control Read-Only Memory (CROM) that contains the microprogram (firmware) for controlling the SelBUS interface, microprocessor, and device interface logic. The device interface logic may consist of some control logic for operating the I/O interface and the receivers/drivers necessary to communicate with the I/O device or external interface.

There are three classes of I/O processors in a 32/70 Series system: the IOM, the RPU, and the General Purpose Multiplexer I/O processor. The I/O processor can also be used to provide a General Purpose Input/Output interface (GPIO). The customer must design the device interface logic and supporting firmware to make the I/O processor and device dependent interface operate as an I/O processor for some specific type of I/O device(s).

The IOM is the basic I/O processor which contains the microprogrammable processor, the SelBUS interface, and the device interface on a single

IOM

logic card.

REGIONAL PROCESSING UNIT The Regional Processing Unit (RPU) serves as a General Purpose Input/ Output interface (GPIO) for the peripheral device(s). The RPU connects directly to the SelBUS, the major artery for transmitting information. The RPU consists of three individual elements which are self-contained on separate modules: the regional processor, the device interface, and optional high-speed Random Access Memory (RAM). The major characteristic of the RPU is that it supports Random Access Memory or Writable Control Storage that can be programmed to suit the user's requirements. GENERAL PURPOSE MUTIPLEXER CONTROLLER A third type of I/O processor is the General Purpose Multiplexer Controller (GPMC) which controls a number of individual controllers that are located at various distances from the processor. The GPMC can schedule requests for main memory between several controllers. The GPMC also connects each dependent controller to the CPU for initiation or termination of an I/O operation.

### SECTION II

### CENTRAL PROCESSOR

**INTRODUCTION** This section of the manual describes the 32/70 Series Central Processor Unit (CPU). Included are an introduction to the instruction repertoire and descriptions of the modes of operation, their format, and the major functional elements of the CPU.

INSTRUCTION REPERTOIRE The functional classifications and corresponding number of instructions for the 32/70 Series computer are as follows:

<u>Classifications</u>	Number
Fixed-Point Arithmetic	30
Floating-Point Arithmetic	8
Boolean	17
Load/Store	29
Bit Manipulation	8
Zero	5
Shift	13
Interrupt	13
Compare	11
Branch	9
Register Transfer	13
Input/Output	10
Control	16
Hardware Memory Management	4
Writable Control Storage	3
Total	189

Of particular significance are the bit manipulation and floating-point instructions. The eight bit manipulation instructions provide the capability to selectively set, zero, add, or test any bit in memory or register.

The eight floating-point instructions are unique because they can either be executed by the firmware in the CPU, or by the optional High-Speed Floating-Point Arithmetic Unit. Except for the execution speed, the presence or absence of the optional Floating-Point Arithmetic Unit is transparent to the user.

All of the instructions in the repertoire are classified as either being halfword instructions (16 bits) or word instructions (32 bits). The word instructions primarily reference memory locations; the halfword instructions primarily deal with register operands. Because approximately one-third of the instructions are halfword instructions, program core space can be conserved by packing two consecutive instructions into one memory location.

The 32/70's use instruction lookahead for fast instruction execution. Instruction fetches are made concurrently with instruction execution and with decoding a previously fetched instruction.

GENERAL PURPOSE REGISTERS The 32/70 Series CPU has a set of eight high-speed, general purpose registers for use by the programmer for arithmetic, logical, and shift operations. Three general purpose registers - R1, R2, and R3 - can also be used for indexing operations. Register R0 can also be used as a link register. Register R4 can be used as a mask register.

CPU CONTROL MODES The CPU operates in either of two basic control modes: the PSW mode or the PSD mode. The PSW mode provides an environment to run the Real-Time Monitor (RTM) Operating System. The PSD mode provides an environment to run the optional Mapped Programming Executive (MPX-32) Operating System. The functional difference between the PSW and PSD modes are outlined in Table 2-1.

<u>PROGRAM STATUS</u> <u>WORD</u> A Program Status Word (PSW) is used to record all machine conditions that must be preserved prior to context switching when in the PSW mode of operation. The PSW supports only the Class 0,1,2,3, and E I/O devices using the Command Device (CD) and Test Device (TD) instructions. The format of the PSW is shown in Figure 2-1.

> A Program Status Doubleword (PSD) is used to record all machine conditions that must be preserved prior to context switching when in the PSD mode of operation. The format of the PSD is shown in Figure 2-2. Execution of any Branch-and-Link instruction replaces the contents of bits 13-30 of the PSD with the effective address specified by the instruction. In addition, if the Branch instruction specifies an Indirect Branch operation, the contents of bits 1-4 of the PSD are replaced by the contents of the corresponding bit positions in the indirect address location.

A 4-bit Condition Code is stored in the PSW or PSD upon completion of the execution of most instructions. These conditions may be tested to determine the status of the results obtained.

> CC1 is set if an Arithmetic Exception occurs CC2 is set if the result is greater than Zero CC3 is set if the result is less than Zero CC4 is set if the result is equal to Zero

The Branch Condition True (BCT), Branch Condition False (BCF), and the Branch Function True (BFT) instructions allow testing and branching on the condition codes.

The CPU is capable of either privileged or unprivileged operation in both the PSW and PSD modes. Privileged operation allows the CPU to perform all of its control functions and to modify any part of the system. Privileged operation relates to input/output and to changes in the basic control state of the computer. Unprivileged operation is the problem-solving mode of the CPU. In this mode, memory protection is in effect and all privileged operations are prohibited.

One bit in the Program Status Doubleword (PSD) or Program Status Word (PSW) is designated as the Privileged State bit. If the Privileged State bit is set, privileged instructions can be executed. If the Privileged State bit is reset, any attempt to execute a privileged instruction will cause a Privileged Violation trap.

**PROGRAM STATUS** 

DOUBLEWORD

CONDITION

CODES

PRIVILEGED AND UNPRIVILEGED OPERATION

Characteristics	PSW Mode*	PSD Mode**
Program Status	Word	Doubleword
Number of Instructions	160	189
Integrity Features	Interrupts on first RTOM	Traps
Memory Addressing		
Nonmapped		
Nonextended	512 KB	512 KB+
. Extended	16 MB	16 MB+
Mapped		
Nonextended	None	512 KB per user
Extended	None	1 MB per user
CD I/O	Yes	Yes
Addressing	512 KB	512 KB
Extended I/O	No	Yes
Addressing	None	16 MB
<ul> <li>* RTM supported</li> <li>** MPX supported</li> <li>+ No software support</li> </ul>		

Table 2-1. PSW and PSD Modes: Functional Differences

						Н	_	T	والمعلول أشهروه			T	1	-	-	-			i i				السعنة	-			Ţ	-				
Ρ	c1	с <sub>2</sub>	c3	C4	ΕA	I S	0	0	0	0	0	0				Ρ	ROC	SRA	M C	ou	NTE	ĒR								С	0	
						Ĭ		1	L			I	ŀ					· · ·							L				L			
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	.31	

- BIT 0 DESIGNATES THE PRIVILEGED STATE BIT
- BIT 1-4 DESIGNATE THE CURRENT CONDITION CODE
- BIT 5 DEFINES THE EXTENDED ADDRESSING MODE (ABOVE 128K)

BIT 5=0 NONEXTENDED ADDRESSING BIT 5=1 EXTENDED ADDRESSING


BITS 6 DEFINES THE POSITION OF THE LAST INSTRUCTION EXECUTED

BIT 6 = 0 LEFT HALFWORD OR FULLWORD BIT 6 = 1 RIGHT HALFWORD

- BITS 7-12 UNASSIGNED, MUST BE ZERO
- BITS 13-29 CONTAIN THE WORD ADDRESS (PC) COUNT OF THE NEXT INSTRUCTION TO BE EXECUTED
- BIT 30 DEFINES THE POSITION OF THE NEXT INSTRUCTION (LEFT OR RIGHT INSTRUCTION)

BIT 30=0 LEFT HALFWORD BIT 30=1 RIGHT HALFWORD

Figure 2-1. Program Status Word (PSW) Format



32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56

- BITO = OUNPRIVILEGED MODE
- = 1 PRIVILEGED MODE

BITS 1-4

- ARE CONDITION CODES
- - BIT 1 = CC1
    - 2 = CC2
    - 3 = CC3
    - 4 = CC4
- EXTENDED MODE (OFF) CEA BIT5 = 0
  - EXTENDED MODE (ON) SEA = 1
- LAST INSTRUCTION EXECUTED WAS NOT A RIGHT HALFWORD BIT 6 = 0LAST INSTRUCTION EXECUTED WAS A RIGHT HALFWORD
  - = 1
- ARITHMETIC EXCEPTION TRAP MASK (OFF) BIT7 = 0ARITHMETIC EXCEPTION TRAP MASK (ON)
- = 1
- \*BIT8 = 0COMPUTER IS IN PSW MODE (DISPLAYED PSD ONLY) \* COMPUTER IS IN PSD MODE (DISPLAYED PSD ONLY) \* = 1
- UNMAPPED (DISPLAYED PSD ONLY) \* \*BIT9 = 0
  - MAPPED (DISPLAYED PSD ONLY) \* = 1
- BITS 10-12 ARE NOT USED ARE LOGICAL WORD ADDRESS **BITS 13-29**
- NEXT INSTRUCTION IS A RIGHT HALFWORD **BIT 30**
- BLOCKED (DISPLAYED PSD ONLY) \* \* BIT 31
- INDICATE MAP GRANULARITY, 00=UNMAPPED AND ALL OTHERS =8K MAP GRANULARITY **BITS 32-33** PROVIDE A WORD INDEX INTO THE MASTER PROCESS LIST (MPL) FOR THE BASE PROCESS **BITS 34-45**
- NOT USED **BIT 46 RETAIN CURRENT MAP CONTENTS BIT 47**
- INTERRUPT CONTROL FLAGS **BITS 48-49**
- BITS 48 49 0 0 0 1 1 0 1 1
- **OPERATE WITH UNBLOCKED INTERRUPTS OPERATE WITH BLOCKED INTERRUPTS** RETAIN CURRENT BLOCKING MODE
- RETAIN CURRENT BLOCKING MODE
- BITS 50-61 BITS 62-63
  - PROVIDE WORD INDEX INTO MASTER PROCESS LIST (MPL) FOR CURRENT PROCESS NOT USED
- THESE BITS ARE USED FOR DISPLAY ONLY AND ARE NOT PRESENT IN THE PSD STORED IN MEMORY.

Figure 2-2. Program Status Doubleword (PSD) Format

The following instructions are privileged:

- 1. All interrupt related instructions such as Enable Interrupt or Request Interrupt.
- 2. All instructions that can modify the memory mapping registers.
- 3. All Input/Output instructions.
- 4. All instructions that can place the machine in a state that requires operator intervention to continue processing, such as Halt.
- 5. All instructions that modify Writable Control Storage.

User programs operating in the unprivileged state should use the Call Monitor (CALM) or Supervisor Call (SVC) instruction with the appropriate program flags to use the system features guarded by the privileged/ unprivileged system.

Certain events can change the processor from the unprivileged to the privileged state by loading a new Program Status Word or Doubleword. These are:

- 1. An interrupt from an external event or the I/O system.
- A hardware trap caused by addressing nonpresent memory, executing undefined instruction, executing privileged instruction by nonprivileged program, or writing to protected memory.
- 3. A hardware trap caused by a nonrecoverable condition such as an uncorrectable error on a memory read, or an arithmetic exception.
- 4. The execution of the Call Monitor or Supervisor Call instruction by a user requesting monitor services.

In all cases, traps or interrupts are vectored to monitor routines for proper handling. Both the interrupt/trap vectors and the monitor service routines are in protected memory. This insures that an unprivileged user has no way to become privileged or to alter protected state.

The execution of the Branch and Reset Interrupt (BRI) or the Load Program Status Doubleword (LPSD) instruction can cause the system to change from the privileged to the unprivileged state.

The operator can push the SYSTEM RESET button to initialize a 32/70 Series computer. SYSTEM RESET clears the eight general purpose registers, resets all memory protection, and sets the Privileged State bit.

CPU ADDRESSING MODES The 32/70 Series CPU has four modes for accessing memory:

- 1. 512 KB mode
- 2. 512 KB Extended Mode
- 3. 512 KB Mapped mode
- 4. Mapped, Extended mode

The 512 KB addressing mode allows the 32/70 Series CPU to access instructions or operands (bit, byte, halfword, word, or doubleword) in the first 512K bytes of memory directly without mapping, indexing, or address modification. A 19-bit Address field is provided in memory referencing instructions for that purpose.

Bit addressing is accomplished by using the Register (R) field in the instruction word to select a bit in the byte specified by the 19-bit address. Therefore, any bit in the first 512K bytes of memory can be directly addressed by the Bit Manipulation instructions.

EXTENDED MODE

512 KB

MODE

The 512 KB Extended mode provides the same capabilities as the 512 KB mode described above, and, in addition, it permits operand addressing beyond the first 512K bytes of memory. The effective address can reference any bit, byte, halfword, word, or doubleword residing anywhere within 16 megabytes of physical memory.

512 KB MAPPED MODE The 512 KB Mapped mode allows a 32/70 Series CPU to access any instruction or operand (bit, byte, halfword, word, or doubleword) within a logical primary address space. This space consists of 512K bytes of logical memory, distributed within 16 megabytes of physical memory.

The 32/70 Series CPU allows multiple primary address spaces. A user can access instructions and operands within the logical primary address space in which his program resides. Physical blocks of memory can be common to many logical primary address spaces; thus, users in different spaces can share common blocks of memory.

The 512 KB Mapped addressing mode can be used only when the CPU is in the PSD control mode.

EXTENDED MODE The Mapped Extended mode provides all the capabilities of the 512 KB Mapped mode, plus access to a logical extended operand address space. This space consists of 512K bytes of memory beyond the logical primary address space and allows users additional memory space to store data (operands). Each logical extended operand address space can be 512K bytes long, dispersed anywhere within 16 megabytes of physical memory. The combination of logical primary address space and the logical extended operand address space supports programs up to one megabyte long. The executable code must lie within the logical primary address space, but operands can be in either the logical primary or extended operand address space.

The Mapped Extended addressing mode can be used only when the CPU is in the PSD control mode.

CPU MAJOR ELEMENTS A brief description of some major elements of the CPU are provided in the paragraphs that follow. They include: the data structure, a microprogrammable processor, the implementation logic, and the SelBUS interface. A simplified block diagram of the CPU is shown in Figure 2-3. For a more comprehensive discussion of the CPU, refer to the 32/70 Series Computer Technical Manual.

CPU DATA STRUCTURE The data structure contains the eight general purpose file registers and 10 hardware registers organized around an Arithmetic Logic Unit (ALU). Key circuits in the data structure include the following:




Figure 2-3. CPU Simplified Block Diagram

- 1. Arithmetic Logic Unit (ALU)
- 2. A-Multiplexer
- 3. B-Multiplexer
- 4. Literal Multiplexer
- 5. General File Register
- 6. Memory Address Register
- 7. Program Counter Register
- 8. N-Counter Register
- 9. Shift Register
- 10. Temporary Register/Data Output Register
- 11. Data Input Register
- 12. Instruction Register 0
- 13. Instruction Register 1

CPU MICRO-PROGRAMMABLE PROCESSOR The Microprogrammable Processor of the CPU is on board C of the three CPU circuit boards. The logic circuit board which contains the Microprogrammable Processor is commonly referred to as the personality board.

The Microprogrammable Processor utilizes Read-Only Memory (ROM) integrated circuits which house the CPU's Elementary Operations (EO). The EOs, with the associated circuitry, control the CPU operations by testing, controlling, and directing the various functions to be performed. The format for the EOs (also referred to as microinstruction) is shown in Figure 2-4.

IMPLEMENTATION LOGIC The Implementation Logic includes the ALU Decode PROM, a Scale circuit, the Floating-Point Assist PROMs, and a Multiply Assist PROM, all of which serve to implement CPU functions.

SelBUS INTERFACE The SelBUS interface logic is implemented on all three of the CPU circuit boards and provides control and temporary storage for information being output to and input from the SelBUS. Since the SelBUS is the high-speed communication link between system modules external to the CPU, the SelBUS interface logic plays a vital role in CPU operation.

OPTIONAL WRITABLE CONTROL STORAGE Writable Control Storage is an option which may be used with the 32/70 Series CPU to expand the instruction set, to enhance the performance of user programs, or to tailor the computer to specific user needs.


Up to 4,096 64-bit words of Writable Control Storage (WCS) can be added to a 32/70 Series computer in increments of 2,048 64-bit words. Each increment plugs into the SelBUS for power and clock. However, communication with the CPU is independent of SelBUS operation.

The block diagram in Figure 2-5 shows two optional WCS units as they could be implemented in conjunction with a 32/70 Series CPU and the optional High-Speed Floating-Point Unit.

	т	Γ			в			м			А			в			*	:			C	)		-	R				Y		
CF	ROMO	0-0	3	CF	ROMO	04-06	CRO	омо	7-09	CRE	G10	)-12	CRE	G13	8-15	CR	EG 1	6-19		CR	0M2	0.23		CRI	EG24	4-26		CRE	G27	-31	
	TE	ST			QUE	_	COI EX1			Ĩ	A IUX		Ň	B IUX			AI	LU		DE	STIN	ΙΑΤΙ	ON	FIL	ER	EAD		Y.(	DRD	ER	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		18	19	20	21	22	23	24	25	26	27	28	29	30	31
FL	RDV OAT	INC	3-	ſ				HA		WAR	E F	LOA	TIN	G-P0	DIN	гсс	DNT	ROL													

״		>	(			Ρ			Γ		с		Γ		н		1																
	с	REC	32-3	36						2	ica Militiana		Ţ																				
	2	X-OF	RDE	R				12-B	ТВ	RA	NCH	ADD	RES	s						НА	RDV	/AR	E F	ELO,	ATI	NG·	POIN	IT C	ON <sup>-</sup>	TROL	-		
	32	33	34	35	36	37	38	39	40	41	42	43	44	45	5 46	47	4	18 49	50	) 5	51 5	2 5	53	54	55	56	57	58	59	60	61	62	63
			EST			Z.T CR		-	8	3-B1	TBR	ANC	CH A	DD	RESS		Γ											dermeen				<u>Deventer</u>	
<i>\$</i>		S-T	EST			E	ТX	END CR	ED 1 OM	ES	Т		BR		-BIT CH AI	DDR																	
	ι	J-OR	DEF	1		CC' CR	S* EG		ľ	-	FT * REG			_	R CR		1																
	5	S-OR	DEF	2	FIL	EN	UME	BER		ROI	M PA	GE	н		R F-P RDER		1																
-		-					8-B	IT L	ITEF	RAL	-		Γ																				
					FI	_1P/1	FLO	)P 1																									
					۴I	_1P/I	FLO	)P 2		*R	om a	LTE	RN	ATI	e sou	IRCI	E																
					Fl	_1P/1	FLO	P 3									_																
					13-B	IT W	RIT	ABL	E CO	ראכ	ROL	STO	DRA	GE	JUMI	<b>,</b>																	
						ARD 9. 01									-	N	10	TES:	1.		BITS									RUC DM.	TIO	N	
																			2.		FOR	HA HE	OF	OWA PTIC	RE	FL	OAT	ING	-PO	SIGN INT FLC	APP	LY	

3. BITS 48-63 ARE PHYSICALLY PART OF A CONTROL ROM IN THE OPTIONAL HIGH-SPEED FPU.






Figure 2-5. Functional Interrelationship of the CPU, WCS, and High-Speed Floating-Point Unit

OPTIONAL HIGH-SPEED FLOATING-POINT UNIT The High-Speed Floating-Point Unit (FPU) is an option that may be used with a 32/70 Series CPU to increase the speed of floating-point arithmetic operations. The unit consists of two circuit boards which may be plugged in adjacent to the CPU. No alternations in the software are required.

If the High-Speed Floating-Point Unit (FPU) is installed, addition, subtraction, multiplication, and division of single-precision (32-bit) or double-precision (64-bit) operands can be executed much faster than with the CPU's standard floating-point feature.

An operand in floating-point format has three parts: a sign bit, a fraction, and an exponent. The sign bit indicates whether the fraction is a positive or negative value. The fraction is a binary number with an assumed radix point immediately to the left of its most significant bit. The exponent is a 7-bit binary power to which the base 16 is raised. The quantity that the floating-point number represents can be determined by multiplying the fraction by the number 16 raised to the power represented by the exponent.

Two operands of the same format and length are received by the FPU for each arithmetic operation. One operand is input from a CPU general purpose register (GPR), whereas the other operand is input from memory. The precise GPR and memory location are specified in the floating-point instruction. Upon completion of an operation, the result is returned to the CPU general purpose register.

Figure 2-6 illustrates the major functional elements of the FPU, the general routing of operands, and the relationships between the FPU, the CPU, and the SelBUS.

INTERNAL PROCESSING UNIT

### INTRODUCTION

GENERAL

The Model 2005 Processing Unit is a high-performance processor which has been added to the SYSTEMS 32/70 Series Computer line. The Model 2005 processor's role as a Central Processing Unit (CPU) or Internal Processing Unit (IPU) is selected by a jumper on the C board of the processor. Both CPU and IPU on the same SelBUS must be Model 2005 processors. The IPU is designed for a computer configuration in which a large amount of arithmetic calculation is anticipated and is ideal for compute-bound number processing tasks and subroutines. The IPU, a three-board plug-in module, operates on the same SelBUS with a CPU and shares all of memory (including the resident operating system area) with the CPU.

The IPU and CPU operate in parallel, with the IPU executing task level, SYSTEMS 32 code at the same time the CPU is executing. The capability of paralleled processing of instructions allows for faster completion of code which would normally be processed in a serial manner by the CPU. The CPU is responsible for all task scheduling I/O and system services as well as for the execution of its own scheduled tasks.

Options available with the IPU are the Model 2341 High-Speed Floating Point and the Model 2343 and 2347 Scientific Accelerator.

The IPU is similar, in many instances, to the CPU. Because of this similarity, the IPU information presented in this section will emphasize only the differences and the unique aspects compared to the CPU as presented throughout this manual.




Figure 2-6. Optional High-Speed Floating-Point Unit

2-13

INSTRUCTIONS

GENERAL CHARACTER-ISTICS

New Instruction - SIGNAL IPU (SIPU)

Instructions not used by IPU

**Control Instructions** 

Branch and Reset Interrupt (BRI)

Interrupt Instructions

All Interrupt Instructions except UEI

Input/output instructions

All instructions

- TRAPS Six new traps for IPU/CPU Operation
  - End IPU Processing
  - Start IPU Processing
  - IPU Supervisor CALL
  - IPU Errors
  - IPU Call Monitor
  - Stop IPU Processing

Software

- Under MPX-32 the IPU can be transparent to the user, or the user can designate which programs run on the IPU and which run on the CPU.
- Two programs can run simultaneously because of the parallel operation of the IPU and CPU on the SelBUS.

The functional classifications and corresponding number of instructions of the Internal Processing Unit are as follows:

<u>Classification</u>	Number of Instructions
Fixed-Point Arithmetic	30
Floating-Point Arithmetic	8
Boolean	17
Load/Store	26
Bit Manipulation	8
Zero	5
Shift	13
Interrupt	1 UEI
Compare	11
Branch	9
Register Transfer	13
Input/Output	O Unimplemented in IPU
Control	15 BRI unimplemented in IPU
Hardware Memory Management	4
Writable Control Storage	3
Total	163

Of particular significance are the bit manipulation and floating-point instructions. The eight bit manipulation instructions provide the capability to selectively set, "zero, add, or test any bit in memory or register.

The eight floating-point instructions are unique because they can either be executed by the firmware in the IPU, or by the optional High-Speed Floating-Point Arithmetic Unit. Except for the execution speed, the presence or absence of the optional Floating-Point Arithmetic Unit is transparent to the user.

All of the instructions in the repertoire are classified as either being halfword instructions (16 bits) or word instructions (32 bits). The word instructions primarily reference memory locations; the halfword instructions primarily deal with register operands. Because approximately one-third of the instructions are halfword instructions, program core space can be conserved by packing two consecutive instructions into one memory location. The IPU uses instruction lookahead for fast instruction execution. Instruction fetches are made concurrently with instruction execution and with decoding a previously fetched instruction.

<u>REGISTERS</u> <u>REGISTERS</u> The IPU includes a set of eight high-speed, general purpose registers for programmer use for arithmetic, logical, and shift operations. Three general purpose registers (R1, R2, and R3) can also be used for indexing operations. Register R0 can also be used as a link register. Register R4 can be used as a mask register. These registers are distinctly separate from the registers used in the controlling CPU.

<u>IPU CONTROL</u> <u>MODE</u> <u>MODE</u> The IPU operates in the PSD mode. The PSD mode provides an environment to run the Mapped Programming Executive (MPX-32) Operating System. The PSD mode is outlined in Table 2-2.

<u>PROGRAM STATUS</u> <u>DOUBLEWORD</u> A Program Status Doubleword (PSD) is used to record all machine conditions that must be preserved prior to context switching when in the PSD mode of operation. The format of the PSD is shown in Figure 2-7. Execution of any Branch-and-Link instruction replaces the contents of bits 13 through 30 of the PSD with the effective address specified by the instruction. In addition, if the Branch instruction specifies an Indirect Branch operation, the contents of bits 1 through 4 of the PSD are replaced by the contents of the corresponding bit positions in the indirect address location.

# CONDITION CODES

A four-bit Condition Code is stored in the PSD upon completion of the execution of most instructions. These conditions may be tested to determine the status of results obtained.

CC1 is set if an Arithmetic Exception occurs

CC2 is set if the result is greater than zero

CC3 is set if the result is less than zero

CC4 is set if the result is equal to zero

The Branch Condition True (BCT), Branch Condition False (BCF), and the Branch Function True (BFT) instructions allow testing and branching of the condition codes.

PRIVILEGED AND UNPRIVILEGED OPERATION The IPU is capable of either privileged or unprivileged operation in the PSD mode. Privileged operation allows the IPU to perform all of its control functions and to modify any part of the system; it relates to changes in the basic control state of the computer. Unprivileged operation is the problem-solving mode of the IPU. In this mode, memory protection is in effect and all privileged operations are prohibited.

One bit in the Program Status Doubleword (PSD) is designated as the Privileged State bit. If the Privileged State bit is set, privileged instructions can be executed. If the Privileged State bit is reset, any attempt to execute a privileged instruction will cause a Privilege Violation trap.

2-16

P R - V		DND COI		ON	E X T	H I S T	AEXP	P S D	M A P							PI	ROG	GRA	мc	:00	NTE	R			·1	L				N R	B L K
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

	t t			EXT				l
GRAN	BPIX	0	Ē	INT	CPIX	0	0	
				FLAG				

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

BIT 0 = 0	UNPRIVILEGED MODE
= 1	PRIVILEGED MODE
BITS 1-4	ARE CONDITION CODES BIT 1 = CC1 2 = CC2 3 = CC3 4 = CC4
BIT 5 = 0	EXTENDED MODE (OFF) CEA
= 1	EXTENDED MODE (ON) SEA
BIT 6 = 0	LAST INSTRUCTION EXECUTED WAS NOT A RIGHT HALFWORD
= 1	LAST INSTRUCTION EXECUTED WAS A RIGHT HALFWORD
BIT 7 = 0	ARITHMETIC EXCEPTION TRAP MASK (OFF)
= 1	ARITHMETIC EXCEPTION TRAP MASK (ON)
*BIT8 = 0	COMPUTER IS IN PSW MODE (DISPLAYED PSD ONLY)* (PSW MODE NOT USED BY IPU)
= 1	COMPUTER IS IN PSD MODE (DISPLAYED PSD ONLY)*
*BIT 9 = 0	UNMAPPED (DISPLAYED PSD ONLY) *
= 1	MAPPED (DISPLAYED PSD ONLY) *
BITS 10-12	ARE NOT USED
BITS 13-29	ARE LOGICAL WORD ADDRESS
BIT 30	NEXT INSTRUCTION IS A RIGHT HALFWORD
* BIT 31	BLOCKED (DISPLAYED PSD ONLY) *
BITS 32-33	INDICATE MAP GRANULARITY, 00=UNMAPPED AND ALL OTHERS =8K MAP GRANULARITY
BITS 34-45	PROVIDE A WORD INDEX INTO THE MASTER PROCESS LIST (MPL) FOR THE BASE PROCESS
BIT 46	NOT USED
BIT 47	RETAIN CURRENT MAP CONTENTS
BITS 48-49	INTERRUPT CONTROL FLAGS
BITS 48 49	
0 0	OPERATE WITH UNBLOCKED INTERRUPTS
0 1	OPERATE WITH BLOCKED INTERRUPTS
1 0	RETAIN CURRENT BLOCKING MODE
1 1	RETAIN CURRENT BLOCKING MODE
BITS 50-61 BITS 62-63	PROVIDE WORD INDEX INTO MASTER PROCESS LIST (MPL) FOR CURRENT PROCESS
* THESE BI	TS ARE USED FOR DISPLAY ONLY AND ARE NOT PRESENT IN THE PSD STORED IN MEMORY.

Figure 2-7. Program Status Doubleword (PSD) Format

Characteristic	PSD Mode
Program Status	Doubleword
Number of instructions	163
Integrity Features	Traps
Memory Addressing	
Nonmapped	
Nonextended	512 KB+
Extended	16 MB+
Mapped	
Nonextended	512 KB per user
Extended	16 MB per user

Table 2-2. PSD Mode (IPU)

The following IPU instructions are privileged:

1. All instructions that can modify the memory mapping registers.

- 2. All instructions that can place the machine in a state that requires CPU intervention to continue processing, such as Halt.
- 3. All instructions that modify Writable Control Storage.

Certain events can change the processor from the unprivileged to the privileged state by loading a new Program Doubleword. These are:

- A hardware trap caused by addressing nonpresent memory, executing undefined instruction, executing a privileged instruction by a nonprivileged program, or writing to protected memory.
- A hardware trap caused by a nonrecoverable condition such as an uncorrectable error on a memory read, or an arithmetic exception.
- The execution of the Call Monitor or Supervisor Call instruction by a user requesting monitor services.

As long as traps are set they are vectored to monitor routines for proper handling. The trap vectors and the monitor service routines are in protected memory. This insures that an unprivileged user has no way to become privileged or to alter protected state.

The execution of the Load Program Status Doubleword (LPSD) instruction can cause the system to change from the privileged to the unprivileged state.

The operator can depress the SYSTEM RESET pushbutton to initialize a 32/70 SERIES computer and IPU. SYSTEM RESET clears the eight general purpose registers, resets all memory protection, and sets the Privileged State bit.

- IPU ADDRESSING 1. 512-KB mode MODES
  - 2. 512-KB Extended mode
  - 3. 512-KB Mapped mode
  - 4. Mapped, Extended mode
  - 512-KB MODE The 512-KB addressing mode allows the IPU to access instructions or operands (bit, byte, halfword, word, or doubleword) in the first 512K bytes of memory directly without mapping, indexing, or address modification. A 19-bit address field is provided in memory referencing instructions for that purpose.

Bit addressing is accomplished by using the register (R) field in the instruction word to select a bit in the byte specified by the 19-bit address. Therefore, any bit in the first 512K bytes of memory can be directly manipulated by the Bit Manipulation instructions.

- 512-KB EXTENDED MODE MODE The 512-KB Extended mode provides the same capabilities as the 512-KB mode described above, and, in addition, it permits operand addressing only beyond the first 512K bytes of memory. The effective address can reference any bit, byte, halfword, word, or doubleword residing anywhere within 16 megabytes of physical memory.
  - 512-KB MAPPED MODE The 512-KB Mapped mode allows the IPU to access any instruction or operand (bit, byte, halfword, word, or doubleword) within a logical primary address space. This space consists of 512K bytes of logical memory map, distributed within 16 megabytes of physical memory.

The IPU allows multiple primary address spaces. A user can access instructions and operands within the logical primary address space in which his program resides. Physical blocks of memory can be common to many logical primary address spaces; thus, users in different spaces can share common blocks of memory.

MAPPED EXTENDED MODE The Mapped Extended mode provides all the capabilities of the 512 KB Mapped mode, plus access to a logical extended operand address space. This space consists of 512K bytes of mapped memory beyond the logical primary address space and allows users additional memory space to store data (operands). Each logical extended operand address space can be 512K bytes long, dispersed anywhere within 16 megabytes of physical memory. The combination of logical primary address space and the logical extended operand address space supports programs up to one megabyte long. The executable code must lie within the logical primary address space, but operands can be in either the logical primary or extended operand address space.


# FUNCTIONAL DESCRIPTION

MAJOR SYSTEM ELEMENTS The major elements of a typical SYSTEMS 32/70 SERIES Computer System with an IPU include: 32/70 CPU, the SelBUS, Real-Time Option Module, main memory, input/output system (not supported by the IPU), Serial Control Panel, optional High-Speed Floating Point, and Scientific Accelerator modules. (See Figure 2-8 for a system block diagram.) The performance gains of a CPU and IPU system over a CPU alone system is application dependent. The IPU allows the user to run two tasks simultaneously in the computer system.

.

dial de

Figure 2-8. System Block Diagram



2-20

<u>Central</u> <u>Processing</u> Unit The CPU in the system plays the dominant role in its relationship with the IPU. The CPU is responsible for all task scheduling I/O and system services as well as for the execution of its own scheduled tasks.

<u>IPU Major</u> <u>Elements</u> A brief description of some major elements of the IPU are provided in the paragraphs that follow. They include: the data structure, a microprogrammable processor, the implementation logic, and the SelBUS interface. A simplified block diagram of the IPU is shown in Figure 2-9.

IPU Data The data structure contains the eight general purpose file registers Structure and ten hardware registers organized around an Arithmetic Logic Unit (ALU). Key circuits in the data structure include the following:

- 1. Arithmetic Logic Unit (ALU)
- 2. A Multiplexer
- 3. B Multiplexer
- 4. Literal Multiplexer
- 5. General File Register
- 6. Memory Address Register
- 7. Program Counter Register
- 8. N Counter Register
- 9. Shift Register
- 10. Temporary Register/Data Output Register
- 11. Data Input Register
- 12. Instruction Register 0
- 13. Instruction Register 1

IPU Microprogrammable Processor The Microprogrammable Processor of the IPU is on board C of the three IPU circuit boards. The logic circuit board, which contains the Microprogrammable Processor, is commonly referred to as the personality board.

The Microprogrammable Processor utilizes Read-Only Memory (ROM) integrated circuits which house the IPU's Elementary Operations (EO). The EOs, with the associated circuitry, control the IPU operations by testing, controlling, and directing the various functions to be performed. The format for the EOs (also referred to as micro-instruction) is shown in Figure 2-10.

Implementation The Implementation Logic includes the ALU Decode PROM, a Scale circuit, the Floating-Point Assist PROMs, and a Multiply Assist PROM, all of which serve to implement IPU functions.

SelBUS Interface The SelBUS interface logic is implemented on all three of the IPU circuit boards and provides control and temporary storage for information being output to and input from the SelBUS. Since the SelBUS is the high-speed communication link between system modules external to the IPU, the SelBUS interface logic plays a vital role in IPU operation.




Figure 2-9. IPU Simplified Block Diagram

OPTIONAL HIGH-SPEED FLOATING-POINT UNIT The High-Speed Floating-Point Unit (FPU) is an option that may be used with an IPU and CPU to increase the speed of floating-point arithmetic operations. The unit consists of two circuit boards which may be plugged in adjacent to the IPU. No alterations in the software are required.

If the High-Speed Floating-Point Unit (FPU) is installed, addition, subtraction, multiplication, and division of single-precision (32bit) or double-precision (64-bit) operands can be executed much faster than the IPU's standard floating-point feature.

An operand in floating-point format has three parts: a sign bit, a fraction, and an exponent. The sign bit indicates whether the fraction is a positive or negative value. The fraction is a binary number with an assumed radix point immediately to the left of its most-significant bit. The exponent is a 7-bit binary power to which the base 16 is raised. The quantity that the floating-point number represents can be determined by multiplying the fraction by the number 16 raised to the power represented by the exponent.

Two operands of the same format and length are received by the FPU for each arithmetic operation. One operand is input from an IPU general purpose register (GPR), whereas the other operand is input from memory. The precise GPR and memory location are specified in the floating-point instruction. Upon completion of an operation, the result is returned to the CPU general purpose register.

It is recommended that any option which is added to the system be for both the IPU and CPU. This will allow the same runtime library to be utilized for the respective software programs.

	Т				в			м			А			в			1	k				D			R				Y		
CR	омо	0-00	3	CR	омо	4-06	CRO	омо	7-09	CRE	G10	)-12	CRE	EG13	8-15	CR	EG 1	6.19	)	CR	OM:	20-23	3	CRI	EG2	4·26		CRE	G27	-31	
	ROM00-03 CROM04-06 CROM0 TEST SEQUENCE CONTR CONTROL EXTENT								-	N	A IUX		N	B IUX			A	LU		DE	STI	NAT	ION	FIL	ER	EAD		Y.(	DRD	ER	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		18	19	20	21	22	23	24	25	26	27	28	29	30	31
FL	OAT COI	INC	3-					на	RD	WAR	EF	LOA	TIN	G-P	DIN.	гсс	ONT	ROL	-												

<del>ار</del> لا		_	_		_	_				-							_	•															
"	×				Ρ					с				н																			
	с	CREG32-36						Τ																									
	X-ORDER		٦	12-B1			BIT	T BRANCH ADD			RESS			HARDWARE FLOATING POINT CONTROL										٦									
	32	33	34	35	36	37	7 3	8 3	9	40	41	42	43	44	45	46	47	48	49	50	51	52 53	5	4 5	55 5	56 5	, ];	58	59	60	61	62	63
	W-TEST CREG S-TEST						1	8-BIT BRANCH ADDRESS				Γ																					
SF-							EXTEND						4-BIT		1																		
	U-ORDER				CC'S * CREG			Τ	SHIFT * CREG			CONDITIONAL ORDER CREG			1																		
	SORDER			1	FILE NUMBER			R	ROM PAGE		HDWR F-PT ORDER		1																				
							8	B-BIT	LIT	TER	۱A	L		Γ				-															
				FLIP/FLOP 1																													
					FI	LIF	P/Fl	LOP	2	*ROM ALTE				RNATE SOURCE			E																
					F	LIF	P/Fl	LOP	3				,,					-															
					13-B	т	WR	ITA	BLE	E CC	DN-	TROL	STO	ORA	GE	JUMI	>																
								/ARI DER									٩	юте	S:	1.		TS 0-47 RE IN T					-				ION		
																				2.	PC	ORTIO	IS C	)F 1	гне	FOR	MA	ATI	DES	IGN	ATE	Ď	

- PORTIONS OF THE FORMAT DESIGNATED FOR HARDWARE FLOATING-POINT APPLY TO THE OPTIONAL HIGH-SPEED FLOATING-POINT UNIT (FPU).
- 3. BITS 48-63 ARE PHYSICALLY PART OF A CONTROL ROM IN THE OPTIONAL HIGH-SPEED FPU.

Figure 2-10. Microinstruction Format

Figure 2-11 illustrates the major functional elements of the FPU, the general routing of operands, and the relationship between the FPU, the IPU, and the SelBUS.

The optional Model 2343 Scientific Accelerator (with PROM control store PCS), or Model 2347 with Writable Control (WCS), may be used in the IPU system. The Scientific Accelerator provides fullyintegrated hardware, software, and firmware to improve user program execution speeds.

It is recommended that any option which is added to the system be for both the IPU and CPU. This will allow the same runtime library to be utilized for the respective software programs.

Writable Control Storage is an option which may be used with the IPU to expand the instruction set, to enhance the performance of user programs, or to tailor the computer to specific user needs.

Up to 4,096 64-bit words of Writable Control Storage (WCS) can be added to an IPU in increments of 2,048 64-bit words. Each increment plugs into the SelBUS for power and clock. However, communication with the IPU is independent of SelBUS operation.

The block diagram in Figure 2-12 shows two optional WCS units as they could be implemented in conjunction with an IPU and the optional High-Speed Floating-Point Unit.

# TRAPS

- NEW TRAPS
- For synchronization and communication between the IPU and CPU, six new traps are dedicated in low memory. These traps are listed in Table 2-3. The trap vector location 2EO is used by the CPU when the IPU has executed the SIPU (X'000A') instruction. The CPU handles this trap in the same manner as any other CPU trap. The trap vectors found at locations 2E4, 2E8, 2EC, 2FO, and 2F4 are traps used by the IPU during IPU processing. A brief description of the communications between the IPU and CPU follows later in this section and involves primarily the use of new traps.

OPERATING MODE The IPU uses the Program Status Doubleword Mode of operation to run the Mapped Programming Executive, MPX-32. This mode identifies the firmware routing and method of handling traps.

In the IPU mode, the firmware will not execute control instruction BRI, any I/O instructions, nor interrupt control instructions except UEI.

- TRAP CONTEXT SWITCHING SWITCHING Trap Context Switching in the IPU is accomplished through the use of the Program Status Doubleword Mode using the Trap Context Block (TCB) format. Trap context switching by the IPU is functionally identical to the CPU, except that the trap entry by the IPU is not associated with a service interrupt.
- <u>Trap Format</u> The Trap Context Block (TCB) format type (see Figure 2-13) is used for the PSD mode traps. Words one through four of the TCB contains the IPU Ending and Starting PSDs. Word five of the TCB contains the IPU Hardware Status Word. This status word is assembled by firmware at the time the trap occurs, and is stored in the TCB. The IPU Hardware Status Word is defined later in this section. Word 6 of the TCB is not used.

SCIENTIFIC ACCELERATOR

OPTIONAL

OPTIONAL WRITABLE CONTROL

\_ \_ .




Figure 2-11. Optional High-Speed Floating-Point Unit




Figure 2-12. Functional Interrelationship of the IPU, WCS, and High-Speed Floating-Point Unit

Table 2-3. CPU/IPU Communication Traps

Trap Relative Priority	Trap Vector Location TVL	Description	User
78	2E0	Ending of IPU Processing	CPU
79	2E4	Start IPU Processing	IPU
7A	2E8	Supervisor Call	IPU
7B	2EC	Error Trap	IPU
7C	2F0	Call Monitor	IPU
7D	2F4	Stop IPU Processing	IPU

IPU STATUS WORD The IPU status word is a 32-bit word that is used by IPU firmware to track trap error processing and internal operating modes. The status word is available to software in either of two methods as follows:

- 1. The Read Status (RDSTS) instruction (when executed by the IPU) causes the status word to be loaded into the general purpose register specified by the instruction.
- 2. Automatically, upon occurrence of an error trap which causes the status word to be stored in the fifth word of the trap context block.

The status word can be divided into a 24-bit field and an 8-bit field. The 24-bit field is used for error flag reporting and is cleared to zeros after the status word has been reported to software. The 8-bit field of the status word is used for IPU mode control and will always reflect the current operating mode of the IPU. Table 2-4 lists the bits of the status word and their definitions.


The following discussion provides information pertaining to the CPU and IPU interface operation. This discussion is centered primarily around the use of the six new traps, which are used to control the synchronization and communication between the CPU and IPU. The basic interface operational flow between the CPU and IPU is shown in Figure 2-14.


To start IPU processing, the CPU stores the new Program Status Doubleword (PSD) into words 3 and 4 of the Start IPU trap context block which was pointed to from the address contained in the Start IPU trap vector location 2E4. The CPU then executes the SIPU X'000A' instruction which sends a start signal to the IPU and informs the IPU that a new PSD is available for execution. The IPU then fetches the Start IPU trap context Block pointer at the 2E4 trap location, stores the old PSD into words 1 and 2 of the Start IPU Trap Context block and the IPU Status into word 5. The IPU then reads the new PSD words 3 and 4 from the context block and begins to execute the instructions in memory as directed by the new PSD.

INTERFACE OPERATION

CPU/IPU

START IPU TRAP (VECTOR ADDRESS 2E4)






RESTART IPU

If the Signal IPU instruction (SIPU) is issued by the CPU to an active IPU, the second SIPU will cause the following events in the IPU to occur:

- 1. The IPU will terminate present active execution, and vector to the start IPU Trap Vector Address (TVA) 2E4. The old PSD is stored into Words 1 and 2 of the Context Block as was pointed by the contents of the TVA.
- 2. The old IPU status word is stored into the context block and the new PSD is used to begin execution of another group of 32/70 macro-assembler instructions.

The End of IPU trap is not generated until the IPU has completed execution as directed by the interrupting SIPU instruction.

IPU ERROR CONDITION TRAP (VECTOR ADDRESS 2EC) The vector address found at memory location 2EC points to the TCB which is used upon the occurrence of an error condition within the IPU. The error conditions include non-present memory, undefined instruction, parity error, arithmetic exception, and privilege violation. The undefined instruction error is caused by the execution of any I/O instruction (e.g., CD, TD), any interrupt instruction (BRI, AI), or any instruction not defined in the PSD mode 32/75 instruction set.



.

Figure 2-14. CPU/IPU Interface Operational Flow

2-29

# Table 2-4. IPU Status Word Bit Definitions

Bit	Definition
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	=0, Class 0, 1, 2, or E Error* =1, Class F (Extended I/0) Error* =0, I/0 Processing Error* =1, Interrupt Processing Error* Final Bus Transfer Error Bus No Transfer Error I/0 Channel Busy or Busy Status Bit Error* Ready Timeout Error* Retry Count Exhausted Error* Operand Fetch Parity Error Operand Nonpresent Error Instruction Fetch Parity Error Undefined PSD Mode Instruction Error Memory Fetch DRT Timeout Error Reset Channel Error* Channel WCS not Enabled Error Map Register Address Overflow (Map Context Switch) Unexplained Memory Error BRI I/0 Error* Undefined Instruction PSW Mode Only* Map Invalid Access or Map Mode Restrict Register IPU Privileged Violation Not Used IPU Arithmetic Exception Enable Arithmetic Exception Trap Disable PSD Mode Traps Block Mode is Active IPU Status Not Used CPU ELSA Mode* Not Used =1, IPU Mode PSD
*Not Applic	able to IPU.

The privilege violation error is generated by the IPU attempting to execute an instruction which is defined as privileged but does not have the privileged bit set in the PSD. HALT and WAIT in the IPU must be privileged.

The error status is reflected in the IPU status word as stored into the fifth word of the IPU error TCB (vector location 2EC). The PSD at the time the error occurs is stored into words 1 and 2 of that TCB. The next executed instruction is dictated by the new PSD found in words 3 and 4 of the error TCB.

When the IPU executes a Call Monitor (CALM) instruction, control is transferred to the IPU call monitor trap located at memory address 2F0. The execution which follows the call monitor instruction, as well as any other trap within the IPU, is directed by the contents of the context block related to that specific trap. Execution is directed to the code as defined by the new PSD within the IPU CALM Trap Context Block.

IPU SUPERVISOR CALL TRAP (VECTOR ADDRESS 2E8)

STOP IPU TRAP

**VECTOR ADDRESS** 

2F4

IPU CALL

2F0)

MONITOR TRAP

(VECTOR ADDRESS

When the IPU executes a Supervisor Call (SVC) instruction, control is transferred to the SVC trap. The address of the context block for IPU service of a SVC instruction is located at trap address 2E8. the

This address is the beginning of the 16-entry secondary vector address table. Bits 16 through 19 of the SVC instruction direct the IPU to one of the 16 secondary vector addresses. The secondary vector address selected points the IPU to a TCB for that SVC.

Once the IPU has the address of the TCB, trap processing is handled as a normal trap. The IPU stores the present PSD into words 1 and 2 of the TCB and the status into word 5. Then the IPU uses the new PSD from words 3 and 4 to continue execution.

To stop the IPU processing, the CPU stores a new PSD in words 3 and 4 of the STOP IPU Trap Context Block (TCB) which is pointed to by the address contained in the stop IPU trap vector location 2F4. The STOP IPU TCB is used when the IPU executes an SIPU (X'000A') instruction which is imbedded in the IPU software code. The IPU stores the old PSD into words 1 and 2 of the context block and the IPU Status into word 5 of the context block. The IPU then traps the CPU at location 2EO which indicates that the IPU execution of the SIPU instruction has taken place. The IPU then fetches the new PSD from words 3 and 4 of the context block which can point to a privileged HALT or WAIT instruction to stop the IPU.

The new PSD in the STOP IPU context block may direct the IPU to execute code other than a HALT or WAIT instruction. This utilization of the STOP Trap allows the IPU to signal the CPU at milestones with-out stopping IPU execution. In either use of this stop IPU trap, the present PSD is stored into words 1 and 2 of TCB and the present IPU status into word 5. The IPU done signal is sent to the CPU after storage of the present PSD and IPU status word and before vectoring to the new PSD address.

CPU (END IPU PROCESSING) TRAP (VECTOR ADDRESS 2E0)

MANAGEMENT

MEMORY

The End IPU Processing trap address 2E0 is used by the CPU when the IPU generates the IPU done signal. The CPU handles this trap in the same manner as any other CPU Trap, except that this trap can be blocked at the CPU by setting the block mode.

All information as presented in Section IV for the Memory Management is valid for the IPU.

INPUT/OUTPUT SYSTEM

> SCRATCHPAD MEMORY

The Internal Processing Unit does not perform I/O operations. All I/O operations are performed by the CPU in the system.

Except for the Scratchpad locations related to I/O and interrupts, the IPU utilizes the internal scratchpad in the same manner as the CPU uses its internal scratchpad.

The scratchpad locations loaded by the IPL are not used by the IPU. Thus, no loading procedure is necessary. The IPU can execute the TRSC and TSCR instructions if the user deems it necessary to load or read scratchpad locations.

#### INITIALIZATION

INTRODUCTION The Internal Processing Unit is initialized by a system reset and remains quiescent until a Signal IPU (SIPU) Instruction occurs.

INITIAL PROGRAM The IPU does not perform an IPL. This procedure is controlled by the LOAD CPU and the I/O device. Refer to Section VIII for CPU-IPL operation.

POWER FAIL-SAFE FEATURE The Power Fail Safe feature as implemented in the CPU is not applicable to the IPU operation. The saving of the IPU scratchpad information is not necessary by the IPU since the CPU must re-initialize any IPU operation when the CPU is restarted.

### SECTION III

# TRAPS AND INTERRUPTS

- **INTRODUCTION** Traps and interrupts report asynchronous or synchronous events to the software. Traps are error conditions that are generated internally and interrupts are requests that are generated externally. The events that caused the trap or interrupt can be generated asynchronously by hardware or synchronously scheduled by software when an interrupt control instruction is executed. The trap or interrupt causes a transfer of control to unique vector locations in main memory (see Table 3-1).
  - **TRAPS** The traps for the PSW mode (in order of priority) are:
    - 1. Power Fail
    - 2. Memory Parity
    - 3. Nonpresent Memory
    - 4. Undefined Instruction
    - 5. Privileged Violation
    - 6. System Override

Six additional traps are present in the PSD mode. They are:

1. Supervisor Call Trap (software generated)

- 2. Machine Check Trap
- 3. System Check Trap
- 4. MAP Fault Trap
- 5. Block Mode Timeout (Watchdog) Trap
- 6. Arithmetic Exception Trap
- 7. End of IPU processing

**INTERRUPTS** Interrupts consist of the following:

- Any external event scheduled through the Real-Time Option Module (RTOM)
- 2. Input/Output (I/O) termination interrupts
- 3. Software request interrupt control instruction

OPERATING MODES The 32/70 Series CPU is capable of operating in two modes: the PSW mode and the PSD mode. The two modes identify the firmware routing required to operate with a PSW, thereby allowing existing 32/55 software to operate on a 32/70 Series CPU without modifications. The PSD mode is the default at system reset and remains in effect until a Set CPU Mode macro instruction is executed or an Initial Program Load (IPL) sequence is set up to force the CPU into PSW mode of operation.

INTERRUPT AND TRAP RELATIVE PRIORITY	INTERRUPT LOGICAL PRIORITY	INTERRUPT VECTOR LOCATION (IVL)	TCW ADDRESS **	IOCD ADDRESS **	DESCRIPTION
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 18 19 1A 18 19 1A 18 19 1A 18 19 1A 18 19 1A 18 19 22 23 24 25 26 27 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 20 31 1 HRU 77	00 01 12 13 14 15 16 17 18 19 1A 18 19 1A 18 19 1A 18 19 1A 18 19 1A 18 19 1A 18 19 1A 18 19 1A 20 21 22 23 24 25 26 27 28 29 2A 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 28 29 20 21 27 27 28 29 20 21 27 27 28 29 20 21 27 27 28 29 20 21 27 27 28 29 20 21 27 27 27 28 29 20 21 27 27 28 29 27 27 27 28 29 27 27 27 27 28 29 27 27 27 27 28 29 27 27 27 27 28 29 27 27 27 27 28 29 27 27 27 27 28 29 27 27 27 27 27 27 27 28 29 27 27 27 27 27 27 27 27 27 27 27 27 27	OF4 OFC OE8* 190 194 198 180 184 188 18C OE4 1A4* OFO OF8 OE8* OEC 140 144 148 14C 150 154 158 15C 160 164 168 16C 170 174 178 17C 190* 194* 198* 197 194* 198* 197 194* 198* 198 180 184 188 18C 170 174 178 17C 190* 194* 198* 197 194* 198* 197 194* 198* 197 194* 198* 197 194* 198* 197 194* 198* 197 194* 198* 197 194 198* 197 197 194* 198* 197 197 197 197 197 197 197 197 197 197	100 104 108 10C 110 114 118 11C 120 124 128 12C 130 134 138 13C	700 708 710 718 720 728 730 738 740 748 750 758 760 758 760 768 770 778	Power Fail Safe Trap System Override Trap (Not used) Memory Parity Trap Undefined Instruction Trap Privilege Violation Trap Supervisor Call Trap Machine Check Trap Machine Check Trap System Check Trap MAP Fault Trap Not Used Not Used Not Used Not Used Block Mode Timeout (Watchdog) Trap Arithmetic Exception Trap Power Fail Safe Interrupt System Override Interrupt System Override Interrupt I/O Channel 0 Interrupt I/O Channel 1 Interrupt I/O Channel 2 Interrupt I/O Channel 3 Interrupt I/O Channel 4 Interrupt I/O Channel 6 Interrupt I/O Channel 7 Interrupt I/O Channel 8 Interrupt I/O Channel 8 Interrupt I/O Channel B Interrupt I/O Channel B Interrupt I/O Channel B Interrupt I/O Channel C Interrupt I/O Channel B Interrupt I/O Channel B Interrupt I/O Channel F Interrupt Sternal/Software Interrupts External/Software Interrupts

Table 3-1. PSW/PSD Mode Relative Trap/Interrupt Priorities

Vector Locations Shared With Traps For Nonextended I/O Devices \*

\*\*

PSW Function-Now External/Software Interrupts-For PSD Mode \*\*\*

\*\*\*\* IPU Related Traps

All Interrupts Are Externally Generated

INTERRUPT AND TRAP RELATIVE PRIORITY	INTERRUPT LOGICAL PRIORITY	INTERRUPT VECTOR LOCATION (IVL)	TCW ADDRESS **	IOCD ADDRESS **	DESCRIPTION
78		2E0****			Ending of IPU Processing
79		2E4****			Trap (Used by CPU) Start IPU Processing Trap
7A		2E8 <b>***</b> *			(Used by IPU) Supervisor Call Trap (Used
7B 7C		2EC**** 2F0****			by IPU) Error Trap (Used by IPU) Call Monitor Trap (Used by IPU)
7D	70	2F4****			Stop IPU Processing Trap (Used by IPU)
7E 7F	7E 7F	2F8 2FC			External/Software Interrupts External/Software Interrupts

Table 3-1. PSW/PSD Mode Relative Trap/Interrupt Priorities (Cont'd)

For Nonextended I/O Devices IPU Related Traps (See Section II) \*\* \*\*\*\*

All Interrupts Are Externally Generated

**PSW MODE** The PSW mode identifies traps and interrupts on a prioritized, scheduled basis No distinction is made between traps and interrupts, and both are scheduled by some mechanism external to the CPU ( i.e., IOM or RTOM). The trap conditions that are created internally within the CPU are scheduled by the firmware on an RTOM board if the following requirements are met:

1. Trap level is enabled.

2. Trap level is not active.

3. Any other higher priority level is not active or requesting.

If any of the above requirements are not met, the firmware will reset the condition that caused the trap and continue to the next sequential instruction as if the trap never occurred.

Traps and interrupts in the PSW mode require the participation of three component levels in order to function properly. The three component levels are the IOM or RTOM, the CPU, and the software.

The IOM or RTOM schedules a hardware- or software-initiated interrupt service request. When the requesting level becomes the highest contending level, the CPU acknowledges the interrupt request. In order to enqueue the associated software processing, the IOM or RTOM advances from requesting to active, blocking interrupt requests from lower priority levels. When the software interrupt handler completes its processing, the software dequeues itself by executing a Deactivate Interrupt (DAI) or Branch and Reset Interrupt (BRI) instruction which allows the currently active level and all other lower priority levels to resume requesting for interrupts. This operating mode is also referred to as Block with Activate. In summary, the six steps shown below are required to enqueue or dequeue an interrupt process:

- 1. The IOM, RPU, or RTOM requests an interrupt.
- 2. The CPU acknowledges the interrupt.
- 3. The IOM or RTOM goes active, blocking lower priority interrupts.
- 4. The software handler is given control. (First instruction is noninterruptible)
- 5. The software executes a Deactivate Interrupt (DAI) or Branch and Reset Interrupt (BRI).
- 6. The IOM or RTOM deactivates, allowing lower priority levels to resume requesting.

**PSD MODE** Two types of software trap and interrupt queueing methods exist in the PSD mode. The first method is identical to the queueing described as the PSW mode, where the requesting level advances to active state, blocking all lower priority levels to insure that software is not interruptible by its level or any lower priority levels during the interrupt processing. This method applies to all classes of I/O interrupts and external (RTOM) interrupts.

The second method applies to traps, I/O interrupts and external interrupts. The enqueueing of the software interrupt and trap handlers does not rely on the active state of the applicable channel or RTOM to prevent interrupts or traps for the specific or lower priority levels. The enqueueing function blocks externally generated interrupt requests (channel or RTOM) from being sensed by the CPU firmware. Software must now explicitly dequeue its process with an Unblock External Interrupts (UEI) or a Load PSD (LPSD) macro instruction. The general sequence is:

- 1. The IOM, RPU, or RTOM requests an I/O interrupt.
- 2. When the requesting level becomes the highest contending level, the CPU acknowledges the interrupt request and blocks all interrupts until the UNBLOCK command is received (if bits 48 and 49 of the PSD are 0 and 1, respectively).
- 3. The channel does not go active and is now free to continue I/O related processing.
- 4. The software is given control with all interrupts blocked.
- 5. When the software interrupt handler completes its enqueued processing, it will execute an Unblock External Interrupt (UEI) or a Load Program Status Doubleword (LPSD) macro instruction which will allow externally generated interrupts to be sensed by the CPU firmware. This operating mode is also referred to as Block without Activate.

<u>IVL AND ICB</u> Each trap or interrupt that may occur in the PSD mode has an associated Interrupt Vector Location (IVL) and an Interrupt Context Block (ICB). The IVL contains a 24-bit real address that points to the starting memory address of the ICB. Table 3-1 includes a list of the memory locations dedicated for IVLs.

<u>ICB</u> <u>FORMATS</u> Generally speaking, an ICB consists of six consecutive memory words. However, for some types of ICBs only four or five words are required. The four different ICB formats are listed as follows:

- 1. External and Non-Class F I/O Format
- 2. Trap Format
- 3. Class F I/O Format
- 4. Supervisor Call Format

Figures 3-1 through 3-4 illustrate the four ICB formats.

OLD AND NEW

NEW The first four words of all ICB formats are identical in that they PSD contain the old PSD followed by the new PSD.

The old PSD is stored in the ICB whenever a trap or interrupt occurs and is acknowledged. The old PSD locations provide storage for hardware and software CPU context information current at the time a particular trap or interrupt occurs. Normally, when the software interrupt processing is completed, a BRI, LPSD or LPSDCM instruction will be used to restore the old PSD context information.

The new PSD information must be loaded in the ICB by software before a trap or interrupt occurs. The new PSD must contain the necessary information to set up the hardware and software in the appropriate context for servicing the interrupt.

EXTERNAL AND NON-CLASS F FORMAT The External and Non-Class F ICB format type (see Figure 3-1) is used with all RTOM interrupts and all CD and TD I/O interrupts. RTOM interrupts include: Console Interrupt (Panel Attention), Call Monitor Interrupt, and Real-Time Clock-Interrupt.

Words 1 through 4 contain the old and new PSDs.

Words 5 and 6 of this ICB format type are optional and may be omitted.

The Trap ICB format type (see Figure 3-2) is used for PSD mode traps.

TRAP FORMAT

Words 1 through 4 of the Trap ICB contain the old and new PSDs.

Word 5 of the Trap ICB contains the CPU hardware status word. This is stored in the ICB at the time a trap occurs. The CPU status word may provide additional descriptor bits for defining the error condition. For a detailed description of the CPU status word, refer to the 32/70 Series Technical Manual.

Word 6 of the Trap ICB is optional.




Figure 3-1. Interrupt Context Block Format - External Interrupts and Non-Class F I/O Interrupts

0 IVL .	31	0	ICB		31
VECTOR ADDRESS		•	OLD PSD WORD	1	+0
			OLD PSD WORD	2	+4
			NEW PSD WORD	1	+8
			NEW PSD WORD	2	+12
			CPU STATUS WORD		+16
			NOT REQUIRED		+20

Figure 3-2. Trap Context Block Format

CLASS F I/O FORMAT The Class F I/O format type (see Figure 3-3) requires the use of all six ICB words.

Words 1 through 4 contain the old and new PSDs.

Word 5 of the Class F I/O ICB provides the Input/Output Command List (IOCL) address for the associated Class F I/O channel. This word must be set up in the ICB by software prior to the execution of either a Start I/O or Write Channel WCS instruction. The ICL address is transmitted to the I/O channel by the CPU during the Start I/O or Write Channel WCS SelBUS sequences. The IOCL address must be in a 24-bit real address format.

Word 6 of the Class F I/O ICB contains the 24-bit real address of the channel status word. Whenever the channel reports status to the CPU (and software), the channel stores the channel status word in memory. The CPU then stores the memory address of the channel status word into word 6 of the ICB.

The channel may report status when any one of the following events occur:

1. An interrupt is acknowledged (a hardware event).

2. A Start I/O instruction is executed.

3. A Test I/O instruction is executed.

4. A Halt I/O instruction is executed.

When status is stored during a Start I/0, Test I/0, or Halt I/0 instruction, the channel rejects the instruction, and the CPU Condition Codes are set to reflect the Status Stored condition. Under the Status Stored condition, the channel clears its status pending flags, as well as any interrupt pending flags that are relative to the status just reported.

SUPERVISOR CALL FORMAT The Supervisor Call (SVC) instruction is provided with up to 16 different ICBs. These multiple ICBs are provided to reduce the amount of time required for a user program to request service from the operating system program. The address of a specific ICB is obtained by adding a 4-bit word index value from bits 16-19 of the SVC instruction to the 24-bit address that is in the SVC Interrupt Vector Location (IVL). The sum of these values provides a 24-bit real address of a Secondary Vector Location. The contents of the Secondary Vector Location is the 24-bit real address of the appropriate Supervisor Call ICB. Reference Figure 3-4.

Words 1 through 4 of the Supervisor Call ICB contain the Old and New PSD.

Word 5 of the ICB is available for use by the software SVC Trap processor as an index (call number) for the requested operating system service. Bits 20 through 31 of the SVC instruction are used by the CPU to format word 5 of the Supervisor Call ICB.

Word 6 of the Supervisor Call ICB is optional.




Figure 3-3. Interrupt Context Block Format - Class F I/O Interrupts




Figure 3-4. Supervisor Call (SVC) Trap Context Block Format

# PSD MACRO INSTRUCTIONS

The eight PSD interrupt and trap related macro instructions are:

- 1. Block External Interrupts (BEI)
- 2. Unblock External Interrupts (UEI)
- 3. Load Program Status Doubleword (LPSD)
- 4. Load Program Status Doubleword Change Map (LPSDCM)
- 5. Set CPU Mode (SETCPU)
- 6. Supervisor Call (SVC)
- 7. Enable Arithmetic Exception Trap (EAE)
- 8. Disable Arithmetic Exception Trap (DAE)

All of the above macro instructions, except SVC, can be executed only in the privileged state and BEI, UEI, LPSD, EAE, DAE, and SVC will be valid instructions only if the CPU mode is set to other than the PSW mode. If the PSW mode is set, an undefined instruction trap will occur.

In the PSD mode, traps cannot be inhibited by the Blocked mode or by the activation of any high level interrupt.

A list of the traps, interrupts, and vector addresses is presented in Table 3-1.

AUTOMATIC The 32/70 Series CPU provides for automatic trap halts in both the PSW TRAP HALTS and PSD modes of operation.

PSW TRAP HALTS A PSW mode trap halt\* can occur under any of the following conditions:

- 1. A Memory Parity Error or Nonpresent Memory Error, while handling the dedicated memory locations associated with an interrupt level. This error must occur during the firmware interrupt Store, Place, and Branch sequence or the Branch and Reset Interrupt (BRI) sequence.
- 2. An I/O communication protocol violation during the interrupt or BRI communication sequence.

\*Implementation of the PSW trap halt is the same as described in the PSD trap halt discussion.

6

<u>PSD TRAP</u> <u>HALTS</u> A PSD mode trap halt only occurs if the software has not enabled the PSD mode traps by the SETCPU Enable Trap instruction. The PSD mode traps that arm the Trap Halt logic are:

- 1. Memory Parity Error
- 2. Nonpresent Memory
- 3. Undefined Instruction
- 4. Privileged Violation Trap
- 5. Machine Check Trap
- 6. System Check Trap
- 7. MAP Fault Trap

The PSD mode traps that do not arm the Trap Halt logic are:

- 1. Supervisor Call Trap
- 2. Arithmetic Exception Trap
- 3. Call Monitor Interrupt Trap

MACHINE CHECK TRAP A Machine Check trap is a hardware/firmware failure that has occurred during an interrupt or context switch. These failures include Memory Parity error, Nonpresent Memory error, or I/O and Interrupt SelBUS protocol violations. The specific type of error that causes the trap is described by the CPU Status Word that is stored in the interrupt (trap) context block.

SYSTEM A System Check trap is primarily a software failure that attempted to CHECK TRAP force the CPU into an illogical sequence. The specific type of error that caused the trap is described by the CPU status word stored in the interrupt (trap) context block.

BLOCK MODE The Block Mode Time-Out (watchdog) trap occurs under the following TIME-OUT TRAP . conditions:

- 1. If a Wait instruction is executed with interrupts blocked.
- 2. If the Block Mode Time-Out trap has been enabled by a SETCPU instruction and more than 128 instructions have been executed with interrupts blocked.

PSD TRAP HALT The detection of a PSD trap condition causes the following events to IMPLEMENTATION occur if traps are not enabled:

- 1. The CPU is halted.
- 2. The Interrupt Active light on the Serial Control Panel is turned on.
- 3. The PC portion of the PSW (PSD1) contains the dedicated memory address for the trap causing the halt.
- 4. The CPU halfword indicator (PSD1, bit 5) may or may not be on.
- 5. Starting at memory location  $530_{16}$ , the following error information is stored:

Location	Contents
530	Error PSW (PSD1)
534	Error PSD2 (PSD mode only)
538	CPU Status Word
53C	R(RDEV) Device Table Entry
540	R(INTRTAB) Device Interrupt Entry

## SECTION IV

### MEMORY MANAGEMENT

- INTRODUCTION This section provides information that includes the rules for configuring MOS and core memory, as well as memory management programming methods and formats. For a functional description of the major elements in a 32/70 Series Memory Subsystem, the reader should refer to Section I of this manual.
  - **OVERVIEW** All memory subsystems in the 32/70 Series are configured with a Memory Bus Controller (MBC) that communicates with the SelBUS and controls the memory bus to which the memory modules are attached. The MBC and CPU provide for byte, halfword, or word accesses of memory. The Memory Bus Controller is capable of managing up to 16 overlapped memory modules which operate asynchronously on their bus. Computer memory requests can be initiated every 150 nanoseconds due to the overlapped memory design. All modules under one Memory Bus Controller have the same cycle and access time; however, other MBCs may manage up to 16 fully overlapped modules.
- MOS AND CORE MEMORY Depending on the model, 32/70 Series systems can have either core or MOS memory. Core memory systems are organized into 36-bit words: 32 data bits plus 4 parity bits. MOS memory systems are organized with 39-bit words: 32 data bits plus 7 error checking correcting (ECC) bits. The MOS memory module corrects single-bit errors and has the capability of detecting and reporting double-bit errors.

Core memory packages include the following components:

- 1. Core memory modules
- 2. Memory chassis
- 3. Power supply
- 4. Memory Bus Controller

Core memory for 32/70 Series computers is available in the following forms:

- 1. The basic 32,768-byte core memory modules with a full memory cycle time of 600 nanoseconds
- 2. 65,536-byte core memory packages of 600-nanosecond memory
- 3. 131,072-byte core memory packages of 600-nanosecond memory
- 4. 65,536-byte core memory modules with a full memory cycle time of 900 nanoseconds
- 5. 131,072 core memory packages of 900-nanosecond memory

MOS memory packages include the following components:

1. 128 KB or 256 KB 900-nanosecond MOS memory modules(s)

- 2. Memory chassis
- 3. Power supply
- 4. Refresh board
- 5. Memory Bus Controller (MBC)

600/900 NANOSECOND CORE MEMORY MODULES The 32/70 Series computers will support both 600- and 900-nanosecond core memory modules if they are not intermixed with one memory interface. Since the individual memory modules connected to the memory interface have a full cycle time of 600 or 900 nanoseconds, and the SelBUS operates synchronously with full 32-bit word transfers occurring every 150 nanoseconds, the memory chassis handles the following combinations of overlapped memory operations:

- 1. a. Four memory write operations (26.67M bytes/second) (for 600 ns memory)
  - b. Six memory write operations (26.67M bytes/second) (for 900 ns memory)
- 2. a. One memory read and two memory write operations (19.99M bytes/second) (for 600 ns memory)
  - b. One memory read and two memory write operations (22.22M bytes/second) (for 900 ns memory)
- 3. a. Two memory read operations (13.33M bytes/second) (for 600 ns memory)
  - b. Three memory read operations (10.00M bytes/second) (for 900 ns memory)

MIXED MEMORY RULES

MOS and core memory may be mixed on 32/70 Series systems. However, it should be done only in accordance with the rules listed below:

- 1. Mixed memory can be accomplished on 32/70 Series systems only.
- 2. The higher speed memory must be the low order address space.
- 3. Separate MBCs, chassis, and power supplies must be used for the different memory types.
- 4. The core memory should occupy the low order address space.
- 5. The total amount of core memory in the low order address range must be equal to or a multiple of the MOS memory module size.

An amplification of the preceding rules is provided in the paragraphs that follow.

Mixing MOS and core memory should not be attempted on systems other than the 32/70 Series. For example, the 32/35 and 32/55 cannot support MOS memory. The 32/30 and 32/57 cannot have mixed memory because they use a split backplane.

Separate MBCs, chassis, and power supplies are necessary because MOS and core memory units have different requirements in this regard. When adding core memory to a Model 32/77 processor, it is necessary to add Model 2332 Memory Carriage for 900 ns core memory. The Memory Carriage includes the chassis, power supply, and MBC required to support the core memory. This MBC will not support MOS memory. To add MOS memory to a Model 32/75 processor, a Model 2375 or 2380 Memory Package is required and provides the chassis, power supply, MBC, and memory.

Core memory should occupy the low order address space. This is to ensure that register save areas are in nonvolatile memory locations. If a customer is unconcerned about the state of the processor at the time of a power failure, then the core memory could be high address locations.


Assuming the core memory is in the low order address space, it is necessary to protect the memory from unwanted discontiguous memory locations (holes). The amount of memory on the first MBC will be dictated by the incremental granularity of the MOS memory modules on successive MBCs. Since the smallest granularity of the MOS memory boards is 32 KW, there would have to be at least 32 KW of core on the first MBC. If the MOS memory module used contained 64 KW, the amount of core on the first MBC would have to be 64 KW. After the first MOS memory board size is established, any additional boards must be of the same size. An example would be a Model 32/75 CPU with four 8 KW, 600 ns core memory modules (Model 2152). If a customer wished to add the 64 KW MOS Memory Package (Model 2380) to the CPU, a prerequisite would be to add four additional 8 KW, 600 ns core memory modules (2152) to the first MBC. This establishes the memory on the first MBC (64 KW) and is equal to the granularity of the MOS Memory Package of 64 KW. Additional 64 KW memory modules (Model 2381) can then be added to the MOS Memory Package.

MEMORY REFERENCE INSTRUCTIONS Bits 9-31 have the same format in every memory reference instruction whether the effective address is used for storage or retrieval of an operand, as an indirect address operand, or to alter program flow. The Memory Reference instruction format is shown below:

						1	Т		1	T	٦
OP CODE	R	x	1	F		WOR	RESS			c	
						 <u> </u>	 <u> </u>				

**0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31** 

Bits 9 and 10 specify the general purpose register (GPR) to be used as an index register, bit 11 is the indiract bit, and bits 12-31 define the word address and data type. The effective address of the instruction depends on the values of I, X, and bits 12-31. If I and X are both Zero bits 12-31 address the data type defined by bits 13-29.



F- AND C-BITS

The format of the F- and C-bits have been selected so that any selected data type (byte, 16-bit halfword, 32-bit word, or 64-bit doubleword) can be conviently indexed by that data type. The possible combinations of F- and C-bits are as follows:

F	С	Data Type
0	00	32-bit word
0	01	16-bit left halfword (bits 0-15)
0	10	64-bit doubleword
0	11	16-bit right halfword (bits 16-32)
1	00	Byte O (bits O-7)
1	01	Byte 1 (bits 8-15)
1	10	Byte 2 (bits 16-23)
1	11	Byte 3 (bits 24-31)

DIRECT ADDRESSING When an X is equal to Zero (no indexing), and I is equal to Zero (no indirect), the effective memory address is taken directly from bits 13-29 of the Memory Reference instruction.

The Store Word instruction is coded:

STW 0,0

and is assembled as hexadecimal D4000000. When executed, this instruction stores the contents of General Purpose Register 0 directly into memory byte location 0.

The Store Byte instruction is coded:

STB 0,1

and is assembled as hexadecimal D4080001. Note that the F- and C-fields of the instruction have been altered. When executed, this instruction stores the least significant byte of General Purpose Register 0 directly into memory byte location 1.

INDIRECT AND INDEXED ADDRESSING Indirect addressing can be combined with indexing at any indirect level. An example of indirect addressing with indexing follows:

Location Counter	Machine Instruction	Byte Address	Labe1	Operation	Operand
P00000 P00000 P00004 P00008 P0000A	C9800004 AC90000C 3055 0002	P0000C	STRT	PROGRAM REL LI LW CALM	3,4 1,*LOC1 X'55'
P0000C	00100010	P00010	L0C1	ACW	*L0C2
P00010 P00014	00700014 00000000	P00014	LOC2	ACW	*LOC3,3
P00014 P00018 P0001C	00000001C 00000FFFF	P0001C	LOC3 LOC4	DATAW ACW DATAW	0 L0C4 X'0000FFFF'
P00020		P00000	2001	END	STRT

The first executable instruction is a Load Immediate (LI) to load a value of 4 into GPR3 (index register). The next instruction to be executed is the Load Word (LW). This instruction directs the machine to load GPR1, indirectly using the contents of LOC1 as the operand address. The address in LOC1, however, has the indirect bit on; the machine uses this address to fetch the contents of LOC2. The contents of LOC2 has an indirect bit on, but it also points to GPR3 for indexing. The machine then takes the address contents of LOC2 and adds to it the contents of GPR3 (which increases the address by four bytes). The resulting address points to LOC4. The address PO001C stored in LOC4 as the final operand logical address and loads GPR1 with the hexadecimal value 0000FFFF. The ACW statement is a Macro Assembler directive used to generate an address constant. The DATAW is also a Macro Assembler directive.

INDEXED ADDRESSING Any data type may be indexed by adding a bit at the bit position corresponding to the displacement value for each data type. These are as follows:

Data Type	Bit Position	
Byte Halfword Word Doubleword	31 30 29 28	

If X is nonzero (specifying indexing), bits 13-31 are used to produce a memory address by adding it to the contents of the general purpose register specified by X. Only General Purpose Registers 1, 2, and 3 function as index registers.

For selective or indexed addressing, the displacement is a two complement integer within one of the general purpose registers used for indexing. For word indexing, bit 29 of the index register is the least significant bit of the address. If bit 29 of GPR3 is set to One to provide a displacement of one word, the indexed Store Word instruction is coded:

## STW 0,0,3

This now stores the contents of GPRO in memory indexed by the contents of GPR3. The instruction would assemble as D4600000. The calculated logical effective word operand address (after indexing) would be 00004. Therefore, the contents of GPRO will be stored in memory location 00004.

INDIRECT ADDRESSING If I is equal to Zero, addressing is direct, and the address already determined from X and bits 12-31 is the effective address used in the execution of the instruction.

If I is equal to One, addressing is indirect, and the processor retrieves another address specified by the operand address. In this new address, bits 9 and 10 select the index register and bit 11 is the indirect bit; bits 12-31 specify the effective address as in the memory reference instructions. To use the indirect addressing capability the instruction would be coded:

STW 0.\*0

which causes bit 11, the indirect bit, to be set to One. When executed, this instruction stores the contents of GPRO in the memory location whose address is stored in memory location 0.

Multilevel indirect addressing can be performed when each new address taken from memory has the indirect bit (bit 11) set to One. The process of fetching indirect addresses continues until an address has bit 11 equal to Zero. This address is the logical effective operand address.

Each fullword instruction (32 bits) must be stored in memory on a word boundary (bits 30 and 31 equal to Zero). Memory information boundaries are illustrated in Figure 4-1.

Halfword instructions are stored two per word. When a halfword is followed by a word instruction, the Assembler positions the instruction in the left half of the word and stores a No Operation (NOP) instruction in the right half of the word. This maintains the word boundary discipline.


Memory Reference instructions which address a byte in memory do not alter the other three bytes in the memory word containing the specified byte. Memory instructions which address a halfword do not alter the other halfword of the memory location. The exeception to the preceding is that the Add Bit in Memory instruction may propagate a carry to the most significant bit of the word containing the specified bit.

Word operands must be stored in memory on a word boundary. The most significant word of a doubleword operand must be stored in a memory location having an even word address with the least significant word stored in the next sequentially higher (i.e., odd word) location. Some examples of memory addressing follow:

Byte	Halfword	Word	Doubleword
00000	00000	00000	00000
00001			
00002 00003	00002		
00003	00004	00004	
00005		00001	
00006	00006		
00007	00000	00000	00000
00008 00009	00008	00008	00008
0000A	0000A		
0000B			
20000	00000	0000C	
0000D 0000E	0000E		
0000F	UUUUE		
00010	00010	00010	00010

WORDS, HALF-WORDS, AND BYTES

> WORD AND DOUBLEWORD OPERANDS



DOUBLEWORD




Figure 4-1. Information Boundaries in Memory

HARDWARE MEMORY MANAGEMENT The 32/70 Series computer features Hardware Management that provides full utilization of all available memory. The memory management hardware includes: hardware Memory Allocation and Protection (MAP), extensions to the interrupt, I/0, and memory subsystems. This feature also allows programs to be loaded in one area of physical memory, rolled out to disc, rolled back into another area of memory, and to continue execution without requiring time-consuming software relocation biasing.

In addition, these programs may be distributed throughout physical memory in 32K-byte blocks to take complete advantage of available memory. Hardware Memory Management, including automatic context switching, is accomplished through the processing and control of the MAP. The MAP consists of up to thirty-two 16-bit halfwords. The first 16 halfwords (the Primary MAP) are used to define a 512K-byte logical primary address space into which may be loaded either data or executable programs. The second 16 halfwords (the Extended Operand MAP) are used to define a 512K-byte logical extended operating address space into which only data may be loaded.

By using the MAP, a 512K-byte logical primary address space may be distributed in 32K-byte blocks throughout the 16,777,216 bytes of physical memory and may contain data or instructions. The 32/70 Series computer can access and execute programs up to 512K bytes in size, located anywhere within physical memory (16M bytes). The user can also use an additional 512-K byte logical extended operand address space for data storage. The combination of the logical primary address space and the additional extended operand address space provides support throughout physical memory, provided that the executable code lies entirely within the logical primary address space.

The 32/70 Series computer provides the capability of accessing memory in any of the following modes:

- 1. 512 KB mode
- 2. 5J.2 KB Extended mode
- 3. 512 KB Mapped mode
- 4. Mapped, Extended mode

The 512 KB mode of memory address allows the 32/70 Series Central Processor Unit to directly access any byte, halfword, word, or doubleword in the first 512K bytes of memory without mapping, indexing, or address modification. A 19-bit address field is provided in all Memory Reference instructions for this purpose.

Bits are addressed by using the R (register) field of the instruction word to designate a bit in the byte specified by the 19-bit address. Therefore, any bit in 512K bytes of memory can be directly addressed by the Bit Manipulation instructions.

The 512 KB Extended mode of memory addressing provides the same capabilities as the 512 KB mode plus operand addressing beyond the first 512K bytes of memory to reference all bits, bytes, halfwords, words, and doublewords residing anywhere within 16 megabytes of physical memory, This mode of addressing combines the contents of an index register with the 19 bits of locical address in the Memory Reference instruction to produce a 24-bit physical memory address anywhere in the 16 megabytes of memory. All memory above the first 512K bytes is usable only for data storage and retrieval and not for executable instructions. This mode of memory addressing is applicable to both the PSW and the PSD modes of operation.

ADDRESSING MODES

512 KB MODE

512 KB EXTENDED MODE

512 KB MAPPED MODE

> MAPPED/ EXTENDED

> > MODE

The 512 KB Mapped mode of memory addressing allows a 32/70 Central Processor Unit to access any byte, halfword, word, or doubleword within 16 megabytes of memory through memory mapping. In this mode, the memory management hardware supports up to 16 logical address pages (a page is 32K bytes) distributed throughout 16 megabytes of physical memory by providing mapping and automatic context, MAP, and protection switching. All 16 pages of logical address pages may be used for executable code instructions or for data storage and retrieval. Physical blocks of memory may be common to multiple address spaces, providing a way for users in different address spaces to share common blocks of memory.

The Mapped/Extended mode of memory addressing allows a 32/70 Series Central Processor Unit to access any byte, halfword, word, or doubleword within 16 megabytes of memory through memory mapping. In this mode, the memory management hardware supports up to 32 logical address pages (a page is 32K bytes) distributed throughout 16 megabytes of physical memory by providing mapping and automatic context, MAP, and protection switching. The first 16 pages of logical address pages may be used for executable code or data, and the last 16 pages of logical address pages must be used for data storage and retrieval only. Multiple-user programs may be loaded into any or all of the first 16 pages of logical address pages. A 32/70 Series Computer allows each of these users to directly address any bit, byte, halfword, word or doubleword within the address space in which it resides. Physical blocks of memory may be common to multiple address spaces, providing a way for users in different address spaces to share common blocks of memory.

MEMORY

The 32/70 Series computer includes thirty-two 16-bit (halfword) locations, the Primary MAP, and the Extended Operand MAP. The Primary MAP and the Extended Operand MAP are used to map the 512K-byte logical primary address space and the 512K-byte logical extended operand address space, respectively, onto physical memory addresses. Each of the 16-bit MAP locations associates 32K bytes of the logical primary address space or logical extended operand address space with 32K bytes (8K words) of physical memory. Logical address spaces are defined by building MAP Image Descriptor Lists (MIDL) as shown in Figure 4-2.

Each MIDL contains up to 32 halfword page entries (a page is 32K bytes or 8K words), which contains a 12-bit Page Entry, a Page Valid or Nonvalid bit, and a Write Protect/Unprotect bit. Any or all of the 32 pages may be designated as Write Protected. The first 16 page entries (logical primary address space) may be used for executable instructions or for data storage and retrieval. The second 16 page entries (Extended Operand MAP Image) may only be used for data storage and retrieval purposes. For a complete description of the Memory Mapping, refer to the Memory Addressing section of the Instruction Repertoire.

A logical representation of the components involved in the memory management process of a 32/70 Series system are depicted in Figure 4-3.

BIT WORD <sub>16</sub>	0		P R O T E C T 2	EVEN HALFWORDS 3 4 5 6 7 8 9 10 11 12 13 14 15	16	V A L D	P R O T E C T 18	ODD HALFWORDS 19 20 21 22 23 24 25 26 27 28 29 30 31
0				PRIMARY MAP PAGE 0				PRIMARY MAP PAGE 1
1		t I		PRIMARY MAP PAGE 2				PRIMARY MAP PAGE 3
2				PRIMARY MAP PAGE 4				PRIMARY MAP PAGE 5
3		İ	I	PRIMARY MAP PAGE 6			i	PRIMARY MAP PAGE 7
4	i	1		PRIMARY MAP PAGE 8			1	PRIMARY MAP PAGE 9
5		Ì		PRIMARY MAP PAGE 10			ļ	PRIMARY MAP PAGE 11
6		i		PRIMARY MAP PAGE 12				PRIMARY MAP PAGE 13
7		I		PRIMARY MAP PAGE 14				PRIMARY MAP PAGE 15
8		ŀ		EXTENDED OPERAND MAP PAGE 0			ŀ	EXTENDED OPERAND MAP PAGE 1
9				EXTENDED OPERAND MAP PAGE 2				EXTENDED OPERAND MAP PAGE 3
A				EXTENDED OPERAND MAP PAGE 4			Ì	EXTENDED OPERAND MAP PAGE 5
В		i	İ	EXTENDED OPERAND MAP PAGE 6			i	EXTENDED OPERAND MAP PAGE 7
С				EXTENDED OPERAND MAP PAGE 8				EXTENDED OPERAND MAP PAGE 9
D				EXTENDED OPERAND MAP PAGE 10			Í	EXTENDED OPERAND MAP PAGE 11
E		i	i	EXTENDED OPERAND MAP PAGE 12			i	EXTENDED OPERAND MAP PAGE 13
F				EXTENDED OPERAND MAP PAGE 14				EXTENDED OPERAND MAP PAGE 15

Figure 4-2. MAP Image Descriptor List

,




Figure 4-3. Memory Management Components

MEMORY PROTECTION The memory protection system provides write protection for individual memory pages. When the CPU is in the Mapped mode (either 512 KB or Extended), each 32 KB memory block of logical program address space may be write protected. Write protection for a 32 KB memory block is selected by setting the protect/unprotect bit that is stored, along with the block address, in the MAP register of the CPU.

When the CPU is in the Unmapped mode (either 512 KB or Extended), 512-word memory pages may be write protected. Up to 256 pages (128K words) can be protected at a time. The sixteen 16-bit Page Protect registers are provided in the Unmapped mode.

Write Protection may be overridden by a CPU operating in the Privileged mode.

PROGRAM STATUS DOUBLEWORD The Program Status Doubleword (PSD) provides information relating to the operation that was interrupted or trapped (Old PSD), and the mode and instruction address that is to be given control during context switching (New PSD). The format of the PSD is shown in Figure 4-4.

Execution of any Branch or Branch-and-Link instruction replaces the contents of bits 13-30 of the PSD with the effective address specified by the instruction. In addition, if the Branch instruction specifies an Indirect Branch operation, the contents of bits 1-4 of the PSD are replaced by the contents of the corresponding bit positions in the indirect addresss location.

#### PSD FIELDS

- The PSD fields are coded as follows:
- 1. PRIV (bit 0) indicates the Privileged mode.
  - 0 = Nonprivileged 1 = Privileged
- 2. CCs (bits 1-4) indicate the condition codes.
  - Bit 1 = CC1
  - Bit 2 = CC2
  - Bit 3 = CC3
  - Bit 4 = CC4
- 3. EXT (bit 5) indicates Indexing mode.

 $\begin{array}{l} 0 = 0 \text{ff} \\ 1 = 0 \text{n} \end{array}$ 

- 4. HIST (Bit 6) indicates last instruction was a right halfword (Old PSD only).
- 5. AEXP (Bit 7) indicates Arithmetic Exception Trap Mask.
  - 0 = OFF (Do not generate Arithmetic Exception Trap)
    1 = ON (Generates Arithmetic Exception Trap)
- 6. PSD (Bit 8) indicates PSD mode.
  - 0 = PSD mode off (Displayed PSD only) 1 = PSD mode on (Displayed PSD only)

P R I V			DES		E X T	H I ST	A E X P	P S D	M A P				1			PI	ROG	GRA	MC	cou	NTE	R					L			N R	B L K	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	-

		Т	Т	R EXT	T T T	T	
GRAN	BPIX		0	È INT	CPIX	0	0
				FLAG			

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

BIT 0 = 0UNPRIVILEGED MODE = 1 · PRIVILEGED MODE BITS 1-4 ARE CONDITION CODES BIT 1 = CC12 = CC23 = CC34 = CC4EXTENDED MODE (OFF) BIT5 = 0= 1 EXTENDED MODE (ON) LAST INSTRUCTION EXECUTED WAS NOT A RIGHT HALFWORD BIT 6 = 0LAST INSTRUCTION EXECUTED WAS A RIGHT HALFWORD = 1 ARITHMETIC EXCEPTION TRAP MASK (OFF) BIT7 = 0ARITHMETIC EXCEPTION TRAP MASK (ON) = 1 COMPUTER IS IN PSW MODE (DISPLAYED PSD ONLY) \* BIT8 = 0COMPUTER IS IN PSD MODE (DISPLAYED PSD ONLY)\* = 1 UNMAPPED (DISPLAYED PSD ONLY) \* BIT9 = 0MAPPED (DISPLAYED PSD ONLY) \* = 1 BITS 10-12 ARE NOT USED ARE LOGICAL WORD ADDRESS **BITS 13-29** NEXT INSTRUCTION IS A RIGHT HALFWORD BIT 30 **BIT 31** BLOCKED (DISPLAYED PSD ONLY) \* INDICATE MAP GRANULARITY, 00=UNMAPPED AND ALL OTHERS =8K MAP GRANULARITY **BITS 32-33** PROVIDE A WORD INDEX INTO THE MASTER PROCESS LIST (MPL) FOR THE BASE PROCESS **BITS 34-45** BIT 46 NOT USED RETAIN CURRENT MAP CONTENTS **BIT 47 BITS 48-49** INTERRUPT CONTROL FLAGS ......

BI	IS	
48	49	
0	0	OPERATE WITH UNBLOCKED INTERRUPTS
0	1	OPERATE WITH BLOCKED INTERRUPTS
1	0	RETAIN CURRENT BLOCKING MODE
1	1	RETAIN CURRENT BLOCKING MODE
BITS	50-61	PROVIDE WORD INDEX INTO MASTER PROCESS LIST (MPL) FOR CURRENT PROCESS

BITS 62-63 NOT USED

THESE BITS ARE USED FOR DISPLAY ONLY AND ARE NOT PRESENT IN THE PSD STORED IN MEMORY.

Figure 4-4. Formats for PSD1 and PSD2

7. MAP (Bit 9) indicates Mapped mode

0 = Unmapped mode (Displayed PSD only) 1 = Mapped mode (Display PSD only)

 PROGRAM COUNTER (Bits 10-29) indicate the logical program counter (Word Address).

Bits 10-12 are reserved for possible later use. (They must be zero) Bits 13-29 are the logical address.

- 9. NR (Bit 30) indicates next instruction is a right halfword.
- 10. Blocked (Bit 31) indicates Blocked mode (Displayed PSD only).
- 11. MAP MODE (Bits 32-33) indicate the Granularity as:

00 = Unmapped 01 = Mapped 8K Granularity 10 = Mapped 8K Granularity 11 = Mapped 8K Granularity

12. BPIX (Bits 34-46) provide a word index into the Master Process List (MPL) for the base process. (Bit 46 is ignored.)

13. Bit 47 = Retain current MAP contents. (New PSD only)

14. EXT INT FLAG (Bits 48 and 49) indicate external interrupt state.

Bi	ts	
48	49	
0 0	0 1	<pre>= Operate with Unblocked interrupts (interrupt level active) = Operate with Blocked interrupts (interrupt level not active)</pre>
1 1	0 1	active) = Retain Current Blocking Mode (New PSD only) = Retain Current Blocking Mode (New PSD only)

15. CPIX (Bits 50-63) provide a word index into the Master Process List (MPL) for the current process. Bits 62 and 63 are ignored.

CONDITION CODES A 4-bit Condition Code is stored in the PSD on completion of the execution of most instructions. These conditions may be tested to determine the status of the results obtained.

CC1 is set if an Arithmetic Exception occurs CC2 is set if the result is greater than zero CC3 is set if the result is less than zero CC4 is set if the result is equal to zero

The Branch Condition True (BCT), Branch Condition False (BCF), and the Branch Function True (BFT) instructions allow testing and branching on the Condition Codes.

MAP DESCRIPTION The second word of the PSD contains two 12-bit fields whose primary purpose is to provide the linkage from that PSD to the correct map entries for execution of the process associated with that PSD. The CPU MAP consists of a RAM with 32 locations, and the firmware will locate the appropriate entries for this RAM in main memory through a set of software-maintained tables which are interpreted by firmware on these two values from the PSD.

The 12-bit fields are named as follows:

1. BPIX - Base Process Index

2. CPIX - Current Process Index

The software maintains a Master Process List in memory. The base address is kept in a known (scratchpad) location. It contains one entry for every value which can appear in either the BPIX or CPIX fields, and it is quite reasonable for PSDs to exist where the CPIX and BPIX are identically equal. This Master Process List is maintained by the most privileged code of the system, and destruction of its contents will surely lead to immediate disaster.

MASTER PROCESS LIST (MPL) The address of the MPL is set by the CPU firmware at System Reset time by the loading of a predetermined scratchpad cell with the 24-bit physical MPL address. The MPL entries contain the physical address of the MAP Segment Descriptor List (MSDL) and a 6-bit count of the number of Map Segments which concantenates to form the appropriate map contents.

When a PSD is being entered into the CPU, the firmware is faced with one of three possible actions relating to the map:

1. The PSD being loaded has its mode set to Unmapped, which basically means that it is going to operate with physical rather than logical memory addresses. Firmware action when loading this type of PSD is simply to leave the map contents as they are, and cause them to become inactive for the duration of this PSD execution.

The Unmapped indication in the PSD overrides the Load Program Status Doubleword And Change Map (LPSDCM) instruction.

- 2. The PSD is being loaded as a result of the software instruction LPSD. In this event, firmware is being assured by the software that the map contains the appropriate contents and the only firmware action necessary is to reactivate the map circuitry. The basic function of this is to avoid the cost of reloading the map when returning from an excursion into an unmapped function, and software will insure that no other mapped process has intervened.
- With the exception of the two preceding cases, the entry of a new PSD into the CPU always results in a total initialization of the map cirucit.

The MAP RAM will be loaded from page 0 up with values obtained from main memory.

The PSD being loaded contains sufficient information for the firmware to make its way through the series of software-maintained tables in main memory to assemble the information necessary to initialize the map circuit. The objective of the table design is to provide for the assemblage of an addressability for that PSD from three distinct types of elements:

- 1. Private data which is unique to that process.
- 2. Statically shared data which is shared between several processes. This sharing is known at load (map creation) time. Since there exists in reality only a single copy of the data, it is important to software that a single physical copy of its logical/physical map exists, and that all PSDs using this shared data are funnelled through that copy for both software sanity and usage statistics.
- 3. Data that is shared by means of dynamic invocation. This data (like a Task Service Area (TSA)) is logically "owned" by a particular process, but needed by a variety of other processes which are invoked by the original process in the course of its execution. This data is generally of the type that it is a "per process global" set of data where any number of Operating System (OS) services need a random subset of the information which defies the organization as a reasonable parameter package, and is likely unalterable directly by the "owning" process. The OS services which need this data essentially have a partial map in memory covering their private code and data, which must be completed by adding this invocation page for them to correctly perform their functions.

It would be possible to accomplish this dynamic completion of the OS service map by moving into the service map image in memory, but the complexity of maintaining a stack of these invocations and returns (which are totally unsequenced due to the dispatching strategy) is large, and a dynamic link through the PSD relieves both complexity and overhead in this area.

The key elements of the PSD which provide firmware with the ability to satisfy these requirements are two 12-bit fields in the second word of the PSD, the CPIX (Current Process Index), and the BPIX (Base Process Index).

These two fields are both direct word indices into a software-maintained Master Process List (MPL) which is located in physical memory. It is both reasonable and frequent that the BPIX and CPIX fields of a PSD contain the identical number. The MPL is maintained by the most privileged OS code and any destruction will result in immediate disaster.

When the firmware must initialize the map circuit during the loading of a PSD, the following procedure is followed:

- Using CPIX, locate the MAP Segment Control Descriptor (MSCD) in the MPL. This word is the controlling factor in map initialization. This word consists of three fields (see Figure 4-5):
  - a. Borrowed Bit (Bit 0) Tells the firmware (1) that the first set of map entries are to be obtained from the BPIX MSCD to satisfy the invocation sharing time of creation of this entry, and (2) the numeric value of the BPIX was unknown (and there exists a multiplicity of BPIXs).
  - b. Segment Descriptor Count (SDC) The count of the number of Segment Descriptors which are required to describe the addressability of the PSD.
  - c. MAP Segment Descriptor List (MSDL) Pointer The physical address in main memory of the first (or second if the borrowed bit was set) CPIX Segment Descriptor.


A MAP Segment Descriptor (MSD) is a single word entry which has two fields (see Figure 4-6):

- 1. Segment Page Count (SPC) A count of the number of pages (map locations) which this Segment Descriptor covers.
- Map Image Descriptor List (MIDL) Pointer The starting physical address of the map cell block which contains the MAP Image Descriptors (MID). A MAP Image Descriptor is a single word with one or two halfword page entries (see Figure 4-7).


If the borrowed bit is set when the firmware locates the MSCD, the first segment descriptor is taken from the segment list which is described by the BPIX, and the second and subsequent segment descriptors are taken from the list described by this MSCD. When this indirection has been completed, the only noticeable impact on further processing is that the first map cell to be loaded from this list is "n" rather than "0" (if the borrow bit had not been set).

The variable length of pages described by each segment descriptor word are concantenated into the map until the segment count from the MPL is . exhausted. The initialization is complete.

ADDRESS GENERATION Address generation is accomplished by adding the contents of the instruction to the contents of the index register to form a logical address. In the Unmapped modes, the logical address is the same as the physical address. In Mapped modes, a portion of the logical address is used to address the MAP, while the remaining portion is used in the physical address. A graphical representation of the address generation process for each of the four modes is presented in Figures 4-8 to 4-11.







BITS 0-7 NUMBER OF MAP PAGES TO BE LOADED

BITS 8-31 MAIN MEMORY LOCATION OF MAP IMAGE DESCRIPTORS (MID'S)

Figure 4-6. MAP Segment Descriptor (MSD)







Figure 4-7. MAP Image Descriptor (MID)




NOTE: THIS METHOD MAY ADD OR SUBTRACT INDEXED ADDRESSES DEPENDING ON THE SIGN OF THE INSTRUCTION.





NOTE: THE INSTRUCTION BEING ZERO EXTENDED DOES NOT ALLOW SUBTRACTION OF INDEXED ADDRESSES.








Figure 4-10. Address Generation (512 KB Mapped Mode) (Non-Extended)





# SECTION V

### INPUT/OUTPUT SYSTEM

INTRODUCTION	Input/Output (I/O) operations consist of transferring blocks of bytes, halfwords, or words between core memory and peripheral devices. Trans- fers are performed automatically, requiring minimal CPU involvement.
	All system components which participate in the execution of an I/O operation are illustrated in Figure 5-1. The peripheral device(s) shown may be either data processing devices such as disc files, magnetic tape units, line printers, card readers, and card punches; or they may be real-time system devices such as data acquisition subsystems, communi- cations control units, or system control units.
	There are two modes of I/O operation possible, the first being the Program Status Word (PSW) mode which responds only to Class 0, 1, 2, 3, and E I/O processors. The second is the Program Status Doubleword (PSD) mode, which will respond to all of the preceding I/O processors as well as Class F I/O processors.
	The I/O processors used in a 32/70 Series computer are available in three types. The first type is the standard Input/Output Micropro- grammable Processor (IOM) containing a SelBUS interface, Micropro- grammable Processor, and Device Dependent logic. The second type of I/O processor is the Integrated Channel Controller, also known as the Regional Processing Unit (RPU) (Figure 5-2) which combines the functions

of a channel and a controller into one unit. The function of a channel is to schedule the requests for main memory between a number of controllers. The channel also interfaces the controller with the CPU to initiate or terminate an I/O operation. The third type of I/O processor is the General Purpose Multiplexer Controller (GPMC) and General Purpose Device Controller (GPDC) combination. The GPMC functions as the SelBUS interface, and as the decode and control logic for up to 16 device addresses. The GPMC also controls a number of independent device controllers that are located some distance from itself. The independent device controllers (GPDCs) function as device interface logic for one or more devices per GPDC.

- **DEFINITIONS** The following definitions are presented to aid in understanding the Input/output operations.
  - 1. <u>I/O Processor</u>-The entire subsystem that interfaces the SelBUS and provides I/O ports to the devices.
  - External Media-A general term for punched cards, printed forms, magnetic tape, or discs.
  - 3. <u>Input/Output Devices</u>-The peripheral devices interfaced to a 32/70 Series computer, e.g., card reader, card punch, paper tape reader, paper tape punch, line printer, and magnetic tape drives.





Figure 5-1. 32/70 Series Input/Output Organization

#### SELBUS INTERFACE



\*OPTIONAL ACCESSORY

Figure 5-2. Block Diagram - Regional Processing Unit (RPU)

- 4. <u>Direct Access Devices</u>-A type of storage device wherein access to the next position from which information is to be obtained is in no way dependent on the position from which information was previously obtained. Magnetic disc drives and magnetic drums are examples of direct access devices.
- 5. <u>Communications Devices</u>-Real-time devices, such as teletypewriters and process control devices, that interface to a 32/70 Series computer.
- 6. <u>Controllers</u>-A general term used to describe the peripheral device interface logic. One controller may handle several devices.
- 7. <u>Channel</u>-That portion of an I/O processor containing the logic to interface the SelBUS and to control the device interface logic. One channel may handle one or more controllers.
- 8. <u>Commands</u>-Commands are directives that are decoded and executed by the channel, controller, and I/O device to initiate the I/O operation.
- 9. <u>Instructions</u>-Directives to the CPU that are decoded and executed by the CPU. Instructions are a part of the CPU program.
- 10. Command List-One or more commands arranged for sequential execution.
- 11. <u>Data Chaining</u>-Data Chaining is specified by a flag in the IOCD and causes a channel to fetch the next IOCD when the byte count in the current IOCD reaches zero.
- 12. Local Store-Another name for the CPU scratchpad memory.
- 13. <u>Channel End-A</u> termination condition that indicates all information associated with the operation has been received or provided, and that the channel and controller are no longer needed. This condition resets all conditions in the CPU scratchpad pertaining to the specific channel and controller.
- 14. <u>Device End</u>-An indication from the controller to the channel that an  $\overline{I/0}$  device has terminated execution of its operation.
- 15. <u>Controller End-Operations</u> that keep the controller busy after reporting a Channel End cause Controller End reporting (at the end of its operation) indicating that the controller is available for initiation of another operation.

I/O processors are classified as types 0, 1, 2, 3, E, and F. The type 0, 1, and 2 I/O processors are associated with the teletype, line printer, and card reader respectively, and are contained on a single IOM. The type 3 I/O Processor is the RTOM Interval Timer. A type E I/O processor is one which is controlled by the use of the Command Device (CD) and Test Device (TD) instructions and has the capability of only addressing 512 KB of memory. The type F I/O processor responds to the 32/70 Series I/O instructions, has the capability of addressing memory throughout a 16 MB range, and in some cases supports an optional Writable Control Storage (WCS) unit.

Input/Output (I/O) operations with the Class O, 1, 2, and E I/O processors consist of transferring blocks of bytes, halfwords, or words between core memory and peripheral devices. Core memory locations addressed by these I/O processors are limited to the first 128K words (512K bytes) of contiguous memory. Transfers are possible at rates up to 1.2 million bytes per second. The system components which participate in the execution of an I/O operation are illustrated in Figure 5-3.

I/O PROCESSOR CLASSIFICATION

OPERATION WITH CLASS 0, 1, 2, AND E I/O PROCESSORS A 32/70 Series system will support a total of 16 I/O processors. Each I/O processor may in turn support as many as 16 device addresses, allowing as many as 128 separate addressed devices to be connected to a 32/70 Series computer at one time.

Two types of I/0 instructions, Command Device (CD) and Test Device (TD), are executable by Class 0, 1, 2, and E I/0 processors.

COMMAND DEVICE INSTRUCTION Transfer of a block of information is initiated by execution of a Command Device instruction in the CPU. This instruction, illustrated in Figure 5-4, specifies the device, the direction of transfer, and other control parameters required to condition the device to generate or accept data. The control parameters are defined in Figure 5-5. The I/O processor, consisting of an IOM and Device Dependent logic, accepts the Command Device from the CPU, routes the device control parameters to the device specified in the instruction, and initializes the transfer of . a block of data. A Transfer Control Word contains the starting memory address and the number of transfers to be made, and is contained in a memory location dedicated to each device address.

TRANSFER CONTROL WORD The Transfer Control Word (TCW) contains a 20-bit address which defines the memory location for each transfer. It also contains a positive 12-bit binary Transfer Count (TC). The Transfer Count plus the Format Code (FC) permits transfers of blocks of information having any number of bytes, halfwords, or words up to 4,096. The format of the Transfer Control Word (TCW) is shown in Figure 5-6.

The presence of the Format Code in the TCW permits transfers of bytes, halfwords, or words. The Format Code is designed such that when F is equal to One in a given TCW, the address is incremented in bit position 31 each time a transfer occurs. Therefore, each transfer is stored in or read from a consecutive byte in memory in this order:

#### Word N

### Word N+1

---Byte 0,Byte 1,Byte 2,Byte 3

Byte 0,Byte 1,Byte 2,Byte 3---

The proper binary value of Format Code for accessing consecutive halfwords in memory is F equal to 0, C equal to Y1, where Y equal to Zero designates left halfword and Y equal to One designates right halfword. With this value of Format Code, the address is incremented in bit position 30 each time a transfer is made. This results in the desired accessing of consecutive halfwords.

The proper value of Format Code for consecutive word accessing is TCW equal to 000. When this value is present in a given TCW, the I/0 processor increments the TCW in bit position 29 each time a transfer occurs.

The Format Code values discussed above are summarized in Table 5-1.

Each time the address is incremented, the Transfer Count is decremented. Therefore, the block length is always defined by the number of memory accesses and not by the number of words transferred. For specific I/O processors (i.e., GPMC, HSD, ADI, and FMS), the TCW address field is used to supply an Input/ Output Command Doubleword (IOCD) address.

The dedicated memory addresses used with the 16 I/O Processors are included in the list of Relative Trap/Interrupt Priorities (reference Table 3-1).




Figure 5-3. Class 0, 1, 2, and E I/O Organization





Figure 5-4. Command Device Instruction Format

BIT	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
CARD	0 NONDATA	N.U.	0	TERMINATE = 1												
READER	1 RD/WR	N.U.	0	PROGRAM VIOL = 0 INPUT = 1		AUTO MODE	• IF ZER	OS - TRANSLATE	MODE = 1/2 ASCI	I = FUNNY CODE						
LINE	0 NONDATA	N.U.	0	TERMINATE = 1							•					
PRINTER	1 PRINT	N.U.	0	OUTPUT = 0 PROG VIOL = 1	ADVANCE FORM	FORMAT 4 •	FORMAT 2 •	ADV LINE OR FORMAT 1	*FORMA	T MEANS USE PAI	PER ADVANCE B	Y VERT FORMAT	LOOP CHAN 000	2 111 <sub>2</sub>		
TELETYPE	0 NONDATA	N.U.	o	TERMINATE = 1												
CRT CONSOLE	1 RD/WR	N.U.	o	INPUT = 1 OUTPUT = 0	KEYBOARD ECHO											
MAGNETIC	0 NONDATA	N.U.	TRANSFER CURRENT ADDR = 1	TERMINATE = 1	BACKSPACE ONE RECORD	ERASE 3.5" TAPE	ADV TO EOF	** WRITE	EOF RECORD BI	S 20,21, AND 22 = TS 21 AND 22 = 1 CORD BITS 20 AN						
TAPE (9-TK)	1 RD/WR	N.U.	1	INPUT = 1 OUTPUT = 0												
MAGNETIC	0 NONDATA	N.U.	TRANSFER CURRENT ADDR = 1	TERMINATE = 1	BACKSPACE ONE RECORD	ERASE 3.5" TAPE	ADV TO EOF		800 BP1 = 0 556 BP1 = 1	* **WRITE	EOF RECORD BI	S 20,21, AND 22 = TS 21 AND 22 = 1 CORD BITS 20 AM				
TAPE (7-TK)	1 RD/WR	N.U.	1	INPUT = 1 OUTPUT = 0				INTER- CHANGE MODE = 1	EVEN PARITY ≈ 1							
CARTRIDGE	0 NONDATA	N.U.	TRANSFER CURRENT ADDR = 1	TERMINATE = 1	RECAL HEAD OFFSE	SEEK T CONT. = 112	TRACK 512	TRAČK 256	TK 128 NEGATIVE DIRECT = 1	TK 64 OFFSET = 1 RESET = 0	тк 32	TK 16	ТК 8	ТҚ 4	ТК 2	ТК 1
DISC # 9008	1 RD/WR	N.U.	INITIALIZE PLATTER + RD + WR = 1	INPUT = 1 OUTPUT = 0	READ TK 0 HEAD 0 SECTOR 0	HEAD AND SECTOR = 1 INIT = 0	INHIBIT HEADER CHECK + INIT = 0					HEAD 0/1	SECTOR 8	SECTOR 4	SECTOR 2	SECTOR 1
MOVING-	0 NONDATA	N.U.	TRANSFER CURRENT ADDR = 1	TERMINATE ⊩ 1	RECAL SET READ MARGINS	SEEK SET READ MARGINS	TK 512	TK 256	TK 128	ТК 64	TK 32	TK 16	TK 8 STHOBE LATE	TK 4 STROBE EARLY	TK 2 OFFSET MINUS	TK 1 OFFSET PLUS +
HEAD DISC # 9010	1 RD/WR	N.U.	INITIALIZE PACK = 1 RD SEC = 1 WR SEC = 1	INPUT = 1 OUTPUT = 0	WR/RD DIAGNOSTIC READ TK SECTOR 0	WR/RD SECTOR 0, HEAD 0,			SECTOR 128	SECTOR 64	SECTOR 32	SECTOR 16	SECTOR 8	SECYOR 4	SECTOR 2	SECTOF 1
FIXED-	0 NONDATA	N.U,	TRANSFER CURRENT ADDR = 1	TERMINATE = 1			RACK = BITS 16 - 1	9 = 0 AND TRACK	ADDRESS IN BIT	ГS 20 - 31						
HEAD DISC # 9014	1 RD/WR	N.U.	WRITE RELEASE SECTOR = 1	RESERV	E DISC PORT = BI E DISC PORT = BI T READ TK 0, SEC	TS 18,19, AND 22		READ SEC	CTOR = BITS 18,1	AND 21 = 1 AND SI 9, AND 21 = 1 AND BITS 18 AND 19 =	SECTOR NUMBE	ER IN BITS 27-31	27 - 31			

•

5-7



BITS 0-11 DESIGNATE THE NUMBER OF TRANSFERS TO BE MADE BETWEEN MEMORY AND THE DEVICE CONTROLLER CHANNEL.

BITS 12,30,31 SPECIFY THE FORMAT CODE FOR EACH TRANSFER (SEE TABLE 5-1).

BITS 13-29 DESIGNATE THE MEMORY LOCATION FOR EACH TRANSFER.


#### NOTE

THE WA FIELD IS INTERPRETED AS A 24-BIT REAL ADDRESS BY THE I/O PROCESS. THEREFORE, THE ADDRESS RANGE IS LIMITED TO THE FIRST 512 KB OF MEMORY.

Figure 5-6. Transfer Control Word Format

# Table 5-1. Transfer Control Word Format Code

Information Format	FC
Byte Halfword Word	1XX 0Y1 000
XX = Byte number Y = O designates left M Y = 1 designates right	nalfword halfword



CC2 = 0 STATUS TRANSFER WAS PERFORMED CC2 = 1 STATUS TRANSFER WAS NOT PERFORMED CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF

Figure 5-7. Test Device Instruction Format

UPPER HW	0	1	2	3	4	5	6	7	8	9	. 10	11	12	13	14	15
LOWER HW	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
LINE PRINTER	0	PROG VIOL	DEV INOP	0	0	0	0	0	0	BOF	0	0	0	DEV BUSY	0	0
MAG TAPE	0	PROG VIOL	DEV INOP	VRC ERROR	0	REW IN PROG	CRC LRC	0	0	EOT	вот	EOF	0	DEV BUSY	FILE PROT VIO	ODD REC LGT
MOVING- HEAD DISC	0	PROG VIOL	DEV INOP	UNCORR DATA ERROR	0	FILE UN- SAFE	SEEK IN PROG	CORR DATA ERROR	0	0	ADDR ERROR	0	0	0	0	SEEK TRACK ERROR
FIXED- HEAD DISC	0	PROG VIOL	DEV INOP	CHK SUM	0	0	0	0	0	0	SECTOR ERROR	0	MUX BSY (DUAL CPU)	0	FILE PROT VIO	SEEK TRACK ERROR
CARD READER/ PUNCH	0	0	FILE MARK RD	READ CHECK	0	STACKER FULL	PUNCH CHECK	HOPPER EMPTY	0	PICK FAILURE	TRANSMIT ERROR	INCORRECT LENGTH	UNWS CHAN END	ILLEGAL END	INT PEND	CHAN END

THE STATUS HALFWORD IS STORED IN THE MEMORY HALFWORD SPECIFIED BY THE ASSOCIATED TRANSFER CONTROL WORD (TCW).

Figure 5-8. Test Device 2000 Status Information

DEVICE INSTRUCTION The Test Device (TD) instruction is used to acquire status information from the Input/Output processor and the associated device(s). Three levels of the TD instruction (8000, 4000 and 2000) may be used to acquire this information. The status information is in the form of four condition code bits for each level of test. The TD instruction does not initiate any action in the device. The TD 8000 instruction is used by the CPU to test the general status of the addressed device and associated I/O processor. The TD 4000 instruction is used by the CPU to allow further definition of the errors indicated in the TD 8000. The TD 2000 instruction is used by the CPU to obtain 16 bits of status information from the device/processor. This instruction causes the addressed I/O processor to transfer a 16-bit status word to the memory address specified by the TCW. The 16-bit status word may be placed in memory in either the right or left halfword position, depending on bits 30 and 31 of the TCW address. A TCW used with a TD 2000 should always specify halfword memory addressing. Figure 5-7 provides a breakdown of the Test Device instruction format. Figure 5-8 provides the status information returned from standard peripheral devices upon execution of TD 2000 instructions.

### INPUT/OUTPUT PROCESSOR

Each Input/Output processor consists of an Input/Output Micropro grammable Processor (IOM) and Device Dependent Interface logic. The Microprogrammable Processor (MP) and the Device Dependent Interface logic are customized for each device. The firmware for a given Input/Output processor is contained in a set of PROMs that plug into the processor board. The information contained within the PROMs is device dependent.

This design technique provides extreme flexibility for custom designed interfaces since the basic MP and SelBUS interface are also available as a General Purpose I/O Processor (GPIO). All that is needed to convert the GPIO processor into a special purpose I/O processor is the Device Dependent Interface logic and the firmware microprogram.

The maximum throughput of an Input/Output processor is 1.2 million bytes per second.

There are two types of Input/Output processors:

- 1. Multiple Device Controller (MDC)
- 2. Multiple Controller Controller (MCC)

The MDC controls like devices, such as four magnetic tapes. The MCC emulates multiple controllers such as the TLC Input/Output processor that controls a teletype, a card reader, and a printer. MCC Input/ Output processors are multiplexed processors handling more than one device simultaneously accessing memory. The Asynchronous Data Set Interface (ADS) is an example of a multiplexed processor. The ADS handles four half- or full-duplex lines directly to memory on a message basis. Four memory input buffers and four output buffers can be active at one time.

SelBUS INTERFACE The Input/Output SelBUS interface contains the registers and SelBUS drivers for a full 32-bit data transfer. The main function of this logic is to receive and drive communications on the SelBUS. All the interface control logic, including processor address recognition, interrupt polling, and data transfer to and from the SelBUS, are included in the interface.

The bus priority logic is controlled by the interface control logic. It polls for the SelBUS, determines when it wins the poll, and then drives the transfer on the bus. Priorities are set through physical switches in the Input/Output processor.

TRANSFER An Input/Output processor will respond to all bus transfers that it RESPONSES receives. It has three immediate responses:

- 1. Retry
- 2. Busy
- 3. Transfer Acknowledge

The sending bus device can determine the status of its transfer to the Input/ Output processor by monitoring these lines. A Retry answer means that the Input/Output processor of the MCC type is temporarily busy. A Busy means to set the busy condition code bit in the software instruction and proceed with the next instruction. An Input/Output processor of the MDC type would generate such a return. A Transfer Acknowledge indicates that the transfer was accepted and is being processed. If no answer is present in the bus cycle following the transfer, a non-present Input/Output processor was addressed.

IOM DATA STRUCTURE The IOM data structure provides for the transfer of data, arithmetic and logical manipulation of data, storing of device and processor status, decoding of commands, and data buffering. Figure 5-9 provides a block diagram of the IOM.

Two 16- by 16-bit word register groups, RA and RB, are available as working read/write memory. The output for each register pair is the input to the Arithmetic/Logic Unit.


The destination address and the most significant 16 bits of the data bus are directed to the RA register group. The program counter and the ALU output are also directed to the RA register group. The least significant 16 bits of the data bus and 16 bits of data from the peripheral devices are directed to the RB register group. The ALU output and a 16-bit literal from the control register are also input to the RB register group.

- ARITHMETIC The data structure includes a full 16-bit Arithmetic/Logic Unit which inputs from RA and RB. The ALU is equipped with a 3-bit status register which contains previous carry, all zeros condition, and the most significant bit.
- DATA STRUCTURE A 32-bit by 1,024-word microprogrammed control memory and a 48-bit test CONTROL structure (32 implemented) control the flow of data and commands between the SelBUS and peripheral devices.
- TEST STRUCTURE The IOM test structure is used with the Wait and Conditional Branch operations to control the sequencing and timing of instructions.
  - INTERRUPTS The IOM has a single Master Interrupt line. For device controllers requiring more interrupts, the necessary mask register and Priority Decode logic is included in the Device Interface logic.

**CLASS F** The following discussions refer to the organization and operation of **I/O OPERATION** Series Class F I/O processors.

Class F Input/Output operations consist of transferring blocks of bytes, halfwords, or words between core memory and the peripheral devices. Transfers are performed automatically requiring a minimum of CPU involvement.

A typical configuration for Class F I/O operation is illustrated in Figure 5-10. The I/O devices include card readers, line printers, discs, magnetic tapes, and telecommunications equipment. The controller provides the logical and buffering capabilities necessary to operate an I/O device. The controller is attached to a channel. The channel's function is to schedule the requests for main memory between a number of controllers. The channel also connects the controller to the CPU to initiate or terminate an I/O operation.



DEVICE DEPENDENT INTERFACE

Figure 5-9. Block Diagram - I/O Microprogrammable Processor

The integrated channel controller, also known as the RPU, combines the functions of a channel and a controller into an indistinguishable unit.

CLASS F I/O PROCESSOR An I/O processor consists of two or more distinct logic subassemblies which are:

- 1. <u>The Channel-which</u> interfaces with the SelBUS to send and receive information between the channel, the CPU, and/or memory. The other side of the channel interfaces with one or more controllers to provide control signal and data paths to/from the controllers.
- 2. <u>The Controller</u>-which interfaces between the channel and the device itself. The purpose of the controller is to provide the proper protocol for the device and to convert that protocol to a standard protocol for use by the channel.
- 3. <u>Writable Control Storage</u>-which interfaces the channel, provides a source of Read/Write memory for the channel. The use of the Writable Control Storage is to customize an I/O processor for specific uses. The Writable Control Storage is loaded by special software instructions and may contain any program the user requires.

The main subassemblies common to all Class F I/O processors are the controller and channel, with the Writable Control Storage being an option.


Dedicated memory locations are associated with each I/0 processor and provide main memory locations to transmit or receive control information required to initiate or terminate an I/0 operation. The control information consists of:


- 1. Service Interrupt Vector Address
- 2. Input/Output Command Doubleword (IOCD) Address
- 3. Status Address
- 4. New Program Status Doubleword (PSD)
- 5. Old Program Status Doubleword (PSD)

A graphic representation of the I/O control words is shown in Figure 5-11.

ADDRESSING METHOD Memory addresses are transferred to the channel when a Start I/O (SIO) or Write Channel Write Control Storage (WCWCS) instruction is executed by the CPU. Prior to the execution of the I/O instruction, the software stores the address of the first Input/Output Command Doubleword (IOCD) to be executed into the word indicated by adding 20 (decimal) to the contents of the Service Interrupt Vector (SIV). The word indicated is referred to as the Input/Output Command List Address (IOCLA).

The memory addressing method used for Class F I/O is real addressing. Real addressing is the capability to directly address any memory location within the 16 MB maximum capacity of the system without any address translation. This method of addressing differs from the method normally used by the software programmer, who relies on a hardware address conversion to transform the logical address to a real address in order to address memory locations greater than 512K bytes.








Figure 5-11. I/O Control Words (Class F)

5-15

PSD MODE I/O INSTRUCTIONS When operating in the PSD mode, a set of special instructions augments or replaces those used for the PSW mode of operation. The PSD I/O instructions include the following:

- 1. Start I/O (SIO)
- 2. Test I/0 (TIO)
- 3. Halt I/O (HIO)
- 4. Stop I/O (STPIO)
- 5. Grab Controller (GRIO)
- 6. Reset Controller (RSCTL)
- 7. Reset Channel (RSCHNL)
- 8. Enable Channel WCS Load (ECWCS)
- 9. Write Channel WCS (WWCS)
- 10. Enable Channel Interrupt (ECI)
- 11. Disable Channel Interrupt (DCI)
- 12. Activate Channel Interrupt (ACI)
- 13. Deactivate Channel Interrupt (DACI)

For all Class F I/O instructions, the logical channel and device addresses are specified by bits 16-31 of the instruction plus the contents of the General Purpose Register (GPR) specified by the instruction (if the GPR specified is nonzero). The channel will ignore the subaddress for operations that pertain only to the channel.

The Class F I/O instructions can be executed only when the CPU is in privileged mode and operating in the PSD mode.

- START I/O (SIO) The Start I/O initiates an I/O operation. If the necessary channel, subchannel or controller is available, the SIO is accepted and the CPU continues to the next sequential instruction. The channel/controller independently governs the I/O device specified by the instruction.
- TEST I/O (TIO) The Test I/O interrogates the current state of the channel, subchannel, controller and device and may be used to clear pending interrupt conditions.

HALT I/O (HIO) The Halt I/O terminates a channel, controller, and/or device operation.

- ENABLE CHANNEL The Enable Channel WCS Load conditions the channel to have its WCS WCS LOAD loaded. (ECWCS)
- WRITE CHANNEL The Write Channel WCS is the second part of a two-instruction sequence WCS (WCWCS) and causes the specified channel's WCS to be loaded.

ENABLE CHANNEL The Enable Channel Interrupt allows the channel to request interrupts INTERRUPT (ECI) from the CPU.

DISABLE CHANNEL INTERRUPT (DCI) The Disable Channel Interrupt prohibits the channel from requesting an interrupt. Pending status conditions can only be cleared by the execution of a Start I/O, Test I/O, or Halt I/O if the channel is disabled.

ACTIVATE CHANNEL INTERRUPT (ACI) The Activate Channel Interrupt causes the channel to actively contend for interrupt priority except that the channel never requests an interrupt. The instruction has no effect on pending status conditions except that it can be cleared by a Start I/O, Test I/O, or Halt I/O.

DEACTIVATE CHANNEL INTERRUPT (DACI) The Deactivate Channel Interrupt causes the channel to suspend contention for interrupt priority. If an interrupt request is queued, the channel may then request interrupt. All DACI instruction abnormalities or I/O protocol violations are connected to the System Check Trap unless an initial channel nonpresent or inoperable condition is found.

RESET CHANNEL The Reset Channel resets all activity in the channel. All requesting (RSCHNL) and pending conditions are cleared.

STOP I/O The Stop I/O terminates the operation in the controller after the com-(STPIO) pletion of the current IOCD. The termination is orderly. The channel will suppress command and data chaining.

RESET The Reset Controller resets a specific controller if the resetting CONTROLLER channel maintains ownership. The reset is immediate. (RSCTL)

GRAB The Grab Controller takes away control of a controller which is re-CONTROLLER served to another channel. The grabbing channel is assigned as the (GRIO) reserving channel.

INPUT/OUTPUT COMMAND LIST ADDRESS ADDRESS Successful execution of the SIO and WCWCS causes the CPU to transmit the Input/Output Command List Address (IOCLA) to the channel/controller. The IOCLA is located in main memory at locations specified by the service interrupt vector plus 16 (decimal). Each of the 16 channels has a corresponding service interrupt vector. The format for the IOCLA indicated by the contents of the service interrupt vector 11 is:

0 0 0 0 0 0 0 0 REAL IOCD ADDRESS					1				T																1			يناطواها					
	0	0	0	0	0	0	0	) (									RE	EAL	100	D A		RE	SS										
	0	1	2	3	4	5	6	7		8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	3

The real IOCLA is passed to the channel/controller on the data bus.

INPUT/OUTPUT COMMAND DOUBLEWORD (IOCD) The address indicated in the IOCLA specifies the word address of the first IOCD to be executed. The IOCD format is shown in Figure 5-12.

The SIO is the only instruction that is able to cause the Channel/ Controller to fetch an IOCD. One or more IOCDs create an Input/Output Command List (IOCL).

The command field specifies one of the following seven commands:

Write Read Read Backward Control Sense Transfer in Channel Channel Control

If more than one IOCD is specified, the IOCDs are fetched sequentially except when Transfer in Channel (TIC) is specified. Search (compare) commands can cause the skipping of the next sequential IOCD if the condition becomes true (i.e., Search Equal, Search Low, or Search High). The channel or controller will then increment by 16 rather than 8.

The real data address specifies the starting address of the data area. The data address will be a byte address and the channel will internally align the information transferred to or from main memory. Exclusions to the byte alignment may be required by the lower priced channel(s) operating in Burst mode in high performance controllers.

The byte count specifies the number of bytes that are to be transferred to or from main memory. The actual number of memory transfers performed by the channel will be dependent upon the channel implementation.

## **INPUT/OUTPUT** COMMANDS

- WRITE The Write command causes a Write (output) operation to the selected I/Odevice from the specified main memory address.
- READ The Read command causes a Read (input) operation from the selected I/O device to the specified main memory address.

READ BACKWARD

The Read Backward command causes a Read (input) operation from the selected I/O device to the specified main memory address in descending order.

CONTROL The Control command causes control information to be passed to the selected device. A Control command may provide a data address and byte count for additional control information that may be stored in main memory.

> Control information is device dependent and may instruct a magnetic tape to rewind or a printer to space a certain number of lines.

SENSE The Sense command causes the storing of controller/device information in the specified location of main memory. One or more bytes of information will be transferred depending upon the device. The sense information provides additional device dependent information not provided in the status flags.

- TRANSFER IN The Transfer in Channel (TIC) command specifies the address of the next CHANNEL IOCD to be executed. The TIC command allows the programmer to change the sequence of the IOCDs executed. The IOCLA cannot specify a TIC as the first IOCD in a command list nor can a TIC specify another TIC command.
  - CHANNEL The Channel Control command causes the transfer of information to or from a specific location in main memory. One or more bytes of infor-CONTROL mation will be transmitted or received from the channel. The channel control provides for the passing of information required to initialize all channels.

**INPUT/OUTPUT** An I/O operation terminates when the channel, controller, and/or device TERMINATION indicates the end of an operation. All I/O operations accepted by the channel will always terminate with at least one termination status being presented to software.

> An I/O operation can also fail to be accepted by the channel during I/Oinitiation. Conditions that prevent I/O initiation are: (1) channel or subchannel busy, (2) channel not operational or nonexistent, or (3) pending termination status from a previously initiated I/O operation.

		ł	OCD	MS	SW																										
		С	OMN	1AN	١D										I	REA		AT	A A	DDF	RES	S								с	С
	L	I	1	L	L	L	L		L			L	1	L	L	L					L	L	L								
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

IOCD LSW

	FL	.A(	GS			0	1	0	0	0	0	0	0	0	0	0	0				1	B`	/TE	TR	AN	SFE	RC		1T				
0 32	1		2	3	4	5 37	,	6	7	8	9	10	11	12	13	14	15	16 48	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

BIT ASSIGNMENTS IN THE COMMAND ARE:

х	х	х	Х	0	0	0	0	CHANNEL CONTROL
М	М	М	Μ	0	1	0	0	SENSE
х	х	Х	х	1	0	0	0	TRANSFER IN CHANNEL
М	М	М	М	1	1	0	0	READ BACKWARD
М	М	М	М	Μ	М	0	1	WRITE
Μ	М	Μ	М	Μ	М	1	0	READ
М	Μ	Μ	Μ	Μ	Μ	1	1	CONTROL

FLAG BIT ASSIGNMENTS ARE:

100000	DATA CHAIN (HOLDS OFF TERMINATION WHEN XFER CT = 0)

0 1 0 0 0 0 CMD CHAIN

0 0 1 0 0 0 SUPPRESS INCORRECT LENGTH

0 0 0 1 0 0 SKIP

0 0 0 0 1 0 POST PROGRAM CONTROLLED INTERRUPT

## C - BIT ASSIGNMENTS ARE:

BIT 30 BIT 31

0	0	BYTE OOR FULLWORD
0	1	BYTE 1 OR FIRST HALFWORD
1	0	BYTE 2 OR DOUBLEWORD*
1	1	BYTE 3 OR SECOND HALFWORD

\*IF DOUBLEWORD IS INDICATED TO A CHANNEL, AMBIGUOUS RESULTS MAY OCCUR.

Figure 5-12. Input/Output Command Doubleword (IOCD)

I/O initiation failures are reported to software by the setting of condition codes and, where applicable, the storing of status.

#### INPUT/OUTPUT STATUS WORDS

The status words are maintained and stored by the channel. The address of the status words is transmitted to the CPU when an interrupt is acknowledged or when another I/O instruction is executed. The status words contain information relating to the execution of the last IOCD or from an asynchronous condition requiring software notification (i.e., tape loaded, disc pack mounted). The status words are in the following format:

#### STATUS WORD 1

														2		<b>,</b>															
	S	UBA		RE	SS									R	EA	L 10	CD	AD	DRE	ESS										0	0
		1										1							1						1		L			Ŭ	Ľ
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

#### STATUS WORD 2

																												r			
				S	ТАТ	US	FLA	٩GS												RES	IDU	AL	BY.	TE C	0	INT					
		1	1						1	1			1	1	1				1	1		I			1	1	<b>.</b>	<b>.</b>			
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

The status flags contain termination information pertaining to both the channel and controller. IOMs that function as integrated channel controllers will maintain both sections.

The address of the status is stored in main memory and can be located by adding 2010 =  $14_{16}$  to the contents of the service interrupt vector.

#### INPUT/OUTPUT INTERRUPTS

Input/Output interrupts can be caused by a response to a probe instruction (i.e., TIO) by the termination of an I/O operation, by operator intervention at the I/O device, or when a post program controlled interrupt is requested by an IOCD. The associated I/O interrupt causes the status address, and the current PSD to be stored in the memory location specified by the service interrupt address. The new PSD (specified by the contents of the service interrupt vector +8) is then loaded.

An I/O interrupt can be caused by the device, controller, or channel. If a channel or controller has multiple I/O interrupt requests pending, it establishes a priority sequence for them before initiating an I/Ointerrupt request to the CPU. This priority sequence is maintained when the channel stores the status and reports the status address to the CPU.

The mode in which the channel operates during the software interrupt processing is determined by the mode setting of the channel and the implementation of the channel. The software may use bits 48 and 49 of the new PSD to select one of two options: Unblocked or Blocked operation.

Unblocked operation specifies that the CPU, upon receipt of an interrupt, causes the channel to go active and block all interrupts of a lower priority. The channel services the interrupt, and the software in turn issues a DACI or BRI command to restore the interrupt processing.

Blocking specifies that the CPU, upon receipt of an interrupt, causes the channel to deactivate. The CPU blocks all incoming interrupts and services the pending interrupt. The software in turn issues an UEI command or a BRI, LPSD, or LPSDCM to the CPU, thereby restoring interrupt processing. The target PSD of the BRI, LPSD, or LPSDCM instruction should specify Unblocked operation in bits 48 and 49.

#### SECTION VI

### **INSTRUCTION REPERTOIRE**

	This section contains the description of each computer instruction. The following paragraphs list the standard information given with each instruction.
MNEMONIC	A two- to six-letter symbolic representation of the instruction name accepted by the assembler program.
INSTRUCTION NAME	A title that indicates the function performed by the instruction.
OPERATION CODE	The Operation Code for each instruction is given in left-justified hexa- decimal format. This format is presented in a 16-bit skeleton form and takes into consideration the Augmenting Code and the format bit used with byte-oriented instructions.
FORMAT	A 16- or 32-bit machine language representation of the instruction. The operation code and all other fixed bits are given in their binary value.
DEFINITION	The function performed by the instruction is described following the in- struction format. All registers or memory locations which are modified

are defined. Special considerations are given in notes following the basic functional description. **SUMMARY** This expression supplements the verbal description of most instructions

**EXPRESSION** by symbolically showing the function performed by execution of the instruction. The symbols are defined in Table 6-1. The abbreviations are listed in Table 6-2.

Summary expression examples are given below:

 $(s_{24-31}) \rightarrow (d_{24-31})$ 

The contents of bits 24-31 of GPR d are replaced with the contents of bits 24-31 of GPR s.

 $[\text{zeros}_{0-23}, \text{byte operand}] \rightarrow (d)$ 

The byte operand is appended with zeros in positions 0-23 and the resulting word replaces the contents of GPR d.

(m), (m+1) is a doubleword effective memory address.

(d), (d+1) is a doubleword even/odd GPR pair.

ASSEMBLY CODING CONVENTIONS A symbolic representation of the assembler coding format. Table 6-2 lists all abbreviations and symbols used in the operand coding format.

# Table 6-1. Symbol Definitions

	Symbol	Definition
	-	Logical NOT function, for example $(\overline{s})$ is the ones complement of the GPR number s.
	-	Replaces; the data to the left of the symbol replaces data to the right. For example, (s) $\rightarrow$ (d) means the contents of GPR number s replaces the contents of GPR number d.
1	+1	The register number or memory address is incremented by one register number or one memory word.
	>	Greater Than.
1	<	Lesser Than.
	+	Algebraic Addition.
	-	Algebraic Subtraction.
	X	(or no symbol) Algebraic Multiplication.
	1	Algebraic Division.
	å	Logical AND.
	B <sub>m-n</sub>	Bits m through n of a computer word.
	Bn	Bit n of a computer word where B <sub>O</sub> always refers to the most significant bit of a computer word (the letter n is also used to indicate scaling; e.g., 1 <sub>15</sub> indicates a 1 scaled at bit position 15).
	CC <sub>n</sub>	Condition Code bit n.
	:	Comparison Symbol.
		Concatenation Sign (e.g., R, R+1 indicates a doubleword consisting of (R) and (R+1), where R must be an even numbered register).
	EA	Effective Address of an operand or instruction stored in memory.
	EBA	Effective Byte Address.
	EBL	Eight-Bit Location in memory specified by the EBA.
	EDA	Effective Doubleword Address.
	EDL	Sixty-four bit location in memory consisting of an even numbered word location and the next higher word location, specified by the EDA.
	EHA	Effective Halfword Address.
	EHL	Sixteen-bit location in memory specified by the EHA.
	EWA	Effective Word Address.

Symbol	Definition
EWL	Thirty-two bit location in memory specified by the EWA.
I	Indirect Address bit.
ISI	Is Set If, used to indicate conditions which set referenced bit locations.
IW	Instruction Word.
()	Contents of.
$\odot$	Exclusive OR.
MIDL	Memory Image Descriptor List.
PSDR	Program Status Doubleword Registers.
PSWR	Program Status Word Register.
R	General Register 0-7 (RO-R7).
R <sub>m-n</sub>	Bits m through n of General Register R.
R <sub>n</sub>	Bit n of General Register R.
SBL	Specified Bit Location with a byte (used as a subscript to designate that the bit location is specified in the Instruction Word).
SCC	Sets Condition Code bits.
SE	Used as a subscript to denote a sign extended halfword.
v	Logical OR.
x	Index Register:
	X Value GPR Used for Indexing 00 None 01 R1 10 R2 11 R3
-Y	Twos complement of Y.
· <b>Y</b>	Ones completion of Y, logical NOT function.

Table 6-1. Symbol Definitions (Cont'd)

CONDITION CODE RESULTS An interpretation of the resulting 4-bit Condition Code in the Program Status Doubleword register. This code defines the result of the operation. The circumstances in which these Condition Codes are set (i.e., equal to One) are noted with each instruction.

EXAMPLES Included in the examples with many of the instructions are memory and register contents before and after execution.

INSTRUCTION MNEMONICS

The 32/70 Series instruction mnemonics follow a very simple format. The basic types are:

L	load	or	LM	load masked
ST	store	or	STM	store masked
AD	add			
ADM	add mem	ory to re	qister	
ARM		ister to :		
SU	subtrac		J	
SUM	subtrac	tmemory	from regist	ter
MP	multipl	•	5	
DV	divide	•		
ADF)				
SUF	floatin	-point a	rithmetic	
MPF (		<b>5 F</b> · · · · · ·		
DVF				
B	branch			
ĀN	AND			
OR	logical	OR		
EO	exclusiv			
C	compare			

These basic mnemonics are then augmented to define the operand data type. (A special set of instructions are provided for bit manipulation.) The five basic data types are:

В	Byte	(8 bits)
Н	Halfword	(16 bits)
W	Word	(32 bits)
D	Doubleword	(64 bits)
Ι	Immediate	(16 bits)

Therefore, the resulting instruction mnemonics have the form:

LB	Load Byte
LMH	Load Masked Halfword
STMW	Store Masked Word
AD I	Add Immediate to Register
SUMD	Subtract Memory Doubleword

A complete summary of the 32/70 Series instructions is presented in the Appendix of this manual.

The basic assembler coding format for memory reference instructions is:

х

ASSEMBLER CODING CONVENTIONS

(S) , \*m, /d(

which translates to

XXXXXX

XXXXXX	Instruction mnemonic
(s) (d)	Source or destination General Purpose Register
*	Indirectly (optional)
m	Memory operand
x	Indexed by register number x

Nonmemory reference instruction coding is similar to the memory reference format. Table 6-2 lists all codes used in defining the Assembler coding formats.

INSTRUCTION DEFINITION FORMAT Each instruction definition includes the following information:

Instruction The full name of the instruction. Name

Op Code The four most significant hexadecimal digits of the instruction word are listed. Additional bits in the op code are set when the instruction is coded to address a General Purpose Register (GPR), for indirect addressing, or for byte addressing.

Assembler The coding format used by the 32 Macro Assembler. Table 6-2 Coding includes all the abbreviations and symbols used in the Format operand coding format.

Instruction A definition of the operation performed by executing the Definition instruction.

Summary A symbolic or graphic description of the operation performed Expression by the instruction. Summary expressions use the same abbreviations used in the assembler coding format, Table 6-2. In addition, Table 6-1 lists the codes and symbols used in the summary expressions.

Condition The Condition Codes are set based on the results obtained by executing an instruction. The circumstances in which these condition codes are set (i.e., equal to one) are noted with each instruction.

Code	Description
Capital Letters	Instruction Mnemonic
b	Bit number (0-31) in a General Purpose Register
c	Bit number (0-7) within a byte
d	Destination General Purpose Register number (0-7)
f	Function
m	Operand Memory Address
n	Device Address
s	Source General Purpose Register number (0-7)
v	Value for Immediate Operands, number of shifts, etc.
x	Index register number 1, 2, or 3. Optional
*	Indirect Addressing. Optional
3	Assembler Syntax
Z	Special register field for instructions requiring three register fields

# Table 6-2. Assembler Coding Symbols

## LOAD/STORE INSTRUCTIONS

<u>GENERAL</u> DESCRIPTION The Load/Store instruction group is used to manipulate data between memory and General Purpose Registers. In general, Load instructions transfer operands from specified memory locations to General Purpose Registers; Store instructions transfer data from General Purpose Registers to specified memory locations. Provisions have also been made to Mask or Clear the contents of General Purpose Registers, memory bytes, halfwords, words, or doublewords during instruction execution.

INSTRUCTION T FORMATS

The Load/Store instructions use the following three formats:

MEMORY REFERENCE The format for most memory reference instructions is defined below. These instructions contain two addresses: a register number R and a memory address with a 20-bit format.

p	<del></del>
OP CODE	R XIF WA'C
. 0 1 2 3 4 5	6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Bits 0-5	define the Operation Code.
Bits 6-8	designate a General Purpose Register address (0-7).
Bits 9-10	designate one of three General Purpose Registers to be used as an index register.
	X = 00 designates that no indexing operation is to be performed.
	X = 01 designates the use of R1 for indexing.
	X = 10 designates the use of R2 for indexing.
	X = 11 designates the use of R3 for indexing.
Bit 11	designates whether an indirect addressing operation is to be performed.
	I = 0 designates that no indirect addressing operation is to be performed.
	I = 1 designates that an indirect addressing operation is to be performed.
Bits 12-31	specify the address of the operand when the X and I fields are equal to zero.

IMMEDIATE In immediate operand instructions, the right halfword of the instruction contains the 16-bit operand value. The format for these instructions is given below.

ſ	OP CODE					R	┝	0 0 0			0	0 AUG CODE				OPERAND VALUE								٦								
L			1	1				1	1		1	1	1		1	1		1	1		1		1			1	1	1	1			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Bits 0-5 define the Operation Code.

Bits 6-8 designate a General Purpose Register address (0-7).

Bits 9-12 unassigned.

Bits 13-15 define Augmenting Operation Code.

Bits 16-31 contain the 16-bit operand value.

Arithmetic operands are assumed to be represented in two's complement with the sign in bit 16.

INTERREGISTER Interregister instructions are halfword instructions and as such may be stored in either the left or right half of a memory word. The format for interregister instructions is given below.


(L	EF	ТНА	LFW		D)			1				1								i.				(F	RIGH	ІТ Н	ALF	wor	RD)		
	0	P CO	DE	т ,			RD			, R I S		AU CO					OP	COD	E	1			RD	 		Rs		AU CO	-	,	
<b>.</b>	-	-		-		-	-	1	-					L			-			-		L	-			-	-	<u> </u>			
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Left Halfword Right Halfword


Bits 0-5	16-21	define the Operation Code.
Bits 6-8	22-24	designate the register to contain the result of the operation.
Bits 9-11	25-27	designate the register which contains the source operand.
Bits 12-15	28-31	define the Augmenting Operation Code.

CONDITION CODE UTILIZATION A Condition Code is set during most Load instructions to indicate if the operand being transferred is greater than, less than, or equal to zero. Arithmetic exceptions are also reflected by the Condition Code results. All Store instructions leave the Condition Code unchanged.

MEMORY TO REGISTER TRANSFERS Figure 6-1 depicts the positioning of information for transfer from memory to any General Purpose Register.




(A) BYTE TRANSFERS




(C) WORD TRANSFERS


MEMORY CELL



(B) HALFWORD TRANSFERS



(D) DOUBLEWORD TRANSFERS



LB d,\*m,x

L	0A	D	B١	ſΤ	Ε

	AC08			
				OPERAND ADDRESS           1
DEFINITION	and transferre	d to bit posit	ions 24-31 of th	e Byte Address (EBA) is accessed e General Purpose Register (GPR) PR specified by R are cleared
SUMMARY EXPRESSION	(EBL) → R <sub>24-</sub>	-31		
	$0 \rightarrow R_{0-2}$	23		
CONDITION CODE RESULTS	CC3: Always z	1 is greater t		
EXAMPLE 1	Memory Locatio Hex Instructio Assembly Langu		000 88 11 01 (R=1, 1,X'1101'	X=0, I=0)
Before Execution	PSWR 00001000	GPR1 517CD092	Memory Byte 01 B6	101
After Execution	PSWR 20001004	GPR1 000000B6	Memory Byte O1 B6	101
Note	The contents o bits 0-23 of G greater than z	iPR1 are cleare	D1101 are transf d. CC2 is set b	erred to bits 24-31 of GPR1, ecause the contents of GPR1 are
EXAMPLE 2	Memory Locatio Hex Instructio Assembly Langu		000 28 14 00 (R=2, 2,X'1400',1	X=1, I=0)
Before Execution	PSWR 10001000	GPR1 00000203	GPR2 12345678	Memory Byte 01603 A1
After Execution	PSWR 20001004	GPR1 00000203	GPR2 000000A1	Memory Byte 01603 Al
Note		of memory byte cleared, and C	C2 is set.	erred to bits 24-31 of GPR2.

10.00

LOAD HALFWORD


LH d,\*m,x

	AC00					-,	
	<b>1 0 1 0 1</b> <b>1 1 1</b> 0 1 2 3 4 5	<b>R X I</b> 5 6 7 8 9 10 11	0 H	ALFWORD OPE			1 28 29 30 31
DEFINITION	accessed and	in memory speci the sign bit (b This word is t	it 16) is	extended 1	eft 16 bi	t position	
SUMMARY EXPRESSION	(EHL)SE → R						
CONDITION CODE RESULTS	CC1: Always CC2: ISI R <sub>0</sub> CC3: ISI R <sub>0</sub> CC4: ISI R <sub>0</sub>	21 is greater	n zero				
EXAMPLE	Memory Locati Hex Instructi Assembly Lang	on:	00408 AE 00 05 LH 4,X'5		X=0, I=0	)	
Before Execution	PSWR 10000408	GPR4 5COOD34A	Memory H 930C	alfword OC	502		
After Execution	PSWR 1000040C	GPR4 FFFF930C	Memory H 930C	alfword OC	502		
Note	The contents	of memory halfw	ord 00502	are transf	ferred to	bits 16-31	of

GPR4. Bits 0-15 of GPR4 are set by the sign extension, and CC3 is set.

LV	1	
d,	*m.	, х

AC00



Å

.

	AC00				α,^m,χ
				RAND ADDRESS 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 27 28 29 30 31
DEFINITION	is accessed ar GPR one greate accessed first	nd transferred er than specific and transferremory word is a	to the GPR spe ed by R. The ed to the GPR	Effective Doubleword Ad cified by R and R+1. R least significant memor specified by R+1. The and transferred to the G	H1 is the word is most
NOTE	The GPR specif	fied by R must	have an even a	ddress.	
SUMMARY EXPRESSION	(EWL+1) → R+1				
	(EWL)→ R				
CONDITION CODE RESULTS	CC3: ISI (R,F	zero k+1) is greater k+1) is less th k+1) is equal t	an zero		
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	281C4 AF 02 8B 7A LD 6,X'28B78	(R=6, X=0, I=0)	
Before Execution	PSWR 400281C4	GPR6 03F609C3	GPR7 39BB510E	Memory Word 28B78 F05B169A	
	Memory Word 28 137F8CA2	3B7C			¢
After Execution	PSWR 100281C8	GPR6 F05B169A	GPR7 137F8CA2	Memory Word 28B78 F05B169A	
	Memory Word 28 137F8CA2	3B7C			
Note				sferred to GPR6 and the R7. CC3 is set.	e contents

6-13

LMB d,\*m,x

# LOAD MASKED BYTE

B008

	1 0 1 1 0 0 R X 0 1 2 3 4 5 6 7 8 9 10 1	I 1 BYTI I 12 13 14 15 16 17	E OPERAND ADDRESS	28 29 30 31
DEFINITION	The byte in memory specifie and masked (Logical AND fun of the Mask register (R4). to bit positions 24-31 of t the GPR specified by R are	ction) with the The result of t he GPR specified	least significant byte the mask operation is tr by R. Bit positions O	(bits 24-31) ansferred
SUMMARY EXPRESSION	$(EBL) \& (R4_{24-31}) \to (R_{24-31})$ 0 $\to R_{0-23}$			
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI R <sub>O-31</sub> is greater CC3: Always zero CC4: ISI R <sub>O-31</sub> is equal t			
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	00900 B0 88 00 A3 LMB 1,X'A3'	(R=1, X=0, I=0)	
Before Execution	PSWR GPR1 00000900 AA3689B0	GPR4 000000F0	Memory Byte 000A3 29	
After Execution	PSWR GPR1 20000904 00000020	GPR4 000000F0	Memory Byte 000A3 29	
Note	The contents of memory byte byte of GPR4, and the resul 0-23 of GPR1 are cleared, a	t is transferred	cally ANDed with the rig 1 to bits 24-31 of GPR1.	htmost Bits

And a second

B000

•

		,		, ,	1		
	<b>1 0 1 1 0</b> <b>1 1 1 1</b> 0 1 2 3 4	0 R X 5 6 7 8 9 10 1	0 HALFWC 1 12 13 14 15 16 17	DRD OPERAND ADDRESS           1	1 27 28 29 30 31		
DEFINITION	accessed, and left to form the contents	d the sign bit ( a word. This w	bit 16) is extended word is then mass	fective Halfword Addres ended 16 bit positions sked (Logical AND Funct ne resulting word is tr	to the ion) with		
SUMMARY EXPRESSION	(EHL) <sub>SE</sub> &(R4)	→ R					
CONDITION CODE RESULTS	CC2: ISI R <sub>0</sub> . CC3: ISI R <sub>0</sub>	CC2: ISI R <sub>0-31</sub> is greater than zero <sup>·</sup> CC3: ISI R <sub>0-31</sub> is less than zero					
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:		00300 B2 80 03 A1 LMH 5,X'3AO'	(R=5, X=0, I=0)			
Before Execution	PSWR 08000300	GPR4 OFFOOFFO	GPR5 C427B319	Memory Halfword 003A A58D	0		
After Execution	PSWR 20000304	GPR4 OFFOOFFO	GPR5 0FF00580	Memory Halfword 003A A58D	0		
Note	16 bit positi	of memory halfw ions, the result result is tran	is logically A	ccessed, the sign is e NDed with the contents 5. CC2 is set.	xtended of GPR4,		

B000

	B000				
		R         X         I           6         7         8         9         10         11	0 WORD 12 13 14 15 16 17	OPERAND ADDRESS           1         1         1           18         19         20         21         22         23         24	0 0 25 26 27 28 29 30 31
DEFINITION	and masked (L	ogical AND Funct	tion) with the		(EWA) is accessed Mask register (R4). R.
SUMMARY EXPRESSION	(EWL)&(R4) → 1	R			
CONDITION CODE RESULTS	CC1: Always CC2: ISI R CC3: ISI R CC3: ISI R CC4: ISI R	31 is greater the states in the states is less than	zero		
EXAMPLE	Memory Locatio Hex Instructio Assembly Lango	on:	00F00 B3 80 0F FC LMW 7,X'FFC'	(R=7, X=0, I=0)	
Before Execution	PSWR 00000F00	GPR4 FF00007C	GPR7 12345678	Memory Word OC 8923F8E8	FFC
After Execution	PSWR 10000F04	GPR4 FF00007C	GPR7 89000068	Memory Word OC 8923F8E8	IFFC

Note

The contents of memory word OOFFC are ANDed with the contents of GPR4. The result is transferred to GPR7, and CC3 is set.

6-16

B000

				DPERAND ADDRESS     0     1     0       18     19     20     21     22     23     24     25     26     27     28     29     30     31
DEFINITION	is accessed, with the con word is mask	and the contents tents of the Mas ed first. The re	s of each word k register (R4 esulting maske	Effective Doubleword Address (EDA) are masked (Logical AND Function) ). The least significant memory d doubleword is transferred to the R one greater than specified by R.
SUMMARY EXPRESSION	(EWL+1)&(R4) (EWL)&(R4)→			
CONDITION CODE RESULTS	CC3: ISI (R	zero "R+1) is greater "R+1) is less tha "R+1) is equal to	an zero	
EXAMPLE	Memory Locat Hex Instruct Assembly Lan		00200 B3 00 02 F2 LMD 6,X'2F0'	(R=6, X=0, I=0)
Before Execution	PSWR 00000200	GPR4 3F3F3F3F	GPR6 12345678	GPR7 9ABCDEF0
	Memory Word ( AE69D10C	D02F0	Memory Word ( 63B208F0	002F4
After Execution	PSWR 20000204	GPR4 3F3F3F3F	GPR6 2E29110C	GPR7 23320830
	Memory Word ( AE69D10C	)02F0	Memory Word 63B208F0	002F4
Note		of memory word ( s transferred to		d with the contents of GPR4, and set.

LMD d,\*m,x

LNB	LOAD NEGATIVE B	YTE					
d,*m,x	B408						
		<b>R X</b> I <b>1 1</b> 5 7 8 9 10 11	1 12 13 14 15	<b>BYTE OPERA</b> 16 17 18 19		24 25 26 27	28 29 30 31
DEFINITION	The byte in memo accessed, and 24 word. The two's GPR specified by	4 zeros are ap s complement o	pended to	the most	significa	int end to	form a
SUMMARY EXPRESSION	- [00-23, (EBL)]	] → R					
CONDITION CODE RESULTS	CC1: Always zero CC2: Always zero CC3: ISI R <sub>O-31</sub> is less than zero CC4: ISI R <sub>O-31</sub> is equal to zero						
EXAMPLE	Memory Location: Hex Instruction: Assembly Languag	•	0D000 B4 88 D1 LNB 1,X'		L, X=1, I=	0)	
Before Execution		GPR1 00000000	Memory B 3A	yte OD102			
After Execution		GPR1 FFFFFC6	Memory B 3A	yte OD102			
Note	The contents of word; the result	memory byte O t is negated a	D102 are nd transf	prefixed w erred to (	vith 24 ze GPR1. CC3	ros to fo is set.	rm a

# LOAD NEGATIVE HALFWORD

B400

•

	<b>1 0 1 1 0 1</b> <b>1 1 0 1</b> <b>0 1 2 3 4 5</b>	<b>R X I</b> <b>6</b> 7 8 9 10 1	0         HALFWORD OPERAND ADDRE           12         13         14         15         16         17         18         19         20         21         2	
DEFINITION	accessed, and	the sign bit ( . The two's c	fied by the Effective Half bit 16) is extended 16 bit omplement of this word is	positions to the left
SUMMARY EXPRESSION	- [(EHL) <sub>SE</sub> ] →	R		
CONDITION CODE RESULTS	CC1: Always z CC2: ISI R CC3: ISI R0-3 CC3: ISI R0-3 CC4: ISI R0-3	1 is greater t 1 is less than	zero	
EXAMPLE	Memory Location Hex Instruction Assembly Langua	n:	08000 B6 00 84 03 (R=4, X= LNH 4,X'8402'	0, I=0)
Before Execution	PSWR 40008000	GPR4 12345678	Memory Halfword 08402 960C	
After Execution	PSWR 20008004	GPR4 000069F4	Memory Halfword 08402 960C	
Note		f memory halfw	ord 08402 are sign extende	d and negated. The

The contents of memory halfword 08402 are sign extended and negated. The result is transferred to GPR4, and CC2 is set.

:

÷

.

LNW d,*m,x	LOAD NEGATIVE B400 1 0 1 1 0 1 0 1 2 3 4 5	R X I	0 WORD OPERAND 12 13 14 15 16 17 18		24 25 26 27	<b>0</b> 28 29 30 31
DEFINITION	The word in me accessed, and	mory specified its two's compl	by the Effective lement is transfe	Word Addres rred to the	s (EWA) is GPR specif	s fied by R.
SUMMARY EXPRESSION	-(EWL) → R					
CONDITION CODE RESULTS	CC1: ISI Arithmetic Exception CC2: ISI $R_{0-31}$ is greater than zero CC3: ISI $R_{0-31}$ is less than zero CC4: ISI $R_{0-31}$ is equal to zero					
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	n:	00500 B6 80 06 C8 (R LNW 5,X'6C8'	=5, X=0, I=0	))	
Before Execution	PSWR 08000500	GPR5 00000000	Memory Word 006 185E0D76	8		
After Execution	PSWR 10000504	GPR5 E7A1F28A	Memory Word 006 185E0D76	C8		
Note	The contents o CC3 is set.	f memory word (	006C8 are negated	and transfe	rred to GF	PR5, and

		L	N	D
d	*	m		х

	B400	d,*m,x
	<b></b>	
	1     0     1     0     1     R     X     I       I     I     I     I     I     I     I       0     1     2     3     4     5     6     7     8     9     10     11	0         DOUBLEWORD OPERAND ADDRESS         0         1         0           12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31
DEFINITION	(EDA) is accessed and its two memory word is complemented specified by R+1. R+1 is the	cified by the Effective Doubleword Address o's complement is formed. The least significant first and the result is transferred to the GPR e GPR one greater than specified by R. The is complemented, and the result is transferred
SUMMARY EXPRESSION	-(EDL)→R,R+1	
CONDITION CODE RESULTS	CC1: ISI Arithmetic Exception CC2: ISI (R,R+1) is greater CC3: ISI (R,R+1) is less that CC4: ISI (R,R+1) is equal to	than zero an zero
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	02344 B5 00 24 A2 (R=2, X=0, I=0) LND 2,X'24A0'
Before Execution	PSWR GPR2 00002344 01234567	GPR3 89ABCDEF
	Memory Word 024A0 00000000	Memory Word 024A4 00000001
After Execution	PSWR GPR2 10002348 FFFFFFF	GPR3 FFFFFFFF
	Memory Word 024A0 00000000	Memory Word 024A4 00000001
Note	The doubleword obtained from negated, and the result is to	the contents of memory words O24AO and O24A4 is ransferred to GPR2 and GPR3. CC3 is set.

.....

LOAD IMMEDIATE

C800

	1       1       0       0       1       0
DEFINITION	The halfword immediate operand in the Instruction Word (IW) is sign-extended (bit 16 extended 16 positions to the left) to form a word. This word is transferred to the GPR specified by R.
SUMMARY EXPRESSION	$(IW_{16-31})_{SE} \rightarrow R$
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R <sub>0-31</sub> ) is greater than zero CC3: ISI (R <sub>0-31</sub> ) is less than zero CC4: ISI (R <sub>0-31</sub> ) is equal to zero
EXAMPLE	Memory Location: 0630C Hex Instruction: C8 80 FF FB (R=1) Assembly Language Coding: LI 1,-5
Before Execution	PSWR GPR1 0000630C 12345678
After Execution	PSWR GPR1 10006310 FFFFFFB
Note	The halfword operand is sign-extended and the result is transferred to GPR1. CC3 is set.

100

LEA d,\*m,x

D000

1	1	0	1	0	0		R		,			0				1		C	PEF	RAN	ID A		RES	S						0	0
Ľ		Ľ.	Ļ	<u> </u>	<u> </u>	I	L	L		<u> </u>				L	l	L	L	L		L			<b>.</b>	L					L		
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	5	26	27	28	29	30	31

DEFINITION The effective address (bit 12-31) of the LEA instruction is generated in the same manner as in all other memory reference instructions and then is transferred to bit positions 12-31 of the GPR specified by R.

> In PSD mode or PSW mode extended, bits 2-7 are cleared and bits 8-31 indicate results of EA.

Notes

- If I=X=0, the entire 32-bit Instruction Word is transferred to the GPR . 1. specified by R. (512 KB mode only)
- If I=O and X=O, bit positions O-11 of the GPR specified by R will contain 2. the sum of bit positions 0-11 of the Instruction Word and bit positions 0-11 of the index register specified by X. (512 KB mode only)
- If I=1, bit positions O-11 of the GPR specified by R will contain the 3. sum of bit positions 0-11 of the last word of the indirect chain and bit positions 0-11 of the index register specified (if any) in the last word of the indirect chain. (512 KB mode only)
- In cases 2 and 3 above, an additional bit may be added to bit position 11 of the GPR specified by R as a result of overflow in the sum of the 4. address and the index values. (512 KB mode only)

SUMMARY **EXPRESSION** 

CONDITION CODE CC1: No change RESULTS CC2: No change CC3: No change CC4: No change

 $EA \rightarrow R_{12-31}$ 

. . . . .

1000 EXAMPLE Memory Location: DO 804000 (R=1, X=I=0) Hex Instruction: LEA 1,X'4000' Assembly Language Codings: PSWR GPR1 Memory Word 4000 Before

. . . . .

Execution	08001000	00000000	AC881203
After	PSWR	GPR1	Memory Word 4000
Execution	08001004	D0804000	AC881203
(PSD Mode)	08001004	C0004000	AC881203

8000

d,\*m,x

CONDITION

LEAR

				Г		Τ								Γ																		
1	0	0	0	0		0	R	1		х		1	F						C	PEF	RAN	DA	DD	RES	S						С	c
		1	1	1	1										t	I		L	L		L	L		· · · · ·				ľ	L			
0	1	2	3	4		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	

This instruction causes the Effective Real (nonmapped) Address of the referenced operand to be transferred to bit positions 7-31 of the GPR specified by R. DEFINITION

NOTE

The format of the 25-bit Effective Real Address transferred to the GPR is as follows:

	ZERO         F         EFFECTIVE ADDRESS         C         C           0         1         2         3         4         5         6         7         8         9         10         11         12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31											
SUMMARY EXPRESSION	$ERA \rightarrow R_{7-31}$ $0 \rightarrow R_{0-6}$											
DITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change											
	Assembly Language Coding: LEAR d,*m,x											
NOTES	1. Privileged Instruction											
	<ol><li>Attempt to execute in PSW mode will result in an undefined instruction trap.</li></ol>											

3. This instruction may not be the target of an execute instruction.

- -- -

3400				
	,	v	E	Γ

	0	0	1	1	0	1	RC	,	>	<	1	F				EF	FE	СТГ	VE.	ADD	DRE	SS			
L			1	1	L		 						1			L		-					 1	<u> </u>	
																								29	

DEFINITION Loads the Effective Address (EA) into R<sub>D</sub>. Bits 0-7 are cleared in R<sub>D</sub>. Bits 8-11 receive the results of Extended Indexing (if active). Bit<sup>12</sup> is the F-bit if 512 KB mode and is an Effective Address (EA) bit if in 512 KB Extended mode.

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

.

Assembly Language Coding: LA d,\*m,x

# DELETED

DELETED

#### LOAD FILE

## 0033

	1						II	
	1 1 0 0 1 1	R X	1 0	OPERAND	ADDRESS		0 0	0 0 0
							24 25 26 27 28	20, 20, 21
	0 1 2 3 4 5	67891	0 11 12	13 14 15 16 1	1/ 18 19	20 21 22 23	24 25 26 27 28	29 30 31
DEFINITION	This instruct specified by accessed and GPR address a transferred t GPR7 is loade	the Effecti transferrec re incremer o the next	ve Wo I to t ited. seque	rd Address he GPR spec The next se	(EWA) i ified b equenti	n the Ins by R. Nex al memory	truction Word t, the EWA and word is the	d is nd the n
NOTE	The EWA must propagated fr be loaded, bi	om bit posi	tion	27. Theref	ore, if	all eigh	t registers	
SUMMARY EXPRESSION	(EWL) 🛶 R							
EXTRESSION	(EWL)+1 - R+1							
	• •							
	(EWL+N) → R7							
CONDITION CODE RESULTS	CC1: No chan CC2: No chan CC3: No chan CC4: No chan	ge ge						
EXAMPLE	Memory Locati Hex Instructi Assembly Lang	on:	J:	00300 CE 00 02 0 LF 4,X'200	0 (R=4	, X=0, I=	0)	
Before Execution	PSWR 08000300	GPR4 00000000		GPR5 00000000		PR6 0000000	GPR7 00000000	
	Memory Word 0 00000001	0200		ry Word 002 0002	04	Memory 000000	Word 00208	
	Memory Word 0 00000004	020C						
After Execution	PSWR 08000304	GPR4 00000001		GPR5 00000002		2R6 0000003	GPR7 00000004	
	Memory Word 0 00000001	0200		ry Word 002 0002	04	Memory 000000	Word 00208	
	Memory Word 0 00000004	020C						
Note	The contents							

00204 to GPR5, of memory word 00208 to GPR6, and of memory word 0020C to GPR7.

	STORE BYTE D408		STB s,*m,x	
	1 1 0 1 0 1	R X I	1 BYTE OPERAND ADDRESS	
		6 7 8 9 10 11 1	2 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	
DEFINITION	transferred to Address (EBA)	the memory by in the Instruct	bits 24-31) of the GPR specified by R is te location specified by the Effective Byte tion Word. The other three bytes of the memory cified by the EBA remain unchanged.	
SUMMARY EXPRESSION	(R <sub>24-31</sub> ) →EBL		· · · ·	
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change	9		
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	03708 D4 88 3A 13 (R=1, X=0, I=0) STB 1,X'3A13'	
Before Execution	PSWR 10003708	GPR1 01020304	Memory Byte 03A13 78	
After Execution	PSWR 1000370C	GPR1 01020304	Memory Byte 03A13 04	
Note	The contents o	of bits 24-31 of	f GPR1 are transferred to memory byte O3A13.	

Į

D400

	D400					
	<b>1 1 0 1 0 1</b> 0 1 2 3 4 5	<b>R X I</b> <b>6</b> 7 8 9 10 11		OPERAND ADDRESS	24 25 26 27	1 28 29 30 31
DEFINITION	The least signi transferred to Halfword Addres memory word cor	the memory hass (EHA) in the	lfword location e Instruction W	n specified by Nord. The othe	the Effect r halfword	ive lofthe
SUMMARY EXPRESSION	(R <sub>16-31</sub> ) → EHL					
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change	2 · · · · · · · · · · · · · · · · · · ·				
EXAMPLE	Memory Locatior Hex Instructior Assembly Langua	1:	082A400 D6 00 83 13 ( STH 4,X'8312'	(R=4, X=0, I=0)		
Before Execution	PSWR 000082A4	GPR4 01020304	Memory Halfwo A49C	ord 08312		
After Execution	PSWR 000082A8	GPR4 01020304	Memory Halfwo 0304	ord 08312		
Note	The contents of halfword 08312.		lfword of GPR4	are transferre	d to memor	<b>`y</b>

0

	STORE WORD D400 1 1 0 1 0 1 R 0 1 2 3 4 5 6 7 8	STW s,*m,x x 1 0 word operand address 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION		pecified by R is transferred to the memory word location ctive Word Address in the Instruction Word.
SUMMARY EXPRESSION	(R) → EWL	
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change	· · ·
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Cod	03904 D7 00 3B 3C (R=6, X=0, I=0) ing: STW 6,X'3B3C'
Before Execution	PSWR GPR6 10003904 0485A2	Memory Word 03B3C 76 0000000
After Execution	PSWR GPR6 10003908 0485A2	Memory Word 03B3C 76 0485A276
Noto	The contents of GDD6	are transferred to memory word 03B3C

Note

The contents of GPR6 are transferred to memory word 03B3C.

	-	-
D4	n	n

	D400		
	1     1     0     1     0     1     R     X       1     1     1     1     1     1     1     1       0     1     2     3     4     5     6     7     8     9     10	I         0         DOUBLEWORD OPERAND ADDRESS           11         12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27	0 1 0 28 29 30 31
DEFINITION	greater than specified by location specified by the	specified by R and R+1 (R+1 is the GPR o R) is transferred to the memory doublewo Effective Doubleword Address (EDA). The 1 is transferred to the least significan ocation first.	rd word
SUMMARY	(R+1) → EWL+1		
EXPRESSION	(R) → EWL		
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change		
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	0596C D7 00 5C 4A (R=6, X=0, I=0) STD 6,X'5C48'	
Before Execution	PSWR GPR6 2000596C E24675C2	GPR7 5923F8E8	
	Memory Word 05C48	Memory Word 05C4C 8104A253	
After Execution	PSWR GPR6 20005970 E24675C2	GPR7 5923F8E8	
		lemory Word 05C4C 923F8E8	
Note		ransferred to memory word 05C48, 'are transferred to memory word 05C4C.	

D808

٨

.

.

STMB s,\*m,x

	1	1	L	1	
	1 1 0 1 1 0	R X I	1 BYTE OPER	I I AND ADDRESS	
	0 1 2 3 4 5	67891011	12 13 14 15 16 17	18 19 20 21 22 23 24 29	5 26 27 28 29 30 31
DEFINITION	(Logical AND F (R4). The res specified by t	Function) with Sulting byte is The Effective B Artes of the mem	the least sign transferred to Byte Address (El	the GPR specified ificant byte of the o the memory byte BA) in the Instruc- ining the byte spec	e Mask register location tion Word. The
SUMMARY EXPRESSION	(R <sub>24-31</sub> )&(R4 <sub>24</sub>	I-31) → EBL			
CONDITION CODE RESULTS	CC1: No chang CC2: No chang CC3: No chang CC4: No chang	je Je			
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	on:	01D80 D8 08 1E 91 STMB 0,X'1E9	(R=0, X=0, I=0) 1'	
Before Execution	PSWR 10001D80	GPRO AC089417	GPR4 0000FFFC	Memory Byte 01E9 94	91
After Execution	PSWR 10001D84	GPRO AC089417	GPR4 0000FFFC	Memory Byte 01E9 14	91
Note			is ANDed with hory byte 01E91	the right-hand byte •	e of GPR4. The

STORE MASKED HALFWORD

D800

s,\*m,x

STMH

	I		I
	1 1 0 1 1 0 R	X I 0 HALFWORD	OPERAND ADDRESS
			18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	masked (Logical AND Fu Mask register (R4). T halfword location spec	nction) with the leas ne resulting halfword ified by the Effectiv other halfword of th	of the GPR specified by R is t significant halfword of the l is transferred to the memory e Halfword Address (EHA) in the memory word containing the inged.
SUMMARY EXPRESSION	$(R_{16-31})\&(R4_{16-31}) \rightarrow El$	łL.	
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change		
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Codin		R=5, X=0, I=0)
Before Execution	PSWR GPR4 20001000 00003FF	GPR5 716A58AB	Memory Halfword 011AD 0000
After Execution	PSWR GPR4 20001004 00003FF	GPR5 716A58AB	Memory Halfword O11AD 18A8
Note	The right-hand halfword		th the right-hand halfword of

The right-hand halfword of GPR5 is ANDed with the right-hand halfword of GPR4, and the result is transferred to memory halfword O11AD.

D800

	<b></b>				
	1 1 0 1 1		0 WORD OP	ERAND ADDRESS	0 0
	0 1 2 3 4 5	5 6 7 8 9 10 11	12 13 14 15 16 17	18 19 20 21 22 23 24 25 26 27 28 2	9 30 31
DEFINITION	contents of	the Mask registe	er (R4). The m	ed (Logical AND Function) w esulting word is transferre Effective Word Address.	
SUMMARY EXPRESSION	(R)&(R4) → E	WL			
CONDITION CODE RESULTS	CC1: No cha CC2: No cha CC3: No cha CC3: No cha	inge			
EXAMPLE	Memory Locat Hex Instruct Assembly Lar		04000 DB 00 43 7C STM W 6,X'43	(R=6, X=0, I=0) 76'	
Before Execution	PSWR 08004000	GPR4 OOFFOOFF	GPR6 718C3594	Memory Word 0437C 12345678	
After Execution	PSWR 08004004	GPR4 00FF00FF	GPR6 718C3594	Memory Word 0437C 008C0094	
Note		of GPR6 are ANI s transferred to			

#### STORE MASKED DOUBLEWORD

s,*m,x	D800				
	<b>1 1 0 1 1 0</b> <b>1 1 1 1 1</b> 0 1 2 3 4 5 6 7	<b>R X I</b> <b>1</b> 8 9 10 11		DRD OPERAND ADDRESS           1	0 1 0 26 27 28 29 30 31
DEFINITION	(Logical AND Funct GPR one greater th	cion) with nan specifi pleword loc	the contents ed by R. The ation specifi	ecified by R and R+1 of the Mask register resulting doubleword ed by the Effective D	(R4). R+1 is is transferred
SUMMARY EXPRESSION	(R+1)&(R4)→ EWL+1 (R)&(R4)→ EWL				
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change				
EXAMPLE	Memory Location: Hex Instruction: Assembly Language	Coding:	0A498 DB 00 A6 52 STMD 6,X'A6	(R=6, X=0, I=0) 50'	
Before Execution	PSWR GPF 1000A498 000	4 )7FFFC	GPR6 AC88A819	GPR7 988B1407	
	Memory Word 0A650 51CD092		ory Word OA65 9D10C	4	• с. с.
After Execution	PSWR GPF 1000A49C 000	4 D7FFFC	GPR6 AC88A819	GPR7 988B1407	
	<b>Memory Word 0A650</b> 0000A818		ory Word 0A65 31404	4	
Note	The contents of GF transferred to mem	PR6 are AND Nory word O	ed with the c A650. The co	ontents of GPR4, and ntents of GPR7 are AN	the result is Ded with the

transferred to memory word 0A650. The contents of GPR7 are ANDed with the contents of GPR4, and the result transferred to memory word 0A654.

A

DCOO

				1					1				L				1				1											_
1	1	•	1	1	1	1		Б	1		<								ND		T DRES							•	_			
l '	. '	. 0	. '		۰.	'		. "			<u>^</u>	'	ľ				0	CRA	ND	ADL	JNE	55							0	0		0
L		1															1									1						
0	1	2	3		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION This instruction is used to transfer the contents from one to eight GPR's to the specified memory locations. The contents of the GPR specified by R are transferred to the memory location specified by the Effective Word Address (EWA). The next sequential GPR is then transferred to the next sequential memory location. Successive transfers continue until GPR7 is loaded into memory.

NOTE The EWA must be specified such that, when incremented, no carry will be propagated from bit position 27. Therefore, if all eight General Purpose Registers are transferred, bit positions 27-29 must initially be equal to zero.

GPR5

22222222

Memory Word 02104

Memory Word 0210C

22222222

Memory Word 02104

Memory Word 0210C

GPR5

00210400

00210000

SUMMARY (R)  $\rightarrow$  EWL EXPRESSION

(R+1) → EWL+1 . . .

(R7) → EWL+N

CONDITION CODE CC1: No change RESULTS CC2: No change CC3: No change CC4: No change

PSWR

PSWR

40002004

40002000

EXAMPLEMemory Location:02000Hex Instruction:DE 00 21 00 (R=4, X=0, I=0)Assembly Language Coding:STF 4,X'2100'

GPR4 11111111

GPR4

11111111

Before Execution

> Memory Word 02100 00210000

Memory Word 02108

00210800

After Execution

Note

Memory Word 02100 11111111

Memory Word 02108 33333333

44444444 R4 are transferred to m

22222222

The contents of GPR4 are transferred to memory word 02100, of GPR5 to 02104, of GPR6 to 02108, and of GPR7 to 0210C.

GPR6

GPR6

33333333

33333333

GPR7

GPR7

4444444

4444444

# DELETED

6-38

,

F808

ZMB \*m,x

	1 1 1 1 1 0 0 0 0 X I 1 BYTE OPERAND ADDRESS
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The byte in memory specified by the Effective Byte Address (EBA) is cleared to zero. The other three bytes of the memory word containing the byte specified by the EBA remain unchanged.
SUMMARY EXPRESSION	0 → EBL
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change
EXAMPLE	Memory Location: 00308 Hex Instruction: F8 08 04 9F Assembly Language Coding: ZMB X'49F'
Before Execution	PSWR Memory Byte 0049F 10000308 6C
After Execution	PSWR Memory Byte 0049F 1000030C 00
Note	The contents of memory byte 0049F are cleared to zero.

ZMH	ZERO MEMORY HALFWORD
*m,x	F800
	1       1       1       1       0       0       0       X       I       0       HALFWORD OPERAND ADDRESS       1 </td
DEFINITION	The halfword in memory specified by the Effective Halfword Address (EHA) is cleared to zero. The remaining halfword containing the 16-bit location in nemory specified by EHA remains unchanged.
SUMMARY EXPRESSION	D → EHL
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change
EXAMPLE	Memory Location: 2895C Hex Instruction: F8 00 2A 42 7 (X=0, I=0) Assembly Language Coding: ZMH X'2A426'
Before Execution	PSWR Memory Halfword 2A426 D802895C 9AE3
After Execution	PSWR Memory Halfword 2A426 08028960 0000
Note	The contents of memory halfword 2A426 are cleared to zero.

1540 S

1119

F800

.

							1		1				t			1			
	1 1 1 1 1 0	0 0 0 X	1	0	woi	RD OF	PERAND	ADD	RES	s						1	6		0
					<u> </u>	1			<u></u>	1		1							1
				-	-	-	16 17								-				
DEFINITION	The word in me to zero.	mory speci	fied	1 D	y th	e F.	ffect	ıve	e ₩C	ord	Ad	dre	SS	(EV	IA)	IS C	ea	rec	1
SUMMARY EXPRESSION	0 → EWL																		
CONDITION CODE RESULTS	CC1: No chang CC2: No chang CC3: No chang CC4: No chang	e e																•	
EXAMPLE ·	Memory Locatio Hex Instructio Assembly Langu	n:	:		05A1 F8 0 ZMW	0 51	F 90 F90'	(X=	0,	I =	0)								
Before Execution	PSWR 00005A14	Memory Wo 12345678	rd (	)5F	90														
After Execution	PSWR 00005A18	Memory Wo 00000000	rd (	)5F	90														
Note	The contents o	f memory w	ord	05	F90	are	clea	red	l to	) Z	ero	•							

8

ZMD \*m,x

## ZERO MEMORY DOUBLEWORD

F800

				OPERAND ADDRESS         0         1         0           8         19         20         21         22         23         24         25         26         27         28         29         30         31
	01234	5 0 7 6 9 10 11	1 12 13 14 13 10 17 1	6 19 20 21 22 23 24 23 20 27 20 23 30 31
DEFINITION	The doubleword (EDA) is clear	d in memory spec red to zero.	ified by the Eff	fective Doubleword Address
SUMMARY	0 🛶 EWL			
EXPRESSION	0 → EWL+1			
CONDITION CODE RESULTS	CC1: No chang CC2: No chang CC3: No chang CC4: No chang	je Je		
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	15B3C F8 01 5D 6A (X= ZMD X'15D68'	=0, I=O)
Before Execution	PSWR 10015B3C	Memory Word 15 617E853C	D68	Memory Word 15D6C A2976283
After Execution	PSWR 10015B40	Memory Word 15 00000000		Memory Word 15D6C 00000000
Note	The contents o	of memory words	15D68 and 15D6C	are cleared to zero.

0000

(R)⊕(R)

0	0	1	0	0		1 ]		R	 		R	1	0	0	0	0																
0	1		2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The word in the GPR specified by R (bits 6-8) is logically Exclusive ORed with the word in the GPR specified by R (bits 9-11) resulting in zero. This result is then transferred to the GPR specified by R. The contents of the two R fields must specify the same GPR.

.

SUMMARY EXPRESSION

CONDITION CODE RESULTS	CC1: Always CC2: Always CC3: Always CC4: Always	zero zero	
EXAMPLE	Memory Locati Hex Instructi Assembly Lang	on:	309A6 OC 90 (R=1) ZR 1
Before Execution	PSWR 100309A6	GPR1 8495A6B7	
After Execution	PSWR 080309A8	GPR1 00000000	

R

Note The contents of GPR1 are cleared to zero, and CC4 is set.

#### REGISTER TRANSFER INSTRUCTIONS

GENERAL DESCRIPTION The Register Transfer instruction group provides the capability to perform a transfer or exchange of information between registers. Provisions have also been made in some instructions to allow two's complement, one's complement, and Mask operations to be performed during execution.

INSTRUCTION FORMATS

The following basic instruction format is used by the Register Transfer instruction group.

## INTERREGISTER

- 1	
	R R CODE
0 1 2 3 4	5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Bits 0-5	define the Operation Code.
Bits 6-8	designate the register to contain the result of the operation.
Bits 9-11	designate the register which contains the source operand.
Dito 12 15	define the Augmenting Occuption Colo

Bits 12-15 define the Augmenting Operation Code.

CONDITION CODE UTILIZATION A Condition Code is set during execution of most Register Transfer instructions to indicate whether the contents of the Destination register  $(R_n)$  are greater than, less than, or equal to zero.

TSCR s,d

		2C	0 F																												
0	0	1	0 1	1 	1	RD	1	1		R <sub>S</sub>	1	1	1 	1 1	1 1																
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The word in the Scratchpad specified by  $R_S$ , bits 8-15, is transferred to the GPR specified by  $R_D$ . The contents of  $R_S$  is not modified and only bits 8-15 are used by the instruction.

Scratchpad addressed by  $R_S \rightarrow R_D$ 

EXPRESSION

SUMMARY

CONDITION CODE	CC1:	No	change
RESULTS	CC2:	No	change
	CC3:	No	change
	CC4:	No	change

Assembly Language Coding: TSCR R<sub>S</sub>,R<sub>D</sub>

NOTES 1. TSCR is a halfword privileged instruction.

2. The valid address range for  $R_{S}$  to address the 256 Scratchpad locations is XX00XXXXH to XXFFXXXXH.

2C0E

	0 0 1 0 1 1 R <sub>D</sub> R <sub>S</sub> 1 1 1 0 1 1 1 1 1 1 1 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The word located in the General Purpose Register (GPR) specified by $R_S$ is transferred to the Scratchpad location specified by $R_D$ bits 8-15. The contents of $R_D$ is not modified by the instruction and only bits 8-15 are used by the instruction.
SUMMARY EXPRESSION	$(R_S) \rightarrow Scratchpad addressed by R_D 8-15$
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change Assembly Language Coding: TRS R <sub>S</sub> ,R <sub>D</sub>
NOTES	1. TRSC is a halfword privileged instruction.
	2. The valid address range for $R_D$ to address the 256 Scratchpad locations is XXOOXXXX <sub>H</sub> to XXFFXXXX <sub>H</sub> .

	2000	s,u
	0 0 1 0 1 1 R D 0 1 2 3 4 5 6 7 8 9	R         0
DEFINITION	The word in the GPR spe by R <sub>D</sub> .	cified by $R_S$ is transferred to the GPR specified
SUMMARY EXPRESSION	$(R_S) \rightarrow R_D$	
CONDITI # CODE RESULTS	CC1: Always zero CC2: ISI (R <sub>D</sub> ) is great CC3: ISI (R <sub>D</sub> ) is less CC4: ISI (R <sub>D</sub> ) is equal	than zero
EXAMPLE	Memory Location Hex Instruction Assembly Language Codin	00206 2C AO (R <sub>D</sub> =1, R <sub>S</sub> =2) g: TRR 2,1
Before Execution	PSWR GPR1 00000206 0000000	GPR2 000803AB
After Execution	PSWR GPR1 20000208 000803AB	GPR2 000803AB
Note	The contents of GPR2 ar	e transferred to GPR1 and CC2 is set.

.

#### TRANSFER REGISTER TO REGISTER MASKED

5 <b>,</b> u	2008				
	0 0 1 0 1 1	R         R         S           I         I         I         I           6         7         8         9         10         11	1 0 0 0	18 19 20 21 22 23 24 25 26 27 28	29 30 31
DEFINITION	The word in th the contents o to the GPR spe	of the Mask reg	d by R <sub>S</sub> is mas ister (R4). 1	sked (Logical AND Function) The resulting word is trans	with ferred
SUMMARY EXPRESSION	(R <sub>S</sub> )&(R4) → R <sub>[</sub>	0			
CONDITION CODE RESULTS	CC1: Always CC2: ISI (R CC3: ISI (R CC3: ISI (R CC4: ISI (R	zero ) is greater th ) is less than ) is equal to z	zero		
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	on:	00206 2C A8 (R <sub>D</sub> =1 TRRM 2,1	, R <sub>S</sub> =2)	
Before Execution	PSWR 00000206	GPR1 00000000	GPR2 000803AB	GPR4 0007FFFD	
After Execution	PSWR 20000208	GPR1 000003A9	GPR2 000803AB	GPR4 0007FFFD	
Note	The contents of transferred to			ontents of GPR4, and the re	sult is

	FB00						s,p			
		0 1 1 0 PROT.REG	<b>R</b> 12 13 14 15	<b>I</b> <b>I</b> 16 17 18 19	UNASSIGNED	24 25 26 27	28 29 30 31			
DEFINITION	specified by 1 Word. The Pro	ne GPR specified the Protect reg otect register a bits used to s	ister field address is	d (bits 9- the same	12) in the as the fou	e Instruct Ir high or	ion			
SUMMARY EXPRESSION	(R) → PR						. <b>.</b>			
CONDITION CODE RESULTS	CC1: No chang CC2: No chang CC3: No chang CC4: No chang	je Je								
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	0050C FBOF (R= TRP 7,1	=7, Protec	t Register	r=1)				
Before Execution	PSWR 800005C0	GPR7 0000FFFE	Protect A 0000	Register 1						
After Execution	PSWR 80000510	GPR7 0000FFFE	Protect   FFFE	Register 1						
Note	The contents of bits 16-31 of GPR7 are transferred to Protect Register 1. The protection status of Memory Module 1 is established such that a program operating in the unprivileged state can store information only in locations 8000 through 87FF without generating a Privilege Violation trap.									

TRANSFER PROTECT REGISTER TO REGISTER

- 3 P	FB80					
		I         I         I         PROT. REG.           I         I         I         I         I           5         7         8         9         10         11         1	<b>R</b> 1 1 1 1 2 13 14 15 16 17 18 19	UNASSIGNED	<b>1 1</b> 24 25 26 27	28 29 30 31
DEFINITION	(bits 9-12) is address is the	transferred to same as the fo	ster specified by the GPR specifie our high order mem within a given mo	d by R. Th ory address	e Protect	register
SUMMARY EXPRESSION	(PR) → R					
CONDITION CODE RESULTS	CC1: No chango CC2: No chango CC3: No chango CC4: No chango	e e				
EXAMPLE	Memory Location Hex Instruction Assembly Langua	n:	0050C FB8F (R=7, Prote TPR 1,7	ct Register	=1)	
Before Execution	PSWR 0000050C	GPR7 00000000	Protect Register FFFE	1		
After Execution	PSWR 00000510	GPR7 0000FFFE	Protect Register FFFE	1		
Note			ster 1 are transfe ction status of Me			f GPR7.

	TRANSFER REGISTER NEGATIVE	TRN
	2C04	s,d
	0     1     0     1     1     R     R       1     1     1     1     1     1       0     1     2     3     4     5     6     7     8     9     10     11	<b>0 1 0 0</b> 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The word in the GPR specifie the GPR specified by R <sub>D</sub> .	ed by $R_S$ is two's complemented and transferred to
SUMMARY EXPRESSION	$-(R_S) \rightarrow R_D$	
CONDITION CODE RESULTS	CC1: ISI Arithmetic except CC2: ISI (R <sub>D</sub> ) is greater th CC3: ISI (R <sub>D</sub> ) is less than CC4: ISI (R <sub>D</sub> ) is equal to z	zero
EXAMPLE .	Memory Location: Hex Instruction: Assembly Language Coding:	00AAE 2F E4 (R <sub>D</sub> =7, R <sub>S</sub> =6) TRN 6,7
Before Execution	PSWR GPR6 00000AAE 00000FFF	GPR7 12345678
After Execution	PSWR GPR6 10000AB0 00000FFF	GPR7 FFFFF001
Note	The contents of GPR6 are neg	ated and transferred to GPR7. CC3 is set.

TRNM s,d	TRANSFER REG. 2COC	ISTER NEGATIVE	MASKED								
	0 0 1 0 1 0 1 2 3 4 9	1 R R D S 6 7 8 9 10 1	<b>1 1 0 0</b>	17 18 19 20 21 22 23 24 25 26 27 28 29 30 31							
DEFINITION	(Logical AND	Function) with	the contents	o's complemented and masked of the Mask register (R4). The specified by R <sub>D</sub> .							
SUMMARY EXPRESSION	-(R <sub>S</sub> )&(R4) →	$(R4) \rightarrow R_D$									
CONDITION CODE RESULTS	CC2: ISI (R <sub>I</sub> CC3: ISI (R <sub>I</sub>	ithmetic except )) is greater t )) is less than )) is equal to	chan zero 1 zero								
EXAMPLE	Memory Locat Hex Instruct Assembly Lang	ion:	00AAE 2F EC (R <sub>D</sub> =7 TRNM 6,7	, R <sub>S</sub> =6)							
Before Execution	PSWR 00000AAE	GPR4 7FFFFFF	GPR6 00000FFF	GPR7 12345678							
After Execution	PSWR 20000AB0	GPR4 7FFFFFFF	GPR6 00000FFF	GPR7 7FFFF001							
Note			egated; the res GPR7. CC2 is	ult is ANDed with the content set.							

## TRANSFER REGISTER NEGATIVE MASKED

TRNM s,d

	2003		s,d		
			0 0 1 1 1 1 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31		
DEFINITION	The word in th the GPR specif	ne GPR specified fied by R <sub>D</sub> .	d by $R_{\mbox{\scriptsize S}}$ is one's complemented and transferred to		
SUMMARY EXPRESSION	$(\overline{R_S}) \rightarrow R_D$				
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R <sub>D</sub> ) is greater than zero CC3: ISI (R <sub>D</sub> ) is less than zero CC4: ISI (R <sub>D</sub> ) is equal to zero				
EXAMPLE	<ul> <li>Memory Location: Hex Instruction: Assembly Language Coding:</li> </ul>		01001 2F E3 (R <sub>D</sub> =7, R <sub>S</sub> =6) TRC 6,7		
Before Execution	PSWR 0800100A	GPR6 55555555	GPR7 00000000		
After Execution	PSWR 1000100C	GPR6 55555555	GPR7 AAAAAAAA		
Note	The contents of	of GPR6 are com	plemented and transferred to GPR7. CC3 is set.		

TRCM s,d

5,0	2C0B					
	<b>0 0 1 0 1</b> 0 1 2 3 4	D S	1 0 1 1 1 1 1 12 13 14 15 16	7 18 19 20 21 22 23 24 25 26 2	27 28 29 30 31	
DEFINITION	The word in the GPR specified by R <sub>S</sub> is one's complemented and masked (Logical AND Function) with the contents of the Mask register (R4). The result is transferred to the GPR specified by R <sub>D</sub> .					
SUMMARY EXPRESSION	$(\overline{R_S})\&(R4) \rightarrow R_D$					
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R <sub>D</sub> ) is greater than zero CC3: ISI (R <sub>D</sub> ) is less than zero CC4: ISI (R <sub>D</sub> ) is equal to zero					
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:		0100A 2F EB (R <sub>D</sub> =7, R <sub>S</sub> =6) TRCM 6,7			
Before Execution	PSWR 0800100A	GPR4 OOFFFFOO	GPR6 55555555	GPR7 00000000		
After Execution	PSWR 2000100C	GPR4 OOFFFFOO	GPR6 55555555	GPR7 OOAAAAOO		
Note	The content The result i CC2 is set.	of GPR6 are comp s transferred to	lemented and GPR4. The 1	ANDed with the contents result is transferred to	of GPR4. GPR7.	

1

Contraction of the second

	EXCHANGE REGIS	STERS	XCR		
	2005		s,d		
	0 0 1 0 1 1 0 1 2 3 4 5	<b>R</b> <b>D</b> <b>C</b> 6 7 8 9 10 11	0 1 0 1 1 1 1 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31		
DEFINITION	The word in the specified by h	ne GPR specified <sup>R</sup> D.	I by $R_{f S}$ is exchanged with the word in the GPR		
SUMMARY EXPRESSION	$(R_S) \rightarrow R_D$ $(R_D) \rightarrow R_S$				
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI Original (R <sub>D</sub> ) is greater than zero CC3: ISI Original (R <sup>D</sup> ) is less than zero CC4: ISI Original (R <sup>D</sup> ) is equal to zero				
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:		02002 2C A5 (R <sub>D</sub> =1, R <sub>S</sub> =2) XCR 2,1		
Before Execution	PSWR 40002002	GPR1 00000000	GPR2 AC8823C1		
After Execution	PSWR 08002004	GPR1 AC8823C1	GPR2 00000000		

Note The contents of GPR1 and GPR2 are exchanged. CC4 is set. EXCHANGE REGISTERS MASKED

s "d	2COD					
		1 R R D S 5 6 7 8 9 10	1 1 0 1 1 1 2 13 14 15 16 17	18 19 20 21 22 23 24 25 26 27 2	28 29 30 31	
DEFINITION	The contents of the GPR specified by $R_{\rm S}$ and $R_{\rm D}$ are each masked (Logical AND Function) with the contents of the Mask register (R4). The results of both masked operations are exchanged.					
SUMMARY EXPRESSION	(R <sub>S</sub> )&(R4) →	R <sub>D</sub>				
	(R <sub>D</sub> )&(R4) →	R <sub>S</sub>				
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI original (R <sub>D</sub> ) and (R4) is greater than zero CC3: ISI original (R <sub>D</sub> ) and (R4) is less than zero CC4: ISI original (R <sub>D</sub> ) and (R4) is equal to zero					
EXAMPLE	Memory Location: 02002 Hex Instruction: 2C AD (R <sub>D</sub> =1, R <sub>S</sub> =2 Assembly Language Coding: XCRM 2,1 <sup>D</sup>			R <sub>S</sub> =2)		
Before	PSWR	GPR1	GPR2	GPR4		
Execution	40002002	6B000000	AC8823C1	000FFFFF		
After Execution	PSWR 08002004	GPR1 000823C1	GPR2 00000000	GPR4 000FFFFF		
Note				ed with the contents of G nged and transferred to G		

周

r.

GPR1, respectively. CC4 is set.

XCRM

.

	2800 S
	0       0       1       0       R       0
DEFINITION	Bit positions 1-4 and 13-30 of the General Purpose Register (GPR) specified by R are transferred to the corresponding bit positions of the Program Status Word Register (PSWR).
SUMMARY EXPRESSION	$R_{1-4, 13-30} \rightarrow PSWR_{1-4, 13-30}$
CONDITION CODE RESULTS	CC1: ISI (R <sub>1</sub> ) is equal to one CC2: ISI (R <sub>2</sub> ) is equal to one CC3: ISI (R <sub>3</sub> ) is equal to one CC4: ISI (R <sub>4</sub> ) is equal to one
EXAMPLE	Memory Location:0069EHex Instruction:28 00 (R=0)Assembly Language Coding:TRSW 0
Before Execution	PSWR GPRO 6000069E A0000B4C
After Execution	PSWR GPRO 20000B4C A0000B4C
Note	<ol> <li>The contents of GPRO, bits 1-4 and 13-30 are transferred to the PSWR. PSWR bits 0, 5-12, and 31 are unchanged.</li> </ol>
	2. This instruction can be used in DSD made to medify (C and DC postions

2. This instruction can be used in PSD mode to modify CC and PC portions of PSW1.

## MEMORY MANAGEMENT INSTRUCTIONS

GENERAL DESCRIPTION

The 32/70 Series Computer provides the capability of accessing memory in any of the following four modes:

- 1.
- 512 KB Mode 512 KB Extended Mode 512 KB Mapped Mode 2.
- 3. 4.
- Mapped, Extended Mode

The format for the Memory Management instructions vary to the extent that no single format can represent them. The instructions are presented on the following pages.

1

# SET EXTENDED ADDRESSING

000D

	0	0	10	, O	0	10	0	, o	10	, 0	10	10	1 <sup>1</sup>	, 1	0	, 1										
_	_								8											 		 	 		 	
٦	[h	e	CPL	l e	nt	ers	t	he	Еx	te	nde	ed	Ado	dre	ss	ing	m	ode	2.							

DEFINITION


CC1: No change CC2: No change CC3: No change CC4: No change CONDITION CODE RESULTS

.

Assembly Language Coding: SEA

 This is a nonprivileged instruction.
 Sets bit 5 in PSD, word 1. NOTES

000F



C

Assembly Language Coding: CEA

NOTES

DEFINITION

RESULTS

CONDITION CODE

This is a nonprivileged instruction. Clears bit 5 in PSD, word 1. 1. 2.

2C07

	0 0 1 0 1 1 R <sub>D</sub> 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
DEFINITION	Loads the MAP Image Descriptor List (MIDL) from main memory into the CPU MAP Registers. R <sub>D</sub> contains the Real Address of a PSD to be used in the MAP loading process.
SUMMARY EXPRESSION	(MIDL) - MAP Registers
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change
	Assembly Language Coding: LMAP R <sub>D</sub>
NOTES	1. This instruction primarily used for diagnostic purposes.
	2. The CPU must be unmapped.
	3. Only MAP Load functions are performed, with no context switching.
	4 Attempts to execute this instruction in PSW mode will result in an

- 4. Attempts to execute this instruction in PSW mode will result in an undefined instruction trap.
- 5. This is a privileged instruction.
- 6. This is a fullword instruction.

# TRANSFER MAP TO REGISTER

TMAPR s,d

s,a	2C0A
	0 0 1 0 1 1 R <sub>D</sub> R <sub>S</sub> 1 0 1 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	This instruction causes the even and odd map entries, specified by $\rm R_S$ bits 27-31 to be transferred to the GPR specified by $\rm R_D$ . The least significant map address bit ( $\rm R_S$ bit 31) is ignored by the instruction.
SUMMARY EXPRESSION	MAP addressed by R <sub>S</sub> 27-31 $\rightarrow$ R <sub>D</sub>
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change
	Assembly Language Coding: TMAPR R <sub>S</sub> ,R <sub>D</sub>
NOTES	<ol> <li>If this instruction is executed in the PSW mode, an undefined instruction trap will occur.</li> </ol>
	2. This is a halfword privileged instruction.
	3. The format for R <sub>S</sub> is as follows:

NOT USED MUST BE ZERO MAP ADDRESS 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

The CPU must be Unmapped. 4.

## WRITABLE CONTROL STORAGE (WCS) INSTRUCTIONS

## GENERAL DESCRIPTION

Writable Control Storage (WCS) is an option available for use with the CPU or Class F I/O controller. The WCS consists of one or two Random Access Memory (RAM) logic boards, each containing 2K- x 64-bits of RAM memory. The WCS is used to supplement the firmware in the CPU or the Class F I/O controller.

INSTRUCTION FORMAT There are two instruction formats used for WCS instructions, one for the CPU associated WCS, and one for the Class F I/O Controller associated WCS. The formats are as follows:

CPU ASSOCIATED WCS FORMAT

Bits

Bits

		C		:00	Г Е 1	1		R <sub>D</sub>	1		R <sub>S</sub>		A	UG		DE																
0	)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

• Bits 0-5 Define the Operation Code.

Bits 6-8 Varies in usage as follows:

	Instruction	Usage
	WWCS	Specifies the register containing the WCS address.
	RWCS	Specifies the register containing the Logical Address in main memory that is to receive the WCS contents.
9-11	Varies in usage as	follows:
	Instruction	Usage
	WWCS	Specifies the register containing the Logical Address in main memory containing the information to be loaded into WCS.
	RWCS	Specifies the register containing the WCS address.
12-15	Define the Augmenti	ng Operating Code.

Bits 16-31 Not used. This is a halfword instruction.

CLASS F I/O CONTROLLER ASSOCIATED WCS FORMAT


For statement of the second second second second second second second second second second second second second		
OP CODE	R CWCS CODE	CODE CONSTANT
0 1 2 3 4 5	6 7 8 9 10 11 12	2 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

- Bits 6-8 Specify the GPR, when nonzero, whose contents will be added to the constant to form the logical channel and subaddress.
- Bits 9-12 Specifies the Channel WCS Operation Code.
- Bits 13-15 Define the Augmenting Operation Code.
- Bits 16-31 Specifies a constant that will be added to the contents of R to form the logical Channel and subaddress. If R is zero, only the constant will be used to specify the logical Channel and subaddress.

The Condition Codes remain unchanged when using the CPU associated WCS. using the class F I/O controller associated WCS, the Condition Codes are When changed in accordance with the WCS instructions. Refer to the individual Class F I/O controller WCS instructions for details.

Programming the CPU associated WCS is accomplished by the use of the Write WCS (WWCS) instruction. The contents of the WCS are in the form of microinstructions, which are used to augment the firmware in the CPU. It is beyond the scope of this publication to provide the microinstruction techniques used in the implementation of WCS.

The WCS is organized in 64 bits by 2K modules, allowing up to two modules to be used (4K  $\times$  64 bits). Reading or writing WCS is accomplished by alternately placing the first 32-bit word in the first 32 bits and then the second 32-bit word in the second 32 bits. A graphic representation of the Read/Write sequence is shown as follows:



Accessing the CPU associated WCS is accomplished through the use of the Jump to WCS (JWCS) instruction. More complete information of the programming of the WCS is contained in the Writable Control Storage Technical Manual.

Programming of the Class F I/O controller associated WCS is presented in the individual I/O Processor publications.

CONDITION CODE UTILIZATION

### WCS PROGRAMMING

000C

0 0	0	0	0	0		RD			R <sub>S</sub>		1	1	0	0																
0 1	2	2	A	5	6	7	Q	٩	10	11	12	12	14	15	16	17	19	10	20	21	22	23	24	25	26	27	28	29	30	4

DEFINITION This privileged instruction causes the WCS to be written with a single 64-bit word at the location specified by the contents of  $R_D$ , with two words in main

memory specified by the logical addresses contained in  ${\rm R}_{\rm S}^{}.$ 

The contents of  $R_S$  must contain a logical word address that specifies the first word of a two-word pair. F- and C-bits, if specified, are ignored and the address will be interpreted as a word address.

The contents of  $R_D$  must contain a right-justified, zero-filled address of .the WCS location that is to be written.

If the WCS option is not present or if the WCS address is greater than 4095: CC1 will be set, an Undefined Instruction Trap will occur, and no writing into WCS will take place.

CONDITION CODE RESULTS CC1: WCS option not present or address out of range CC2: Zero CC3: Zero CC4: Zero

Assembly Language Coding: WWCS  $R_{S}$ ,  $R_{D}$ 

000B

0	0	0	0	0	0	R <sub>D</sub>		R <sub>S</sub>	1	0	1	1								
0	1	2																	29 3	

DEFINITION

This privileged instruction causes the contents of a single 64-bit location of WCS specified by the contents of R<sub>S</sub> to be written into main memory at the location specified by the logical address contained in R<sub>D</sub>.

The contents of  $R_D$  must contain a logical word address that specifies the first word pair. F- and C-bits, if specified, are ignored and the address will be interpreted as a word address.

The contents of  $R_S$  must contain a right-justified, zero-filled address of the WCS location that is to be read.

If the WCS option is not present or if the WCS address is greater than 4095: CC1 will be set, an Undefined Instruction Trap will occur, and no information will be stored into main memory.

CONDITION CODE RESULTS

CC1: WCS option not present or address out of range CC2: Zero CC3: Zero CC4: Zero

Assembly Language Coding: RWCS R<sub>s</sub>, R<sub>D</sub>

RWCS s,d FA00

1	1	1	1	1	0	1	0	0		x	١	F																	RESS		
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29 3	30 (	31

DEFINITION This instruction causes an Unconditional Branch to the location specified by the resolved Effective Address. The rules for the Effective Address are as follows:

- Nonindirect the least significant 6 bits of the Effective Address (index and address) will be used as the WCS entry point address
- Indirect the least significant 6 bits of the final resolved Effective Address after the resolution of all indirect addresses will be used as the WCS entry point address.

Only the least significant 6 bits of the Effective Address are used and all other bits will be ignored.

When execution in WCS is complete, control will be returned to the next sequential instruction after this instruction.

- NOTES 1. Since no registers can be specified by this instruction, the authors of the WCS instructions and the software instructions must mutually agree upon the parameter registers. In general cases, registers 0 and 1 can be used. If the WCS facility is not supported, an Undefined Instruction Trap will occur.
  - 2. If indirect accesses are used, the F-bit must be present in each indirect word.

CONDITION CODE RESULTS CC1:) CC2:(All condition code settings will be CC3:(determined by the WCS routines. CC4:)

Assembly Language Coding: JWCS X'WCS Branch Addr'

JWCS \*m,x

## BRANCH INSTRUCTIONS

GENERAL DESCRIPTION

AL Branch instructions provide the capability of testing for certain conditions and branching to another address if the conditions specified by the instruction are satisfied. Branch instructions permit referencing subroutines, repeating segments of programs, or returning to the next instruction within a sequence.

INSTRUCTION FORMAT

The Branch instruction group uses the following instruction format:

## MEMORY REFERENCE

	R/D X I F	BRANCH ADDRESS C
0 1 2 3 4 5	5 6 7 8 9 10 11 12 13	3 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Bits 0-5 Bits 6-8	define the Operation vary in usage as fo	
	Instruction	<u>Contents/Usage</u>
	BU, BFT BCT, BCF BIB, BIH, BIW, BID BL BRI	000 D field Register Number 001 010
Bits 9-10 Bit 11 Bit 12 Bits 13-30 Bit 31	indicates whether a is to be performed is zero.	hree index registers. an indirect addressing operation • ch address when X and I fields are zero.

CONDITION CODE UTILIZATION Condition Code results during branching operations are unique because they reflect the state of the indirect bit of the instruction and the state of bits 1, 2, 3, and 4 of the indirect address obtained from the specified memory location.

BRANCH PROGRAMMING The usual procedure for calling a subroutine is to execute a Branch and Link (BL) whose effective address is the starting location of the routine. Since PC+1 is saved in GPRO, a subsequent return can be made to the location following the BL by executing a TRSW 0. The PSW including the PC+1 word is saved in GPRO. Hence, the subroutine can be reentrant (pure); i.e., memory is not modified by calling it. If we wish to use GPRO in the subroutine, we can store the return address in a convenient location in memory, location B, with an STW 0, B, and then return with a BU \*B.

Consider a move subroutine to move 50 words beginning at TAB. The routine begins at MOVE, whose address is stored in C.MOVE. The main program would contain:

BL \*C.MOVE

; Return here

GPR1 is used as an Index register for counting through the table and GPR5 is used to output the data. The starting address of the table is in TAB 1. The subroutine is as follows:

			COUNT EQU 50	
MOVE	LI	1,	-COUNT	Negative of table length
LOOP	LW	5,	TAB+COUNT,1	Get next word
	STW	5,	TAB1+COUNT,1	Store in new buffer
	BIW	1,	LOOP	Increment and test for end
	TRSW	0		Return

Argument Passing

. . .

Given an arithmetic subroutine that operates on arguments in GPR5 and GPR6, leaving the result in GPR6, the subroutine call is as follows:

BL SQRT Call with arguments in GPR5 and GPR6

• • •

The subroutine is as follows:

SQRT

Arithmetic operations

TRSW 0

Return to Call + 1 word

In the preceding example, the calling program must load the General Purpose Registers before calling the subroutine. It is often convenient for the program to supply the arguments (or the addresses of the locations that contain them) with the call, and for the subroutine to handle the data transfers. With this method, the program gives the arguments in the two memory locations following the BL.

BL SQRT

	Argument 1
	Argument 2
•••	Return here with result in GPR6

The return is made to the location following the second argument with the result in  $\ensuremath{\mathsf{GPR6}}$  .

SQRT	TRR LD	0,1 6,0,1	Pick up Arguments 1 and 2							
	ADI	0,8	Increment return address by 2 words							
	TRSW	0	Return to Call + 3 words							

An alternate method which allows up to six arguments to be passed per instruction utilizes the Load File instruction as follows:

SQRT	TRR LF	0,1 2,0,1	Pick up Arguments 1-6
	ADI	0,24	Increment return address by 6 words
	TRSW	0	Return to Call + 7 words

The next method passes an address list instead of arguments following the BL; otherwise, it is identical to the method described above.

	BL • • • • •	SQRT	Address of Argument 1 Address of Argument 2
SQRT	TRR LW ADI LW	0,1 6,*0,1 1,4 7,*0,1	Pick up Argument 1 Pick up Argument 2
	ADI TRSW	0,8 0	Increment return address by 2 words Return to Call + 3 words

The next method is the same as the previous example except that argument 1 is a table, and the result replaces the second argument in memory:

	BL	SQRT	
		·	Address of Argument 1
	•••		Address of Argument 2 and result
	•		
	•		
	•		
SQRT	TRR TRR	0,3 0,1	Pick up base address of table, Argument 1
	ABR	29,1	Increment return address by 4 words
	LW	6,*0,1	Pick up Argument 2
	•		

The final method is similar to the previous versions except that  $\ensuremath{\mathsf{GPR1-GPR7}}$  are not disturbed:

SQRT	STF TRR LW ADI LW	0, SAVE 0,1 6, *0,1 1,4 7,*0,1	Save General Purpose Registers Pick up Arguments
SAVE	ST	6,*0,1	Store result
	LF	0, SAVE	Restore General Purpose Registers
	ADI	0,8	Increment return address by 2 words
	TRSW	0	Return to Call + 3 words
	REZ	1F	Eight zero-filled words on a file boundary

.

BU	BRANCH UNCONDITIONALLY
*m,x	EC00
	1       1       1       0       0       0       X       I       0       BRANCH ADDRESS       0         1       1       1       1       1       1       1       1       1       1       0
DEFINITION	The Effective Address (bits 13-30) in the instruction is transferred to the corresponding bit positions in the Program Status Word Register (PSWR). This causes program control to be transferred to any word or halfword location in memory. Bit positions 1-12 of the PSWR remain unchanged if the indirect bit is equal to zero. If the indirect bit of the Instruction Word is equal to one, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bit 0 (privileged state bit) of the PSWR remains unchanged. The Extended mode bit remains unchanged. Bits 0 and 5 are changed only by a BRI indirect.
SUMMARY EXPRESSION	$EA_{13-30} \rightarrow PSWR_{13-30}$ , IF I=0 (EWL <sub>1-4</sub> and <sub>13-30</sub> ) $\rightarrow PSWR_{1-4}$ and <sub>13-31</sub> , IF I=1
CONDITION CODE RESULTS	If the indirect bit is equal to zero, the Condition Code remains unchanged.
	CC1: ISI (I) is equal to one and $(EWL_1)$ is equal to one CC2: ISI (I) is equal to one and $(EWL_2)$ is equal to one CC3: ISI (I) is equal to one and $(EWL_3)$ is equal to one CC4: ISI (I) is equal to one and $(EWL_4)$ is equal to one
EXAMPLE 1	Memory Location: 01000 Hex Instruction: EC 00 14 14 (X=0, I=0) Assembly Language Coding: BU X'1414'
Before Execution	PSWR 20001000
After Execution	PSWR 20001414
Note	The contents of hits 13-30 of the instruction replace the corresponding

The contents of bits 13-30 of the instruction replace the corresponding portion of the PSWR. The Condition Code remains unchanged. Note

EXAMPLE 2	Memory Location:	01000
	Hex Instruction:	EC 10 14 14 (X=0, I=1)
	Assembly Language Coding:	BU *X'1414'


Before	PSWR	Memory Word 01414
Execution	80001000	700015AC

Memory Word 01414 700015AC After Execution PSWR F00015AC

> The contents of bits 1-30 of memory word 01414 replace the previous contents of bits 1-4 and 13-31 of the PSWR. Note

ΒU \*m,x





DEFINITION The Effective Address (bits 13-30) in the instruction is transferred to the corresponding bit positions in the Program Status Word Register (PSWR), if the condition specified by the D field (bits 6-8 of the instruction) is present. The seven specifiable conditions are tabulated below. If the condition is not as specified, the next instruction in sequence is executed. If the indirect bit of the Instruction Word is equal to one, and the branch occurs, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bits 0, and 5-15 are unchanged.

D Field (Hex)	Branch Condition (Branch if):
1	CC1=zero
2	CC2=zero
3	CC3=zero
4	CC4=zero
5	CC2 and CC4 both = zero
6	CC3 and CC4 both = zero
7	CC1, CC2, CC3, and CC4 all = zero

CONDITION CODE RESULTS

The resulting Condition Code remains unchanged if the indirect bit (bit 11) is equal to zero.

CC1: ISI (I) is equal to one and  $(\mathsf{EWL}_1)$  is equal to one CC2: ISI (I) is equal to one and  $(\mathsf{EWL}_2)$  is equal to one CC3: ISI (I) is equal to one and  $(\mathsf{EWL}_3)$  is equal to one CC4: ISI (I) is equal to one and  $(\mathsf{EWL}_4)$  is equal to one

EXAMPLE

Memory Location:

Hex Instruction:

02094 F1 00 21 4C (C<sub>1</sub>C<sub>2</sub>C<sub>3</sub>=2,X=0,I=0) BCF 2,X'214C' Assembly Language Coding:

Before PSWR Execution 10002094


#### After Execution PSWR 1000214C

Note

Condition Code bit 2 is not set. The Effective Address (in this case bit 13-30 of the instruction) is transferred to the PSWR.

BRANCH CONDITION TRUE

BCT v,\*m,x



CC1: ISI (I) is equal to one and  $(\mathsf{EWL}_1)$  is equal to one CC2: ISI (I) is equal to one and  $(\mathsf{EWL}_2)$  is equal to one CC3: ISI (I) is equal to one and  $(\mathsf{EWL}_3)$  is equal to one CC4: ISI (I) is equal to one and  $(\mathsf{EWL}_4)$  is equal to one

Hex Ins	Location: truction: y Language Coding:	01000 EC 80 14 1 BCT, 1,X'1	14 (Condition=1, 1414'	X=0,	I=0)
---------	--	-----------------------------------	---------------------------	------	------

Before PSWR Execution 50001000

After Execution PSWR 50001414

Note

The contetns of bits 13-30 of the instruction are transferred to bits 13-30 of the PSWR.

BRANCH FUNCTION TRUE

BFT \*m,x

F000

_					1				1				L													_						_
1		1	1	1	0	0	0	0	0	>	<	1	0			BR	ANC	на	DDF	RESS	5											
C	1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

The Effective Address (bits 13-30) in the instruction is transferred to the DEFINITION corresponding bit positions in the Program Status Word Register (PSWR) if the function bit in the mask register (R4) for the Condition Code, 1 of the 16 possible combinations of the 4 Condition Code bits which corresponds to the current condition code, is equal to one. The function F is defined by the 16 least significant bits of the mask register. All 16 Condition Codes of the 4 variables A=CC1, B=CC2, C=CC3, D=CC4 are defined below.

> $F = \overline{A}\overline{B}\overline{C}\overline{D} R4_{16} v \overline{A}\overline{B}\overline{C}D R4_{17} v \overline{A}\overline{B}C\overline{D} R4_{18} v \overline{A}\overline{B}CD R4_{19}$ ĀBCD R420V ĀBCD R421V ĀBCD R422V ĀBCD R423 ABCD R424V ABCD R425V ABCD R426V ABCD R427 ABCD R420V ABCD R429V ABCD R430V ABCD R431

Therefore, any logical function of the four variables stored in the Condition Code register can be evaluated by storing the proper 16-bit function code in the mask register. The next instruction in sequence is executed if the function is equal to zero. If the Indirect bit of the instruction word is equal to one, bit positions 1-12 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5 are unchanged.

SUMMARY EXPRESSION If F=1 & I=0,  $EA_{13-30} \rightarrow PSWR_{13-30}$ 

If F=1 & I=1,  $EA_{1-30} \rightarrow PSWR_{1-30}$ 

If  $F=0 PSWR_{13-30} + 1_{29} - PSWR_{13-30}$ 

CONDITION CODE RESULTS The resulting condition code remains unchanged if the indirect bit (bit 11) is equal to zero.

CC1: ISI (I) is equal to one and  $EA_1$  is equal to one CC2: ISI (I) is equal to one and  $EA_2$  is equal to one CC3: ISI (I) is equal to one and  $EA_3$  is equal to one CC4: ISI (I) is equal to one and  $EA_4$  is equal to one

EXAMPLE

01000 F0 00 20 00 (X=0, I=0) BFT X'2000' Assembly Language Coding:

Before Execution

GPR4 PSWR 70001000 0000002

> PSWR 70002000

Memory Location:

Hex Instruction:

After Execution

GPR4 0000002

Note

Bit 30 of GPR4 defines a function for which CC1=CC2=CC3=1,CC4=0. This function is true, so a branch is effected.

BL *m,x	BRANCH AND LINK F880
	1       1       1       1       0       0       1       X       I       0       BRANCH ADD RESS         0       1       2       3       4       5       6       7       8       9       10       11       12       13       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29       30       31
DEFINITION	The contents of the Program Status Word Register (PSWR) are incremented by one word and transferred to General Purpose Register 0. If the indirect bit of the Instruction Word is equal to zero, the Effective Address (bit 13-30) is transferred to the corresponding bit positions of the PSWR. Bit positions 1-12 of the PSWR remain unchanged. If the indirect bit of the Instruction Word is equal to one, bit positions 1-4 of the last memory word in the indirect chain are also transferred to the corresponding bit positions of the PSWR. Bit 0 (privileged state bit), and bits 5-12 of the PSWR remain unchanged.
SUMMARY EXPRESSION	(PSWR) $\rightarrow$ RO EA $\rightarrow$ PSWR <sub>13-30</sub> , if I=zero EWL <sub>1-12</sub> , EA $\rightarrow$ PSWR <sub>1-4</sub> and 13-30, if I=one
CONDITION CODE RESULTS	If the indirect bit is equal to zero, the Condition Code remains unchanged.
	CC1: (ISI) (I) is equal to one and $(EWL_1)$ is equal to one CC2: (ISI) (I) is equal to one and $(EWL_2)$ is equal to one CC3: (ISI) (I) is equal to one and $(EWL_3)$ is equal to one CC4: (ISI) (I) is equal to one and $(EWL_4)$ is equal to one
EXAMPLE	Memory Location: 0894C Hex Instruction: F8 80 A3 78 (X=0, I=0) Assembly Language Coding: BL X'A378'
Before Execution	PSWR GPR0 1000894C 12345678
After Execution	PSWR GPR0 1000A378 10008950
Note	The contents of the PSWR are transferred to GPRO. The contents of bits 13-30 of the instruction are transferred to bits 13-30 of the PSWR.

2

	F400
	1       1       1       0       1       0       BRANCH ADDRESS         1       1       1       0       1       0       BRANCH ADDRESS         0       1       2       3       4       5       6       7       8       9       10       11       12       13       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29       30       31
DEFINITION	The contents of the GPR specified by R are incremented in bit position 31. If the result is nonzero the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13-30 and bit positions 1-4 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed. Bits 0 and 5 are unchanged.
SUMMARY EXPRESSION	$(R) + 1_{31} \rightarrow R$
	EA $\rightarrow$ PSWR <sub>13-30</sub> , if result $\neq$ 0
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change
EXAMPLE	Memory Location: 1B204 Hex Instruction: F4 01 B1 A8 (R=0, I=0) Assembly Language Coding: BIB 0,X'1B1A8'
Before Execution	PSWR GPRO 2001B204 FFFFFFF
After Execution	PSWR GPRO 2001B208 00000000
Notes	1. The contents of the GPRO are incremented by one at bit position 31. Since the result is zero, no branch occurs.
	2. Indexing is not allowed.
	3. If the indirect bit of the Instruction Word is equal to one, and the branch occurs, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5-12 are unchanged.

4. The instruction following may not be the target of the System Control Panel or Serial Control Panel Halt.

• ••••

6-77

BIH d**,\***m

## BRANCH AFTER INCREMENTING HALFWORD

	F420
	1 1 1 1 0 1 R 0 1 I 0 BRANCH ADDRESS
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The contents of the GPR specified by R are incremented in bit position 30. If the result is nonzero the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13-30 and bit positions 1-4 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.
SUMMARY EXPRESSION	$(R) + 1_{30} \rightarrow R$
	$EA \rightarrow PSWR_{13-30}$ , if result $\neq 0$
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change
EXAMPLE	Memory Location: 039A0 Hex Instruction: F5 20 39 48 (R=2, I=0) Assembly Language Coding: BIH 2,X'3948'
Before Execution	PSWR GPR2 100039A0 FFFFD72A
After Execution	PSWR GPR2 10003948 FFFFD72C
Notes	<ol> <li>The contents of GPR2 are incremented by one in bit position 30. The result is replaced in GPR2 and a branch occurs to address 03948.</li> </ol>
	2. Indexing is not allowed.
	3. If the indirect bit of the Instruction Word is equal to one, and the branch occurs, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5-12 are unchanged.
	4. The instruction following may not be the target of the System Control

4. The instruction following may not be the target of the System Control Panel or Serial Control Panel Halt.

F440

_					1					1												1								1			
F					Т				-		Ι.																						
	1	1	1	1	I	0	1		R		11	0		0					8	BRA	NCH	AD	DRE	SS									
L											1											1		1.									
_	0	1	2	3	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The contents of the GPR specified by R are incremented in bit position 29. If the result is nonzero, the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13-30 and bit positions 1-4 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.

04A38

BIW 6,X'4B2C'

SUMMARY (R) + 1<sub>29</sub>

EA  $\rightarrow$  PSWR<sub>13-30</sub>, if result  $\neq$  0

R

- CONDITION CODE RESULTS CC2: No change CC3: No change CC3: No change CC4: No change
  - EXAMPLE Memory Location: Hex Instruction: Assembly Language Coding:
  - Before PSWR GPR6 Execution 60004A38 FFFFDC18

After Execution PSWR GPR6 60004B2C FFFFDC1C

Notes 1. The content of GPR6 is incremented by one at bit position 29, and the result is transferred to GPR6. The Effective Address of the BIW instruction, (04B2C), replaces the previous contents of the PSWR, bits 12-30.

07 40 4B 2C (R=6, I=0)

- 2. Indexing is not allowed.
- 3. If the indirect bit of the Instruction Word is equal to one, and the branch occurs, bit positions 1-4 of the last memory word in the direct chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5-12 are unchanged.
- 4. The instruction following may not be the target of the System Control Panel or Serial Control Panel Halt.

## BRANCH AFTER INCREMENTING DOUBLEWORD

	F460
	1       1       1       0       1
DEFINITION	The contents of the GPR specified by R are incremented in bit position 28. If the result is nonzero the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13-30 and bit positions 1-4 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.
SUMMARY EXPRESSION	$(R) + 1_{28} \rightarrow R$
	$EA \rightarrow PSWR_{13-30}$ , if result $\neq 0$
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change
EXAMPLE	Memory Location: 0930C Hex Instruction: F5 E0 91 A6 (R=3, I=0) Assembly Language Coding: BID 3,X'91A6'
Before Execution	PSWR GPR3 0800930C FFFFFF8
After Execution	PSWR GPR3 08009310 0000000
Notes	<ol> <li>The content of GPR3 is incremented by one at bit position 28 and replaced. Since the result is zero, no branch occurs.</li> </ol>
	2. Indexing is not allowed.
	3. If the indirect bit of the Instruction Word is equal to one, and the branch occurs, bit positions 1-4 of the last memory word in the direct chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5-12 are unchanged.

4. The instruction following may not be the target of the System Control Panel or Serial Control Panel Halt.

## COMPARE INSTRUCTIONS

GENERAL DESCRIPTION Compare instructions provide the capability of comparing data in memory and General Purpose Registers. These operations can be performed on bytes, halfwords, words, or doublewords. Provisions have also been made to allow the result of compare operations to be masked with the contents of the Mask register before final testing.

INSTRUCTION FORMAT The Compare instruction group uses three instruction formats.

MEMORY	
REFERENCE	

ſ			OP C	ODE	-			R	-		x	1	F	WORD ADDRESS									с									
l			1	1	1	1		1	1		1						1	1	1	1	1											
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31


- Bits 0-5 define the Operation Code.
- Bits 6-8 designate a General Purpose Register address (0-7).
- Bits 9-10 designate one of three index registers.
- Bit 11 indicates whether an indirect addressing operation is to be performed.
- Bit 12-31 specify the address of the operand when the X and I fields equal to zero.

Note

Additional information on the Memory Reference instruction format is included with the Load/Store instruction formats.

## IMMEDIATE

OP CODE	R     0     0     0     OPERAND VALUE							
0 1 2 3 4 5	6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31							
Bits 0-5	define the Operation Code.							
Bits 6-8	designate a General Purpose Register address (0-7).							
Bits 9-12	unassigned.							
Bits 13-15	define Augmenting Operation Code.							
Bits 16-31	contain the 16-bit operand value.							



- Bits 6-8 designate the register to contain the result of the operation.
- Bits 9-11 designate the register which contains the source operand.

Bits 12-15 define the Augmenting Operation Code.

CONDITION CODE

A Condition Code is set during most Compare instructions to indicate whether the operation produced a result greater than, less than, or equal to zero. 1

CAMB d,\*m,x

	9008												d	<b>,*</b> m <b>,</b> X	
		0 R X		<b>1</b> 12 13	<b>1</b> 4 15		<b>OPERAN</b> 18 19	1_1			<b>1</b> 25 26	27	28 29	<b>I</b> 30 31	]
DEFINITION	The byte in me right justifie specified by F Code bits (2-4 byte specified	ed, and subt R. The resu H) to be set	racte lt o' . Th	ed al f the ne co	lgebra subt ontent	ical tract ts of	ly fr ion c	om aus	the w es or	iord ie of	in th f the	e G Con	iPR Iditi	on	
SUMMARY EXPRESSION	(R) - (EBL) -	- SCC <sub>2-4</sub>											*		•
CONDITION CODE RESULTS	CC3: ISI (R)	zero is greater is less that is equal to	n (El	BL)	.)										
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:					R=1,	X=0	<b>,</b> <u>I</u> =(	))					
Before Execution	PSWR 08001000	GPR1 000000B6		Memo C7	ory By	vte O	10B5								
After Execution	PSWR 10010004	GPR1 000000B6		Memo C7	ory By	/te O	1085								
Note	CC3 is set, ir of memory byte		at ti	he co	ontent	ts of	GPR1	ar	e les	s t	han th	еc	conte	ents	

6-83

COMPARE ARITHMETIC WITH MEMORY HALFWORD

d,*m,x	9000 1 0 0 1 0 0 R 0 1 2 3 4 5 6 7 8	X       I       0       HALFWORD OPERAND ADDRESS       1         10       11       12       13       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29       30       31
DEFINITION	accessed, and the sign The resulting word is specified by R. The r Code bits (2-4) to be	specified by the Effective Halfword Address (EHA) is bit is extended 16 bits to the left to form a word. ubtracted algebraically from the word in the GPR sult of the subtraction causes one of the Condition et. The word in the GPR specified by R and the he EHA remain unchanged.
SUMMARY EXPRESSION	(R) - (EHL) <sub>SE</sub> $\rightarrow$ SC	2-4
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R) is greate CC3: ISI (R) is less t CC4: ISI (R) is equal	an (EHL) <sub>SE</sub>
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Codi	0379C 92 00 39 77 (R=4, X=0, I=0) g: CAMH 4,X'3976'
Before Execution	PSWR GPR4 0800379C 0000854	Memory Halfword 03976 8640
After Execution	PSWR GPR4 200037A0 0000854	Memory Halfword 03976 8640
Note	CC2 is set indicating of memory halfword O39	hat the contents of GPR4 are greater than the contents 6 (a negative value).

Â

CAMH

COMPARE ARITHMETIC WITH MEMORY WORD

•

• •

.

.

CAMW d,\*m,x

	9000		d,*m,x
			0         WORD OPERAND ADDRESS         0         0           12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31
DEFINITION	accessed and s by R. The res bits (2-4) to	subtracted alge sult of the sub	by the Effective Word Address (EWA) is braically from the word in the GPR specified traction causes one of the Condition Code ord in the GPR specified by R and the word unchanged.
SUMMARY EXPRESSION	(R) - (EWI	$\rightarrow$ scc <sub>2-4</sub>	
CONDITION CODE RESULTS	CC3: ISI (R)	zero is greater tha is less than ( is equal to (E	EWL)
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	on:	05B20 93 00 5C 78 (R=6, X=0, I=0) CAMW 6,X'5C78'
Before Execution	PSWR 40005B20	GPR6 9E03B651	Memory Word 05C78 A184F207
After Execution	PSWR 10005B24	GPR6. 9E03B651	Memory Word 05C78 A184F207
Note		dicating that t emory word 05C7	he contents of the GPR6 are less than the 8.

.

COMPARE A	RITHMETIC	WITH	MEMORY	DOUBLEWORD
-----------	-----------	------	--------	------------

CAMD d,\*m,x

	9000	
	1     0     1     0     0     R     X     I       0     1     2     3     4     5     6     7     8     9     10     11	0         WORD OPERAND ADDRESS         1         0           12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31
DEFINITION	is accessed and subtracted a specified by R and R+1. R+1 result of the subtraction ca	cified by the Effective Doubleword Address (EDA) lgebraically from the doubleword in the GPR is the GPR one greater than specified by R. The uses one of the Condition Code bits (2-4) to be GPR specified by R and R+1, and the doubleword unchanged.
SUMMARY EXPRESSION	(R, R+1) - (EDL) - S	cc <sub>2-4</sub>
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R, R+1) is greate CC3: ISI (R, R+1) is less t CC4: ISI (R, R+1) is equal	han (EDL)
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	27C14 92 02 7F 52 (R=4, X=0, I=0) CAMD 4,X'27F50'
Before Execution	PSWR GPR4 20027C14 7AE0156D	GPR5 47B39208
		ory Word 27F54 39208
After Execution	PSWR GPR4 08027C18 7AE0156D	GPR5 47B39208
		ory Word 27F54 39208
Note	CC4 is set indicating that t equal to that obtained from	he doubleword obtained from GPR4 and GPR5 is the memory words 27F50 and 27F54.

.

	1000	s,a
	0 0 0 1 0 0 R R 0 1 2 3 4 5 6 7 8 9 10	<b>5</b> <b>0</b> 0 0 0 0 <b>1</b> 1 1 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	word in the GPR specified	ied by $R_S$ is subtracted algebraically from the by $R_D$ . The result of the subtraction causes one (2-4) to be set. The words specified by $R_S$ and
SUMMARY EXPRESSION	$(R_D) - (R_S) \rightarrow SCC_2$	-4
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R <sub>D</sub> ) is greater CC3: ISI (R <sub>D</sub> ) is less tha CC4: ISI (R <sub>D</sub> ) is equal to	n (R <sub>S</sub> )
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	0B3C2 10 10 (R <sub>D</sub> =0, R <sub>S</sub> =1) CAR 1,0
Before Execution	PSWR GPRO 0800B3C2 58DF620A	GPR1 6A92B730
After Execution	PSWR GPRO 1000b3C4 58DF620A	GPR1 6A92B730
Note	CC3 is set indicating that of GPR1.	the contents of GPRO are less than the contents

- <b>,</b> .	C805
	1       1       0       1       0       0       0       1       0       1       IMMEDIATE OPERAND         0       1       2       3       4       5       6       7       8       9       10       11       12       13       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29       30       31
DEFINITION	The sign bit (bit 16) of the immediate operand is extended 16 bit positions to the left to form a word. This word is subtracted from the word in the GPR specified by R. The result of the subtraction causes one of the Condition Code bits (2-4), to be set. The word in the GPR specified by R and the immediate operand (bit 16-31) remain unchanged.
SUMMARY EXPRESSION	$(R) - (IW_{16-31})_{SE} \rightarrow SCC_{2-4}$
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R) is greater than $(IW_{16-31})_{SE}$ CC3: ISI (R) is less than $(IW_{16-31})_{SE}$ CC4: ISI (R) is equal to $(IW_{16-31})_{SE}$
EXAMPLE	Memory Location:0A794Hex Instruction:C8 85 71 A2 (R=1)Assembly Language Coding:CI 1,X'71A2'
Before Execution	PSWR GPR1 4000A794 00005719
After Execution	PSWR GPR1 1000A798 00005719
Note	CC3 is set, indicating that the contents of GPR1 are less than the immediate operand.

\*\*\* • J đ

CMMB d,\*m,x

9408

•

	1 0 0 1 0	1 R X	1 1 BY	TE OPERAND ADDRESS		
	0 1 2 3 4	5 6 7 8 9 10	11 12 13 14 15 16	17 18 19 20 21 22 23 24 25 26 27 28 29 30 31		
DEFINITION	accessed, and word. This word in the AND Function is tested and	d 24 zeros are word is logical GPR specified b ) with the cont d Condition Coc	appended to th ly compared (E by R. The resu cents of the Ma le bit 4 is set	tive Byte Address (EBA) is the most significant end to form a exclusive OR Function) with the alting word is then masked (Logical tesk register (R4). The masked result if all 32 bits equal zero. The te specified by the EBA remain		
SUMMARY EXPRESSION	[(R)	-23, (EBL)]	& (R4) → S	SCC <sub>4</sub>		
CONDITION CODE RESULTS	CC1: Always zero CC2: Always zero CC3: Always zero CC4: ISI Result is equal to zero					
EXAMPLE	Memory Locat Hex Instruct Assembly Lan		00800 94 08 09 17 CMMB 0,X'91	7'(R=0, X=0, I=0)		
Before Execution	PSWR 10000800	GPR0 000000A1	GPR4 000000F0	Memory Byte 00917 A9		
After Execution	PSWR 08000804	GPR0 000000A1	GPR4 000000F0	Memory Byte 00917 A9		
Note	The contents	of GPRO and me	mory byte 0091	7 are identical in those bit		

The contents of GPRO and memory byte 00917 are identical in those bit positions specified by the contents of GPR4. CC4 is set.

9400

	5400		·		
				WORD OPERAND ADDRESS           1         1         1           18         19         20         21         22         23         24         25	26 27 28 29 30 31
DEFINITION	accessed, and word. The res the word in th (Logical AND F masked result	the sign (bit 1 ulting word is e GPR specified unction) with t is tested and C he word in the	6) is extended logically compa by R. The res the contents of condition Code b	ective Halfword Add 16 bits to the lef ared (Exclusive OR I sulting word is the the Mask register bit 4 is set if all by R and the halfwor	t to form a Function) with n masked (R4). The 32 bits
SUMMARY EXPRESSION	[ (R) 🕁 (EHL	) <sub>SE</sub> ] & (R4) -	→ SCC <sub>4</sub>		
CONDITION CODE RESULTS	CC1: Always ze CC2: Always ze CC3: Always ze CC4: ISI resul	ro	ero		
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	n:	061B8 95 00 62 93 (F CMMH 2,X'6293'		
Before Execution	PSWR 100061B8	GPR2 09A043B6	GPR4 00004284	Memory Halfword O 46FC	6292
After Execution	PSWR 080061BC	GPR2 09A043B6	GPR4 00004284	Memory Halfword Q0 46FC	6292

Note

The contents of GPR2 and memory halfword 06292 are identical in those bit positions specified by the contents of GPR4. CC4 is set.

9400

.

CMMW d,\*m,x

	5.00														
				-		<b></b>				1			L		
	1 0 0 1 0	1 R	x	0	wo	RD OPERA		DRESS		1			1	0	0
	1				1		1 1	1	1 1	1	1 1	1			
	0 1 2 3 4	5 6 7 8	9 10 1	1 12	13 14 15	16 17 18	8 19	20 21	22 23	24	25 2	6 27	28 29	30	31
DEFINITION	The word in m accessed and GPR specified AND Function) result is tes zero. The wo remain unchan	emory spe logically by R. T with the ted and C ord in the	cified compa he res conte contiti	by red ult nts on (	the Eff (Exclus of the of the Code bit	Fective Sive OR compar Mask r 4 is	Wor Fun ison egis set	d Ad ctio is ter if a	dress n) w then (R4) 11 32	s ( ith ma 2 b	EWA) the sked The its	is wor (Lo masl equa	rd ir ogica ked al	th 1	ie
SUMMARY EXPRESSION	[(R) 🕂 (E	WL)] &	(R4) ·	-	scc <sub>4</sub>	÷									
CONDITION CODE RESULTS	CC1: Always zero CC2: Always zero CC3: Always zero CC4: ISI result is equal to zero														
EXAMPLE	Memory Locati Hex Instructi Assembl <u>y</u> Lang	on:	ng:	97	3A74 7 01 3C 1MW 6,X'		6, X	=0,	I=0)						
Before Execution	PSWR 08013A74	GPR4 OOFFFFO	0		PR6 32A1CQ4		Memo 472A		ord :	130	94				
After Execution	PSWR 00013A78	GPR4 OOFFFFO	0		PR6 32A1C04		Memo 472A		ord :	130	94				
Note	The contents of GPR6 and memory word 13C94 are not equal within the bit positions specified by the contents of GPR4.														

6-91

COMPARE MASKED WITH MEMORY DOUBLEWORD

	9400			
		1 R X 5 6 7 8 9 10 1		VORD OPERAND ADDRESS 0 1 0 7 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	is accessed GPR specifie Each result the contents tested and G doubleword in	and compared (É; d by R and R+1. from the compar of the Mask rec ondition Code b	kclusive OR Fur R+1 is the GF ison is then ma gister (R4). I it 4 is set if fied by R and F	Effective Doubleword Address (EDA) action) with the doubleword in the PR one greater than specified by R. asked (Logical AND Function) with The doubleword masked result is all 64 bits equal zero. The R+1 and the doubleword specified
SUMMARY EXPRESSION	[(R) ⊕ (EW	L)] & (R4), (	(R+1) 🕂 (EWL	.+1)] & (R4) → SCC <sub>4</sub>
CONDITION CODE RESULTS	CC1: Always CC2: Always CC3: Always CC4: ISI res	zero	zero	
EXAMPLE	Memory Locat Hex Instruct Assembly Lan		03000 97 00 31 BA CMMD 6,X'31E	(R=6, X=0, I=0) 88'
Before Execution	PSWR 10003000	GPR4 000FFFFF	GPR6 FFF3791B	GPR7 890A45D6
	Memory Word ( 0003791B	031B8	Memory Word 890A45C2	031BC
After Execution	PSWR 00003004	GPR4 000FFFFF	GPR6 FFF3791B	GPR7 890A45D6
	Memory Word ( 0003791B	031B8	Memory Word 890A45C2	031BC
Note		of GPR7 and men the contents of		C differ within the bit positions

				1				1								1															
ہ ۱	0	0	1 	0 1	1		В 1			R S	1	0	0	0	0																
0	1	2	3	4	5	6	7	8	ĝ	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The word in the GPR specified by R is logically compared (Exclusive OR Function) with the word in the GPR<sup>D</sup> specified by  $R_S$ . The result of the comparison is then masked (Logical AND function) with the contents of the Mask register (R4). The result is tested and Condition Code bit 4 is set if all 32 bits equal zero. The words specified by  $R_S$  and  $R_D$  remain unchanged.

SUMMARY  $[(R_D) \bigoplus (R_S)] \& (R4) \rightarrow SCC_4$ EXPRESSION

CONDITION CODE RESULTS	CC1: Always CC2: Always CC3: Always CC4: ISI re	zero	zero	
EXAMPLE	Memory Locat Hex Instruct Assembly Lan		050D2 XXXX14 AO (F CMR 2,1	R <sub>D</sub> =1, R <sub>S</sub> =2)
Before Execution	PSWR 100050D2	GPR1 583C94A2	GPR2 0C68C5F6	GPR4 AAAAAAAA
After Execution	PSWR 080050D4	GPR1 583C94A2	GPR2 0C68C5F6	GPR4 AAAAAAA
Note	The contents	of GPR1 and GPR	2 are identica	l within the bit po

The contents of GPR1 and GPR2 are identical within the bit positions specified by the contents of GPR4. CC4 is set.

CMR


s,d

### LOGICAL INSTRUCTIONS

GENERAL DESCRIPTION The Logical instruction group provides the capability of performing AND, OR, and Exclusive OR operations on bytes, halfwords, and doublewords in memory and General Purpose Registers. Provisions have also been made to allow the result of Register-to-Register OR and Exclusive OR operations to be masked with the contents of Mask register (R4) before final storage.

INSTRUCTION FORMATS The Logical instruction group uses the following two instruction formats:

MEMORY REFERENCE



- Bits 0-5 define the Operation Code.
- Bits 6-8 designate a General Purpose Register address (0-7).
- Bits 9-10 designate one of three index registers.
- Bit 11 indicates whether an indirect addressing operation is to be performed.
- Bits 12-31 specify the address of the operand when the X and I fields are equal to zero.

#### INTERREGISTER

OP CODE 1 1 1 1 0 1 2 3 4	R         AUG CODE           D         S         I<	
Bits 0-5	define the Operation Code.	
Bits 6-8	designate the register to contain the result of the operation.	
Bits 9-11	designate the register which contains the source operand.	
Bits 12-15	define the Augmenting Operation Code.	
A Condition Co	e is set during execution of most Logical instructions to	

CONDITION CODE UTILIZATION

A Condition Code is set during execution of most Logical instructions to indicate whether the result of that operation was greater than, less than, or equal to zero. AND MEMORY BYTE

8408

	1	1	1	1	. I								
	10000	RX	1 1	BYTE OPERAND ADDRE	SS								
	0 1 2 3 4 5	678910	11 12 13 14 15	16 17 18 19 20 21	<b>22</b> 23 <b>24 25</b> 26 27 28 29 30 31								
DEFINITION	and logically GPR specified	ANDed with t by R. The r	he least sig esult is tra	nificant byte ( nsferred to bit	dress (EBA) is accessed bits 24-31) of the positions 24-31 of R specified by R remain								
SUMMARY	(EBL)&(R <sub>24-31</sub> )	$EBL)&(R_{24-31}) \rightarrow R_{24-31}$											
	R <sub>0-23</sub> Unchange												
CONDITION CODE RESULTS	CÇ1: Always z CC2: ISI R <sub>24-</sub>	ero 31 is greate	r than zero										
	CC3: Always z												
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:		00200 84 88 03 73 (R=1, X=0, I=0) ANMB 1,X'373'									
Before Execution	PSWR 00000200	GPR1 36AC718F	Memory B C7	yte 00373									
After Execution	PSWR 20000204	GPR1 36AC7187	Memory B C7	yte 00373									
Note				ANDed with the	right-hand byte of GPR1,								

and the result replaces the byte in GPR1. CC2 is set.

ANMH	AND MEMORY HALFWORD										
d,*m,x	8400										
					WORD OPERAN	D ADDRESS	24 25 26 27	28 29 30	1		
DEFINITION	The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and logically ANDed with the least significant halfword (bits 16-31) of the GPR specified by R. The result is transferred to bit positions 16-31 of the GPR specified by R. Bit positions 0-15 of the GPR specified by R remain unchanged.										
SUMMARY EXPRESSION	(EHL)&(R <sub>16-31</sub> )	→ <sup>R</sup> 16-31									
	R <sub>0-15</sub> Unchanged										
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI $R_{16-31}$ is greater than zero CC3: Always zero CC4: ISI $R_{16-31}$ is equal to zero										
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	g:	01000 87 00 12 A3 (R=6, X=0, I=0) ANMH 6,X'12A2'							
Before Execution	PSWR 40001000	GPR6 4F638301		Memory H 70F6							
After Execution	PSWR 08001004	GPR6 4F630000		Memory Halfword 012A2 70F6							
Note	The contents of memory halfword 012A2 are ANDed with the right halfword of GPR6, and the result replaces the halfword in GPR6. CC4 is set.										

AND MEMORY WORD

8400

	I	1							
			I 0 WORD OPERAND ADDRESS 0 0						
	0 1 2 3 4	5 6 7 8 9 10 1	1 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31						
DEFINITION			I by the Effective Word Address (EWA) is accessed word located in the GPR specified by R.						
SUMMARY EXPRESSION	(EWL)&(R) → R								
CONDITION CODE RESULTS	CC1: Always CC2: ISI R <sub>O-</sub> CC3: ISI RO- CC4: ISI R <sub>O-</sub>	31 is greater t	zero						
EXAMPLE	Memory Locati Hex Instructi Assembly Lang	on:	00F1C 87 80 0F D0 (R=7, X=0, I=0) ANMW 7,X'FD0'						
Before Execution	PSWR 08000F1C	GPR7 FOFOFOFO	Memory Word OOFDO 9ED13854						
After Execution	PSWR 10000F20	GPR7 90D03050	Memory Word OOFDO 9ED13854						
Note	The contents the result re	of memory word places the cont	OOFDO are ANDed with the contents of GPR7, and ents of that register. CC3 is set.						

AND	MEMORY	DOUBLEWORD
TIND	PILITON	DOODLEMOND

ANMD d,\*m,x

d,*m,x	8400	
		I         0         DOUBLEWORD OPERAND ADDRESS         0         1         0           11         12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31
DEFINITION	is accessed and logically A R and R+1. R+1 is the GPR	ecified by the Effective Doubleword Address (EDA) NDed with the doubleword in the GPR specified by one greater than specified by R. The resulting o the GPR specified by R and R+1.
SUMMARY EXPRESSION	$(EWL+1)\&(R+1) \rightarrow R+1$ $(EWL)\&(R) \rightarrow R^{\circ}$	
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R,R+1) is greate CC3: ISI (R,R+1) is less t CC4: ISI (R,R+1) is equal	han zero
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	00674 86 00 08 1A (R=4, X=0, I=0) ANMD 4,X'818'
Before Execution	PSWR GPR4 00000674 9045C64A	GPR5 32B08F00
	Memory Word 00818 684A711C	Memory Word 0081C 8104A2BC
After Execution	PSWR GPR4 20000678 00404008	GPR5 00008200
	Memory Word 00818 684A711C	Memory Word 0081C 8104A2BC
Note	the result replaces the con-	00818 are ANDed with the contents of GPR4, and tents of GPR4. The contents of memory word ntents of GPR5, and the result replaces the et.

		R R S 10 11	0 0 0 0 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The word in th GPR specified by R <sub>D</sub> .	e GPR specified by R <sub>S</sub> . The res	d by R <sub>D</sub> is logically ANDed with the word in the sulting word is transferred to the GPR specified
SUMMARY EXPRESSION	$(R_S)\&(R_D) \rightarrow R_D$		
CONDITION CODE RESULTS	CC1: Always z CC2: ISI (R <sub>D</sub> ) CC3: ISI (RD) CC4: ISI (RD)	ero is greater tha is less than z is equal to ze	an zero zero ero
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	n:	03812 04 F0 (R <sub>D</sub> =1, R <sub>S</sub> =7) ANR 7,1
Before Execution	PSWR 40003812	GPR1 AC881101	GPR7 000FFFFF
After Execution	PSWR 20003814	GPR1 00081101	GPR7 000FFFFF
Note	The contents o	f GPR1 and GPR7	' are ANDed, and the result is transferred to

~

GPR1. CC2 is set.

OR MEMORY B	γ	T	E
-------------	---	---	---

# ORMB d**,\***m,x

## 8808

			1 1		BYTE OPE		DRESS	<del> </del>			
	0 1 2 3 4 5	6 7 8 9 1	0 11 12	13 14 15	16 17 18 1	9 20 21	22 23	24 25 3	26 27 2	8 29 30 31	
DEFINITION	The byte in m and logically specified by of the GPR sp remain unchan	ORed with the R. The resu acified by R	he leas lting	st signi byte is	ficant l transfe	byte (l rred to	oits D bit	24-31) posit	of tl ions	he GPR 24-31	
SUMMARY EXPRESSION	(EBL)v(R <sub>24-31</sub>	$(EBL)v(R_{24-31}) \rightarrow R_{24-31}$									
	R <sub>0-23</sub> Unchange	R <sub>0-23</sub> Unchanged									
CONDITION CODE RESULTS	CC1: Always CC2: ISI R CC3: ISI R CC4: ISI R C-	, is greate	r than han zer to zero	zero ro o							
EXAMPLE	Memory Locatio Hex Instructio Assembly Lang	on:	8	00600 88 88 08 A3 (R=1, X=0, I=0) ORMB 1,X'8A3'							
Before Execution	PSWR 00000600	GPR1 40404040	Me 30	lemory By C	te 8A3						
After Execution	PSWR 20000604	GPR1 4040407C	M( 3)	lemory By C	te 8A3						
Note	The contents of GPR1, and									nd byte	

OR MEMORY HALFWORD

ORMH

	8800						d,*m,x				
			0 1 12 13 14 15		ERAND ADDRES		28 29 30 31				
DEFINITION	accessed and of the GPR sp positions 16-3	in memory speci logically ORed ecified by R. 31 of the GPR s R remain unchan	with the 1 The result pecified b	east signi ing halfwo	ificant ha ord is trai	lfword (bi nsferred t	ts 16-31) o bit				
SUMMARY EXPRESSION	(EHL)v(R <sub>16-31</sub>	$(EHL)v(R_{16-31}) \rightarrow R_{16-31}$									
	R <sub>0-15</sub> Unchange	ed									
CONDITION CODE RESULTS	CC1: Always CC2: ISI R CC3: ISI R CC3: ISI R CC4: ISI R	1 is greater t	zero								
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	018AC 8B 00 19 ORMH 6,X	45 (R=6, '1944'	X=0, I=0)						
Before Execution	PSWR 000018AC	GPR6 BD71A4C6	Memory Ha 45F3								
After Execution	PSWR 100018B0	GPR6 BD71E5F7	Memory Ha 45F3	alfword 01	944						
Note	The contents of GPR6, and the	of memory halfw result replace	ord 01944 a s that hal	are ORed w fword in G	vith the ri PR6. CC3	ight halfw is set.	ord from				

.

ORMW d,*m,x	OR MEMORY WORI	כ	
	8800		
			0         WORD OPERAND ADDRESS         0         0           12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31
DEFINITION	and logically	emory specified ORed with the w the GPR specif	by the Effective Word Address (EWA) is accessed word in the GPR specified by R. The result is fied by R.
SUMMARY EXPRESSION	(EWL)v(R)→ R		
CONDITION CODE RESULTS	CC1: Always z CC2: ISI R CC3: ISI R CC4: ISI R O-3	zero 31 is greater th 31 is less than 31 is equal to z	zero
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	05000 89 80 52 0C (R=3, X=0, I=0) ORMW 3,X'520C'
Before Execution	PSWR 40005000	GPR 88888888	Memory Word 0520C OEDC4657
After Execution	PSWR 10005004	GPR3 8EDCCEDF	Memory Word 0520C OEDC4657
Note			D520C are ORed with the contents of GPR3, and GPR3. CC3 is set.

ORND d,\*m,x

	8800	d,^m,X						
		I         O         DOUBLEWORD OPERAND ADDRESS         O         I         I </th						
DEFINITION	is accessed and logically 0	ecified by the Effective Doubleword Address (EDA) Red with the doubleword in the GPR specified by one greater than specified by R. The result is ified by R and R+1.						
SUMMARY EXPRESSION	(EWL+1)∨(R+1) → R+1							
EXPRESSION	$(EWL)v(R) \rightarrow R$							
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R,R+1) is greate CC3: ISI (R,R+1) is less t CC4: ISI (R,R+1) is equal	han zero						
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	00B68 8B 00 0C 32 (R=6, X=0, I=0) 0RMD 6,X'C30'						
Before Execution	PSWR GPR6 10000B68 002A0031	GPR7 001D0039						
	Memory Word 00C30 18004C00	Memory Word 00C34 09002400						
After Execution	PSWR GPR6 20000B6C 182A4C31	GPR7 091D2439						
	Memory Word 00C30 18004C00	Memory Word 00C34 09002400						
Note	the result is transferred t	OOC3O are ORed with the contents of GPR6, and o GPR6. The contents of memory word OOC34 are PR7, and the result is transferred to GPR7.						

•

ORR s,d

## OR REGISTER AND REGISTER

5,u	0800	
	0 0 0 0 1 0 R R S 0 1 2 3 4 5 6 7 8 9 10 11	0 0 0 0 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The word in the GPR specifie GPR specified by R <sub>S</sub> . The re	d by R <sub>D</sub> is logically ORed with the word in the sult is transferred to the GPR specified by R <sub>D</sub> .
SUMMARY EXPRESSION	$(R_{S})v(R_{D}) \rightarrow R_{D}$	
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R <sub>D</sub> ) is greater th CC3: ISI (R <sub>D</sub> ) is less than CC4: ISI (R <sub>D</sub> ) is equal to z	zero
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	00F8A 08 A0 (R <sub>D</sub> =1, R <sub>S</sub> =2) 0RR 2,1
Before Execution	PSWR GPR1 40000F8A 0001D63F	GPR2 88880000
After Execution	PSWR GPR1 10000F8C 8889D635	GPR2 88880000
Note	The contents of GPR1 and GPR GPR1. CC3 is set.	2 are ORed, and the result is transferred to

٠ ،

ì

ORRM s,d

080	В

•

.

	0000			
	0 0 0 0 1 0 1 2 3 4 5	<b>R R S S S S S S S S S S</b>	1 0 0 0	18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	GPR specified Function) with	by R <sub>s</sub> . The res	sulting word is of the Mask reg	cally ORed with the word in the then masked (Logical AND ister (R4). The result is then
SUMMARY EXPRESSION	(R <sub>S</sub> )v(R <sub>D</sub> )&(R4)	$\rightarrow R_{\rm D}$		. ·
CONDITION CODE RESULTS	CC3: ISI $(R_{D}^{D})$	ero is greater tha is less than a is equal to a	zero	
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	03956 0B 58 (R <sub>D</sub> =6, ORRM 5,6	R <sub>S</sub> =5)
Before Execution	PSWR 08003956	GPR4 EEEEEEE	GPR5 37735814	GPR6 2561CA95
After Execution	PSWR 10003958	GPR4 EEEEEEE	GPR5 37735814	GPR6 2662CA84
Note		of GPR5 and GPR6 PR4 and transfe		result is ANDed with the CC3 is set.

EXCLUSIVE OR MEMORY BYTE

EOMB d,\*m,x

d,*m,x	8008			
	<b>1 0 0 0 1 1</b> <b>1 1 1 1 1</b> 0 1 2 3 4 5	<b>R X I</b> <b>I I</b> 6 7 8 9 10 11	I         BYTE OPERAND ADDRESS           1         BYTE OPERAND ADDRESS           12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31	]
DEFINITION	accessed and lo (bits 24-31) of	gically Exclus the GPR speci of the GPR sp	by the Effective Byte Address (EBA) is sive ORed with the least significant byte ified by R. The result is transferred to bit pecified by R. Bits 0-23 of the GPR specified	
SUMMARY EXPRESSION	(EBL) (R <sub>24-</sub>	31 <sup>)</sup> → <sup>R</sup> 24-31		
CONDITION CODE RESULTS	CC1: Always ze CC2: ISI R CC3: ISI RO-31 CC3: ISI RO-31 CC4: ISI RO-31	is greater th	zero	
EXAMPLE	Memory Location Hex Instruction Assembly Langua	:	012F8 8C 08 13 A1 (R=0, X=0, I=0) EOMB 0,X'13A1'	
Before Execution		GPRO D396F458	Memory Byte 013A1 A9	
After Execution		GPRO D396F4F1	Memory Byte 013A1 A9	
Note			D13A1 are Exclusive ORed with the right-hand laces that byte in GPRO. CC3 is set.	

:

EOMH d,\*m,x

	8000		a,^m,	х
			I       0       HALFWORD OPERAND ADDRESS       1         I       1       1       1       1       1       1       1       1         I       1 <td< th=""><th>]</th></td<>	]
DEFINITION	accessed and (bits 16-31) positions 16	l logically Exclu of the GPR spec	ified by the Effective Halfword Address (EHA) is usive ORed with the least significant halfword cified by R. The result is transferred to bit specified by R. Bit positions 0-15 of the GPR nged.	
SUMMARY EXPRESSION		$(16-31) \rightarrow R_{16-31}$	· · · ·	-
	R <sub>0-15</sub> Unchan	ged		
CONDITION CODE RESULTS	CC1: Always CC2: ISI R <sub>O</sub> CC3: ISI R <sub>O</sub> CC4: ISI R <sub>O</sub>	zero -31 is greater -31 is less than -31 is equal to	than zero n zero zero	
EXAMPLE	Hex Instruct	10n:	00958 8E 80 0A 41 (R=5, X=0, I=0) EOMH 5,X'A40'	
Before Execution	PSWR 40000958	GPR5 96969696	Memory Halfword 00A40 5CAB	
After Execution	PSWR 1000095C	GPR5 9696CA3D	Memory Halfword 00A40 5CAB	
Note			word OOA4O are Exclusive ORed with the right esult replaces that halfword in GPR5. CC3 is set	

EXCLUSIVE OR MEMORY WORD

EOMW d,\*m,x

0	C	O	n
- 0	L	υ	υ

		<b>R X I</b> <b>1 1 1</b>		ADDRESS 0	
DEFINITION	The word in memor and logically Exc	ry specified clusive ORed	by the Effective W	Word Address (EWA) is access the GPR specified by R. Th	sed
SUMMARY EXPRESSION	(EWL) (R) → F	2			
CONDITION CODE RESULTS	CC3: ISI R <sub>0.21</sub> 1	o is greater th is less than is equal to z	zero		
EXAMPLE	Memory Location: Hex Instruction: Assembly Language	e Coding:	185BC 8F 81 86 94 (R=7 EDMW 7,X'18694'	, X=0, I=0)	
Before Execution		PR7 3579BDF	Memory Word 18694 22222222	1	
After Execution		PR7 175B9FD	Memory Word 18694 22222222	1	
Note			8694 are Exclusive e contents of GPR	e ORed with the contents of 7. CC2 is set.	

EXCLUSIVE OR MEMORY DOUBLEWORD

EOMD d,\*m,x


	8000	d,*m,x
	<b>1 0 0 0 1 1 R X</b> <b>0 1 2 3 4 5 6 7 8 9 10 1</b>	1         DOUBLEWORD OPERAND ADDRESS         0         1         0           1         1         1         1         1         1         0         1         0           1         12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31
DEFINITION	is accessed and logically Ex specified by R and R+1. R+1	cified by the Effective Doubleword Address (EDA) clusive ORed with the doubleword in the GPR is the GPR one greater than specified by R. the GPR specified by R and R+1.
SUMMARY EXPRESSION	$\begin{array}{c} (EWL+1) \begin{array}{c}  \\ \end{array} \end{array} ( R+1 ) \rightarrow R+1 \\ (EWL) \begin{array}{c}  \\ \end{array} \end{array} ( R) \rightarrow R \end{array}$	· · · ·
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R,R+1) is greater -CC3: ISI (R,R+1) is less th CC4: ISI (R,R+1) is equal t	an zero
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	00448 8F 00 05 3A (R=6, X=0, I=0) EOMD 6,X'538'
Before Execution	PSWR GPR6 00000448 00FFFF00	GPR7 OOFFF000
	Memory Word 00538 482144C0	Memory Word 0053C 2881433A
After Execution	PSWR GPR6 2000044C 48DEBBC0	GPR7 287EB33A
	Memory Word 00538 482144C0	Memory Word 0053C 2881433A
Note	result is transferred to GPR	00538 and GPR6 are Exclusive ORed and the 6. The contents of memory word 0053C and the result is transferred to GPR7. CC2 is set.

# EXCLUSIVE OR REGISTER AND REGISTER

# 0000

EOR s,d

	ı	· . 1	
	0 0 0 0 1 0 1 2 3 4	1 R R D S 5 6 7 8 9 10 1	0 0 0 0 0 1 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The word in t word in the G specified by	PR specified by	d by $R_{\rm D}$ is logically Exclusive ORed with the $R_{\rm S}^{}.$ The result is transferred to the GPR
SUMMARY EXPRESSION	$(R_S) \oplus (R_D)$	→ <sup>R</sup> D	
CONDITION CODE RESULTS	CC1: Always CC2: ISI (R CC3: ISI (RD CC4: ISI (RD	) is greater th ) is less than	zero
EXAMPLE	Memory Locati Hex Instructi Assembly Lang	on:	0139E OF EO (R <sub>D</sub> =7, R <sub>S</sub> =6) EOR 6,7
Before Execution	PSWR 0100139E	GPR6 33333333	GPR7 55555555
After Execution	PSWR 200013A0	GPR6 33333333	GPR7 66666666
Note		of GPR6 and GPR o GPR7. CC2 is	7 are Exclusive ORed, and the result is set.



DEFINITION The word in the GPR specified by  $R_D$  is logically Exclusive ORed with the word in the GPR specified by  $R_S$ . The resulting word is then masked (Logical AND Function) with the contents of the Mask register (R4). The result is transferred to the GPR specified by  $R_D$ .

SUMMARY EXPRESSION

- $(R_{S}) \oplus (R_{D}) \& (R4) \rightarrow R_{D}$
- CONDITION CODE

RESULTS

CC1: Always zero CC2: ISI (R<sub>D</sub>) is greater than zero .CC3: ISI (R<sub>D</sub>) is less than zero CC4: ISI (R<sub>D</sub>) is equal to zero

EXAMPLE Memory Location: 25A32 OF E8 ( $R_D = 7$ ,  $R_S = 6$ ) EORM 6,7 Hex Instruction: Assembly Language Coding: GPR7 Before PSWR GPR4 GPR6 Execution 00025A32 00FEDF00 9725A2C8 6C248237 PSWR GPR4 GPR6 GPR7 After Execution 08025A34 **00FEDF00** 9725A2C8 00000000

Note

The contents of GPR6 and GPR7 are Exclusive ORed. The result is ANDed with the contents of GPR4 and transferred to GPR7. CC4 is set.


EORM s,d

#### SHIFT OPERATION INSTRUCTIONS

GENERAL DESCRIPTION This group of instructions provides the capability to perform Arithmetic, Logical, and Circular Left or Right shift operations on the contents of words or doublewords in General Purpose Registers. Provisions have also been made to allow Normalize operations to be performed on the contents of words or doublewords in General Purpose Registers.

INSTRUCTION FORMATS The following two instruction formats are used by the Shift instruction group:

SHIFT INFORMATION



- Bits 0-5 define the Operation Code.
- Bits 6-8 designate a General Purpose Register address (0-7).
- Bit 9 designates direction.

D=1 designates shift left D=0 designates shift right

- Bit 10 unassigned.
- Bits 11-15 define the number of shifts to be made.

#### INTERREGISTER

	OF	о со 1	DE 1	+	1		R <sub>D</sub>			R <sub>s</sub>	1	AU	G CC	DDE L	1																
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Bits 0-5define the Operation Code.Bits 6-8designate the register to contain the result of the<br/>operation.Bits 9-11designate the register which contains the source operand.Bits 12-15define the Augmenting Operation Code.Most Shift instructions leave the Condition Code unchanged.

CONDITION CODE UTILIZATION

0	1	1	0	0	, 0	R <sub>D</sub>		RS	 0	0	0	0								
 						 7	 		 					 	 	 	 _	 	 	

DEFINITION The word in the GPR specified by  $R_S$  is shifted left, 4 bit positions at a time, until the contents are normalized for the base 16 exponent. The contents of  $R_S$  are less than one or equal to or greater than 1/16  $(1 > (R_S) \ge 1/16$ .) The exponent is set to  $40_{16}$  and is decremented once for each group of 4 shifts performed. When normalization is complete, the exponent is stored in bit positions 25-31 of the GPR specified by  $R_D$ . Bit positions 0-24 of the GPR specified by  $R_S$  are cleared to zeros. If the contents of the GPR specified by  $R_S$  are equal to zero, the exponent stored in bit positions 25-31 of the GPR specified by  $R_D$  will equal zero and no shifting will be performed.

Note The normalized result must be converted to the format defined on page 6-171 prior to use by the floating-point arithmetic unit or standard FORTRAN floating-point subroutines. In addition, a test must be made for minus full scale (1XXX XXXX 0000 0000 --- 0000) and a conversion made to (1YYY YYYY 1111 0000 --- 0000), where YYY YYYY is one less than XXX XXXX.

CONDITION CODE RESULTS	CC1: No chang CC2: No chang CC3: No chang CC4: No chang	e e	
EXAMPLE	Memory Location Hex Instruction Assembly Langu	n:	00D32 63 10 (R <sub>S</sub> =6, R <sub>D</sub> =1) NOR 6,1
Before	PSWR	GPR1	GPR6
Execution	20000D32	12345678	0002E915
After Execution	PSWR	GPR1	GPR6
	20000d34	0000003D	2E915000

Note

The content of GPR6 is normalized by three left shifts of four bits each. The exponent is determined by decrementing 40<sub>H</sub> once for each shift and transferred to GPR1. NORD s,d


## 6400

				7 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	<pre>positions at exponent (1 &gt; one or equal specified by decremented o is complete, specified by to zeros. If equal to zero</pre>	a time, until t $(R_S,R_S+1) \ge 1$ to or greater t $R_S$ . The expone nce for each gr the exponent is $R_D$ . Bit positi the contents o , the exponent	he contents are /16). The cont han 1/16. Rs+1 nt of the doubl oup of four shi stored in bit stored in bit f the doublewor stored in bit p	nd $R_S+1$ is shifted left, 4 bit normalized for the base 16 ents of $R_S$ and $R_S+1$ are less than is the GPR one greater than eword is set to 4016 and is fts performed. When normalization positions 25-31 of the GPR GPR specified by $R_S$ and $R_S+1$ are ositions 25-31 of the GPR fting will be performed.
Note	prior to use floating-poin scale (1XXX X	by the floating t subroutines. XXX 0000 0000 -	-point arithmet In addition, a 0000) and a	the format defined on page 6-171 ic unit or standard FORTRAN test must be made for minus full conversion made to (1YYY YYYY less than XXX XXXX.
CONDITION CODE RESULTS	CC1: No chan CC2: No chan CC3: No chan CC4: No chan	ge ge		
EXAMPLE	Memory Locati Hex Instructi Assembly Lang	on:	0046E 67 10 (R <sub>S</sub> =6, NORD 6,1	R <sub>D</sub> =1)
Before Execution	PSWR 1000046E	GPR1 9ABCDEF0	GPR6 FFFFFFF	GPR7 FF3AD915
After Execution	PSWR 10000470	GPR1 00000037	GPR6 F3AD9150	GPR7 00000000
Note	nine left shi	fts of four bit	positions each	f GPR6 and GPR7 is normalized by . The result is returned to transferred to GPR1.

6-114

0	1	1		0	1	0	1	RD		F	R <sub>S</sub>		0	0	0	0																
0	1	2	;	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	5 26	27	28	29	30	31

DEFINITION The word in the GPR specified by  $R_S$  is shifted left, one bit position at a time, until the sign (bit 0) changes from zero to one. The contents are then shifted left one more bit position, and the total number of shifts minus one is placed in bit positions 27-31 of the GPR specified by  $R_D$ . Bit positions 0-26 of the GPR specified by  $R_D$  are set to zeros. The shift count specifies the most significant bit position (0-31) of  $R_S$  that was equal to one.



NOTES 1. If the contents of the GPR specified by  $R_S$  are equal to zero, the shift count placed in bit positions 27-31 of the GPR specified by  $R_D$  is zero, and Condition Code bit 4 is set to one.

2. If the sign (bit 0) of the GPR specified by  $R_S$  is equal to one, the shift count placed in bit positions 27-31 of the GPR specified by  $R_D$  is zero, and Condition Code bit 4 is set to zero.

CONDITION CODE RESULTS	CC1: Always z CC2: Always z CC3: Always z CC4: ISI R <sub>S</sub> C	ero	zero						
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	on:	0399E 6A 20 (R <sub>S</sub> =4, R <sub>I</sub> SCZ 2,N	D=2)					
Before Execution	PSWR 2000399E	GPR2 12345678	GPR4 00300611						
After Execution	PSWR 000039A0	GPR2 0000000A	GPR4 803088 <b>00</b>						
Note	The content of	GPR4 are left	shifted 10 bits	when	bit	0	is	equal	to

The content of GPR4 are left shifted 10 bits when bit 0 is equal to one. The contents are then shifted one more bit position, and the zero count of 10  $(A_{\rm H})$  is transferred to GPR2.

## SHIFT LEFT ARITHMETIC


6C40

DEFINITION	Bit positions 1-31 of the GPI bit positions specified by th Word. Bit position 0 (sign H	I SHIFT         FIELD         1 1         12       13         14       15         16       16         17       18         19       20         21       22         23       24       25       26       27       28       29       30       31         R       specified by R are shifted left the number of he shift field (bits       11-15) in the Instruction of the GPR specified by R remains unchanged.         to one if any bit shifted out of position 1
CONDITION CODE RESULTS	CC1: ISI arithmetic exceptic CC2: Always zero CC3: Always zero CC4: Always zero	on .
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	00106 6F 4C (R=6, Shift Count=12 <sub>10</sub> ) SLA 6,12
Before Execution	PSWR GPR6 10000106 000013AD	
After Execution	PSWR GPR6 00000108 013AD000	
Note	The contents of GPR6 are left from the right. The result	t shifted 12 bit positions and then zero-filled is transferred to GPR6.
EXAMPLE 2	Memory Location: Hex Instruction: Assembly Language Coding:	00106 6F 4C (R=6, Shift Count=12 <sub>10</sub> ) SLA 6,12
Before Execution	PSWR GPR6 10000106 001FAD58	
After Execution	PSWR GPR6 40000108 7AD58000	
Note	Overflow occurs and is indica	ated by CC1.





DEFINITION The word in the GPR specified by R is shifted left the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word.



SLC d,v


### SHIFT LEFT CIRCULAR

7440

									1				L																		_	
I	0	1	1 	1	0	1 		R		1	0		FIE	FT LD	1	1																
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

The word in the GPR specified by R is shifted left the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. Bits shifted out of bit position O are shifted into bit position 31.




CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change	2	
EXAMPLE	Memory Location Hex Instruction Assembly Langua	1:	001FA 77 CF (R=7, Shift Field=16 <sub>10</sub> ) SLC 7,16
Before Execution		GPR7 12345678	
After Execution		GPR7 56781234	
Note	The contents of	GPR7 are shif	ted left circular for 16 bit positions.

4.

SLAD d,v

_					1				1				11																			
0	1 L	1	1	1	1 1	0		R	1	1	0	S⊦	I IIFT	FIE	LD	1																
0	1		2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The doubleword in the GPR specified by R and R+1 is shifted left the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. R+1 is the GPR one greater than specified by R. The sign (bit 0) of the GPR specified by R remains unchanged. Condition Code bit 1 is set to One if any bit shifted out of position 1 differs from the sign bit, position 0.



CONDITION CODE RESULTS	CC1: ISI arii CC2: Always CC3: Always CC4: Always	zero	on	
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	on:	02DF6 7A 58 (R=4, SLAD 4,24	Shift Field=24 <sub>10</sub> )
Before Execution	PSWR 80002DF6	GPR4 FFFFFFA3	GPR5 9A178802	
After Execution	PSWR 80002DF8	GPR4 A39A1788	GPR5 02000000	
Note	The doubleword	d obtained from	the contents	of GPR4 and GPR5 is

The doubleword obtained from the contents of GPR4 and GPR5 is left-shifted 24 bit positions, then zero-filled from the right. The result is returned to GPR4 and GPR5.

SHIFT LEFT LOGICAL DOUBLE

d,v

SLLD

7C40


DEFINITION	of bit position	d in the GPR spons specified by	1 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 necified by R and R+1 is shifted left the number by the shift field (bits 11-15) in the Instruction reater than specified by R.
		R	R+1 0 1 31
CONDITION CODE RESULTS	CC1: No chang CC2: No chang CC3: No chang CC4: No chang	je je	
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	on:	001FE 7F 58 (R=6, Shift Field=24) SLLD 6,24
Before Execution	PSWR 100001FE	GPR6 01234567	GPR7 89ABCDEF
After Execution	PSWR 10000200	GPR6 6789ABCD	GPR7 EF000000

Note The doubleword obtained from GPR6 and GPR7 is left-shifted 24 bit positions, then zero-filled from the right. The result is returned to GPR6 and GPR7.

ς.

_					1				1								1															
	0	1	1 	0 1	1	1 1		R I	1	0	0	SF	1 11FT 1	FIE	LD	1																
(	)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The word in the GPR specified by R is shifted right the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. Bit position 0 (sign bit) is shifted into bit position 1 on each shift. The sign bit remains unchanged.



CONDITION CODE RESULTS

CC3: No change CC4: No change

CC1: No change CC2: No change

EXAMPLE Memory Location: Hex Instruction: Assembly Language Coding:

GPR4

B69825F1

Before PSWR Execution 10000372


After Execution PSWR GPR4 10000374 FFEDA609

Note The contents of GPR4 are shifted right 10 bit positions. Since that value is negative, a one is entered into bit position 1 with each shift.


00372

6D OA (R=4, Shift Field=10<sub>10</sub>) SRA 4,10

SHIFT RIGHT LOGICAL SRL d,v 7000 SHIFT FIELD 0 0 R 0 0 1 1 1 0 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 4 5 6 7 8 0 2 3 1 DEFINITION The word in the GPR specified by R is shifted right the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. 0 CONDITION CODE CC1: No change RESULTS CC2: No change CC3: No change CC4: No change EXAMPLE Memory Location: 00372 Hex Instruction: 72 OA (R=4, Shift Field=1010) Assembly Language Coding: SRL 4,10 Before PSWR GPR4 Execution 10000372 B69825F1 After Execution PSWR GPR4 10000374 002DA609 Note The content of GPR4 is shifted right 10 bit positions, then zero-filled from the left.



DEFINITION The word in the GPR specified by R is shifted right the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. Bits shifted out of bit position 31 are shifted into bit position 0.



CC1: No change CC2: No change CC3: No change CC4: No change CONDITION CODE RESULTS EXAMPLE Memory Location: 00372 Hex Instruction: 76 OC (R=4, Shift Field=1210) Assembly Language Coding: SRC 4,12 Before PSWR GPR4 Execution 20000372 01234567 After Execution GPR4 PSWR 20000374 56701234 Note The contents of GPR4 are shifted right circular 12 bit positions and replaced in GPR4.

SRAD	SHIFT RIGHT ARITHMETIC DOUBLE										
d, v	7800										
		<b>R 0 0</b>	SHIFT FIELD		22 23 24 25 26						
DEFINITION	The doubleword of bit position Word. R+1 is the GPR speci	d in the GPR sp ons specified b the GPR one gr fied by R remain tion 1 with eac	ecified by F y the shift eater than s ns unchanged	<pre>{ and R+1 is field (bits specified by</pre>	shifted right 11-15) in the R. The sign	t the number e Instruction (bit 0) of					
	0	R 31		R+1	31						
CONDITION CODE RESULTS	CC1: No chang CC2: No chang CC3: No chang CC4: No chang	je je		·							
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	02B46 7B 18 (R=6 SRAD 6,24	, Shift Fiel	d=24 <sub>10</sub> )						
Before Execution	PSWR 20002B46	GPR6 8E2A379B	GPR7 58C1964D								
After Execution	PSWR 20002B48	GPR6 FFFFF8E	GPR7 2A379B58								


\_ \_ \_ \_

Note The doubleword obtained from the contents of GPR6 and GPR7 is shifted right 24 bit positions, with the sign extended 24 bits from the left. The result is transferred to GPR6 and GPR7.

7C00

_				-				-	-	_	_	L				<b>.</b>			***	<del>,,,,</del>	***										
0	1 	1	1	' 1 	1 		R	1	0	0		01	IIF1 ELD	1	I																
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The doubleword in the GPR specified by R and R+1 is shifted right the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. R+1 is the GPR one greater than specified by R.




6-125

### BIT MANIPULATION INSTRUCTIONS

<u>GENERAL</u> <u>DESCRIPTION</u> The Bit Manipulation instruction group provides the capability to set, read, or add a bit to a specified bit location within a specified byte of a memory location or General Purpose Register. Provisions have also been made to test a bit in memory or a General Purpose Register by transferring the contents of that bit position to the Condition Code register.

INSTRUCTION FORMATS The Bit Manipulation instruction group uses the following two instruction formats:

MEMORY REFERENCE



- Bits 0-5 define the Operation Code.
- Bits 6-8 specify a bit (0-7).
- Bits 9-10 designate one of three index registers.
- Bit 11 indicates whether an indirect addressing operation is to be performed.
- Bits 12-31 specify the address of the operand when the X and I fields are equal to zero.

#### INTERREGISTER

OP CODE	BIT	R R	0 0 BYTE		///////////////////////////////////////
					k///k///
0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18 19 20 21 22 23 24 25 26 27 28	29 30 31

- Bits 0-5 define the Operation Code.
- Bits 6-8 specify a bit (0-7).
- Bits 9-11 designate a General Purpose Register address (0-7).
- Bits 12-13 unassigned.
- Bits 14-15 specify a byte (0-3).

CONDITION CODE UTILIZATION A Condition Code is set during execution of Set Bit, Zero Bit, and Test Bit operations, if the bit on which the operation is being performed is equal to one. During Add Bit operations, a Condition Code is set to indicate whether the execution of the instruction caused a result greater than zero, less than zero, equal to zero, or an arithmetic exception.

INTERPROCESSOR When two processors share memory and other resources, a simple positive SEMAPHORES method must be provided for dynamically reserving/releasing shared memory pages and the other shared resources. The Set Bit in Memory, Zero Bit in Memory, or Add Bit in Memory instructions (SBM, ZBM) are used for this purpose. If both processors attempt to set (or zero) the same semaphore bit at the same time, one processor will actually access the memory location before the other processor by virtue of the shared memory bus design. The first processor to access the bit will copy the previous contents of the bit into its Condition Code register before setting (or clearing) the bit. On the very next memory cycle, the other processor will copy the state of the bit as set by the first processor into its Condition Code register and then set (or clear) the bit again. Both processors then execute Branch on Condition Code instructions to test the status of the bit prior to changing it. The first processor will find the bit previously not set (or set), indicating that it was able to reserve the resource which the user has associated with the bit. The second processor will find the bit already set (or not set), indicating that the resource is currently reserved by the other processor and that subsequent attempts should be made.

SBM c,\*m,x SET BIT IN MEMORY

9808

	1 0 0 1 1 0 FIELD X I 1 BYTE OPERAND ADDRESS
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The byte in memory specified by the Effective Byte Address (EBA) is accessed, and the specified bit (bit field) within the byte set to one. All other bits within the byte remain unchanged. The resulting byte is replaced in the location specified by the EBA. Condition Code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the original status of the specified bit of the byte specified by the EBA is transferred to CC1.
NOTE	Since the contents of the Condition Code register are shifted to the next highest position before the specified bit is loaded into CC1, any 4 bits in memory or the GPR's can be stored in the Condition Code register for a combined Conditional Branch test.
SUMMARY EXPRESSION	$\begin{array}{rcl} (CC3) & \rightarrow & CC4 \\ (CC2) & \rightarrow & CC3 \\ (CC1) & \rightarrow & CC2 \\ (EBL_{SBL}) & \rightarrow & CC1 \\ 1 & \rightarrow & EBL_{SBL} \end{array}$
CONDITION CODE RESULTS	CC1: ISI EBL <sub>SBL</sub> is equal to one CC2: ISI CC1 was one CC3: ISI CC2 was one CC4: ISI CC3 was one
EXAMPLE	Memory Location: 01000 Hex Instruction: 98 88 14 03 (bit field = 1) Assembly Language Coding: SBM 1,X'1403'
Before Execution	PSWR Memory Byte 01403 20001000 1A
After Execution	PSWR Memory Byte 01403 10001004 5A
Note	Bit 1 of memory byte 01403 is set to one.

1800

_					1				L								1															
٥	1	0	0	1 	' 1 	0	BI	T LD	1		R		0	0 L	F	BYTI IELC								$\left \right $								
C		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The specified bit (bit field) of the specified byte (byte field) in the GPR specified by R is set to one. All other bits within the GPR specified by R remain unchanged. Condition Code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the original status of the specified bit in register R is transferred to CC1.

NOTE Since the contents of the Condition Code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the GPR's can be stored in the Condition Code register for a combined Conditional Branch test.

SUMMARY EXPRESSION

 $(CC2) \rightarrow CC3$  $(CC1) \rightarrow CC2$  $(R_{SBL}) \rightarrow CC1$  $1 \rightarrow EBL_{SBL}$ 

CC4

🔶 (CC3) –

CONDITION CODE CC1: ISI R<sub>SBL</sub> is equal to one RESULTS CC2: ISI CC1 was one CC3: ISI CC2 was one CC4: ISI CC3 was one

PSWR

PSWR 08001004

10001002

EXAMPLE Memory Location Hex Instruction: Assembly Language Coding: 01002 XXXX1B 82 (bit field=7, R=0, byte field=2) SBR 0,2

Before Execution GPRO 0374B891

GPRO

0374B991

After Execution

Note

Bit 23 of GPRO is set to one.

SBR d,b ZERO BIT IN MEMORY

9008

c,\*m,x

ZBM

	L	I	1			L					1			1		
		1 BIT FIELD	X I	1	I I	BYTE OP	ERAN		DRESS	1		1_1	1			1
	0 1 2 3 4 5	6789	10 11	12 13	14 15	16 17	18 1	9 20	21 2	2 23	24	25	26 27	28	29	30 31
DEFINITION	The byte in me accessed and t zero. All oth byte is replac bit 3 (CC3) is transferred to byte specified	the specif ner bits wi ced in the s transferm o CC2 and i	ied bit ithin t locati red to the ori	t (bin the by ion sp CC4, igina	t fie /te ) Deci: CC2   sta	eld) remain fied   is t atus (	with n ur by t rans of t	in cha he fer he	the nged EBA. red	byt Co	e i The Ond CC3	s s re iti , C	et t sult on C Cl i	o ing ode s		
NOTE	Since the cont next highest p four bits in m register for a	position be mory or t	efore t the GPF	the sp {'s ca	becit an be	fied l stor	bit red	is in	load	ed	int	o Cl	21.	anv		
SUMMARY EXPRESSION	$\begin{array}{ccccccccc} (CC3) & \rightarrow & CC4 \\ (CC2) & \rightarrow & CC3 \\ (CC1) & \rightarrow & CC2 \\ (EBL_{SBL}) & \rightarrow \\ 0 & \rightarrow & EBL_{S} \end{array}$	CC1 BL									. •					
CONDITION CODE RESULTS	CC1: ISI EBL <sub>SB</sub> CC2: ISI CC1 w CC3: ISI CC2 w CC4: ISI CC3 w	lās one las one	l to or	ie												
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	in:	g:			34 3A 01 5,X'2			t fi	e]d=	=5)					
Before Execution	PSWR 1001F684	Memory By 34	/te 201	22												
After Execution	PSWR 4801F688	Memory By 30	/te 201	22												

1

	1000
	0 0 0 1 1 1 BIT R 0 0 BYTE FIELD R 0 0 FIELD 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The specified bit (bit field) of the specified byte (byte field) in the GPR specified by R is set to zero. All other bits within the GPR specified by R remain unchanged. Condition Code bit 3(CC3) is transferred to CC2, and the original status of the specified bit of the specified byte in register R is transferred to CC1.
NOTE	Since the contents of the Condition Code register are shifted to the next highest position before the bit is loaded into CC1, any four bits in memory or the GPR's can be stored in the Condition Code register for a combined Conditional Branch test.
SUMMARY EXPRESSION	$\begin{array}{rcl} (CC3) & \rightarrow & CC4 \\ (CC2) & \rightarrow & CC3 \\ (CC1) & \rightarrow & CC2 \\ (R_{SBL}) & \rightarrow & CC1 \\ 0 & & \rightarrow & EBL_{EBL} \end{array}$
CONDITION CODE	CC1: ISI R <sub>SBL</sub> is equal to one CC2: ISI CC1 was one CC3: ISI CC2 was one CC4: ISI CC3 was one
EXAMPLE	Memory Location:00C56Hex Instruction:1C51 (bit field=0, R=5, byte field=1)Assembly Language Coding:ZBR 5,8
Before Execution	PSWR GPR5 10000C56 76A43B19
After Execution	PSWR GPR5 48000C58 76243B19
Note	Bit 8 of GPR5 is cleared to zero. CC4 is set.

ADD BIT IN MEMORY

ABM	
c,*m,x	

A008

	1	1		1	
	1 0 1 0 0 0	BIT X I	1 BYTE	OPERAND ADDRESS	
	0 1 2 3 4 5	6 7 8 9 10 11	12 13 14 15 16 1	7 18 19 20 21 22 23	24 25 26 27 28 29 30 31
DEFINITION	and one is add addition is pe by the EBA. T	led to the bit p erformed on the Therefore, a car I is transferred	osition speci entire memory ry may be pro	fied by the bit word containing pagated left to	s (EBA) is accessed field. The g the byte specified the sign bit. The containing the byte
SUMMARY EXPRESSION	(EBL)+1SBL → E	BL			
CONDITION CODE RESULTS	CC2: ISI (EWL CC3: ISI (EWL	hmetic exceptic ) is greater th ) is less than ) is equal to z	an zero zero		
EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	n:	03000 A2 08 31 92 ABM 4,X'3192	(bit field=4, X	=0, I=0)
Before Execution	PSWR 00003000	Memory Word 03 51A3F926	190		
After Execution	PSWR 20003004	Nemory Word 03 51A40126	190		
Note	which propagat	to bit positic es a carry left 03190. CC2 is	to bit posit	ory word 03190 ion 13 <sub>10</sub> . The n	(byte 2, bit 4) result is returned

ADD BIT IN REGISTER

2000

	0 0 1 0 0 0 BIT R 0 0 BYTE FIELD FIELD
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	A one is added to the specified bit (bit field) of the specified byte (byte field) in the GPR specified by R. The addition is performed on the entire word of the GPR specified by R. Therefore, a carry may be propagated left to the sign bit. The result is then transferred to the GPR specified by R.
SUMMARY EXPRESSION	$(R)+1_{SBL} \rightarrow R$

 $\begin{array}{cccc} \text{CONDITION CODE} & \text{CC1:} & \text{ISI arithmetic exception} \\ \text{RESULTS} & \text{CC2:} & \text{ISI } \text{R}_{0-31} \text{ is greater than zero} \\ \text{CC3:} & \text{ISI } \text{R}_{0-31} \text{ is less than zero} \\ \text{CC4:} & \text{ISI } \text{R}_{0-31} \text{ is equal to zero} \end{array}$ 

EXAMPLE Memory Location: Hex Instruction: Assembly Language Coding:

GPR6

GPR6

3BE9AC48

3C09AC48

PSWR

0800184E

20001850

0184E 21 61 (bit field=2, R=6, byte field=1) ABR 6,10

Before Execution

After Execution PSWR

Note

A One is added to bit position  $10_{10}$  of GPR6, and the result is replaced in GPR6. CC2 is set.

ABR d,b

TB⊡ c,\*m,x

# A408

	1 0 1 0 0 1 FIELD X I 1 BYTE OPERAND ADDRESS
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The specified bit in memory is transferred to the Condition Code register. Condition Code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the specified bit (bit field) of the byte specified by the Effective Byte Address (EBA) is transferred to CC1.
NOTE	Since the contents of the Condition Code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the GPR's can be stored in the Condition Code register for a combined Conditional Branch test.
SUMMARY EXPRESSION	$\begin{array}{l} (CC3) \rightarrow CC4 \\ (CC2) \rightarrow CC3 \\ (CC1) \rightarrow CC2 \\ (EBL_{SBL}) \rightarrow CC1 \end{array}$
CONDITION CODE RESULTS	CC1: ISI R <sub>SBL</sub> is equal to one CC2: ISI CC1 was equal to one CC3: ISI CC2 was equal to one CC4: ISI CC3 was equal to one
EXAMPLE	Memory Location:05A38Hex Instruction:A6 08 5B 21 (bit field=4, X=0, I=0)Assembly Language Coding:TBM 4,X'5B21'
Before Execution	PSWR         Memory Byte         05B21           10005A38         29
After Execution	PSWR Memory Byte 05B21 48005A3C 29
Note	Bit 4 of memory byte O5B21 is transferred to CC1. CC3 is transferred to CC4.

ġ

	L			
0 0 1 0	0 1 FIELD	R	0 0 BYTE	
0 1 2 3	4 5 6 7 8	9 10 11 1	12 13 14 15	16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

DEFINITION The specified bit in the GPR specified by R is transferred to the Condition Code register. Condition Code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the specified bit (bit field) of the specified byte (byte field) in the GPR specified by R is transferred to CC1.

- NOTE Since the contents of the Condition Code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the GPR's can be stored in the Condition Code register for a combined Conditional Branch test.
- SUMMARY EXPRESSION

CONDITION CODE	CC1: ISI R <sub>SBL</sub> was equal to o	ne
RESULTS	CC2: ISI CC1 was equal to one	e
	CC3: ISI CC2 was equal to one	
	CC4: ISI CC3 was equal to one	

 $\begin{array}{c} (CC3) \rightarrow CC4 \\ (CC2) \rightarrow CC3 \\ (CC1) \rightarrow CC2 \end{array}$ 

 $(R_{SBL}) \rightarrow CC1$ 

EXAMPLEMemory Location01982Hex Instruction:25 D3 (bit field=3, R=5, byte field=3)Assembly Language Coding:TBR 5.27

-. \*-.

Before	PSWR	GPR5
Execution	18001982	81A2C64D

After Execution PSWR GPR5 08001984 81A2C64D

Note

CC2 through CC4 are right-shifted one bit position. CC1 is cleared to zero since bit  $27_{10}$  of GPR5 is zero.

TBR d,b

#### FIXED-POINT ARITHMETIC INSTRUCTIONS

#### GENERAL DESCRIPTION

The Fixed-Point Arithmetic group is used to perform addition, subtraction, multiplication, division, and sign control functions on bytes, halfwords, words, and doublewords in memory and General Purpose Registers. Provisions have also been made to allow the result of a register-to-register addition or subtraction to be masked before final storage.

INSTRUCTION FORMATS The Fixed-Point Arithmetic instructions use the following three instruction formats:

#### MEMORY REFERENCE

Γ		OP C	ODE	-			R		Γ	x	1	F	Γ								v	VA								7	;
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
<b>.</b>		~ -	-				<b>c</b> :								~																

- Bits 0-5 define the Operation Code.
- Bits 6-8 designate a General Purpose Register address (0-7).
- Bits 9-10 designate one of three index registers.
- Bit 11 designates whether an Indirect Addressing operation is to be performed.
- Bits 12-31 specify the address of the operand when the X and I fields are equal to zero.

#### IMMEDIATE

				1				1				1				1				1				1				1			
	O	P CO	DE	Γ			R	T	0	0	0	0		UG DE					c	T DPEI	RAN	D V	ALU	E				1			
	1	1	L	1	1		1	1		1					1		1	1		1	1	1	1		1	1	1		1	1	L
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Bits	0-5	define the Operation Code.
Bits	6-8	designate a General Purpose Register address (0-7).
Bits	9-12	unassigned.
Bits	13-15	define Augmenting Operation Code.
Bits	16-31	contain the 16-bit operand value.

## INTERREGISTER

		0	P CC	DDE	<b>}</b> −		Γ	RD	<u>├</u>	Γ	Rs		AU	G CO	DDE		//														$\square$	
- 1					L	1												VII		VII	$\mathbf{U}$	$V \square$	<u>Y</u> LL		$\overline{u}$		V I I	$\overline{u}$	VII			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31


Bits 0-5	define the Operation Code.
Bits 6-8	designate the register to contain the result of the operation.
Bits 9-11	designate the register which contains the source operand.
Bits 12-15	define the Augmenting Operation Code.

Data Formats


The Fixed-Point Arithmetic instructions use the following data formats:

Byte

_									1				1				1				1				1							
	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			11	NTE	I GER			
L	1				L				1	1	1	1	1	1	1		1	1	1	1	1	1	1	1		1	1	1	1	1	1	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31



· •.



CONDITION CODE UTILIZATION Execution of most Fixed-Point Arithmetic instructions causes a Condition Code to be set to indicate whether the result of the operation was greater than, less than, or equal to zero. Arithmetic exceptions produced by an arithmetic operation are also reflected by the Condition Code results.

TREATMENT OF SIGNED NUMBERS To perform logical operations, the hardware interprets operands as logical words. For fixed-point arithmetic operations, operands are treated as unsigned numbers. Logical and arithmetic operations can be performed on any of the data types available in the SEL 32 Series Computer bytes, 16-bit halfwords, 32-bit words, and 64-bit doublewords. A program executing on the SEL 32 Series Computer however, can interpret any of the available data types as a two's complement notation number. It is a property of two's complement arithmetic that operations on signed numbers using two's complement conversions are identical to operations on unsigned numbers; in other words, the hardware treats the sign as the most significant magnitude bit. Consider a General Purpose Register that contains:

As an unsigned number, this would be equivalent to:


82 = 130 16 10

Interpreted as a signed number using two's complement notation, it would be:

 $7E_{16} = 126_{10}$ 

It makes no difference as to how the programmer interprets data as far as processor operation is concerned. However, the programmer is aided in the use of two's complement notation by the Condition Code (CC) bits of the Program Status Word (PSW), which are generally set based on two's complement notation.

Numbers in two's complement notation are symmetrical in magnitude around a zero representation, so all even numbers, both positive and negative, will end in zero, and all odd numbers will end in one (binary word containing all one's represents minus one).



If one's complement notation was used for negative numbers, a negative number could be read by attaching significance to the zeros instead of the one's.

In two's complement notation, each number is one greater than the complement of the positive number of the same magnitude, so a negative number can be read by attaching significance to the right-hand one and to the zeros to the left of it. (The negative number of the largest magnitude has a one only in the sign position.) Assuming a binary integer, one's may be discarded at the left in a negative integer in the same way that leading zeros may be dropped from a positive integer.

Associated with the Arithmetic/Logic Unit is a 4-bit Condition Code register which forms the CC portion of the PSW. These CC bits are altered during all Arithmetic/Logical operations and data transfers. The CC bits indicate such conditions as arithmetic exception, overflow, zero, and positive or negative magnitude. ADMB d,\*m,x

B808

	I		
	1 0 1 1 1 1 1 1 0 1 2 3 4		1         BYTE OPERAND ADDRESS           1         1           1
DEFINITION	and 24 zeros word is alge	are appended to braically added	by the Effective Byte Address (EBA) is accessed the most significant end to form a word. This to the contents of the GPR specified by R. The ferred to the GPR specified by R.
SUMMARY EXPRESSION	0 <sub>0-23</sub> ,(EBL)+	$(R) \rightarrow R$	
CONDITION CODE RESULTS		ithmetic excepti -31 is greater t -31 is less than -31 is equal to	han zero zero
EXAMPLE	Memory Locat Hex Instruct Assembly Lan		00800 BA 08 09 15 (R=4, X=0, I=0) ADMB 4,X'915'
Before Execution	PSWR 10000800	GPR4 00000099	Memory Byte 00915 8A
After Execution	PSWR 20000804	GPR4 00000123	Memory Byte 00915 8A
Note			00915, with zeros prefixed, are added to the sult is transferred to GPR4. CC2 is set.

B800

	I	11				1			1		1			1	
	101110	R	×	1	0	HALFW	ORD O	PERAN	l D ADD	RESS	1				1
										11	1	1_1			
	0 1 2 3 4 5	678	9 10	11	12	13 14 15 1	16 17	18 19	20 2	1 22 2	23 24	25 2	26 27	28 29	30 31
DEFINITION	The halfword i accessed and t word. This wo by R. The res	he sign ord is al	bit ( lgebra	bi ica	t al	16) is e ly added	to t	ded ( the o	l6 b <sup>:</sup> conte	its t ents	o tl of :	he 1 the	eft GPR	to fo speci	rm a fied
SUMMARY EXPRESSION	(EHL) <sub>SE</sub> +(R) →	R													•
CONDITION CODE RESULTS	CC1: ISI arit CC2: ISI R CC3: ISI R0-3 .CC4: ISI R0-3	is gre	eater ss tha	tha in :	an zei	zero ro o									
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	n:	ing:		B	0D68 B 84 10 DMH 7,X'			X=0	, I=0	)				
Before Execution	PSWR 20040D68	GPR7 0000060				emory Ha C42	lfwor	rd 4	1096						
After Execution	PSWR 10040D6C	GPR7 FFFF93(	06			emory Ha C42	lfwo	rd 4	1096						
Note	The contents c contents of GF	of memory PR7, and	/ half the r	<sup>-</sup> wo resi	rd ul	41096 w t replac	ith s es t	sign he c	exte onte	ensio nts o	on a of G	re a PR7.	dded CC	l to t 3 is	che set.

.

ΔDD	MEMORY	WORD
AUD	PIEPIURI	WURD

ADMW d,\*m,x

B800

	1 0 1 1 1 0 R X	0 WORD OPERAND ADDRESS 0 0
	0 1 2 3 4 5 6 7 8 9 10 1	1 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	and algebraically added to t	l by the Effective Word Address (EWA) is accessed the contents of the GPR specified by R. The ferred to the GPR specified by R.
SUMMARY EXPRESSION	(EWL)+(R) → R	
CONDITION CODE RESULTS	CC1: ISI arithmetic excepti CC2: ISI R <sub>0-31</sub> is greater t CC3: ISI R <sub>0-31</sub> is less than CC4: ISI R <sub>0-31</sub> is equal to	han zero I zero
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	00D50 BB 00 11 AC (R=6, X=0, I=0) ADMW 6,X'11AC'
Before Execution	PSWR GPR6 400000D50 0037C1F3	Memory Word 011AC 004FC276
After Execution	PSWR GPR6 200000D54 00878469	Memory Word 011AC 004FC276
Note	The contents of memory word result is transferred to GPR	011AC are added to the contents of GPR6. The 6. CC2 is set.

-

B800

							1		1			1			1			
			×	1	0		word C	DPERAN		DRESS	3	1		1	1	0	1 0	,
	0 1 2 3 4	567	8 9 10	11	12 1	3 14 15	16 17	18 19	20	21 22	23	24	25 2	26 27	28	29	30 3	
DEFINITION	The doublewo is accessed R and R+1. the GPR spec word of the added to the The resultin	and alge R+1 is t ified by doublewo content	braical he GPR R+1 ar rd firs s of th	ly one t. e r	add e gr adde Th most	ed to eater d to e con sign	the than the co tents ifica	conte spec onter of t nt wo	ents cifi nts the ord	of ed b of t GPR of t	the by F che spe che	e G R. le eci do	PR : The ast fie uble	spec e co sig d by ewor	if nto ni R d	ied ents fica are last	by s of ant e t.	
SUMMARY EXPRESSION	(EWL + 1) (EWL) + (R)			Cai	rry													
CONDITION CODE RESULTS	ĊC1: ISI ar CC2: ISI (R CC3: ISI (R CC4: ISI (R	, R+1) i	s great s less	er tha	tha an z	ero	)											
EXAMPLE	Memory Locat Hex Instruct Assembly Lan	ion:	ding:		08E BA ADM	3C 00 92 D 4,X	52 (1 9250	R=4,	X=0	, I=	0)							
Before Execution	PSWR 08008E3C	GPR4 00029	8A1		GPR 815	5 BC63E												
	Memory Word 3B69A07E	09250				ory Wo 549A4	ord Os	9254										
After Execution	PSWR 20008E40	GPR4 3B6C3	920		GPR 009	5 13FE2												
	Memory Word 3B69A07E	09250				ory Wo 579A4	ord Os	9254										
Note	The doublewor																ţ	

is added to the doubleword obtained from the contents of GPR4 and GPR5. The result is transferred to GPR4 and GPR5. CC2 is set.

## 3800

		R <sub>D</sub> RS	0 0 0 0			
	0 1 2 3 4 5 6	7 8 9 10 11	12 13 14 15 16 17	18 19 20 21 22 23	3 24 25 26 27 28 29	30 31
DEFINITION	The word in the GP the GPR specified specified by R <sub>D</sub> .	PR specified by R <sub>S</sub> . The	by R <sub>D</sub> is algeb resulting word	raically adde is then tran	d to the word in sferred to the	n GPR
SUMMARY EXPRESSION	$(R_{S}+R_{D}) \rightarrow R_{D}$					
CONDITION CODE RESULTS	CC3: ISI $(R_D^D)$ is	greater tha	n zero ero			
EXAMPLE	Memory Location: Hex Instruction: Assembly Language	Coding:	03FA2 3B 70 (R <sub>D</sub> =6, R ADR 7,6	s <sup>=7</sup> )		
Before Execution	PSWR GPR 08003FA2 FFC	R6 )3C67D	GPR7 045C6E3F		· · ·	
After Execution	PSWR GPR 20003FA4 036	R6 5034BC	GPR7 045C6E3F			-
Note	The contents of GP GPR6. CC2 is set.		are added and	the result is	transferred to	

1111

ADRM s,d

3808

0	0	1	1		0		R <sub>D</sub>	 ,	R <sub>S</sub>	1	0	0	0										
				_		_	7	 		 	_	_		_	_	_	 _	 		 	 	 	_

DEFINITION The word in the GPR specified by  $R_D$  is algebraically added to the word in the GPR specified by  $R_S$ . The sum of this addition is masked (Logical AND Function) with the contents of the Mask register (R4). The resulting word is then transferred to the GPR specified by  $R_D$ .

SUMMARY EXPRESSION

Note

 $(R_{S})+(R_{D})\&(R4) \rightarrow R_{D}$ 

 $\begin{array}{cccc} \text{CONDITION CODE} & \text{CC1:} & \text{ISI arithmetic exception} \\ \text{RESULTS} & \text{CC2:} & \text{ISI } (\text{R}_{D}) \text{ is greater than zero} \\ \text{CC3:} & \text{ISI } (\text{R}_{D}) \text{ is less than zero} \\ \text{.CC4:} & \text{ISI } (\text{R}_{D}) \text{ is equal to zero} \end{array}$ 

EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	16A9A 3B 78 (R <sub>D</sub> =6, F ADRM 7,6	R <sub>S</sub> =7)
Before	PSWR	GPR4	GPR6	GPR7
Exècution	40016A9A	007FFFFC	004FC276	0037C1F3
After Execution	PSWR	GPR4	GPR6	GPR7
	20016A9C	0007FFFC	00078468	0037C1F3

· • ~

۴

The contents of GPR6 and GPR7 are added; the result is ANDed with the contents of GPR4 and transferred to GPR6. CC2 is set.

ADD REGISTER TO MEMORY BYTE
-----------------------------

ARMB s,\*m,x

	1		1 1	1 1	1	
			1 1 12 13 14 15 16 1	BYTE OPERAND ADDRES		
DEFINITION	and algebraid of the resul the EBA. The	cally added to t t are then trans	the contents of sferred to the ner three bytes	tive Byte Address the GPR specified memory byte locat in the word which	1 by R. Bits 24-31 ion specified by	
SUMMARY EXPRESSION	(R)+(EBL) →	EBL				
CONDITION CODE RESULTS	CC1: Undefined CC2: Undefined CC3: Undefined CC4: ISI the 32-bit sum is equal to zero					
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:		01A64 EB 08 1A 97 ARMB 6,X'1A9	(R=6, X=0, I=0) 7'		
Before Execution	PSWR 00001A64	GPR6 0000004A	Memory Byte 39	01A97		
After Execution	PSWR 00001A68	GPR6 0000004A	Memory Byte 83	01A97		
Note	The contents of GPR6 and memory byte 01A97 are added and the result is transferred to memory byte 01A97.					

1

• • • • •

ARMH s,\*m,x

	E800						S,*M,X
			0	1 1 1 1	VORD OPERAND		28 29 30 31
DEFINITION	accessed and a (bits 16-31) o the memory ha	in memory speci- algebraically ad of the GPR spec lfword location n contains the b	dded to the ified by R. specified	e least si . The res by the EH	gnificant ult is the A. The ot	halfword en transfe ther halfw	rred to ord of
SUMMARY EXPRESSION	(R <sub>16-31</sub> )+(EHA	) → EHL					
CONDITION CODE RESULTS	CC1: Undefine CC2: Undefine CC3: Undefine CC4: ISI (EH	ed	zero				
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:		200B4 EA 82 09 ARMH 5,X'	19 (R=5, 20918'	X=0, I=0)		
Before Execution	PSWR 000200B4	GPR5 FFFF8C42	Memory Ha 06C4	alfword 20	918		
After Execution	PSWR 000200B8	GPR5 FFFF8C42	Memory Ha 9306	alfword 20	918		
Note	The contents of bits 16-31 of GPR5 and memory halfword 20918 are added and the result is transferred to memory halfword 20918.						

ADD REGISTER TO MEMORY WORD

ARMW s,\*m,x

# E800

			+	ļ	L		
	1 1 1 0 1 0	RXI	0	WORD OF	ERAND ADDRES	SS	0 0
				16 17 18 19			
	012345		12 13 14 15	10 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
DEFINITION	The word in memory specified by the Effective Word Address (EWA) is acce and algebraically added to the word in the GPR specified by R. The resu word is then transferred to the memory word location specified by the EV						resulting
SUMMARY EXPRESSION	(E)+(EWL) → EV	$(E)+(EWL) \rightarrow EWL$					
CONDITION CODE RESULTS	CC1: ISI arithmetic exception CC2: ISI (EWL) is greater than zero CC3: ISI (EWL) is less than zero CC4: ISI (EWL) is equal to zero						
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:		03000 EB 80 31 ARMW 7,X	00 (R=7, '3100'	X=0, I=0)		
Before Execution	PSWR 08003000	GPR7 245C6E3F	Memory W FF03C67D	ord 03100			
After Execution	PSWR 20003004	GPR7 245C6E3F	Memory W 236034BC	ord 03100			
Note		of GPR7 and mem o memory word O			dded and t	the result	is

ARMD s,\*m,x

E800

		.1.	1 1		1 1
	1 1 1 0 1 0 F	x x I	0	DOUBLEWORD OPERAND	
	0 1 2 3 4 5 6 7	8 9 10 11	12 13 14 15 1		24 25 26 27 28 29 30 31
DEFINITION	is accessed and al by R and R+1. R+1 of the GPR specifi	gebraicall is the GP ed by R+1 oubleword	y added to R one great are added t first. The	the doubleword in er than specified o the contents of e resulting doublew	eword Address (EDA) the GPR specified by R. The contents the least signifi- word is transferred
SUMMARY EXPRESSION	(R+1)+(EQL+1) → EW (R)+(EWL)+Carry →	•			
CONDITION CODE RESULTS	CC1: ISI arithmet CC2: ISI (EDL) is CC3: ISI (EDL) is CC4: ISI (EDL) is	greater ti less than	han zero zero		
EXAMPLE	Memory Location: Hex Instruction: Assembly Language	Coding:	0819C EB 00 83 ARMD 6,X'	AA (R=6, X=0, I=0) 83A8'	ı
Before Execution	PSWR GPR 4000819C 01A	6 298A1	GPR7 F15BC63E		
	Memory Word 083A8 3B69A07E		Memory Wo 7F3579A4	rd 083AC	
After Execution	PSWR GPR 200081A0 01A	5 298A1	GPR7 F15BC63E		
	Memory Word 083A8 3D0C3920		Memory Wo 70913FE2	rd 083AC	
Note	The doubleword obt memory words 083A8 083A8 and 083AC.	and O83AC	. The resu		

6-149

ADI d,v

## ADD IMMEDIATE

C801

	,						
		0 R 0 0 0 1 1 1 1 5 6 7 8 9 10 11		<b>1 1 1</b> 16 17 18 19 2	IMMEDIATE O		28 29 30 31
DEFINITION	is extended 1 added to the	he least signif 6 bits to the l word in the GPR GPR specified	eft to form specified	a word.	This word	d is algeb	raically
SUMMARY EXPRESSION	(IW <sub>16-31</sub> ) <sub>SE</sub> +(	R) → R					
CONDITION CODE RESULTS	CC1: ISI arithmetic exception CC2: ISI R <sub>0-31</sub> is greater than zero CC3: ISI R <sub>0-31</sub> is less than zero CC4: ISI R <sub>0-31</sub> is equal to zero						
EXAMPLE	Hex Instructi	Memory Location: Hex Instruction: Assembly Language Coding:		B2 (R=O) 6B2'			
Before Execution	PSWR 20000D88	GPR0 0000794E					
After Execution	PSWR 08000D8C	GPR0 00000000					
Note		operand, sign t replaces the					

BC08

SUMB d,\*m,x

			1	1			1
		<b>1 R X I</b> 5 6 7 8 9 10 1	1 1 1 12 13 14 15		BYTE OPERAND 1 1 1 1 20 21 22 23		28 29 30 31
DEFINITION	and 24 zeros word is algeb	emory specified are appended to raically subtra word is transf	the most cted from	significan the word i	it end to <sup>.</sup> n the GPR	form a won specified	rd. This
SUMMARY EXPRESSION	(R)-[0 <sub>0-23</sub> ,(E	BL)] → R					•
CONDITION CODE RESULTS	CC1: ISI arithmetic exception CC2: ISI R <sub>0-31</sub> is greater than zero EC3: ISI R <sub>0-31</sub> is less than zero CC4: ISI R <sub>0-31</sub> is equal to zero						
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:		01000 BC 88 12 01 (R=1, X=0, I=0) SUMB 1,X'1201'				
Before Execution	PSWR 40001000	GPR1 0194A7F2	Memory B 9A	yte 01201			
After Execution	PSWR 20001004	GPR1 0194A758	Memory B 9A	yte 01201			
Note	The contents from the cont	of memory byte ents of GPR1.	01201, wit The result	h 24 zeros is transf	prefixed erred to (	, are sub GPR1. CC	tracted 2 is set.

6-151

SUBTRACT MEMORY HALFWORD

u , "III , X	BCOO							
			<b>I</b> 0 <b>I</b> 11 12 13 14 15		RD OPERAND AU 20 21 22 23		28 29 30	1
DEFINITION	accessed and a word. Th	d in memory spec d the sign bit ( is word is algeb y R. The result	bit 16) is raically su	extended 1 btracted f	6 bits to rom the wo	the left rd in the	to form GPR	
SUMMARY EXPRESSION	(R)-(EHL) <sub>SE</sub>	→ R						
CONDITION CODE RESULTS	CC1: ISI an CC2: ISI R CC3: ISI R CC3: ISI R CC4: ISI R	rithmetic except )-31 is greater )-31 is less than )-31 is equal to	ion than zero n zero zero					
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:		01604 BF 00 18 SUMH 6,X	77 (R=6, '1876'	X=0, I=0)			
Before Execution	PSWR 10001604	GPR6 00024CB3	Memory Ha 34C6	alfword 018	876			
After Execution	PSWR 20001608	GPR6 000217ED	Memory Ha 34C6	alfword 01	876			
Note	The contents contents of	s of memory halfw GPR6. The resu	vord 01876, It is trans <sup>.</sup>	sign exter ferred to (	nded, are GPR6. CC2	subtracte is set.	d from <sup>.</sup>	the

6-152

BCOO

SUMW d,\*m,x

	2000							
	1 0 1 1 1	1 R X	1 0	WORD	OPERAND ADD	RESS	<del> </del>	0 0
	0 1 2 3 4	5 6 7 8 9 10	11 12 13 1	4 15 16 17 18 19	20 21 22 23	24 25 26 27	28 29	30 31
DEFINITION	algebraicall	memory specifi y subtracted f ord is then tra	rom the w	ord in the GP	'R specifi	ed by R.		nd
SUMMARY EXPRESSION	(R)-(EWL) →	R						
CONDITION CODE RESULTS	CC1: ISI arithmetic exception CC2: ISI R is greater than zero CC3: ISI R0-31 is less than zero CC4: ISI R0-31 is equal to zero							
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:			5 5 F9 14 (R=1, 1,X'6F914'	X=0, I=0)			
Before Execution	PSWR 0406C208	GPR1 00A6264D	Memor 00074	y Word 6F914 BC3				
After Execution	PSWR 2006C20C	GPR1 009EDA8A	Memor 00074	y Word 6F914 BC3				
Note		of memory wor				contents	of GF	PR1

and the result is transferred to GPR1. CC2 is set.

SUMD d,\*m,x

## SUBTRACT MEMORY DOUBLEWORD

	.0000						
	1     0     1     1     1     R     X       1     1     1     1     1     1     1       0     1     2     3     4     5     6     7     8     9     10	I       0       DOUBLEWORD OPERAND ADDRESS       0       1       0         11       12       13       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29       30       31					
DEFINITION	is accessed and algebraical specified by R and R+1. R+ word located in the GPR spe	ecified by the Effective Doubleword Address (EDA) ly subtracted from the doubleword in the GPR 1 is the GPR one greater than specified by R. The cified by R+1 is subtracted from the least bleword first. The resulting doubleword is trans- by R and R+1.					
SUMMARY	(R+1)-(EWL+1) → R+1-Borrow						
EXPRESSION	(R)-(EWL)-Borrow → R						
CONDITION CODE RESULTS	CC1: ISI arithmetic except CC2: ISI (R, R+1) is great CC3: ISI (R, R+1) is less CC4: ISI (R, R+1) is equal	er than zero than zero					
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	03000 BF 00 31 02 (R=6, X=0, I=0) SUMD 6,X'3100					
Before	PSWR GPR6 10003000 5AD983B7	GPR7 C833D509					
	Memory Word 03100 153B0492	Memory Word 03104 5BE87A16					
After Execution	PSWR GPR6 20003004 459E7F25	GPR7 6C4B5AF3					
	Memory Word 03100 153B0492	Memory Word 03104 5BE87A16					
Note		m memory words 03100 and 03104 is subtracted from GPR7. The result is transferred to GPR6 and GPR7.					

	<b></b>									
		R <sub>D</sub> R <sub>S</sub> •								
	0 1 2 3 4 5	67891011	12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31							
DEFINITION	The word in th in the GPR spe GPR specified	ne GPR specified ecified by R <sub>D</sub> . by R <sub>D</sub> .	d by R <sub>S</sub> is algebraically subtracted from the word The resulting word is then transferred to the							
SUMMARY EXPRESSION	$(R_D) - (R_S) \rightarrow R_D$	)								
CONDITION CODE RESULTS	CC1: ISI arithmetic exception CC2: ISI (R <sub>D</sub> ) is greater than zero CC3: ISI (R <sub>D</sub> ) is less than zero CC4: ISI (R <sub>D</sub> ) is equal to zero									
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	106AE 3C AO (R <sub>D</sub> =1, R <sub>S</sub> =2) SUR 2,1							
Before Execution	PSWR 100106AE	GPR1 12345678	GPR2 12345678							
After Execution	PSWR 080106B0	GPR1 00000000	GPR2 12345678							
Note	The contents of		tracted from the contents of GPR1. The result is							

replaced in GPR1. CC4 is set.

.

SUR s,d SURM s,d

3008	3
------	---

	<b>r</b> +		+									
		R <sub>D</sub> R <sub>S</sub>										
	0 1 2 3 4 9	5 6 7 8 9 10 11	12 13 14 15 16 17	18 19 20 21 22 23 24 25 26 27 28 29 30 31								
DEFINITION	in the GPR spo masked (Logica	ecified by R <sub>D</sub> . al AND Function	The difference ) with the cont	braically subtracted from the word of this subtraction is then ents of the Mask register (R4). R specified by R <sub>D</sub> .								
SUMMARY EXPRESSION	(R <sub>D</sub> )-(R <sub>S</sub> )&(R4	$(R_D) - (R_S) \& (R4) \rightarrow R_D$										
CONDITION CODE RESULTS	CC1: ISI arithmetic exception CC2: ISI (R <sub>D</sub> ) is greater than zero CC3: ISI (R <sub>D</sub> ) is less than zero .CC4: ISI (R <sub>D</sub> ) is equal to zero											
EXAMPLE	Memory Location Hex Instruction Assembly Lange	on:	00496 3F 58 (R <sub>D</sub> =6, R <sub>S</sub> =5) SURM 5,6									
Before Execution	PSWR 10000496	GPR4 00FFFF00	GPR5 00074BC3	GPR6 00A6264D								
After Execution	PSWR 20000498	GPR4 00FFFF00	GPR5 00074BC3	GPR6 009EDA00								
Note				e contents of GPR6. The result sferred to GPR6. CC2 is set.								

SUBTRACT IMMEDIATE

.

C802

٠

.

.

		- I I I I						
	1     1     0     1     0     R     0     0       1     1     1     1     1     1     1     1       0     1     2     3     4     5     6     7     8     9     10	0       0       1       0       IMMEDIATE OPERAND         11       12       13       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29       30       31						
DEFINITION .	Word is extended 16 bits to algebraically subtracted fr	ficant halfword (bits 16-31) of the Instruction the left to form a word. This word is om the word in the GPR specified by R. The ed to the GPR specified by R.						
SUMMARY EXPRESSION	$(R) - (W_{16-31})_{SE} - R$	· · ·						
CONDITION CODE RESULTS	CC1: ISI arithmetic exception CC2: ISI R <sub>0-31</sub> is greater than zero CC3: ISI R <sub>0-31</sub> is less than zero CC4: ISI R <sub>0-31</sub> is equal to zero							
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	019B8 CB 82 83 9A (R=7) SUI 7,X'839A'						
Before Execution	PSWR GPR7 100019B8 FFFF839A							
After Execution	PSWR GPR7 080019BC 0000000							
Note		sign extension is subtracted from the contents nsferred to GPR7. CC4 is set.						

•

The result is transferred to GPR7. CC4 is set. of GPR7.

.

## MULTIPLY BY MEMORY BYTE

	C008												
		1       BYTE OPERAND ADDRESS         12       13       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29       30       31											
DEFINITION	and 24 zeros are appended to word is algebraically multip	by the Effective Byte Address (EBA) is accessed the most significant end to form a word. This lied by the word in the GPR specified by R+1. nan specified by R. The double-precision result ecified by R and R+1.											
NOTES	<ol> <li>An arithmetic exception multiplication can never</li> </ol>	will never occur since the result of a recevent of the length of the doubleword register.											
	2. GPR specified by R must have an even address.												
SUMMARY EXPRESSION	$0_{0-23}$ , (EBA)x(R+1) $\rightarrow$ R, R+1	$0_{0-23}, (EBA) \times (R+1) \rightarrow R, R+1$											
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R, R+1) is greater than zero CC3: ISI (R, R+1) is less than zero CC4: ISI (R, R+1) is equal to zero												
EXAMPLE	Memory Location: Hex Instruction: Assembly Language Coding:	2BA28 CO OA C3 D9 MPMB 0,X'2C3D9'											
Before Execution	PSWR GPRO 0002BA28 12345678	GPR1 6F90C859											
	Memory Byte 2C3D9 40												
After Execution	PSWR GPRO 2002BA2C 0000001B	GPR1 E4321640											
	Memory Byte 2C3D9 40												
Note	The contents of memory byte 2 contents of GPR1. The result	C3D9, with zeros prefixed, are multipled by the is transferred to GPRO and GPR1. CC2 is set.											

A

MULTIPLY BY MEMORY HALFWORD

.

MPMH d,\*m,x

				d,*m,x							
	C0000	C0000									
			<b>1 0 1 1 1 1 1 1 1 1 1 1</b>	HALFWORD OPERAND ADDRESS         1           17         18         19         20         21         22         23         24         25         26         27         28         29         30         31							
DEFINITION	accessed and word. This w by R+1. R+1	the sign bit ( ord is algebra is the GPR one	bit 16) is ext ically multipl greater than	Effective Halfword Address (EHA) is ended 16 bits to the left to form a ied by the word in the GPR specified specified by R. The double-precision ed by R and R+1.							
NOTES				occur since the result of a multi- h of the doubleword register.							
	2. GPR spec	2. GPR specified by R must have an even address.									
SUMMARY EXPRESSION	$(EHL)_{SE} \times (R+1) \rightarrow R, R+1$										
CONDITION CODE RESULTS	CC1: Always CC2: ISI(R, I CC3: ISI (R, CC4: ISI (R,	R+1) is greate R+1) is less	than zero								
EXAMPLE	Memory Locatio Hex Instructio Assembly Lange	on:	096A4 C1 00 9B 57 MPMH 2,X'9B	(R=2, X=0, I=0) 556'							
Before Execution	PSWR 080096A4	GPR2 12345678	GPR3 00000003	Memory Halfword 09B56 FFFD							
After Execution	PSWR 100096A8	GPR2 FFFFFFFF	GPR3 FFFFFFF7	Memory Halfword 09B56 FFFD							
Note				e contents of memory halfword red to GPR2 and GPR3. CC3 is set.							

MULTIPLY	RV	MEMODY	WODD
MULTIPLI	DI	MEMORI	WURD

MPMW d,\*m,x

-,,	C000	1	1 1		а с		0	١				
	<b>1</b> 1 <b>0 0</b> <b>1 1 1 1</b> <b>0</b> 1 2 3 4		<b>I</b> 0 <b>I</b> 1 11 12 13 14 15 1		AND ADD RESS 1 1 1 20 21 22 23	<b>1</b> 24 25 26 27	<b>1</b> 28 29	<b>0 0</b>				
DEFINITION	and algebraica GPR one greate	emory specified ally multiplied er than specif GPR specified	d by the word ied by R. Th	GPR spec e double-	d Address ified by   precision	(EWA) is R+1. R+1 result is	acces is th tran	sed e s-				
NOTES	multiplic	<ol> <li>An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.</li> <li>GPR specified by R must have an even address.</li> </ol>										
	2. and spectried by Kindst have an even address.											
SUMMARY EXPRESSION	$(EWL) \times (R+1) \rightarrow (R, R+1)$											
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI (R, R+1) is greater than zero CC3: ISI (R, R+1) is less than zero CC4: ISI (R, R+1) is equal to zero											
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	on:	04AC8 C3 00 4B 1 MPMW 6,X'4		=0, I=0)							
Before Execution	PSWR 10004AC8	GPR6 00000000	GPR7 80000000	Memo 8,000	ry Word 04 0000	B1C						
After Execution	PSWR 20004ACC	GPR6 40000000	GPR7 00000000	Memor 8000	ry Word 04 0000	B1C						
Note	The contents o transferred to	of GPR7 and men o GPR6 and GPR7	nory word O4B 7. CC2 is se	1C are mu t.	ltiplied,	and the r	esult	is				

6-160

MULTIPLY REGISTER BY REGISTER

	4000							
			0 0 0 0 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31					
DEFINITION	GPR specified	by $R_{\Pi}+1$ . $R_{\Pi}+1$	is algebraically multiplied by the word in the is the GPR one greater than specified by ${\rm R}_{\rm D}$ s transferred to the GPR specified by ${\rm R}_{\rm D}$ and					
NOTES	1. The multi R <sub>D</sub> +1; how	plicand registe ever, R <sub>D</sub> must b	er R <sub>S</sub> can be any register, including register be an even-numbered register.					
	<ol> <li>An arithmetic exception will never occur since t</li> <li>plication can never exceed the length of the douted</li> </ol>							
SUMMARY EXPRESSION	$(R_S) \times (R_D + 1) \rightarrow$	R <sub>D</sub> ,R <sub>D</sub> +1						
CONDITION CODE RESULTS	CC3: ISI (R <sub>D</sub> ,	ero R <sub>D</sub> +1) is greate R <sub>D</sub> +1) is less t R <sub>D</sub> +1) is equal	chan zero					
EXAMPLE	Memory Locatic Hex Instructic Assembly Langu	n:	0098E 40 10 (R <sub>D</sub> =0,R <sub>S</sub> =1) MPR 1,0					
Before Execution	PSWR 1000098E	GPR0 00000000	GPR1 0000000F					
After Execution	PSWR 20000990	GPR0 00000000	GPR1 000000E1					
Note		GPR1 is multip GPRO and GPR1.	blied by itself, and the doubleword product is . CC2 is set.					

MPR s,d

М	Ρ	I
d		v

#### C803

1		1	0	0	1	(		I	י א		0	0	0	0	0	1	1				I	I MME	DIA	TE	OPE	RAN	D			I			
L	1		L	1	1	1		1				L	L		L	L	L			L	L	L						L			L	L	L
0		1	2	3	4	(	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	3

DEFINITION The sign of the least significant halfword (bits 16-31) of the Instruction Word is extended 16 bits to the left to form a word. This word is algebraically multiplied by the word in the GPR specified by R+1. R+1 is the GPR one greater than specified by R. The result is transferred to the GPR specified by R and R+1.

- 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
  - 2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION

NOTES

- $(IW_{16-31})_{SE} \times (R+1) \rightarrow R, R+1$
- CONDITION CODE RESULTS
- DDE CC1: Always zero LTS CC2: ISI (R,R+1) is greater than zero CC3: ISI (R,R+1) is less than zero CC4: ISI (R,R+1) is equal to zero

	EXAMPLE	Memory Locatio Hex Instructio Assembly Langu	n:	00634 CB 03 01 00 (R=6) MPI 6,X'0Î00'
	Before Execution	PSWR 20000634	GPR6 12345678	GPR7 F37A9B15
After	Execution	PSWR 10000638	GPR6 FFFFFF3	GPR7 7A9B1500

Note

The immediate operand, sign extended, is multiplied by the contents of GPR7. The result is transferred to GPR6 and GPR7. CC3 is set.

C408

													1				1				1				L				1			
																	1				I				1				1			
1	1	0	)	0	0	1		R			×	1	1	1 BYTE OPERAND ADDRESS																		
		1	1			1		1			1				1		1	1	1	1	1	1	1		1	1	1		1	1	1	
0	1	2	>	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The byte in memory specified by the Effective Byte Address (EBA) is accessed and 24 zeros are appended to the most significant end to form a word. This word is algebraically divided into the doubleword in the GPR specified by R and R+1. R+1 is the GPR one greater than specified by R. The resulting quotient is then transferred to the GPR specified by R+1, and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by R (remainder) is set to the original sign of the dividends. The sign of the GPR specified by R+1 (quotient) will be the algebraic product of the original signs of the dividend and the divisor except when the absolute value of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by R+1) will be set to zero.

NOTES

- An arithmetic exception occurs if the value of the quotient exceeds
   32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by R and R+1.
  - 2. GPR specified by R must have an even address.

SUMMARY EXPRESSION

Note

 $(R,R1) / \left[ 0_{0-23}, (EBL) \right] \rightarrow R+1$ 


Remainder - R

CONDITION CODE	CC1: ISI arithmetic exception	
RESULTS	CC2: ISI $(R+1_{0,21})$ is greater than z	ero
	CC3: ISI $(R+10^{-31})$ is less than zero	
	CC2: ISI $(R+1_{0-31})$ is greater than z CC3: ISI $(R+1_{0-31})$ is less than zero CC4: ISI $(R+1_{0-31})$ is equal to zero	

EXAMPLE	Memory Locat Hex Instruct Assembly Lar		03000 C4 08 30 BF (R=0, X=0, I=0) DVMB 0,X'30BF'					
Before	PSWR	GPR0	GPR1	Memory Byte 030BF				
Execution	10003000	00000000	00000139	04				
After Execution	PSWR	GPR0	GPR1	Memory Byte 030BF				
	20003004	00000001	0000004E	04				

The doubleword contents of GPRO and GPR1 are divided by the content of memory byte O3OBF with 24 zeros prefixed. The quotient is transferred to GPR1 and the remainder is transferred to GPRO. CC2 is set.

C400



DEFINITION The halfword in memory specified by the Effective Halfword Address (EHA) is accessed, and the sign is extended 16 bits to the left to form a word. This word is algebraically divided into the doubleword in the GPR specified by R and R+1. R+1 is the GPR one greater than specified by R. The resulting quotient is then transferred to the GPR specified by R+1 and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by R (remainder) is set to the original sign of the dividend. The sign of the GPR specified by R+1 (quotient) will be the algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by R+1) will be set to zero.

NOTES 1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by R and R+1.

2. The GPR specified by R must have an even address.

 $(R,R+1)/(EHL)_{SE} \rightarrow R+1$ 

Remainder - R

SUMMARY

EXPRESSION

- $\begin{array}{c} \text{CONDITION CODE} \\ \text{RESULTS} \\ \begin{array}{c} \text{CC1:} & \text{ISI arithmetic exception} \\ \text{CC2:} & \text{ISI R+1}_{0-31} \text{ is greater than zero} \\ \text{CC3:} & \text{ISI R+1}_{0-31} \text{ is less than zero} \\ \text{CC4:} & \text{ISI R+1}_{0-31} \text{ is equal to zero} \end{array}$ 
  - EXAMPLE Memory Location: 05A94 Hex Instruction: C7 00 5D 6B (R=6, X=0, I=0) Assembly Language Coding: DVMH 6,X'5D6A' Before PSWR GPR6 GPR7 Memory Halfword 05D6A 08005A94 Execution 0000000 000003B FFF8

After ExecutionPSWRGPR6GPR7Memory Halfword 05D6A10005A9800000005FFFFFF9FFF8

Note The doubleword contents of GPR6 and GPR7 are divided by the contents of memory halfword 05D6A with sign extension. The quotient is transferred to GPR7 and the remainder is transferred to GPR6. CC3 is set.

C400

				1													1				1				1				1			
1	1	0	0	Ţ	0	1		R		,		I	0					v	OR	D OF	ER/	ND	AD	DRE	ss				I		0	0
	L	1	1	1													1	1	1	1	1		1	1		1	1		1	1		
0	1	2	3		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The word in memory specified by the Effective Word Address (EWA) is accessed and algebraically divided into the doubleword in the GPR specified by R and R+1. R+1 is the GPR one greater than specified by R. The resulting quotient is then transferred to the GPR specified by R+1, and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by R (remainder) is set to the original sign of the dividend. The sign of the GPR specified by R+1 (quotient) will be the algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by R+1) will be set to zero.

NOTES 1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by R and R+1.

2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION  $(R,R+1)/(EWL) \rightarrow R+1$ 

Remainder  $\rightarrow$  R

 $\begin{array}{cccc} \text{CONDITION CODE} & \text{CC1:} & \text{ISI arithmetic exception} \\ \text{RESULTS} & \text{CC2:} & \text{ISI R+1}_{0-31} & \text{is greater than zero} \\ \text{CC3:} & \text{ISI R+1}_{0-31} & \text{is less than zero} \\ \text{CC4:} & \text{ISI R+1}_{0-31} & \text{is equal to zero} \end{array}$ 

EXAMPLE	Memory Locat Hex Instruct Assembly Lang		078C0 C6 00 7B 5C DVMW 4,X'7B5	(R=4, X=0, I=0) C'
Before	PSWR	GPR4	GPR5	Memory Word 07B5C
Execution	400078C0	00000000	039A20CF	FC000000
After Execution	PSWR	GPR4	GPR5	Memory Word 07B5C
	080078C4	039A20CF	00000000	FC000000

Note The doubleword obtained from GPR4 and GPR5 is divided by the contents of memory word 07B5C. The quotient is transferred to GPR5, and the remainder is transferred to GPR4. CC4 is set.

4400

				1				1				1				1															
0	1 	0	0	0	1		R <sub>D</sub>			R <sub>S</sub>		0	0	0	0																
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The word in the GPR specified by  $R_S$  is algebraically divided into the doubleword in the GPR specified by  $R_D$  and  $R_D+1$ .  $R_D+1$  is the GPR one greater than specified by  $R_D$ . The resulting quotient is then transferred to the GPR specified by  $R_D$ . The resulting transferred to the GPR specified by  $R_D$ . The sign of the GPR specified by  $R_D$  (remainder) is set to the original sign of the dividend. The sign of the GPR specified by  $R_D+1$  (quotient) will be the algebraic product of the original signs of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by  $R_D+1$ ) will be set to zero.

- NOTES 1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by R and R+1.
  - 2. The GPR specified by  ${\rm R}_{\rm D}$  must have an even address.
  - 3.  $R_{S}$  must not equal  $R_{D}$  or  $R_{D}$ +1.

(R <sub>D</sub> ,R <sub>D</sub> +3	1)/R <sub>S</sub> →	R <sub>D</sub> +
------------------------------------	---------------------	------------------

Remainder - R<sub>D</sub>

PSWR

PSWR

10004136

20004138

CONDITION CODE RESULTS

SUMMARY EXPRESSION

> CC1: ISI arithmetic exception CC2: ISI  $R_D+1_{0-31}$  is greater than zero CC3: ISI  $R_D+1_{0-31}$  is less than zero CC4: ISI  $R_D+1_{0-31}$  is equal to zero

> > GPR2

GPR2

000000A

000000A

EXAMPLE Memory Location: 04136 Hex Instruction: 47 20 (R<sub>D</sub>=6,R<sub>S</sub>=2) Assembly Language Coding: DVR 2,6

Before Execution

After Execution

Note

The doubleword obtained from GPR6 and GPR7 is divided by the contents of GPR2. The quotient is transferred to GPR7, and the remainder is transferred to GPR6. CC2 is set.

GPR7

GPR7

000000FF

00000019

GPR6

GPR6

00000000

0000005

C804

_				1				1				1				1			_	1				L				1			
		-		1												Γ				1								1			
1	1	0	0	1	0		R		0	0	0	0	1	0	0	1					IMM	MED	ΙΑΤΙ	e op	ERA	AND					
1	1	1	1	1			1	1		1	I I		I	1	1		1	1	ł	I I	1	1	ł I	1	1	1	1	1	l	1	1
_	1	2	2	٨	5	6	7	0	· ·	10	11	10	1.2	14	16	1.6	17	10	10	20	21	22	22	24	25	26	27	28	20	20	21

DEFINITION The sign of the least significant halfword (bits 16-31) of the Instruction Word is extended 16 bits to the left to form a word. This word is algebraically divided into the doubleword in the GPR specified by R and R+1. R+1 is the GPR one greater than specified by R. The resulting quotient is then transferred to the GPR specified by R+1, and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by R (remainder) is set to the original sign of the dividend. The sign of the GPR specified by R+1 (quotient) will be the algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by R+1) will be set to zero.

- NOTES 1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by R and R+1.
  - 2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION

Note

 $(R,R+1)/(IW_{16-31})_{SE} \rightarrow R+1$ 


Remainder  $\rightarrow R$ 

CONDITION CODE RESULTS		ISI arithmetic exception ISI R+1 <sub>0-31</sub> is greater than zero ISI R+10-31 is less than zero ISI R+10-31 is equal to zero
	CC4:	ISI $R+10-31$ is equal to zero

EXAMPLE	Memory Loca Hex Instruc Assembly La		08000 C9 04 FF FD (R=2) DVI 2,-3
Before	PSWR	GPR2	GPR3
Execution	04008000	00000000	000001B7
After Execution	PSWR	GPR2	GPR3
	10008004	00000001	FFFFF6F

The doubleword obtained from GPR2 and GPR3 is divided by the immediate operand, sign extended. The quotient is transferred to GPR3, and the remainder is transferred to GPR2. CC3 is set.

0004



Note

FFFFFFF

10000830

Bits 0-31 of GPR1 are set to one's. CC3 is set.

8000C361

6-168

0005

	L		L
		0 R 0 0 0	
	0 1 2 3 4	5 6 7 8 9 10 1	1 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	position 0 of	of the GPR spec the GPR specif han specified b	ified by R are incremented by one if bit ied by R+1 is equal to one. R+1 is the GPR by R.
SUMMARY EXPRESSION	(R)+1,if(R+1	)=1	
CONDITION CODE RESULTS		thmetic excepti 31 is greater t 31 is less than 31 is equal to	han zero zero
EXAMPLE	Memory Locati Hex Instructi Assembly Lang	on:	OOFFE O3 75 (R=6) RND 6
Before Execution	PSWR 40000FFE	GPR6 783A05B2	GPR7 92CD061F
After Execution	PSWR 20001000	GPR6 783A05B3	GPR7 92CD061F
Note	The contents GPR6. CC2 is	of GPR6 are inc set.	remented by one, and the result is returned to

RND d

.

## FLOATING-POINT ARITHMETIC INSTRUCTION

### GENERAL DESCRIPTION

The Floating-Point Arithmetic instructions provide the capability to add, subtract, multiply, or divide operands of large magnitude with precise results. A floating-point number is made up of three parts: a sign, a fraction, and an exponent. The sign applies to the fraction and denotes a positive or negative value. The fraction is a binary number with an assumed radix point between the sign bit and the most significant bit. The exponent is a 7-bit binary power to which the base 16 is raised. The quantity that the floating-point number represents is obtained by multiplying the fraction by the number 16 raised to the power represented by the exponent.

#### INSTRUCTION FORMAT

MEMORY REFERENCE The following instruction format is used for all floating-point operations:

																1															1
	0	P CC	DDE				R			< )	1	F						W	ORD	AD	DRE	SS								0	:
																		,		1.	r i		1	1		1				1	
0	1	2	-	-	6	6	7	0	a	10	11	12	12	14	15	16	17	10	10	20	21	22	23	24	25	26	27	28	29	30	31
U	1	2	3	4	5	ю	/	8	9	10	11	12	13	14	15	10	17	10	19	20	21	22	25	24	25	20	21	20	23	50	51


- Bits 0-5 define the Operation Code.
- Bits 6-8 designate a General Purpose Register address (0-7).
- Bits 9-10 designate one of three index registers.
- Bit 11 indicates whether an indirect addressing operation is to be performed.
- Bits 12-31 directly specifies the address of the operand when the X and I fields are equal to zero. If X is not equal to zero, indirect addressing is specified. Bit 12 (F) is used as an augment bit by the Floating-Point instructions.
- CONDITION CODE UTILIZATION

Execution of all Floating-Point Arithmetic instructions causes a Condition Code to be set to indicate whether the result of the operation was greater than, less than, or equal to zero. Arithmetic exceptions produced by a Floating-Point operation are also reflected by the Condition Code results.

The meaning of the Condition Codes differ for the execution of the Floating-Point instructions. CC1 is set by an Arithmetic Exception condition (underflow or overflow). To differentiate between these exceptions, CC4 is also set when the overflow condition occurs. In both instances, either CC2 or CC3 is used to indicate the state of what would have been the sign of the resultant fraction had the arithmetic exception not occurred. The following table reflects the possible Condition Code settings:

	Condit	ion Co	ode	Definition
<u>cc1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
1 0 0 1 1 1 1	0 1 0 1 0 1 0	0 0 1 0 1 0 1	0 0 1 0 0 1 1	Arithmetic exception Positive fraction Negative Zero fraction Exponent Underflow, positive fraction Exponent Underflow, negative fraction Exponent Overflow, negative fraction Exponent Overflow, negative fraction

FLOATING-POINT ARITHMETIC OPERANDS A floating-point number can be represented in two different formats: word and doubleword. These two formats are the same except that the doubleword contains eight additional hexadecimal digits of significance in the fraction These two formats are shown below.



The floating-point number, in either format, is made up of three parts: a sign, a fraction, and an exponent. The sign bit (bit 0) applies to the fraction and denotes a positive or negative value. The fraction is a hexadecimal normalized number with a radix point to the left of the highest order fraction bit (bit 8). The exponent (bits 1-7) is a 7-bit binary number to which the base 16 is raised.

Negative exponents are carried in the two's complement format. To remove the sign and therefore enable exponents to be compared directly, both positive and negative exponents are biased up by  $40_{16}$  (excess  $64_{10}$  notation).

The quantity that a floating-point number represents is obtained by multiplying the fraction by the number  $16_{10}$  raised to the power of the exponent minus  $40_{16}$ .

A positive floating-point number is converted to a negative floating-point number by taking the two's complement of the positive fraction and the one's complement of the biased exponent. If the minus one case is ruled illegitimate, all floating-point numbers can be converted from positive to negative and from negative to positive by taking the two's complement of the number in floating-point format. Signed numbers in the floating-point format can then be compared directly, one with another, by using the Compare Arithmetic class of instructions.

All floating-point operands must be normalized before being operated on by a floating-point instruction. A positive floating-point number is normalized when the value of the fraction is less than one and greater than or equal to one-sixteenth ( $1 > F \ge 1/16$ ). A negative floating-point number is normalized when the value of the fraction is greater than minus one and less than or equal to minus one-sixteenth ( $-1 < F \le -1/16$ ). All floating-point answers are normalized by the CPU. If a floating-point operation results in a minus one of the form 1 XXX XXXX 0000...0000, the CPU will convert that result to a legitimate normalized floating-point number of the form 1 YYY YYY 1111 0000...0000, where YYY YYYY is one less than XXX XXXX.


A hexadecimal guard digit is appended to the least significant hexadecimal digit of the floating-point word operands by the CPU. This guard digit is carried throughout all floating-point word computations. The most significant bit of the guard digit is used as the basis for rounding by the CPU at the end of every floating-point word computation.

ADD FLOATING-POINT WORD

d,\*m,x

ADFW

#### E008



DEFINITION The floating-point operand in memory is accessed. If either of the floatingpoint numbers is negative, the one's complement of the base 16 exponent (bits 1-7) is taken of the negative number. Both exponents are then stripped of their  $40_{16}$  bias and algebraically compared. If the two exponents are equal, the signed fractions of the two numbers are algebraically added. If the exponents differ, and the difference is greater than or equal to one, or less than or equal to six (1 exponent difference 6), the fraction of the operand containing the smaller exponent is shifted right one hexadecimal digit. After exponent equalization, the fractions are added algebraically. The normalized and rounded sum of the two fractions is placed in bit positions 0 and 8-31 of GPR d. The resulting exponent is biased up by  $40_{16}$ , and, if the resulting fraction is negative, the one's complement of the exponent is placed in bit positions 1-7 of GPR d.

# NOTES 1. If the resulting fraction equals zero, the exponent and fraction are set to zero in GPR d.

- 2. Operands are expected to be normalized.
- 3. If the exponent difference is greater than six, the operand having the larger exponent is normalized and placed in the GPR specified by R.

SUMMARY EXPRESSION

CONDITION CODE RESULTS

DE CC1: ISI arithmetic exception TS CC2: ISI R<sub>0,8-31</sub> is greater than zero CC3: ISI R<sub>0,8-31</sub> is less than zero CC4: ISI R<sub>0,8-31</sub> is equal to zero

 $(R)+(EWL) \rightarrow (R)$ 

E008

_					1				1				1				1				1								L			
1	1		1	0	6	0		R		,	x	ı	1					DOL	BLE	wo	RD (	OPE	RAN	D AI	l DDR	ESS				0	1	0
	1	1		1	1				1		1							1	1	1	1	1	1									
0	1		2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The floating-point operand in memory is accessed. If either of the floating-point numbers is negative, the one's complement of the base 16 exponent (bits 1-7) is taken of the negative number. Both exponents are then stripped of their  $40_{16}$  bias and algebraically compared. If the two exponents are also

exponents are equal, the signed fractions of the two numbers are algebraically added. If the exponents differ, and the difference is greater than or equal to one, or less than or equal to six ( $1 \le exponent$  difference  $\le 6$ ), the fraction of the operand containing the smaller exponent is shifted right one hexadecimal digit. After exponent equalization, the fractions are added algebraically. The normalized and rounded sum of the two fractions is placed in bit positions 0 and 8-63 of GPR d+1. The resulting exponent is biased up by  $40_{16}$ , and, if the resulting fraction is negative, the one's complement of the exponent is placed in bit positions 1-7 of GPR d.

NOTES

- 1. If the resulting fraction equals zero, the exponent and fraction are set to zero in GPR d+1.
- 2. Operands are expected to be normalized.
- 3. If the exponent difference is greater than 13, the operand having the larger exponent is normalized and placed in the GPR specified by R, R+1.

 $(R),(R+1)+(EWL),(EWL+1) \rightarrow (R),(R+1)$ 

SUMMARY EXPRESSION

CONDITION CODE

RESULTS

CC1: ISI arithmetic exception CC2: ISI  $R_{0,8-31}$  is greater than zero CC3: ISI  $R_{0,8-31}$  is less than zero

CC4: ISI R<sub>0,8-31</sub> is equal to zero

Assembly Language Coding: ADFD R,X'(DW Op Addr)'

_					1				L				1				1				1				1				1	احتداده		
Γ	1	1	1	0	Τ,	0		R		;	ĸ	ı	0				I	wo	RD (	DPE	RAN	D AI	DDR	ESS	Γ				Γ		0	0
L			1	1	1	1		1	Í		1				1	1	1	1	1	1	1	1	1	1	1	L	1	1	1			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The floating-point operand in memory is accessed. If either the floatingpoint number in the GPR or memory is negative, the one's complement of the base 16 exponent (bits 1-7) is taken. Both exponents are then stripped of their  $40_{16}$  bias and algebraically compared. If the two exponents are equal, the 24-bit signed fractions are algebraically subtracted (i.e., the memory operand is subtracted from the GPR or GPR s). If the exponents differ, and the difference is greater than one, or less than six (1 ≤ exponent difference  $\leq 6$ ), the fraction of the operand containing the smaller exponent is shifted right one hexadecimal digit at a time until the exponents are equalized. The exponent of this operand is effectively incremented by one each time the fraction is shifted right one hexadecimal. After exponent equalization, the fractions are subtracted algebraically. The normalized and rounded difference between the two fractions is placed in bit positions 0 and 8-31 of GPR d. The resulting exponent is biased up by  $40_{16}$ , and, if the resulting fraction is negative, the one's complement of the exponent is placed in

bit positions 1-7 of GPR d.

 $(R)-(EWL) \rightarrow (R)$ 

- 1. If the resulting fraction is equal to zero, the exponent and fraction are set to zero in the GPR or GPR s.
  - 2. Operands are expected to be normalized.
  - 3. If the exponent difference is greater than six, the operand having the larger exponent is normalized and placed in the GPR specified by R.

SUMMARY EXPRESSION

NOTES

CONDITION CODE RESULTS

CC1: ISI arithmetic exception CC2: ISI R<sub>0,8-31</sub> is greater than zero CC3: ISI R<sub>0,8-31</sub> is less than zero CC4: ISI R<sub>0,8-31</sub> is equal to zero

Assembly Language Coding: SUFW R, X'(W Op Addr)'

6-174

E000

-	_			1		_		1				1								1				1				1			
1	1	1	0	6	0		R			×	1	0					DO	JBL	EWC	DRD	OPE	RAN	ID A	l DDF	RESS	5			0	1	0
	1	1	1	L	1								L			L	1		1						1						
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The floating-point operand in memory is accessed. If either the floatingpoint number in the GPR or memory is negative, the one's complement of the base 16 exponent (bits 1-7) is taken. Both exponents are then stripped of their 40<sub>16</sub> bias and algebraically compared. If the two exponents are equal, the 24-bit signed fractions are algebraically subtracted (i.e., the memory operand is subtracted from the GPR or GPR s). If the exponents differ, and the difference is greater than or equal to one, or less than or equal to six (1 $\leq$  exponent difference  $\leq$  6), the fraction of the operand containing the smaller exponent is shifted right one hexadecimal digit at a time until the exponents are equalized. The exponent of this operand is effectively incremented by one each time the fraction is shifted right one hexadecimal digit. After exponent equalization, the fractions are subtracted algebraically. The normalized and rounded difference between the two fractions is placed in bit positions 0 and 8-63 of GPR d+1. The resulting exponent is biased up by  $40_{16}$ , and, if the resulting fraction is negative, the one's complement of the exponent is placed in bit positions 1-7 of GPR d.

- NOTES 1. If the resulting fraction is equal to zero, the exponent and fraction are set to zero in the GPR or GPR s.
  - 2. Operands are expected to be normalized.
  - 3. If the exponent difference is greater than 13, the operand having the larger exponent is normalized and placed in the GPR specified by R, R+1.

SUMMARY EXPRESSION


CONDITION CODE RESULTS CC1: ISI arithmetic exception CC2: ISI  $R_{0,8-31}$  is greater than zero CC3: ISI  $R_{0,8-31}$  is less than zero CC4: ISI  $R_{0,8-31}$  is equal to zero

 $(R), (R+1)-(EWL), (EWL+1) \rightarrow (R), (R+1)$ 

Assembly Language Coding: SUFD R,X'(DW Op Addr)'



#### MULTIPLY FLOATING-POINT WORD



YACE

DEFINITION

The floating-point operand fraction is multiplied by the fraction of GPR d. If either one or both of the floating-point numbers are negative, the exponent of the negative number is changed to its one's complement. Both exponents are then stripped of their  $40_{16}$  bias and algebraically added. The normalized and rounded product of the multiplication is placed in bits 0 and 8-31 of GPR d. The resulting exponent is biased up by  $40_{16}$ , and, if the resulting fraction is negative, the one's complement of the resulting exponent is placed in bits 1-7 of GPR d.

NOTE Operands are expected to be normalized.

 $(EWL_{0,8-31}) \times (R_{0,8-31}) \rightarrow R_{0,8-31}$ 

SUMMARY EXPRESSION

CONDITION CODE RESULTS

 $(EWL_{1-7}) + (R_{1-7}) \rightarrow R_{1-7}$ CC1: ISI arithmetic exception CC2: ISI  $R_{0,8-31}$  is greater than zero CC3: ISI  $R_{0,8-31}$  is less than zero CC4: ISI  $R_{0,8-31}$  is equal to zero

Assembly Language Coding: MPFW R,X'(W Op Addr)'

E408

-					1				1				L				1	_			1											
1	1	1	1 	0	1 <sub>0</sub>	1		R	1	×	¢	1	1						JBLI I	Ewo	RD (	OPEI	RAN I	D A	DDR	ESS				0	1	0
(	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The floating-point operand fraction is multiplied by the fraction of GPR d+1. If either one or both of the floating-point numbers are negative, the exponent of the negative number is changed to its one's complement. Both exponents are then stripped of their 4016 bias and algebraically added. The normalized and rounded product of the multiplication is placed in bits 0 and 8-63 of GPR d+1. The resulting exponent is biased up by 4016, and if the resulting fraction is negative, the one's complement of the resulting exponent is placed in bits 1-7 of GPR d.

NOTE (

Operands are expected to be normalized.

SUMMARY EXPRESSION  $(EWL_{0,8-31}, EWL+1_{0-31}) \times (R_{0,8-31}, R+1_{0-31})$  $\rightarrow R_{0,8-31}, R+1_{0-31}$ 

 $(EWL_{1-7}) + (R_{1-7}) \rightarrow R_{1-7}$ 

CONDITION CODE RESULTS CC1: ISI arithmetic exception CC2: ISI  $R_{0,8-31}$  is greater than zero CC3: ISI  $R_{0,8-31}$  is less than zero CC4: ISI  $R_{0,8-31}$  is equal to zero

Assembly Language Coding: MPFD R,X'(DW Op Addr)'

#### DIVIDE FLOATING-POINT WORD



DEFINITION

The floating-point operand in memory (divisor) is accessed, and the fraction is divided into the fraction of GPR d. If either one or both of the floating-point numbers are negative, the one's complement of the exponent is taken. Both exponents are then stripped of their 4016 bias, and the exponent of the divisor is subtracted algebraically from the exponent of the dividend. The normalized and rounded quotient is placed in bit 0 and bit positions 8-31 of the GPR d. The resulting exponent is biased up by 4016, and, if the resulting fraction is negative, the one's complement of the resulting fraction is placed in bits 1-7 of GPR d.

NOTE Operands are expected to be normalized.

SUMMARY EXPRESSION  $(R_{0,8-31})/(EWL_{0,8-31}) \rightarrow R_{0,8-31}$  $(R_{1-7}) - (EWL_{1-7}) \rightarrow R_{1-7}$ 

CONDITION CODE

RESULTS

E400

CC1: ISI arithmetic exception CC2: ISI  $R_{0,8-31}$  is greater than zero CC3: ISI  $R_{0,8-31}$  is less than zero CC4: ISI  $R_{0,8-31}$  is equal to zero

Assembly Language Coding: DVFW R,X'(W Op Addr)'

DVFD d,\*m,x

## E400

-									1				1				1	_			1											
1	1	1	0	T	)	1		R	ł		x	1	0				I		D	OUB	LEV	VOR	d of	PER/	ND	AD	DRE	SS		0	1	0
	1	1	1	1				1	1		1						1	1	1	1	1	1	1	1	L	1	1		L			
0	1	2	3	4	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The floating-point operand in memory (divisor) is accessed and the fraction is divided into the fraction of GPR d+1. If either one or both of the floating-point numbers are negative, the one's complement of the exponent is taken. Both exponents are then stripped of their  $40_{16}$  bias, and the exponent of the divisor is subtracted algebraically from the exponent of the dividend. The normalized and rounded quotient is placed in bit 0 and bit positions 8-63 of the GPR d+1. The resulting exponent is biased up by  $40_{16}$ , and, if the resulting fraction is negative, the one's complement of the resulting fraction is placed in bits 1-7 of GPR d.

NOTE Operands are expected to be normalized.

SUMMARY EXPRESSION  $(R_{0,8-31}, R+1_{0-31})/(EWL_{0,8-31}, EWL+1_{0-31})$   $\rightarrow R_{0,8-31}, R+1_{0-31}$  $(R_{1-7})-(EWL_{1-7}) \rightarrow R_{1-7}$ 

CONDITION CODE RESULTS CC1: ISI arithmetic exception CC2: ISI R<sub>0,8-31</sub> is greater than zero CC3: ISI R<sub>0,8-31</sub> is less than zero CC4: ISI R<sub>0,8-31</sub> is equal to zero

Assembly Language Coding: DVFD R,X'(DW Op Addr)'

## CONTROL INSTRUCTIONS

GENERAL DESCRIPTION This group of instructions allows the mainframe to perform Execute, No Op , Halt, and Wait operations.

<u>INSTRUCTION</u> <u>FORMATS</u> Control instructions use the Memory Reference and Interregister instruction formats. Several of the Control instructions vary the basic Interregister format in that certain portions are not used and are left blank.

MEMORY REFERENCE



Bits 0-5define the Operation Code.Bits 6-8designate a General Purpose Register address (0-7).Bits 9-10designate one of three index registers.Bit 11indicates whether an indirect addressing operation is<br/>to be performed.Bits 12-31specify the address of the operand when the X and I fields<br/>are equal to zero.

#### INTERREGISTER

R<sub>D</sub> OP CODE AUG CODE RS 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 2 3 4 5 6 7 8 9 0 1 Bits 0-5 define the Operation Code. Bits 6-8 designate the register to contain the result of the operation. Bits 9-11 designate the register which contains the source operand. Bits 12-15 define the Augmenting Operation Code. Condition Code results for Execute operations will be dependent on the

CONDITION CODE UTILIZATION

instruction that was performed. All other control operations leave the current Condition Code unchanged.

F900

BF	٦I
*m	<b>,</b> X

																,														
1	1	1	1	1	0	0	1	0	,	$\langle  $	1	0							ł	BRA	NC	H A	DDF	RES	S					
		L																							1					
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29 3	0 31

DEFINITION This instruction resets the highest active interrupt level and branches to the address indicated.

When coded indirect, this instruction causes the target PSW or PSD to be loaded into the CPU, resets the highest active interrupt level, and branches to the address in the PSW or PSD.

Assembly Language Coding: BRI X'(Branch Addr)'

NOTES 1. Used only with interrupts operating in Active mode.

- 2. Privileged instruction.
- 3. If granularity of PSD is MAP, the contents of the MAP are changed in accord with the instructions in PSD word 2.
- 4. This instruction cannot be used with Post-indexing.

F980

	1       1       1       1       1       1       0       PSD ADDRESS         0       1       2       3       4       5       6       7       8       9       10       11       12       13       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29       30       31
DEFINITION	Causes the PSD addressed by the instruction to be loaded into the Program Status Doubleword Registers.
SUMMARY EXPRESSION	$(EDL) \rightarrow (PSDR)$
CONDITION CODE RESULTS	CC1: Changed by the PSD being loaded CC2: Changed by the PSD being loaded CC3: Changed by the PSD being loaded CC4: Changed by the PSD being loaded Assembly Language Coding: LPSD X'(PSD Addr)'
NOTES	1. Privileged instruction.
	<ol> <li>Causes system to go Mapped or Unmapped in accordance with codes in PSD that is being loaded.</li> </ol>
	3. This instruction does not modify contents of the MAP.
	<ol> <li>Attempt to execute this instruction in PSW mode will result in an undefined instruction trap.</li> </ol>
	5. The Block External Interrupts will be changed in accord with bits 48 and 49 of the PSD.

1

LPSD \*m,x

LPSDCM d,\*m,x

FA80

												1	1																		٦
Ι.					•		^	•	>	<	1	0								PS	SD A	DD	RES	SS							
Ľ	<u> </u>	. '			<u> </u>	_	U	Ľ.,						L												·				1	
0	1	2	3	4	5	6	7	.8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29 3	30 3	31

DEFINITION Causes the PSD addressed by the instruction to be loaded into the Program Status Doubleword Registers, and the MAP to be loaded in accord with the BPIX and CPIX contents of the PSD. If the PSD defines the mapped condition, this instruction will cause the CPU to go mapped.

SUMMARY EXPRESSION (EDL) → (PSDR) (MIDL) → Map Registers


CONDITION CODE RESULTS CC2: Changed by the PSD being loaded CC2: Changed by the PSD being loaded CC3: Changed by the PSD being loaded CC4: Changed by the PSD being loaded

Assembly Language Coding: LPSDCM X'(PSD Addr)'

- NOTES 1. Privileged instruction.
  - 2. The Block External Interrupts will be changed in accord with bits 48 and 49 of the PSD.
  - 3. Attempt to execute this instruction in PSW mode will result in an undefined instruction trap.

d	0003	
	0 0 0 0 0 0 R 0 0 0 0 1 2 3 4 5 6 7 8 9 10 11 12	0 1 1 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION		es (CSW) 0-15 are transferred to bit positions . Bit positions 16-31 of the GPR specified
SUMMARY EXPRESSION	$(CS_{0-15}) \rightarrow R_{0-15}$ $0 \rightarrow R_{15-31}$	
CONDITION CODE RESULTS	CC1: Always zero CC2: ISI $(R_{0-31})$ is greater th CC3: ISI $(R_{0-31})$ is less than CC4: ISI $(R_{0-31})$ is equal to z	zero
EXAMPLE	Hex Instruction: (	06002 03 83 (R=7) _CS 7
Before Execution	PSWR GPR7 ( 00006002 FFFFFFF	Control Switches 0, 6 set
After Execution	PSWR GPR7 10006004 82000000	
Note	Bit positions O and 6 of GPR7 a CC3 is set.	are set and all other bits are cleared.

LCS d C807



DEFINITION The word in the GPR specified by R is transferred to the Instruction register to be executed as the next instruction. If this instruction is not a Branch, the next instruction executed (following execution of the instruction in register R) is in the sequential memory location following the EXR instruction. If the GPR specified by R does contain a Branch instruction, the Program Status Word Register (PSWR) is changed accordingly.

- NOTES 1. If two halfword instructions are in the GPR specified by R, only the left halfword instruction is executed.
  - An Unimplemented Instruction trap is generated if an EXR instruction attempts to execute an Unimplemented instruction or another Execute instruction.
  - 3. The "PSD mode only" instructions cannot be targets of EXR, EXRR, or EXM.

SUMMARY EXPRESSION

RESULTS


CONDITION CODE

Defined by the executed instruction.

 $(R) \rightarrow I$ 

Assembly Language Coding: EXR R

C807



DEFINITION

- The contents of the least significant halfword (bits 16-31) of the GPR specified by R are transferred to the most significant halfword position (bits 0-15) of the Instruction register to be executed as the next instruction. If this halfword instruction is not a Branch, the next instruction executed (following execution of the halfword instruction transferred to the Instruction register) is in the sequential memory location following the EXRR instruction. If the instruction transferred to the Instruction register is a Branch instruction, the Program Status Word Register (PSWR) is changed accordingly.
  - An unimplemented Instruction trap is generated if an EXRR instruction attempts to execute an Unimplemented instruction or another Execute NOTE 1. instruction.
    - 2. The "PSD mode only" instructions cannot be targets of EXR, EXRR, or EXM.

SUMMARY EXPRESSION  $(R_{16-31}) \rightarrow I_{0-15}$ 

CONDITION CODE RESULTS

Defined by the executed instruction.

Assembly Language Coding: EXRR R

A800

-					1				1																I				L			
ŀ	1	0	1	0	1	0	0	0	6		x	I.	0							OP	I PERA		AD	DRE	ss							
L	1		1	1		1			1										1	1	1	1	1	1					1			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

The word in memory specified by the Effective Address (EA) is accessed and DEFINITION executed as the next instruction. If this instruction is not a Branch, the next instruction executed (following execution of the instruction specified by the EA) is in the next sequential memory location following the EXM instruction. If the instruction in memory specified by the EA is a Branch instruction, the Program Status Word Register (PSWR) is changed accordingly.

NOTES

- If two halfword instructions are in the memory location specified by 1. the EA, bit 30 of the EA determines which halfword instruction is executed. When bit 30 equals zero, the left halfword is executed. When bit 30 equals one, right halfword is executed.
- An Unimplemented Instruction trap is generated if an EXM instruction 2. attempts to execute an Unimplemented instruction or another Execute instruction.
- The "PSD mode only" instructions cannot be targets of EXR, EXRR, or EXM. 3.

SUMMARY EXPRESSION  $(EWL_{0-31}) \rightarrow I$ , if  $EA_{30}=0$ 

 $(EWL_{16-31}) \rightarrow I$ , if  $EA_{30}=1$ 

CONDITION CODE RESULTS Defined by the executed instruction.

Assembly Language Coding: EXM X'(Op Addr)'

EXM \*m,x

HΑ	L	Т
----	---	---

## HALT

## 0000

												1				1								 	
0	0	0	5	0	0	0	0	0	0	0	0	0	0	0 1	0	$\langle / /$	$\langle \rangle \rangle$					$\left  \right $			
			 				7												 	 	 		 		

DEFINITION The execution of this instruction causes computer operation to be stopped. This includes input/output transfers and the servicing of priority interrupts. I/O in progress will be completed, but no interrupts will be serviced. Leaving a HALT condition requires depressing the RUN/HALT switch on the Systems Control Panel.

CONDITION CODE CC1: I RESULTS CC2: I CC3: I

CC1: No change CC2: No change CC3: No change CC4: No change

Assembly Language Coding: HALT

NOTE This is a privileged instruction.

	۰		-
14	Δ.		
<b>n</b>	~	T.	

0001

		-																																
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	V//							$\square$						$\square$	]]]			
L	1							1	1		t						¥///	VL	XZ	N/I	X//	N/	/1/	///	///	UL	NLI	¥//	N/	XL	<u>IN</u>	//	114	
0		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	1 2	2	23	24	25	26	27	2	8 2	29	30	31

DEFINITION The execution of this instruction causes the CPU to enter the Idle mode and lights the Wait indicator on the System Control Panel. Input/output transfers and priority interrupt servicing continue. If an interrupt occurs during a Wait condition, a return to the Wait occurs after the interrupt is serviced.

CONDITION CODE	CC1:	No change
RESULTS	CC2:	No change
	CC3:	No change
	CC4:	No change

Assembly Language Coding: WAIT

NOTE If there is an attempt to execute a WAIT with interrupts blocked, a Block Mode Timeout Trap will be generated.

WAIT

NOP

0002

_					1				1				1				1								
	0	0	0 1	0 1	 	0 	0	0	Г <sub>о</sub>	0	0	0	0	0	1	0						$\langle \rangle \rangle$			
											10														

DEFINITION

The Assembler uses the No Operation instruction to pad a halfword instruction which forces the next instruction to start on a word boundary, if the next instruction is a word instruction. It is also used whenever there is a need for an executable instruction that does not alter the machine status.

CONDITION CODE RESULTS CC1: No change CC2: No change CC3: No change CC4: No change

Assembly Language Coding: NOP

SIGNAL IPU

000A

0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0								
0			-																			29	

DEFINITION This instruction is a control class unprivileged instruction used to start INTRODUCTION and stop the operation of the Internal Processing Unit. When the SIPU instruction is executed, this instruction functions as a START IPU instruction in the CPU and a STOP IPU instruction in the IPU.

- START IPU To start IPU processing, the CPU stores the new Program Status Doubleword (PSD) into words 3 and 4 of the Start IPU Trap Context Block which is pointed to by the address contained in the Start IPU trap vector location 2E4. The CPU then executes the SIPU X'000A' instruction which sends a start signal to the IPU and informs the IPU that a new PSD is available for execution. The IPU stores the old PSD into words 1 and 2 of the Start IPU Trap Context Block and IPU Status into word 5. The IPU then fetches the new PSD words 3 and 4 from the context block and begins to execute the instructions in memory as directed by the new PSD.
  - STOP IPU To stop the IPU processing, the CPU stores a new PSD in words 3 and 4 of the Stop IPU Trap Context Block (TCB) which is pointed to by the address contained in the Stop IPU Trap vector location 2F4. The Stop IPU Trap Context Block (TCB) is used when the IPU then executes an SIPU (X'000A') instruction which is imbedded in the IPU software code. The IPU stores the old PSD into words 1 and 2 of the context block and the IPU Status into word 5 of the context block. The IPU then traps the CPU at location 2E0 which indicates that the IPU execution of the SIPU instruction has taken place. The IPU then fetches the new PSD from words 3 and 4 of the context block which can point to a privileged HALT or WAIT instruction to stop the IPU.

The new PSD in the STOP IPU context block may direct the IPU to execute code other than a HALT or WAIT instruction. This utilization of the Stop Trap allows the IPU to signal the CPU at milestones without stopping IPU execution. In either use of this stop IPU trap, the old PSD is stored into words 1 and 2 of TCB and the ending IPU status into word 5. The IPU DONE signal is sent to the CPU after storage of the old PSD and IPU status word and before vectoring to the new PSD address.

CONDITION CODE No change. RESULTS

Assembly Language Coding: SIPU

## 3000



DEFINITION The execution of this instruction causes an interrupt request signal to be applied to interrupt priority 27<sub>16</sub>. Bit positions 6-15 of the Instruction Word may be used to contain program flags which can be examined by the interrupt service routine.

CONDITION CODE

CC1: No change CC2: No change CC3: No change CC4: No change Assembly Language Coding:

NOTES 1.

Interrupt level 27 must be enabled prior to execution of this instruction.

CALM PROGRAM. FLAGS

2. This instruction must not be executed with a higher priority level active.


CALM

C806

Construction of the local division of the lo			
		IND	CALL NUMBER
1, 1, 0, 0, 1, 0	0,0,00,000	1,1,0	I R R R R R R R R R R R R R R R R R R R
0 1 2 3 4 5	6 7 8 9 10 11 12	13 14 15 16 17 18 19	20 21 22 23 24 25 26 27 28 29 30 31

DEFINITION The execution of this instruction causes a pseudo-trap to the trap/interrupt vector for relative priority level 6. Bits 16-19 may be used to index the interrupt vector (location 180) with up to 16 locations. This index vector address will point to a SVC vector table whose content will point to the trap subroutine.

Bits 20-31 are used for the call number. This call number serves as an identifier parameter for the software use.




			CVC	T NI
	CC4:	zero		
	CC3:	zero		
RESULTS	CC2:	zero		
CONDITION CODE	CC1:	zero		

Assembly Language Coding: SVC IND, CALL#

NOTE

The CPU must have previously been set to PSD mode. Otherwise, an Undefined Instruction Trap will occur.

#### 2C09



DEFINITION

The execution of this instruction causes the operating characteristic of the CPU to change to the mode specified by the contents of R.

The contents of R will be:

	_				RE	SEF	٩VE	D								M	OD	E						R	ESE	RVI	ED				
0	0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0		0	0	0	0	0	0	0	0	0	0	0	0
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Bits 0-13 Must be zeros and reserved for future use.

Bit 14 Enable Block Mode Timeout Trap.

Bit 15 Enable PSD Traps (m/c halts if not enabled)

Bit 16-18 Reserved (must be zero).

Bit 19 0=PSW mode 55 1=PSD mode 75

CONDITION CODE

CC1:	No	change
CC2:		change
CC3:	No	change
CC4:	No	change

Assembly Language Coding: SETCPU S

NOTE The PSD mode of operation must be enabled (allowed) by way of a hardware jumper on the C Board, or an Undefined Instruction Trap will occur.

READ CPU STATUS WORD

0009

R	DS	T	•
			,

0	. (	) )	0	0	0	0		R <sub>D</sub>		0	0	0	1	0	0	1																		
0	1		2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	1	7 1	18	19	20	21	22	2 2	32	4	25	26	27	28	29	30	31

DEFINITION This instruction places the CPU Status Word into Register  $\rm R_{\rm D}$  . The source of the CPU Status Word is location  $91_{\mathrm{H}}$  in the CPU Scratchpad. After reporting status, bits 00-23 of the Status Word (in the Scratchpad) are set to zero. Bits 24-31 of the Scratchpad Status Word remain unchanged. The CPU Status Word in Register  ${\rm R}_{\rm D}$  is defined as follows:

Bit

- 0 =0, CLASS 0,1,2, OR E ERROR
- =1, CLASS F (EXTENDED I/O) ERROR =0, I/O PROCESSING ERROR .1
- =1, INTERRUPT PROCESSING ERROR
- 2 FINAL BUS TRANSFER ERROR
- BUS NO RESPONSE ERROR 3
- 4 I/O CHANNEL BUSY OR BUSY STATUS BIT ERROR
- **READY TIMEOUT ERRO** 5
- I/O DRT TIMEOUT ERROR 6
- 7 RETRY COUNT EXHAUSTED ERROR
- 8 **OPERAND FETCH PARITY ERROR**
- INSTRUCTION FETCH PARITY ERRO 9
- 10 **OPERAND NONPRESENT ERROR**
- INSTRUCTION NONPRESENT ERROR 11
- 12 UNDEFINED PSD MODE INSTRUCTION ERROR
- MEMORY FETCH DRT TIMEOUT ERROR 13
- **RESET CHANNEL ERROR** 14
- CHANNEL WCS NOT ENABLED ERROR 15
- MAP NOT FOUND 16
  - MAP REGISTER ADDRESS OVERFLOW (MAP CONTEXT SWITCH)
- UNEXPLAINED MEMORY ERROR 17
- BRI I/O ERROR 18
- UNDEFINED INSTRUCTION PSW MODE ONLY 19
- MAP INVALID ACCESS OR MAP MODE RESTRICTION ERROR IPL I/O OR MEMORY ERROR FLAG 20
- 21
- CPU WCS NOT PRESENT ERROR 22
- 23 NOT USED
- ENABLE ARITHMETIC EXCEPTION TRAP 24
- 25 DISABLE PSD MODE TRAPS
- 26 BLOCK MODE IS ACTIVE
- 27 CPU POWER FAIL UP MEMORY ERROR
- 28 NOT USED
- 29 NOT USED
- 30 NOT USED 31
  - =0, CPU MODE PSW 55
  - =1, CPU MODE PSD 75

CONDITION CODE RESULTS CC1: Not used CC2: ISI PSD mode CC3: ISI interrupts are blocked CC4: ISI R<sub>D</sub> bits 0-23 equal zero

Assembly Language Coding: RDSTS  $R_{D}$ 

NOTES

- 1. This instruction is a Privileged Halfword instruction.
  - 2. This instruction may not be the target of an Execute instruction.
  - 3. The PSD mode of operation must be enabled (allowed) by way of a hardware jumper on the C-board, or an undefined instruction trap will occur.

8000

0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0								
0																	 	 		 	 		

DEFINITION Sets bit 7 of PSD to enable Arithmetic Exception Trap.

CONDITION CODE RESULTS CC1: No change CC2: No change CC3: No change CC4: No change

Assembly Language Coding: EAE

NOTES 1. Halfword Instruction.

2. Attempt to execute this instruction in PSW mode will result in an Undefined Instruction Trap.

.

000E

0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0								
							7									 	 	 	 _	 	 	 	

DEFINITION

Resets bit 7 of PSD to disable Arithmetic Exception Trap.

CONDITION CODE RESULTS CC1: No change CC2: No change CC3: No change

CC4: No change

Assembly Language Coding: DAE

NOTES

- 1. Halfword Instruction.
- 2. Attempt to execute this instruction in 55 mode will result in an Undefined Instruction Trap.

## INTERRUPT INSTRUCTIONS

<u>GENERAL</u> <u>DESCRIPTION</u> The Interrupt Control instruction group provides the availability to permit selective Enable, Disable, Request, Activate, and Deactivate operations to be performed on any addressed interrupt level. These instructions can only be executed when bit 0 of the PSWR equals one (Privileged State).

INSTRUCTION FORMATS The following instruction format is used for all Interrupt Control operations: (Trap/Interrupt priorities are shown in Table 6-3.)

INTERRUPT CONTROL

				1					1								1								1				Ł			
OP CODE						PRIORITY LEVEL						I	AUG CODE			UNASSIGNED																
		1	1	1	1				1	L	1	L	1		i	I		L	1		1	1	1	I	1	1	ł	1	L		1	1
0	1	2	3	4	. (	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

- Bits 0-5 define the Operation Code.
- Bits 6-12 define the binary priority level number of the interrupt being commanded.
- Bits 13-15 define the Augmenting Operation Code.
- Bits 16-31 unassigned.

<u>CONDITION CODE</u> <u>UTILIZATION</u> All Interrupt Control instructions leave the current Condition Code unchanged.

P					
INTERRUPT AND TRAP RELATIVE PRIORITY	INTERRUPT LOGICAL PRIORITY	INTERRUPT VECTOR LOCATION (IVL)	TCW ADDRESS **	IOCD ADDRESS **	DESCRIPTION
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27 28 29 2A 2B 2C	00 01 12 13 14 15 16 17 18 19 1A 18 19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27 28 29 2A 28 29 2A 28 20	0F4 0FC 0E8* 190 194 198 180 184 188 18C 0E4 1A4* 0F0 0F8 0E8* 0EC 140 144 148 14C 150 154 158 15C 160 164 168 16C 170 174 178 17C 190* 194* 198* 19C 1A0 1A4*	100 104 108 10C 110 114 118 11C 120 124 128 12C 130 134 138 13C	700 708 710 718 720 728 730 738 740 748 750 758 760 758 760 768 770 778	Power Fail Safe Trap System Override Trap (Not Used) Memory Parity Trap Nonpresent Memory Trap Undefined Instruction Trap Privilege Violation Trap Supervisor Call Trap Machine Check Trap Machine Check Trap Map Fault Trap Not Used Not Used Not Used Not Used Not Used Not Used Block Mode Timeout Trap Arithmetic Exception Trap Power Fail Safe Interrupt System Override Interrupt I/O Channel 0 Interrupt I/O Channel 0 Interrupt I/O Channel 1 Interrupt I/O Channel 2 Interrupt I/O Channel 3 Interrupt I/O Channel 4 Interrupt I/O Channel 6 Interrupt I/O Channel 7 Interrupt I/O Channel 7 Interrupt I/O Channel 8 Interrupt I/O Channel 8 Interrupt I/O Channel B Interrupt I/O Channel C Interrupt I/O Channel B Interrupt I/O Channel C Interrupt I/O Channel B Interrupt I/O Channel F Interrupt I/O Channel C Interrupt I/O Channel F Interrupt Sexternal/Software Interrupt External/Software Interrupts External/Software Interrupts
	1		L	1	

## Table 6-3. 32/70 Series Relative Trap/Interrupt Priorities

6-200

INTERRUPT AND TRAP RELATIVE PRIORITY	INTERRUPT LOGICAL PRIORITY	INTERRUPT VECTOR LOCATION (IVL)	TCW ADDRESS **	IOCD ADDRESS **	DESCRIPTION
2D 2E 2F 30 31	2D 2E 2F 30 31	1B4 1B8 1BC 1C0 1C4			External/Software Interrupts External/Software Interrupts External/Software Interrupts External/Software Interrupts External/Software Interrupts
THROUGH	THROUGH	THROUGH			THROUGH
77 78	77	2DC 2E0****			External/Software Interrupts Ending of IPU Processing Trap (Used by CPU)
79		2E4****			Start IPU Processing Trap
7A		2E8****			(Used by IPU) Supervisor Call Trap (Used by IPU)
7B		2EC****			Error Trap (Used by IPU)
7C		2F0****			Call Monitor Trap (Used by IPU)
70	70	2F4****			Stop IPU Processing Trap (Used by IPU)
7E 7F	7E 7F	2F8 2FC			External/Software Interrupts External/Software Interrupts

Table 6-3. 32/70 Series Relative Trap/Interrupt Priorities (Cont'd)

\*

\*\*

Vector Locations Shared With Traps For Nonextended I/O Devices PSW Function - Now External/Software Interrupts - For PSD Mode. IPU Related Traps (See Section II) \*\*\*

\*\*\*\*

All Interrupts Are Externally Generated

1																																
0	1	2	Э	}	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION If bit position 0 of the PSWR is equal to one (Privileged State), the priority interrupt level specified by the priority level field (bits 6-12) in the Instruction Word (IW) is conditioned to respond to an interrupt signal. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation trap.

NOTES

INSTRUCTION PRIORITY LEVEL FIELD 1. This instruction does not operate with priority levels  $2_{16} - 11_{16}$ .

- Any stored requests for the specified level are eligible to become active.
- 3. In the PSD mode, traps are always enabled.
- 4. This instruction has no affect on levels assigned to Class F I/O and is treated as NOP.
- 5. For levels 0 and 1, the RTOM jumpers provide either constant enable or software enable/disable.

Bits 6 through 12	Priority Level (Hex)
0010010	12
0010011	13
0010100	14
-	-
-	-
-	-
-	-
1111110	7E
1111111	7F

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

EI , LEVEL

ASSEMBLY LANGUAGE CODING

NOTE

Any stored requests for the specified level are eligible to become active.

	4	0002	1		0 0 0 0 0 0 0	0
0 1 2 3 4 5	6 7 8 9 10 11 12	13 14 15	16 17 18 19	20 21 22 23	24 25 26 27 28 29 30	0 31

DEFINITION If bit position 0 of the PSWR is equal to one (Privileged State), an interrupt request signal is applied to the interrupt level specified by the priority level field (bits 6-12) in the Instruction Word (IW). This signal simulates the signal generated by the internal or external condition connected to the specified level. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation Trap. The interrupt request signal is stored in the specified level whether or not it is enabled and/or active.

- NOTES 1. This instruction does not operate with priority levels  $2_{16} 11_{16}$ .
  - For RI's on levels 0 or 1, the RTOM jumpers select either that levels 0 and 1 are enabled, or that software enables are required.

Bits 6 through 12	Priority Level (Hex)
000000	00
0000001	01
0010010	12
-	-
-	-
-	-
1111110	7E
1111111	7F

3. This instruction has no affect on levels assigned to Class F I/O and is treated as NOP.

CONDITION CODE RESULTS

INSTRUCTION PRIORITY LEVEL FIELD

> CC1: No change CC2: No change CC3: No change CC4: No change

ASSEMBLY LANGUAGE CODING RI LEVEL

RI V

Γ				1			ل					r		JG DE						-								-			
1	,1	1	, 1	1	_1		Р	RIO	RIT	ΓY L	EV	EL	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION If bit position 0 of the PSWR is equal to one (Privileged State), a signal is applied to set the active condition in the priority interrupt level specified by the priority level field (bits 6-12) in the Instruction Word (IW). The active level is set in the specified level whether or not that level is enabled. This condition prohibits this level and any lower levels not already in service from being serviced until this level is deactivated. However, request signals occurring at this or lower levels are stored for subsequent servicing. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation Trap.

NOTES

INSTRUCTION PRIORITY LEVEL FIELD

1. This instruction does not operate with priority levels  $2_{16} - 11_{16}$ .

Bits 6 through 12	Priority Level (Hex)
0000000	00
0000001	01
0010010	12
-	-
-	-
-	-
1111110	7E
1111111	7F

 This instruction has no affect on levels assigned to Class F I/O and is treated as NOP.

CONDITION CODE RESULTS

CC1:	No	change
CC2:	No	change
CC3:	No	change
CC4:	No	change

AI LEVEL

ASSEMBLY LANGUAGE CODING

DISABLE INTERRUPT

FC01

1 1 1	1	1	1		PR	IOR	ITY	' LE	VE	L.		JG DDE	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 1 :	23	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

If bit position 0 of the PSWR is equal to one (Privileged State), the priority interrupt level specified by the priority level field (bits 6-12) in the DEFINITION Instruction Word (IW) is disabled and will not respond to an interrupt signal. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation Trap. The active state of the interrupt is not affected.

- NOTES
- 1. Any unserviced request signal at this level is cleared by execution of this instruction.
- This instruction does not operate with priority levels  $2_{16} 11_{16}$ . 2.
- 3. In the PSD mode, traps are always enabled.
- This instruction has no affect on levels assigned to Class F I/O 4. and is treated as NOP.
- 5. For levels 0 and 1, the RTOM jumpers provide either constant enable or software enable/disable.

Bits 6 through 12	Priority Level (Hex)
0010010	12
0010011	13
0010100	14
-	-
-	-
-	-
1111110	7E
1111111	7F

CONDITION CODE RESULTS

INSTRUCTION PRIORITY LEVEL FIELD

CC1:	No	change
CC2:	No	change
CC3:	No	change
CC4:	No	change

ASSEMBLY LANGUAGE CODING DI LEVEL

6-205

DI V

Γ												-	A	JG														1			
1	1	1	1	1	1		F	RIC	RI	ΓYL	EV	EL		DE 0	. 0	0	0	0	0	0	0	0	0	0	0	.0	0	0	0	0	0
				_										-	-								-			L					
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION If bit position 0 of the PSWR is equal to one (Privileged State), a signal is applied to reset the active condition for the priority interrupt level specified by the priority level field (bits 6-12) in the Instruction Word. The specified level is set inactive whether the level is enabled or disabled. Execution of the Deactivate Interrupt instruction does not clear any request signals on the specified level or any other level. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation Trap.

NOTE

INSTRUCTION PRIORITY LEVEL FIELD 1. This instruction does not operate with priority levels  $2_{16} - 11_{16}$ .

- 2. This instruction has no affect on levels assigned to Class F I/O and is treated as a NOP.
- 3. In PSD mode, DAI and the following instruction are executed as an uninterruptible pair.
- 4. Using a Deactivate Interrupt and then LPSD (Load Program Status Doubleword) or a Deactivate Interrupt and then LPSDCM, is preferable to using a BRI (faster)

Bits 6 through 12	Priority Level (Hex)
0000000	00
0000001	01
0010010	12
-	-
-	-
-	_
1111110	7E
1111111	7F

CONDITION CODE RESULTS

CC1:	NO	change
CC2:	No	change
CC3:	No	change
CC4:	No	change

LEVEL

..

. . .

DAI

ASSEMBLY LANGUAGE CODING

Г													T		UG																	
1	I	1	1	٦РС 1	0D1	E 1	R			1	1	1	0	1	DE 1	1	0		HA	NNE	= L				0		SU	BAI	DDF	RESS	5	
L	_ 1						1		1			L	1			1				1												
- (	)	1	2	3	4	5	6	7	8	q	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The Activate Channel Interrupt will cause the addressed channel to begin actively contending with other interrupt levels, causing a blocking of its level, and all lower priority levels, from requesting an interrupt. If a request is currently pending in the channel, the request interrupt is removed but the interrupt level remains in contention.

- Bits 0-5 specify the operation code, octal 77.
- specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress Bits 6-8 field to form the logical channel and subaddress.
- Bits 9-12 specify the operation as an ACI, hex E.
- Bits 13-15 specify the augment code, octal 7.
- Bits 16-31 specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero only, constant will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS CC1, 2, 3, and  $4 = (0000)_2$  or  $(1000)_2$ 

This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on page 6-214 of this manual.

ASSEMBLY LANGUAGE ACI R,'(Constant)'

CODING

- NOTES 1. Condition Codes, after execution of the ACI,, will be set and can be tested by a subsequent BCT or BCF to determine if the ACI was accepted by the channel.
  - If this instruction is executed for a Non-Class F channel, an Undefined 2. Instruction Trap will occur.

#### ENABLE CHANNEL INTERRUPT

FC67

OP CODE 1 1 1 1 1 1	R 1	AUG ECI CODE 1 0 0 1 1 1	0 CHANNEL	o	SUBADDRESS
0 1 2 3 4 5	6789	10 11 12 13 14 15	16 17 18 19 20 21 22 23	24	25 26 27 28 29 30 31
The Enable Chanr to request inter			addressed channel	to	be enabled

- Bits 0-5 specify the operation code, octal 77.
- Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress field to form the logical channel and subaddress.
- Bits 9-12 specify the operation as ECI, hex C.
- Bits 13-15 specify the augment code, octal 7.
- Bits 16-31 specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero only constant will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

DEFINITION

CC1, 2, 3, and  $4 = (0000)_2$  or  $(1000)_2$ 

This indicates that the instruction was accepted. For other Condition Code combinations, refer to the Class F Condition Codes on Page 6-214 of this manual.

ASSEMBLY ECI R,'(Constant)' LANGUAGE

CODING NOTES

- Condition Codes after execution of the ECI will be set and can be tested by a subsequent BCT or BCF to determine if the ECI was accepted by the channel.
  - 2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

DCI s,v

-	r	c	~
	ι.	n	۲
•	~	۰.	•

ſ					1		Τ							1	AU	G														ſ			
1			OP	coi	DE				R			DO			¢οι	DE			СН	AN	NEL						SU	JBA	DD	RES	S		
1	1	1	1	1	1	1					1	1	0	1	1	1	1	0								0				1	I	<u> </u>	
	0	1	2	3	4	5	,	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DESCRIPTION The Disable Channel Interrupt causes the addressed channel to be disabled from requesting interrupts from the CPU.

- Bits 0-5 specify the operation code, octal 77.
- Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress field to form the logical channel and subaddress.
- specify the operation as DCI, hex D. Bits 9-12
- Bits 13-15 specify the augment code, octal 7.
- Bits 16-31 specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero, only constant will be used to specify the logical channel and subaddress. CC1, 2, 3, and  $4 = (0000)_2$  or  $(1000)_2$

CONDITION CODE RESULTS

> This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on page 6-214 of this manual.

ASSEMBLY LANGUAGE DCI R,'(Constant)'

CODING

- NOTES 1. Condition Codes after execution of the DCI will be set and can be tested by a subsequent BCT or BCF to determine if the DCI was accepted by the channel.
  - 2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

	The Deactivate	R DACI 1,1,1,1 6 7 8 9 10 11	an de anderse de la constante d	CHANNEL	0	SUBADDRESS
	The Deactivate	6 7 8 9 10 11	12 13 14 15 16		10	
				5 17 18 19 20 21 22	23 24	25 26 27 28 29 30 31
DEFINITION	its interrupt l queued, the dea the channel is	evel from conte activate will ca	ention. If	a request inte	rrupt	annel to remove is currently vely request if
	Bits 0-5	specify th	ne operatio	n code, octal 7	7.	
	Bits 6-8	whose cont	cents will fields to	Purpose Registe be added to the form the logic	char	nnel and
	Bits 9-12	specify th	ne operatio	n as DACI, hex	F.	
	Bits 13-15	specify th	ne augment	code, octal 7.		
	Bits 16-31	of R to fo is zero, c	orm the log		d sub	
NDITION CODE	CC1, 2, 3, and	$4 = (0000)_2$ or	(1000) <sub>2</sub>			
	This indicates combinations, r manual.					Condition Code -214 of this
ASSEMBLY LANGUAGE CODING	DACI R,'(Cons	tant)'				
NOTES				the DACI will b mine if the DAC		and can be teste successfully
	2. On PSD mod uninterrup	le, the DACI and tible pair.	following	instructions a	re ex	ecuted as an
				and LPSD or Dea to using a BRI.		te Channel
		struction is ex Instruction Tra		a Non-Class F ur.	chann	el, an
	are connec		em Check Ti	or I/O protocol rap unless an i is found.		

DACI s,v

CONDITION

0006

	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The execution of this instruction prevents the CPU from sensing all interrupt requests generated by the I/O channel and RTOM.
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change
ASSEMBLY LANGUAGE CODING	BEI
NOTE	The CPU must have previously been set to PSD mode.

•

BEI

	0007
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
DEFINITION	The execution of this instruction causes the CPU to sense all interrupt requests generated by the I/O channel and RTOM.
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change
ASSEMBLY LANGUAGE CODING	UEI
NOTE	The CPU must have previously been set to PSD mode.

# INPUT/OUTPUT INSTRUCTIONS

GENERAL DESCRIPTION The Input/Output instructions provide the capability to perform Command or Test operations to attached peripheral devices. Both the Command Device and the Test Device instructions cause a 16-bit function code to be sent to the device specified by the instruction.

The following instruction format is used by both Input/Output instructions.

INSTRUCTION FORMATS

INPUT/OUTPUT

	C	)P (	COD	E				DE	VIC	E NO	5										F	UN	CTIC	DN (	COE	Ε					
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	3

•				
Bits 0-5	define	the	Operation	Code.

Bits 6-12 designate the device number.

Bits 13-15 define the Augmenting Operation Code.

Bits 16-31 contain the 16-bit function code.

CONDITION CODE UTILIZATION Ť

The Condition Code is set during execution of a Test Device instruction to indicate the result of the test being performed. The Command Device instruction leaves the current Condition Code unchanged.

## CLASS F I/O INSTRUCTIONS

## INSTRUCTION FORMAT

## All Class F I/O instructions will be in the following format:

	1		AUG		
OP CODE	R	SUB OP	CODE	CHANNEL	SUBADDRESS
1,1,1,1,1,1			1,1,1 0		0
0 1 2 3 4 5	678	9 10 11 12	13 14 15 16	17 18 19 20 21 22 23	24 25 26 27 28 29 30 31

Op Code bits 0-5 and Aug Code bits 13-15 must contain ones. The R field (bits 6-8), if nonzero, specifies the general register whose contents will be added to the channel and subaddress field bits 16-31 to form the logical channel and subaddress. If R is specified as zero, only the channel and subaddress fields will be used. The format of the computed logical channel and subaddress is:

								1																						
																	LOC	GICAL	CH.	ANN	EL				SUE	3AD	DR	ESS		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			1				0							
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18 1	9 20	21	22	23	24	25	26	27	28	29 3	ю	31

The subaddress will be ignored by the channel if the operation does not apply to a controller or device.

The sub op field bits 09-12 specify the type of operation that is to be performed as described below:

## BITS 09-12 SUB OP

0 0 0 0 - X'O'	Unassigned
0 0 0 1 - X'1'	Unassigned
0 0 1 0 - X'2'	START Ĭ/O (SIO)
0 0 1 1 - X'3'	TEST I/O (TIO)
0 1 0 0 - X'4'	STOP I/O (STPIO)
0 1 0 1 - X'5'	RESET CHANNEL (RSCHNL)
0 1 1 0 - X'6'	HALT I/O (HIO)
0 1 1 1 - X'7'	GRAB CONTROLLER (GRIO)
1000-X'8'	RESET CONTROLLER (RSCTL)
1001–X'9'	ENABLE WRITE CHANNEL WCS (ECWCS)
1 0 1 0 - X'A'	Unassigned
1011–X'B'	WRITE CHANNEL WCS (WCWCS)
1 1 0 0 - X'C'	ENABLE CHANNEL INTÈRRUPT (ECI)
1 1 0 1 - X'D'	DISABLE CHANNEL INTERRUPT (DCI)
1 1 1 0 - X'E'	ACTIVATE CHANNEL INTERRUPT (ACI)
1 1 1 1 - X'F'	DEACTIVATE CHANNEL INTERRUPT (DACI)

- NOTES 1. Channel must be ICL'd as Class F.
  - 2. EXR, EXRR, and EXM may not be used.
  - 3. Must be in PSD mode.
  - 4. CCs must be tested after each instruction.

5. CD, TD, EI, DI, AI, DAI, and RI cannot be executed to Class F channel.

CLASS F CONDITION CODES The condition codes will be set for the execution of all Class F I/O instructions and indicate the successful or unsuccessful initiation of an I/O instruction. The condition codes can be set by the CPU, for channel busy and inoperable or undefined channel, or by the information passed directly from the channel. The assignments for the condition codes are:

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	REQUEST ACTIVATED, WILL ECHO STATUS
0	0	0	1	CHANNEL BUSY
0	0	1	0	CHANNEL INOPERABLE OR UNDEFINED
0	0	1	1	SUBCHANNEL BUSY
0	1	0	0	STATUS STORED
0	1	0	1	UNSUPPORTED TRANSACTION
0	1	1	0	UNASSIGNED
0	1	1	1	UNASSIGNED
1	0	0	0	REQUEST ACCEPTED AND QUEUED, NO ECHO STATUS
1	0	0	1	UNÀSSIGNED
1	0	1	0	UNASSIGNED
1	0	1	1	UNASSIGNED
. 1	1	Ō	Ō	UNASSIGNED
1	ĩ	Ō	Ō	UNASSIGNED
ĩ	1	1	Ó	UNASSIGNED
ī	1	ī	1	UNASSIGNED

Although 16 encoded condtions are possible, only the assigned patterns will occur.

	1000	
		1       1       0       COMMAND CODE         3       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29       30       31
DEFINITION		field (bits 16-31) are transferred to the ied by the device address contained in ction Word.
CONDITION CODE RESULTS	CC1: No change CC2: No change CC3: No change CC4: No change	
ASSEMBLY EXAMPLE	Dev Comm Add Code Cor	nmand
	CD X'7A',X'8000' Ou	tput data to device 7A
	CD X'78',X'9000' In	put data from device 78
NOTES	1. Class 0,1,2,3, and E I/O Pr	ocessor instruction only.
		de and a CD instruction to a d, a No Operation (NOP) will be
	3. If the CPU is in the PSD mo channel is attempted, a Sys	de and a CD instruction to a Class F tem Check Trap will occur.

Dev

Comm

Add Code

FC05

		No12.000	-	-				-		-	r	1			-				_			-								
1 1	1	1	1	1	C	DEV	ICE	A	DR	ESS	;	1	0	1			TE	ST	cot	DE							0	0	0	0
		1	1						1	L	1										<b>L</b>									
0 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The contents of the Test Code field (bits 16-27) are transferred to the Device Controller Channel (DCC) specified by the device address contained in bit positions 6-12 of the Instruction Word. The device test defined by the Test Code is performed in the DCC, and the test results are stored in Condition Code bits 1-4  $(CC_{1-4})$ .

NOTE A TD having a unique Test Code is available with most peripheral devices. Execution of a TD with this code causes a snapshot of all device and DCC status to be stored in memory. The individual peripheral device reference manuals define the operation of this instruction with each device.

CONDITION CODE RESULTS

> ASSEMBLY EXAMPLE

Command

Test results defined for specific peripheral device.

- TD X'10',X'8000' Request the Controller Status for unit 10
- TD X'10',X'2000' Request the Device status for unit 10

NOTES

## 1. Class 0,1,2,3, and E I/O Processor instruction only.

- If the CPU is in the PSW mode and a TD instruction to a Class F channel is attempted, the following Condition Codes will be set:
  - a. TD 8000 CC3 (Channel Error)
  - b. TD 4000 CC3 (Program Violation
  - c. TD 2000 CC2 (Status Transfer Not Performed)
- 3. If the CPU is in the PSD mode and a TD instruction to a Class F channel is attempted, a System Check Trap will occur.

## START I/O

FC17

Γ		OP	со	T DE		Γ	R	1		SI	0	1	1	UG DE	n Cigne		С	HAN	INE	L					su	BAI	DDF	ESS	5		
1.	1	1	1	1	, 1				0	0	1	0	1	1	1	0			L					0							
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION Start I/O will be used to begin I/O execution or to return appropriate Condition Codes and status if I/O execution could not be accomplished.

Bits 0-5 specify the operation code, octal 77.

Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.

Bits 9-12 specify the operation as an SIO, hex 2.

- Bits 13-15 specify the augment code, octal 7.
- Bits 16-31 specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero, only bits 16-31 will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS CC1, 2, 3, and  $4 = (0000_2)$  or  $(1000_2)$ 

This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on page 6-214 of this manual.

ASSEMBLY SIO R,'(Constant)' LANGUAGE CODING

- NOTES 1. Condition Codes, after execution of an SIO, will be set and can be tested by a subsequent BCT or BCF to ascertain if the I/O was accepted.
  - 2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

TEST I/O

FC1F

			AUG		
OP CODE	R	тю	CODE	CHANNEL	SUBADDRESS
1,1,1,1,1,1		0,0,1,1	1,1,10		0 1 1 1 1 1

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 0

DEFINITION Test I/O will be used to test controller state and to return appropriate Condition Codes and status reflecting the state of the addressed controller and/or device. Channel implementation will dictate the depth that the channel must test to determine current state.

- Bits 0-5 specify the operation code, octal 77.
- specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress Bits 6-8 fields to form the logical channel and subaddress.
- Bits 9-12 specify the operation as a TIO, hex 3.
- Bits 13-15 specify the augment code, octal 7.
- Bits 16-31 Specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero, only bits 16-31 will be used to specify the logical channel and subaddress.

CONDITION CODE CC1, 2, 3, and  $4 = (0000)_2$  or  $(1000)_2$ RESULTS

> This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on Page 6-214 of this manual.

ASSEMBLY LANGUAGE

R,'(Constant)' TIO

CODING

- NOTES 1. Condition Codes, after execution of the TIO, will be set and can be tested by a subsequent BCT or BCF to ascertain channel/controller/device state.
  - 2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

TIO s,v

		AUG
OP CODE	R STPIO	CODE CONSTANT
1,1,1,1,1,1		
0 1 2 3 4 5	6 7 8 9 10 11 12	2 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 3

DEFINITION The STOP I/O (STPIO) is used to terminate the current I/O operation after the completion of the current IOCD. The STOP I/O applies only to the addressed subchannel, and the only function is to suppress command and data chain flags in the current IOCD.

- Bits 0-5 specify the operation code, octal 77.
- Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.
- Bits 9-12 specify the operation as a STPIO, hex 4.
- Bits 13-15 specify the augment code, octal 7.
- Bits 16-31 specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero, only bits 16-31 will be used to specify the logical channel and subaddress.

CONDITION CODE CC1, 2, 3, and  $4 = (0000)_2$  or  $(1000)_2$ RESULTS

This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on page 6-214 of this manual.

ASSEMBLY STPIO R,'(Constant)' LANGUAGE

CODING

- NOTES
- Condition Codes, after execution of an STPIO, will be set and can be tested by a subsequent BCT or BCF to ascertain the channel/controller/ device state.
  - 2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

STPIO s,v RESET CHANNEL

FC2F

		3,1

RSCHNL

c v

			AUG		1				1	
OP CODE	R	RSCHNL	CODE		CHANNEL			SUBA	DDRESS	
1,1,1,1,1,1	1 1	0,1,0,1	1,1,1	0	1 1 1 1	1 1	0			
0 1 2 3 4 5	678	9 10 11 12	13 14 15	16	17 18 19 20 2	1 22 2	3 24	25 26	27 28 29 30	31

DEFINITION The Reset Channel (RSCHNL) causes the addressed channel to cease and reset all activity and to return to the idle state. The channle will also reset all subchannels. No controller or device will be affected. Any requesting or active interrupt level will be reset.

- Bits 0-5 specify the operation code, octal 77.
- Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.
- Bits 9-12 specify the operation as a RSCHNL, hex 5.
- Bits 13-15 specify the augment code, octal 7.
- Bits 16-31 specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero, only bits 16-31 will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

DE CC1, 2, 3, and  $4 = (0000)_2$  or  $(1000)_2$ 

This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condtion Codes on page 6-214 of this manual.

ASSEMBLY RSCHNL R, '(Constant)'

LANGUAGE

NOTES

- Condition Codes, after execution of a RSCHNL, will be set and can be tested by a subsequent BCT or BCF to ascertain the channel/controller/ device state.
  - 2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

HALT I/O

1	1	T				
			AUG	CHANNEL		SUBADDRESS
OP CODE	н 		CODE		0	SUBADDRESS
0 1 2 3 4 5	6 7 0	9 10 11 12	13 14 15 16	17 18 19 20 21 22 23		25 26 27 28 29 30 3

DEFINITION Halt I/O (HIO) is used to cause an immediate but orderly termination in the controller. The Device End condition will notify the software of the actual termination in the controller; thus, indicating its availability for new requests. If the Halt I/O caused the generation of status relating to the terminated I/O operation, then the Device End condition for the termination of the I/O operation will be the only Device End condition generated.

- Bits 0-5 specify the operation code, octal 77.
- Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.
- Bits 9-12 specify the operation as a HIO, hex 6.
- Bits 13-15 specify the augment code, octal 7.
- Bists 16-31 specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero, only bits 16-31 will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS CC1, 2, 3, and  $4 = (0000)_2$  or  $(1000)_2$ 

This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on page 6-214 of this manual.

ASSEMBLY HIO R, '(Constant)'

LANGUAGE

- Condition Codes after execution of the HIO, will be set and be tested by a subsequent BCT or BCF to ascertain if the HIO was successfully executed.
- 2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

GRIO s,v

FC3F

Γ												T	A	UG						<b>,</b>			-								٦
ł		OP	COL	DE			R		GF	10			C	ODE	Ξ		C⊦	IAN	NE	_					sυ	BA	DDF	RES	s		
1	1	1 1	1	1	1				0	1	,1	1	1	1	1	0		L	1	L				0				1	1		
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION The Grab Controller (GRIO) will cause the addressed controller to release itself from the currently assigned channel and to reserve itself for the grabbing channel.

- Bits 0-5 specify the operation code, octal 77.
- Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.
- Bits 9-12 specify the operation as GRIO, hex 7.
- Bits 13-15 specify the augment code, octal 7.
- Bits 16-31 specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero, only bits 16-31 will be used to specify the logical channel and subaddress.

CONDITION CODE CC1, 2, 3, and  $4 = (0000)_2$  or  $(1000)_2$ RESULTS

R,'(Constant)'

GRIO

This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Codes on page 6-214 of this manual.

ASSEMBLY LANGUAGE CODING

- NOTES 1. Condition Codes, after execution of the GRIO, will be set and can be tested by a subsequent BCT or BCF to determine if the GRIO was successfully executed.
  - 2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

	1,1,1,1,1,1 0 1 2 3 4 5	AUG CODE         CHANNEL         SUBADDRESS           6         7         8         9         10         11         12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31						
DEFINITION	This instructi addition, the cleared.	on causes the addressed controller to be completely reset. In subchannel and all pending and generated status conditions are						
	Bits 0-5	specify the operation code, octal 77.						
	Bits 6-8	specify the General Purpose Register (R), when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.						
	Bits 9-12	specify the operation as RSCTL, hex 8.						
	Bits 13-15	specify the augment code, octal 7.						
	Bits 16-31	specifies a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero, only bits 16-31 will be used to specify the logical channel and subaddress.						
CONDITION CODE	CC1, 2, 3, and	$4 = (000)_2 \text{ or } (1000)_2$						
RESULTS This indicates that the instruction was accepted. For other Condition combinations refer to the Class F Condition Codes on page 6-214 of thi manual.								

ASSEMBLY RSCTL R, '(Constant)'

LANGUAGE

NOTE If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

	5045			s,v									
	FC4 F		3 FFF	TOP ADDRESS									
	OP CODE	ECWCS AUG CODE 1 0 0 1 1 1 1 0 0	0										
	0 1 2 3 4 5	6 7 8 9 10 11 12 13 14 15 16 17 18 19	20 21 22 23 24	25 26 27 28 29 30 31									
DEFINITION	The Enable Cha enable the loa sequence.	nnel WCS Load (ECWCS) sets an int ding of WCS. The ECWCS must be t	erlock withi he first of	n the CPU to a 2-instruction									
	Bits 0-5												
	Bits 6-8	Specify the general register, wh will be added to the channel and the logical channel and subaddre	subaddress										
	Bits 9-12	Specify the operation as an ECWC	S, hex 9.										
	Bits 13-15	Specify the augment code, octal	7.										
	Bits 16-31	Specify a constant that will be to form the logical channel and only bits 16-31 will be used to and subaddress.	subaddress.	If R is zero,									
CONDITION CODE	CC1, 2, 3, and	$4 = (0000)_2 \text{ or } (1000)_2$											
RESULTS	This indicates that the instruction was accepted. For other Condition Code combinations, refer to the Class F Condition Codes on page 6-214 of this manual.												
ASSEMBLY LANGUAGE CODING	ECWCS R,'(Co	nstant)'											

- NOTES 1. Condition Codes after the execution of the ECWCS instruction will be set and can be tested by a subsequent BCT or BCF to ascertain whether the ECWCS instruction was successfully executed.
  - 2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

WCWCS	WRITE CHANNEL WCS													
S,V	FC5F 3 FFF													
	OP CODE         R         WCWCS         CODE         0													
DEFINITION	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 The Write Channel WCS (WCWCS) causes the loading of the channel WCS. The WCWCS must be the second instruction executed to the Class F I/O controller, the first being ECWCS, without any intervening I/O instructions to the Class F I/O controller to be loaded.													
	Bits 0-5 Specify the operation code, octal 77.													
	Bits 6-8 Specify the general register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.													
	Bits 9-12 Specify the operation as a WCWCS, hex B.													
	Bits 13-15 Specify the augment code, octal 7.													
	Bits 16-31 Specify a constant that will be added to the contents of R to form the logical channel and subaddress. If R is zero, only bits 16-31 will be used to specify the logical channel and subaddress.													
CONDITION CODE RESULTS	CC1, 2, 3, and 4 = $(0000)_2$ or $(1000)_2$													
KESUL IS	This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on page 6-214 of this manual.													
ASSEMBLY LANGUAGE CODING	WCWCS R,'(Constant)'													
NOTES	<ol> <li>The information that is required by the WCS load will be passed to the Class F I/O controller by a parameter list. The IOCD address location specified for this controller will be initialized by software prior to the execution of this instruction. The subaddress field will be ignored.</li> </ol>													
	<ol> <li>If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.</li> </ol>													
	<ol> <li>If the WCWCS instruction is not preceded by an ECWCS instruction, a System Check Trap will occur.</li> </ol>													

# IOCD FORMAT FOR CLASS F 1/0 WCS

•

nyana kanan			- 1			-		-				1			_					<b>,</b>			-		-			1			
					STA	RT	wcs	5 A (	DR	ESS												BY	TE	cou	JNT						
	1				1	L	L	L	L	L	_	1	L							I		i			1		1	1			
0 1	2	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	3

0 1 2 3 4 5 6 7	REAL DATA ADDRESS 0 0 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Real Data Address:	Bits 8-31 (MSW) will contain the address of the memory location for the first word to be loaded.
Start WCS Address:	Bits O-15 (LSW) will contain the address of WCS where the first word is to be loaded.
Byte Count:	Bits 16-31 (LSW) will contain the number of bytes to be loaded.

.

.

#### SECTION VII

#### CONTROL PANEL

- **INTRODUCTION** This section describes the function and operation of the Serial System Control Panel of the 32/70 Series Computer. Figure 7-1 shows the controls, keyboards, and displays of the Serial System Control Panel.
  - PANEL LOCK The PANEL LOCK switch is a two-position rotary key switch having an unlocked and locked position. The turnkey can be removed in either position. When the switch is in the unlocked position, all panel keys on the Serial System Control Panel are operational. In the locked position, all panel keys are disabled except for the ATTENTION key and those panel keys for write/read of control switches on the Hexadecimal Keyboard and the Function Keyboard which remain operational at all times.
    - **POWER** The POWER switch is a two-position latching pushbutton which provides the capability to power the system on or off. The state of the power is determined by the RUN and HALT indicators. When the power is on, either the RUN or HALT indicator is on. When the power is off, all indicators on the panel will be off.
    - **RUN/HALT** Depressing the RUN/HALT key while the CPU is in the Halt mode causes the CPU to enter the Run mode and begin executing instructions from the location specified in the Program Status Word.

Depressing the RUN/HALT key while the CPU is in the Run mode causes the CPU to enter the Halt mode. In the Halt mode, the CPU no longer executes instructions from memory; instead, it is placed in a microroutine which monitors selected panel support functions.


- **SYSTEM RESET** Depressing the SYSTEM RESET key when the system is in the Halt mode initializes all appropriate logic in all SelBUS devices.
  - **ATTENTION** Depressing the ATTENTION key causes an interrupt to occur at the Attention Interrupt level, priority level 13<sub>16</sub>.

INITIAL Depressing the INITIAL PROGRAM LOAD key when the CPU is in the Halt **PROGRAM LOAD** mode puts the CPU in the Initial Program Load mode. This initiates the microprogram loading sequence which consists of reading a dedicated device address and then reading from the specified device. The device number is entered through the Serial System Control Panel.

- **CLOCK** Depressing the CLK OVRD key activates the override condition; no further interrupts from the Real-Time Clock or the Interval Timer will be permitted. A second depression of this key deactivates the clock override condition.
- OPERATION/MODE INDICATORS The Operation/Mode indicators consist of single-bit, light-emitting diodes. These indicators display either the operational mode of the CPU or a conditioned interruption in computer operation.
  - PARITYThe PARITY ERROR display, when lit, indicates that a memory parity errorERRORhas occurred during a CPU memory access.
  - <u>INTERRUPT</u> The INTERRUPT ACTIVE display is on if any interrupt (I/O or external) <u>ACTIVE</u> is in the active state.

Figure 7-1. The 32/70 Series Control Panel

د



	DISPLAY A		
EVEN REG		MEMORY ADDRESS	STOP
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	PSW	INSTR STOP
		PROGRAM COUNTER	OPERAND     READ STOP
	DISPLAY B	OPERATOR FAULT	OPERAND WRITE STOP
ODD REG		MEMORY DATA	ERROR
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	ADDRESS	SWITCHES
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	INSTRUCTION	KEYBOARD

CLOCKThe CLOCK OVERRIDE display is on when the clock override condition isOVERRIDEactive (The CLK OVRD key is depressed.)

- <u>RUN</u> The RUN display is on when the CPU is in the Run mode. While in the Run mode, the CPU is executing instructions.
- <u>HALT</u> The HALT display is on when the CPU is in the Halt mode. In this mode, no instructions are executed.
- <u>WAIT</u> The WAIT display is on when the CPU is in the Wait state: that is, no instructions are being executed. However, I/O operations continue to completion.
- **KEYBOARDS** The Hexadecimal keyboard and the Function keyboard operate in conjunction with the panel displays as a unified Input/Output device to the CPU. Operation of the keyboards provides the capability to selectively store and/or read data in memory or in registers.

HEXADECIMAL KEYBOARD The Hexadecimal keyboard, referred to as the "Hex keyboard," is used to either enter data into the B-Display or to enter the source/destination of the panel function to be performed. The dual function of each Hex keyboard key is indicated by the upper and lower case values printed on each key.

The upper case values are used when data is entered into the B-Display. The upper case values are enabled by first depressing the Function keyboard KEYBOARD key. The Function keyboard KEYBOARD key causes the B-Display to be cleared and the KEYBOARD indicator to illuminate. When the KEYBOARD indicator is illuminated, all entries from the Hex keyboard are interpreted as data and are entered into the B-Display by a 4-bit left shift of the contents of the B-Display and insertion of the hex value of the depressed key into the four least significant bit positions (hex digit) of the B-Display. If the 32-bit capacity of the B-Display is exceeded, the most significant four bits of the B-Display are shifted out of the display and lost, and the new digit is loaded into the least significant bit positions.

The lower case values of the Hex keyboard are used to specify the source/destination of a function to be performed by the Serial System Control Panel. The lower case values are enabled by first depressing the Function keyboard  $\frac{WRITE}{X}$  key or the  $\frac{READ}{X}$  keys, causing the subsequent entry from the Hex keyboard to be interpreted as the source/destination of the Write or Read function. When a source/destination is entered in the Hex keyboard, it causes a corresponding indicator to illuminate on the Serial System Control Panel. The Hex keyboard keys that cause an indicator to illuminate are listed as follows:

- 1. The  $\frac{0}{\text{REG}}$ ,  $\frac{2}{\text{REG}}$ ,  $\frac{4}{\text{REG}}$ , and  $\frac{6}{\text{REG}}$  keys cause the EVEN register Hex indicator to indicate the hexadecimal value of the even register addressed.
- 2. The  $\frac{1}{\text{REG}}$ ,  $\frac{3}{\text{REG}}$ ,  $\frac{5}{\text{REG}}$ , and  $\frac{7}{\text{REG}}$  keys cause the ODD REGISTER Hex indicator to indicate the hexadecimal value of the odd register addressed.
- 3.
- The  $\frac{8}{MA}$  key causes the MEMORY ADDRESS indicator to illuminate.

- 4. The  $\frac{9}{PSW}$  key causes the PSW (Program Status Word) indicator to illuminate.
- 5. The  $\frac{A}{PC}$  key causes the PROGRAM COUNTER indicator to illuminate.
- 6. The  $\frac{B}{CSWS}$  key causes the CONTROL SWITCHES indicator to illuminate.

7. The  $\frac{C}{MD}$  key causes the MEMORY DATA indicator to illuminate.

- 8. The  $\frac{D}{FA}$  key causes the EFFECTIVE ADDRESS indicator to illuminate.
- 9. The  $\frac{E}{PSD2}$  key causes the second word of the PSD to be displayed in the B-Display.
- 10. The  $\frac{1}{\text{CONV}}$  key causes a logical address in the A-Display to be converted to a 24-bit physical address and be displayed in the B-Display.

The Function keyboard sets the function to be performed by the Control Panel according to the key that is depressed. The functions that can be selected by the Function keyboard keys are as follows:

Depressing the  $\frac{\text{WRITE}}{X}$  key causes the operand in the B-Display to be stored in the destination specified by a subsequent depression of a Hex keyboard key. The lower case value of the Hex keyboard key describes the destination of the operand and the function indicator that will illuminate. The use of the Hex keyboard  $\frac{D}{EA}$  key is prohibited for the destination of a Write function. If the Hex keyboard  $\frac{C}{MD}$  is depressed, the contents of the A-Display (which must contain a valid memory address, PSW, or Program Counter Value) are used to address memory. The operand in the B-Display is stored at that memory address.

Depressing the  $\frac{\text{READ}}{X}$  key causes the operand specified by a subsequent depression of a Hex keyboard key to be loaded into either the A- or B-Display. The lower case value of the Hex keyboard key describes the source of the operand and the function indicator that will illuminate. The use of the Hex keyboard  $\frac{8}{\text{MA}}$  key is prohibited as a source of a Read function.

If the Hex keyboard  $\frac{C}{MD}$  key is depressed, the contents of the A-Display (which must contain a valid memory address, PSW, or Program Counter Value) are used to address memory. The contents of the addressed memory location are loaded into the B-Display.

Depressing the WRITE & INC 'A' key causes the operand in the B-Display to be stored in the memory location addressed by the A-Display. The A-Display is then incremented by four (one memory word). The A-Display must contain a valid memory address, and the B-Display must contain the operand to be stored in memory. The WRITE & INC 'A' key is used for Write functions to sequential memory locations.

The INC 'A' & READ key causes the address in the A-Display to be incremented by four (one memory word), and the updated address is used to address memory. The contents of the addressed memory location are then loaded into the B-Display. The A-Display must contain a valid memory address. The INC 'A' & READ Key is used for Read functions of sequential memory locations.

WRITE & INC 'A' KEY

FUNCTION

**KEYBOARD** 

WRITE

X

READ X

KEY

INC 'A' & READ KEY EXT FUNCT KEY The EXT FUNCT key is used for extended functions, such as a lamp test routine.

INSTR STOP KEY

P Depressing the INSTR STOP key causes the Instruction Stop function to become active or inactive. If the Instruction Stop function was active, and the INSTR STOP indicator was illuminated, depressing the Function keyboard INSTR STOP key would deactivate the Instruction Stop function and turn off the indicator. If the Instruction Stop function was inactive, and the INSTR STOP indicator was off, depressing the Function keyboard INSTR STOP key would activate the Instruction Stop function, illuminate the INSTR STOP indicator and load the memory address from the B-Display into the Address Compare register. When the CPU fetches an instruction from the memory location specified by the Address Compare register, the STOP indicator illuminates, and the CPU halts. The B-Display must be loaded with the instruction address by way of the Hex keyboard before depressing the Function keyboard INSTR STOP key.

OPRND R STOP KEY Depressing the OPRND R STOP key causes the Operand Read Stop function to become active or inactive. If the Operand Read Stop function was active, and the OPERAND READ STOP indicator was illuminated, depressing the Function keyboard OPRND R STOP key would deactivate the Operand Read Stop function and turn off the indicator.If the Operand Read Stop was inactive, depressing the Function keyboard OPRND R STOP key would activate the Operand Read Stop function and load the memory address from the B-Display into the Address Compare register. When the CPU reads an operand from the specified memory location, the STOP indicator illuminates, and the CPU halts. The B-Display must be loaded with the operand memory address by way of the Hex keyboard before depressing the OPRND R STOP key. The address in the B-Display for Compare Halt must be entered in a 24-bit physical address format.

OPRND W STOP KEY Depressing the OPRND W STOP key causes the Operand Write Stop function to become active or inactive. If the Operand Write Stop function was active, and the OPERAND WRITE STOP indicator was illuminated, depressing the function keyboard OPRND W STOP key would deactivate the Operand Write Stop function and turn off the indicator. If the Operand Write Stop was inactive, depressing the Function keyboard OPRND W STOP key would activate the Operand Write Stop function, illuminate the OPERAND WRITE STOP indicator, and load the memory address from the B-Display into the Address Compare register. When the CPU stores an operand in the specified memory location, the STOP indicator illuminates, and the CPU halts. The B-Display must be loaded with the operand memory address by way of Hex keyboard before depressing the OPRND W STOP key. The address in the B-Display for Compare Halt must be entered in a 24-bit physical address format.

INSTR STEP KEY Depressing the INSTR STEP key causes both the A- and B-Displays and all function indicators, except the Instruction and Operand STOP indicators, to be cleared. It then causes the CPU to execute one software instruction that is addressed by the CPU Program Status Word Register. After one instruction has been executed, the CPU halts, the A-Display will indicate the next Program Status Word, and the B-Display will indicate the new Instruction word.

KEYBOARD KEY Depressing the KEYBOARD key causes the B-Display to be cleared, the KEY-BOARD indicator to illuminate, and any subsequent Hex keyboard entries to be interpreted at their upper case values and inserted into the four rightmost bit positions of the B-Display. The KEYBOARD key is normally used to clear the B-Display before entering an operand into the B-Display from the Hex keyboard. A-DISPLAY

The A-Display consists of 32 binary indicators that are divided into eight 4-bit fields for easy hexadecimal read-out. When the Hex Display option is included in the Serial Control Panel, a hex display indicator above each 4-bit field provides a direct hexadecimal read-out of the contents of the field.

The contents of the A-Display are described by the function indicators directly to the right of the A-Display or by the EVEN REGISTER hex display indicator to the left of the A-Display. The contents of the A-Display can be any of the following:

- 1. A memory address in bit positions 8-31.
- 2. The contents of the CPU Program Status Word Register.
- 3. The Program Counter bits from the CPU Program Status Word Register in bit positions 8-31.
- 4. The most significant word of the Program Status Doubleword.
- 5. The contents of any of four even-numbered CPU general purpose registers.

The A-Display can be loaded in either a Write or a Read function, as specified by the corresponding keys of the Function keyboard. In a Write function, the A-Display is loaded as follows:

- 1. The B-Display is loaded with an operand or address by way of the Hex keyboard.
- 2. The Function keyboard  $\frac{\text{WRITE}}{X}$  key is depressed to specify the Write function.
- 3. The Hex keyboard lower case value (operand destination) is specified by depressing one of the even-numbered register keys on the MA, PSW, or PC keys.

In a Read function, the A-Display is loaded as follows:

- 1. The Function keyboard  $\frac{\text{READ}}{X}$  key is depressed to specify the Read function.
- 2. The Hex keyboard lower case value (operand source) is specified by depressing one of the even-numbered register keys, the PSW or the PC key.

When the Read function is complete, the operand specified by the Hex keyboard will be loaded into the A-Display, and the corresponding function indicator will illuminate to define the contents of the A-Display. The exception being the E key which will load PSD word 2 into the B-Display.

When the A-Display contains a memory address, Program Status Word, or Program Counter, the contents of the A-Display can be used to address memory during memory Read or Write functions. In these types of functions, the WRITE & INC 'A' and the INC 'A' & READ keys of the Function keyboard can be used to access memory and increment the contents of the A-Display to the next sequential memory word address. **B-DISPLAY** The B-Display consists of 32 binary indicators that are divided into eight 4-bit fields for easy hexadecimal read-out. When the Hex Display option is included in the Serial System Control Panel, a hex display indicator above each 4-bit field provides a direct hexadecimal read-out of the contents of the field.

The contents of the B-Display are described by the function indicators to the right of the B-Display or by the ODD REGISTER hex display indicator to the left of the B-Display. The contents of the B-Display can be any of the following:

- 1. Keyboard data being entered from the Hex keyboard.
- 2. A memory data word.
- 3. An Effective Address of the instruction addressed by the PSW or PC in the A-Display.
- 4. An instruction addressed by the PSW or PC in the A-Display.
- 5. The contents of the CPU Control Switches in bit positions 0-11.
- 6. The contents of any of four odd-numbered CPU General Purpose Registers.
- 7. The least significant word of the Program Status Doubleword (PSD).
- 8. The physical address in an address conversion operation.

The B-Display can be loaded in either a Write or Read function, as specified by the corresponding keys of the Function keyboard. In a Write function, the B-Display is loaded as follows:

- 1. An operand is loaded from the Hex keyboard.
- 2. The Function keyboard  $\frac{\text{WRITE}}{X}$  key is depressed to specify the Write function.
- 3. The contents of the B-Display can be transferred to the A-Display by depressing any even-numbered register key, the MA key, the PSW key, or the PC key to specify the operand destination.
- 4. The contents of the B-Display can be transferred directly to an odd-numbered register, the CPU Control Switch register, or to the memory location addressed by the A-Display by depressing one of the odd-numbered register keys, the CSWS key, or the MD key, respectively, to specify the operand destination.

In a Read function, the B-Display is loaded as follows:

- 1. The Function keyboard  $\frac{\text{READ}}{X}$  key is depressed to specify a Read function.
- 2. The Hex keyboard lower case value (operand source) is specified by depressing an odd-numbered register key, the CSWS key, the MD key, the EA key, or the PSD2 key.

When the Read function is complete, the corresponding indicator will illuminate to define the contents of the B-Display.

## ODD/EVEN INDICATORS

EVEN REGISTER INDICATOR The EVEN REGISTER indicator consists of a hexadecimal display (optional) indicator that provides a direct read-out of the even-numbered register being addressed by the Serial System Control Panel. The contents of this register are displayed to the left of the A-Display. The EVEN REGISTER indicator will be illuminated only when the A-Display contains the contents of an even-numbered register.

The four binary indicators directly below the EVEN REGISTER indicator correspond to the even register address.

ODD REGISTER INDICATOR The ODD REGISTER indicator consists of a hexadecimal display (optional) indicator that provides a direct read-out of the odd-numbered register being addressed by the Serial System Control Panel. The contents of this register are displayed in the B-Display. The ODD REGISTER indicator will be illuminated only when the B-Display contains the contents of an odd-numbered register.

The four binary displays directly below the ODD REGISTER indicator correspond to the odd register address.

#### MISCELLANEOUS INDICATORS

## MEMORY ADDRESS INDICATOR

PSW INDICATOR

PROGRAM COUNTER INDICATOR

OPERATOR FAULT INDICATOR The MEMORY ADDRESS indicator is a 1-bit display that defines the contents of the A-Display as a memory address. The memory address can only be loaded into the into the A-Display with a Write function. The memory address is primarily used for memory addressing in subsequent memory read or write operations.

5W The PSW indicator is a 1-bit display that defines the contents of the OR A-Display as the CPU Program Status Word Register. The PSW can be used for changing the contents of the CPU PSW and for memory addressing in subsequent memory read or write operations. In PSD mode, the A-Display represents the most significant word of the PSD.

The PROGRAM COUNTER indicator is a 1-bit display that defines the contents of the A-Display as the current value of the CPU Program Counter portion of the Program Status Word Register. The Program Counter can be loaded into the A-Display with either a Write or a Read function. The Program Counter can be used for changing the Program Counter portion of the Program Status Word Register and for memory addressing in subsequent memory read or write operations.

T The OPERATOR FAULT indicator is a 1-bit display that indicates that an operator fault has occurred on the Serial System Control Panel. Two types of Operator Faults can normally occur:

- 1. The function selected by the Function keyboard was illogical with respect to the operand source/destination selected by the Hex keyboard.
- 2. The function selected by the Function keyboard combined with the operation and source/destination specified by the Hex keyboard cannot be performed because the CPU is in a Run mode and the specified function is not is not allowed.

The specific type of Operator Fault that has occurred must be determined by the Serial System Control Panel operator. MEMORY DATA INDICATOR The MEMORY DATA indicator is a 1-bit display that defines the contents of the B-Display as memory data from the memory location addressed by the A-Display. For the MEMORY DATA indicator to be illuminated, the A-Display must contain a memory address and the MEMORY ADDRESS indicator must be illuminated. Memory data can be manually loaded into the B-Display and the addressed memory location in a Write function or read into the B-Display from the addressed memory location in Read function.

EFFECTIVE ADDRESS INDICATOR

CONTROL

SWITCHES

INDICATOR

The EFFECTIVE ADDRESS indicator is a 1-bit display that defines the contents of the B-Display as an effective address of a software memory reference instruction that is addressed by the contents of the A-Display. The A-Display must contain either a PSW or Program Counter Value, which is used by the CPU to access the software memory reference instruction. The CPU then computes the instruction's effective address based on any indexed or indirect addressing specified by the instruction. When the addressing is complete, the effective address can only be loaded into the B-Display by a Read function.

ERROR The ERROR indicator is a 1-bit display that defines the contents of INDICATOR the B-Display as an internal error code. The internal errors exclude operator errors and include Serial System Control Panel errors, CPU acknowledge errors, SelBUS transmission errors, and memory errors.

> The CONTROL SWITCHES indicator is a 1-bit display that defines the contents of the B-Display as the CPU Control Switches. The Control Switches can be loaded into the B-Display in either a Write or a Read function. In a Write function, the B-Display is loaded from the Hex keyboard. The contents of the B-Display (Control Switches) are then loaded into a dedicated memory location. In a Read function, the Serial System Control Panel reads the dedicated memory location and transfers its contents (Control Switches) to the B-Display.

The specific dedicated memory address used for storage of the Control Switches is a function of the computer system configuration and CPU firmware.

KEYBOARD The KEYBOARD indicator is a 1-bit display that indicates when the upper INDICATOR case values (hex digits 0 through F) can be loaded into the B-Display from the Hex keyboard. The KEYBOARD indicator illuminates in response to the KEYBOARD switch on the Function keyboard.

INSTRUCTION INDICATOR The INSTRUCTION indicator is a 1-bit display that defines the contents of the B-Display as an instruction addressed by a PSW or Program Counter Value in the A-Display. An instruction can be manually loaded into the B-Display and addressed memory location in a Write function or read into the B-Display from the addressed memory location in a Read function. The Serial System Control Panel defines the contents of any memory location as an instruction if the A-Display contains a PSW or Program Counter Value. If the A-Display contains a memory address (the MEMORY ADDRESS indicator is illuminated), the contents of the addressed memory location is defined as memory data, which illuminates the MEMORY DATA indicator.

STOP INDICATOR The STOP indicator is a 1-bit display that indicates when the CPU has been halted by the Instruction Stop, Operand Read Stop, or Operand Write Stop logic. In addition to the STOP indicator, one or more of the INSTR STOP, OPERAND READ STOP, or OPERAND WRITE STOP indicators should also be illuminated indicating the type of stop logic that is active. When the STOP indicator illuminates and CPU halts, the A-Display will contain the current contents of the CPU PSW, and the B-Display will contain the instruction addressed by the Program Counter portion of the PSW (A-Display). INSTR STOP INDICATOR The INSTR STOP indicator is a 1-bit display that defines the active condition of the Instruction Stop logic. When the Instruction Stop is active, a memory address is in the Address Compare register. When the CPU fetches an instruction from that memory location, the CPU will halt and the STOP indicator will illuminate.

OPERAND READ STOP INDICATOR The OPERAND READ STOP indicator is a 1-bit display that defines the active condition of the Operand Read Stop logic. When Operand Read Stop is active, a memory address is in the Address Compare register. When the CPU performs a memory read from that memory location, the CPU will halt and the STOP indicator will illuminate.

OPERAND WRITE STOP INDICATOR The OPERAND WRITE STOP indicator is a 1-bit display that defines the active condition of the Operand Write Stop logic. When the Operand Write Stop is active, a memory address is in the Address Compare register. When the CPU performs a memory write to that location, the CPU will halt and the STOP indicator will illuminate.

OPERATOR FAULT The Serial System Control Panel is equipped with an OPERATOR FAULT indicator that illuminates when the panel detects an operator fault Condition. When the OPERATOR FAULT indicator lights, the rightmost digit of the B-Display will indicate the source of the fault as follows:

> Fault Number

#### Description

1. Does not Apply to the Serial Panel

- 2. Operation Not Allowed Run on Lock Restrictions
- 3. Invalid Operand Source or Destination

4. A-Display Not Valid for Operation to be Performed

- 5. Invalid Extended Function
- 6. Special Extended Function Not Enabled
- 7. Does not Apply to the Serial Panel

ERROR INDICATOR The Serial System Control Panel is equipped with an ERROR indicator that illuminates when a panel error is detected. When the ERROR indicator lights, the rightmost digit of the B-Display will indicate the source of the fault as follows:

Fault Number

#### Description

- 1. CPU Uart Error
- 2. Transmission Error other than CPU Uart
- 3. No Response from Memory

4. Nonpresent Memory

5. Parity Error in Memory

6. Write/Read Compare Error in Memory

7. Bus Interchange or Memory is Broken

MISCELLANEOUS INDICATIONS Several indicators are available to the operator when the computer, while in the PSD mode, enters the Halt mode or when the PSW is read by the panel switches. They are as follows:

- 1. Bit 6 indicates last instruction executed was a right halfword.
- 2. Bit 7 indicates Arithmetic Exception.
- 3. Bit 8 indicates PSD mode if set or PSW mode if zero.
- 4. Bit 9 indicates Mapped if set or Unmapped if zero.
- 5. Bit 32 indicates Interrupts Blocked if set.

#### OPERATING INSTRUCTIONS

The following discussions provide step-by-step instructions for using the controls and indicators of the Serial System Control Panel. Each heading designates a specific function to be performed and the sequential steps necessary to complete the function. Each discussion includes two significant conditions necessary for each function: Panel Lock position and CPU mode.

Description of the Load B-Display from Hex keyboard and description of the Load A-Display provide the primary functions of the Serial System Control Panel that are necessary for all other functions. After these descriptions are initially presented, they are referred to by title only in subsequent descriptions.

1. The Panel Lock must be in the Unlocked mode.

LOAD B-
DISPLAY
FROM
HEX
KEYBOARD

- 2. The CPU can be in the Run or Halt mode.
- 3. Depress the KEYBOARD key on the Function keyboard.
- Observe that the B-Display clears and the KEYBOARD indicator illuminates.
- 5. Enter the operand into the B-Display by depressing the correct hex digit key on the Hex keyboard, one digit at a time.
- 6. Observe that the last digit entered from the Hex keyboard is loaded into the four least significant bit positions of the B-Display and that any previous contents of the B-Display is left-shifted by four bit positions.
- 7. When the B-Display is full, or the complete operand has been entered into the B-Display, the operation is complete.
- 8. If the 32-bit capacity of the B-Display is exceeded, the four most significant bit positions of the B-Display will be lost as each new digit is entered into the B-Display.
- 9. If a mistake is made while entering the operand, depress the KEY-BOARD key on the Function keyboard and return to step 4.

#### LOAD A-DISPLAY

- The Load A-Display function can be divided into seven subfunctions that described separately in the following descriptions. The seven sub-functions are:
  - 1. Write Memory Address
  - 2. Write PSW (Program Status Word)
  - 3. Read PSW (Program Status Word)

- 4. Write PSD2
- 5. Read PSD2
- 6. Write Program Counter

7. Read Program Counter

WRITE MEMORY ADDRESS

- 1. The Panel Lock must be in the Unlocked mode.
- 2. The CPU can be in the Run or Halt mode.
  - Enter the memory address into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.)
  - 4. Depress the  $\frac{\text{WRITE}}{X}$  key on the Function keyboard.
  - 5. Depress the  $\frac{8}{M\Delta}$  key on the Hex keyboard.
  - 6. Observe that the memory address is transferred from the B-Display to the A-Display and that the MEMORY ADDRESS indicator illuminates.
  - 7. The operation is complete. If a mistake was made during the sequence, return to Step 3.

WRITE PSW

1.

- The Panel Lock must be in the Unlocked mode
- 2. The CPU must be in the Halt mode.
- 3. Enter the PSW operand into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.)
- 4. Depress the  $\frac{\text{WRITE}}{X}$  key on the Function keyboard.
- 5. Depress the  $\frac{9}{PSW}$  key on the Hex keyboard.
- 6. Observe that the PSW operand is transferred from the B-Display to the A-Display and that PSW indicator illuminates. At this time, the PSW operand has also been loaded into the CPU Program Status Word Register.
- 7. The operation is complete. If a mistake was made during the sequence, return to Step 3.
- READ PSW 1. The Panel Lock must be in the Unlocked mode.
  - 2. The CPU must be in the Halt mode.
  - 3. Depress the  $\frac{\text{READ}}{X}$  key on the Function keyboard.
  - 4. Depress the  $\frac{9}{PSW}$  key on the Hex keyboard.
  - 5. Observe that the Program Status Word is transferred from the CPU Program Status Word Register to the A-Display and that the PSW indicator illuminates.

7-12

- 6. The operation is complete. If a mistake was made during the sequence, return to Step 3.
- WRITE PSD2 1. The Panel Lock must be in the Unlocked mode.
  - 2. The CPU must be in the Halt mode.
  - 3. Enter the PSD2 (least significant word of the PSD) operand into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard).
  - 4. Depress the  $\frac{\text{WRITE}}{X}$  key on the Function keyboard.
  - 5. Depress the  $\frac{E}{PSD2}$  key on the Hex keyboard.
  - 6. The operation is complete. If a mistake was made during the sequence, return to Step 3.

READ PSD2

.1.

1.

- 2. The CPU must be in the Halt mode.
- 3. Depress the  $\frac{\text{READ}}{X}$  key on the Function keyboard.

The Panel Lock must be in the Unlocked mode.

- 4. Depress the  $\frac{E}{PSD2}$  key on the Hex keyboard.
- 5. The operation is complete. If a mistake was made during the sequence, return to Step 3.

WRITE PROGRAM COUNTER

- 2. The CPU must be in the Halt mode.
  - 3. Enter the Program Counter Value into bits 8-31 of the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.)
  - 4. Depress the  $\frac{\text{WRITE}}{X}$  key on the Function keyboard.

The Panel Lock must be in the Unlocked mode.

- 5. Depress the  $\frac{A}{PC}$  key on the Hex keyboard.
- 6. Observe that bits 13-31 of the B-Display are transferred to the A-Display and that the PROGRAM COUNTER indicator illuminates. At this time, the Program Counter Value has been loaded into the Program Counter portion of the CPU Program Status Word Register.
- 7. The operation is complete. If a mistake was made during the sequence, return to Step 3.
- READ 1. The Panel Lock must be in the Unlocked mode. PROGRAM COUNTER 2. The CPU must be in the Halt mode.
  - 3. Depress the  $\frac{\text{READ}}{X}$  key on the Function keyboard.

- 4. Depress the  $\frac{A}{PC}$  key on the Hex keyboard.
- 5. Observe that the Program Counter Value is transferred from the CPU Program Status Word Register and transferred to bits 13-31 of the A-Display and that the PROGRAM COUNTER indicator illuminates.
- 6. The operation is complete. If a mistake was made during the sequence, return to Step 3.

The Write Memory sequence is dependent on a valid address (Memory Address, PSW, or Program Counter Value) in the A-Display. This value can be set in the A-Display by using any of the subfunctions described in the Load A-Display discussion.

- 1. The Panel Lock must be in the Unlocked mode.
- 2. Enter a Memory Address, PSW, or Program Counter Value into the A-Display as described in the Load A-Display discussion.
- 3. Enter the operand to be stored in memory into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.)
- 4. Depress the  $\frac{\text{WRITE}}{X}$  key on the Function keyboard.
- 5. Depress the  $\frac{C}{MD}$  key on the Hex keyboard.
- 6. Observe that the operand in the B-Display remains unchanged and that either the MEMORY DATA or INSTRUCTION indicator illuminates as follows:
  - a. If the A-Display contains a memory address, the MEMORY DATA indicator should illuminate.
  - b. If the A-Display contains either a PSW or Program Counter Value, the INSTRUCTION indicator should illuminate.
- 7. The operation is complete. If a mistake was made during the sequence, return to Step 3.

The Read Memory sequence is dependent on a valid address (Memory Address, PSW, or Program Counter Value) in the A-Display. This value can can be set in the A-Display by using any of the subfunctions described in the Load A-Display discussion.

- 1. The Panel Lock must be in the Unlocked mode.
- 2. Enter a Memory Address, PSW, or Program Counter Value into the A-Display as described in the Load A-Display discussion.
- 3. Depress the INC 'A' & READ key on the Function keyboard.
- 4. Observe that the A-Display is incremented by four to the next sequential memory address.
- 5. Observe that the MEMORY DATA or INSTRUCTION indicator illuminates as follows:
  - a. If the A-Display contains a memory address, the MEMORY DATA indicator should illuminate.

WRITE MEMORY (SINGLE ADDRESS)

READ

MEMORY

(SINGLE

ADDRESS)

- b. If the A-Display contains a PSW or Program Counter Value, the INSTRUCTION indicator should illuminate.
- 6. The operand in the B-Display should be the contents of the memory location addressed by the A-Display.
- 7. If no mistakes occurred in the above sequence, return to Step 4 to read the next memory location.
- 8. If a mistake was made, the same memory address can be reread by performing the Read Memory (Single Address) sequence beginning with Step 4.

When using the Read Memory (Sequential Addresses) sequence, the first address entered into the A-Display will not be read. To read the first address, perform the Read Memory (Single Address) sequence, then enter the Read Memory (Sequential Addresses) sequence beginning with Step 4.

INSTRUCTION STEP The Instruction Step function causes the CPU to enter the Run mode and execute one software instruction. After the instruction has been executed, the CPU returns to the Halt mode.

The sequence for the Instruction Step function is as follows:

- 1. The Panel Lock must be in the Unlocked mode.
- 2. The CPU must be in the Halt mode.
- 3. If the CPU Program Status Word Register does not point to the instruction to be executed, load a Program Counter or PSW Value into the A-Display and CPU register as described in the Load A-Display description.
- 4. Depress the INSTR STEP key on the Function keyboard.
- 5. Observe that the PANEL HALT indicator is illuminated.
- 6. The system halts with the updated PSW Value in the A-Display and instruction addressed by the A-Display (PSW) in the B-Display.
- 7. To execute the next instruction, return to Step 4.

READ EFFECTIVE ADDRESS The Read Effective Address sequence causes the CPU to fetch the instruction addressed by the Program Counter of PSW Value in the A-Display. The instruction fetched should be a memory reference instruction to generate a valid effective address. After the instruction has been fetched, the CPU calculates the instruction's effective memory address by performing the indexing and indirect addressing specified by the instruction. When the address computations are complete, the CPU transfers the effective address to the Serial System Control Panel's B-Display.

The Read Effective Address sequence is as follows:

- 1. The Panel Lock must be in the Unlocked mode.
- 2. The CPU must be in the Halt mode.
- 3. Enter a PSW or Program Counter Value into the A-Display as described in the Load A-Display discussion.
- 4. Depress the  $\frac{\text{READ}}{X}$  key on the Function keyboard.

- 5. Depress the  $\frac{D}{FA}$  key on the Hex keyboard.
- 6. Observe that the EFFECTIVE ADDRESS indicator illuminates and the effective address is loaded into the B-Display.
- 7. The operation is complete. If a mistake occurred, return to Step 3.

The Convert Address sequence causes conversion of a logical address in the A-Display to a 24-bit physical address in the B-Display.

The Convert Address sequence is as follows:

- 1. The Panel Lock must be in the Unlocked mode.
- 2. The CPU must be in the Halt mode.
- 3. The CPU must be in the PSD mode.
- Enter a PSW, Program Counter Value, or memory address in the A-Display as described in the Load A-Display discussion.

5. Depress the  $\frac{\text{READ}}{X}$  key on the Function keyboard.

6. Depress the  $\frac{F}{CONV}$  key on the Hex keyboard.

7. The operation is complete. If a mistake occurred, return to Step 4.

The Stop sequence includes the Instruction Stop, Operand Read Stop, and Operand Write Stop functions. Each function has its own key on the Function Keyboard and its own indicator to indicate when that function is active.

The sequence for the Stop functions is as follows:

- 1. The Panel Lock must be in the Unlocked mode.
- 2. The CPU must be in the Halt mode.
- 3. Enter the memory stop address into the B-Display from the Hex keyboard.
- 4. Depress the INSTR STOP, OPRND R STOP, or OPRND W STOP key on the Function keyboard.
- 5. Observe that the indicator for the Stop function selected by the Function keyboard illuminates.
- 6. If the CPU is in the Run mode and the specified memory location is accessed in the correct operating mode (Instruction Fetch, Operand Read, or Operand Write), the following events should occur.
  - a. The PANEL HALT indicator should illuminate.
  - b. The STOP indicator should illuminate.
  - c. The current contents of the CPU PSWR should appear in the A-Display, and the PSW indicator should illuminate.

#### CONVERT ADDRESS

STOP

SEQUENCE

- d. The instruction addressed by the Program Counter portion of the PSW should appear in the B-Display, and the INSTRUCTION indicator should illuminate.
- 7. To clear any active Stop function, perform the following steps:
  - a. Depress the Function keyboard key that corresponds to the function to be cleared.
  - b. Observe that the corresponding Stop function indicator turns.

When using the Stop function, multiple Stop functions can be set by entering the Stop functions sequentially; however, if a different Stop address is entered with each Stop function, the most recently entered Stop address will be used for all active Stop functions.

CONTROL SWITCHES SEQUENCE The Control Switches sequence is used to set or monitor the CPU Control Switches that are stored in a dedicated memory location. The Control Switches sequence is divided into the Write Control Switches function that sets the Control Switches in the dedicated memory location and the Read Control Switches function that reads the contents of the dedicated memory location.

WRITE CONTROL SWITCHES

- 1. The Panel Lock must be in the Unlocked mode.
  - Enter the Control Switch configuration into bit positions 0-12 of the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard).
- 3. Depress the  $\frac{\text{WRITE}}{X}$  key on the Function keyboard.
- 4. Depress the  $\frac{B}{CSWS}$  key on the Hex keyboard.
- 5. Observe that the CONTROL SWITCHES indicator illuminates. At this time, the contents of the B-Display have been transferred to the control switches dedicated memory location.
- 6. The operation is complete. If a mistake was made, return to Step 3.

READ CONTROL SWITCHES

- 1. The Panel Lock must be in the Unlocked mode.
- 2. The CPU can be in the Run or Halt mode.
- 3. Depress the  $\frac{\text{READ}}{X}$  key on the Function keyboard.
- 4. Depress the  $\frac{B}{CSWS}$  key on the Hex keyboard.
- 5. Observe that the CONTROL SWITCHES indicator illuminates, and the contents of the control switches dedicated memory location are transferred to the B-Display.
- 6. The operation is complete. If a mistake was made, return to Step 3.

The Initial Program Load (IPL) sequence is a function of the Serial System Control Panel and CPU firmware. The IPL sequence is as follows:

- 1. The Panel Lock must be in the Unlocked mode.
- 2. The CPU must be in the Halt mode.
- 3. Depress the SYSTEM RESET key.

INITIAL PROGRAM

LOAD SEQUENCE

- 4. Enter the peripheral device address of the IPL device into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.) Note: If an all-zeros device address is entered into the B-Display, the CPU firmware will default to a firmware-specified IPL device address.
- 5. Depress the INITIAL PROGRAM LOAD key.
- 6. When the IPL sequence is complete, the CPU will be in the Halt mode. Any changes in the software program can be made at this time.
- 7. The operation is complete. Refer to the software description of the Bootstrap program for operating instructions of the Bootstrap program.

#### SECTION VIII

#### SYSTEM INITIALIZATION

INITIAL PROGRAM LOAD (IPL) Initialization and configuration of a 32/70 Series System is accomplished through the use of the Initial Program Load (IPL) sequence. This sequence initializes the system, sets up the I/O configuration, and boots in the operating system. The usual method of initializing the system is through the use of the card reader to read in a deck of cards containing the I/O device configuration and assigned interrupt organization. The IPL sequence is initiated by placing the Initial Configuration Load (ICL) deck of cards in the card reader, setting up of the address of the card reader on the system front panel, and depressing the IPL button on the system front panel.

It should be noted that if the mode jumper on the CPU is set up for the PSD mode, the CPU will come up in the PSD mode. If, when placing the address of the IPL device in the B-Display of the front panel, additional information is added, then the CPU can be made to come up in the PSW mode of operation. The procedure for establishing the PSW mode of operation is as follows:

- 1. If using either the parallel or serial front panel for data entry, add 8000 to the device address (sets bit 16 to One). For example, if the address of the card reader is 7800, then by the setting of bit 16 to One (or adding 8000), the resultant address becomes F800.
- 2. If using the serial front panel, entering a 55 plus the card reader address results in the CPU coming up in the PSW mode. The resultant address in the B-Display is then 00557800.

After the cards are read into the system, the SYSTEM RESET button is depressed, the address of the device (disc) containing the operating system is entered on the front panel, and the IPL button is again depressed, thereby booting in the operating system.

The Initial Configuration Load (ICL) deck of cards contains three basic record formats. The following sections provide descriptions for each format.

FORMATS OF THE INITIAL CONFIGURATION LOAD (ICL) Initial Configuration Load (ICL) records are read from a default or selected peripheral device. The ICL records are converted into in formation that is used to initialize the  $256- \times 32$ -bit Configuration RAM (CR) contained in the 32/70 Series Central Processor Unit (CPU). Information contained in the CR is used by the CPU to address and maintain the status of the 128 possible devices and the 112 possible interrupts.

Initial Configuration Load records must be in the following ASCII or Hollerith formats:

# FORMAT #1 \*DEVXX=FCILCASA (,NN)

W	h.	0	n	۵.	•
**		C		ç	•

=

С

.

NN

- \*DEV defines that the record contains a controller definition entry.
- XX is the hexadecimal address that will be used by macro level input/output instructions to address the controller.
  - is a necessary delimiter. Each letter to the right of this delimiter represents one hexadecimal digit (four binary bits).
- F flags used by the CPU for input/output emulation. Presently, this field is always zero.
  - defines the class of controller being emulated. Presently, this field can contain one of the following values:
    - LINE PRINTER 0 = CARD READER 1 = 2 = TELETYPE 3 = INTERVAL TIMER 4 = PANEL 5 to D =Unassigned Ε ALL OTHERS = F = EXTENDED I/O
- IL is the hexadecimal interrupt priority level of the Service Interrupt (i.e., priority levels  $14_{16}$  through  $23_{16}$ ) for the defined controller.
- CA is the hexadecimal controller address as defined by the hardware switches on the IOM.

SA is the lowest hexadecimal device subaddress used by the controller. This field is normally zero when more than one device is configured.

() denotes optional parameter.

is a delimiter that must be used when more than one device is configured.

is a 2-digit hexadecimal number that specifies the number of devices configured on the controller.

NOTE 1: The subaddress (SA) field must reflect the following for the Teletype, Line Printer, Card Reader (TLC) controller:

- 1. Card Reader is subaddress  $0_{16}$ .
- 2. Teletype is subaddress  $1_{16}$ .
- 3. Line Printer is subaddress 2<sub>16</sub>.

where:

- \*INT defines that the record contains an interrupt definition entry.
- XX is the hexadecimal interrupt priority level that is to be emulated.
- is a necessary delimiter. Each letter to the right of this delimiter represents one hexadecimal digit (four binary bits).
- R is the hexadecimal RTOM board number to which the interrupt XX is assigned.
- S is the hexadecimal subaddress on the RTOM board to which the interrupt XX is assigned.
- NOTE 1: RTOM physical controller address  $79_{16}$  is RTOM board number 1, address  $7A_{16}$  is RTOM board number 2, etc.
- NOTE 2: Real-Time Clock hardware is connected to subaddress  $6_{16}$  on the RTOM board.
- NOTE 3: Interval Timer hardware is connected to subaddress  $4_{16}$  on the RTOM board.
- NOTE 4: RTOM physical controller addresses must be 79<sub>16</sub> or above. This convention allows a maximum of seven RTOM boards to be defined on a single 32/70 Series system. Seven RTOM boards will support 112<sub>10</sub> interrupt levels.

FORMAT #3 \*END

where:

\*END is the last record of an Initial Configuration Load (ICL) deck. This record signifies the end of the load process.

#### A device entry:

#### \*DEV04=0E140100,04

The device entry above specifies the following information:

- 1. The 32/70 series input/output commands will address the controller as  $04_{16}$ .
- 2. The ",04" is an optional parameter that specifies that there are  $4_{16}$  devices on the controller. There will be four entries defined in the Configuration RAM (CR). The input/output commands (i.e., CD and TD) will address the devices as  $4_{16}$ ,  $5_{16}$ ,  $6_{16}$ , and  $7_{16}$ .
- 3. The controller is an "E" class controller.
- 4. The priority of the Service Interrupt (SI) is  $14_{16}$ .

EXAMPLES OF
INITIAL
CONFIGURATION
LOAD (ICL)
RECORDS

8-3

Assigning a priority to a controller has the following implications:

- a. The Transfer Interrupt location for priority  $14_{16}$  is  $100_{16}$ .
- b. The Service Interrupt vector location for priority  $14_{16}$  is  $140_{16}$ .
- c. The emulation IOCD will be stored at location  $700_{16}$ .
- d. The interrupt control instructions (i.e., DI, EI, RI, AI, DAI) will control the interrupt on the controller by addressing priority 14<sub>16</sub>.
- 5. The physical address of the controller is  $01_{16}$ .

An interrupt entry (RTOM):

\*INT28=16

The interrupt entry above specifies the following information:

- The 32/70 Series interrupt control instructions (i.e., DI, EI, RI, AI, DAI) will control the interrupt on the RTOM by addressing priority 28<sub>16</sub>.
- 2. The number of the RTOM board is 1.
- 3. The subaddress on the RTOM board is  $6_{16}$  (jumpered logic subaddress is 9).

A sample Initial Configuration Load (ICL) Deck is given in Figure 8-1.

EXAMPLE	<u>COMMENTS</u>
(SEE NOTE)	READ ASCII CARD READER IOCD
*DEV04=0E150400,02	CARTRIDGE DISC WITH TWO PLATTERS
*DEV08=0E160800,04	MOVING-HEAD DISC
*DEV10=0E181000,04	9-TRACK MAG TAPE
*DEV20=0E1A2000,10	GPMC
*DEV60=0E1E6000,08	ADS
*DEV78=01207800	PRIMARY CARD READER
*DEV7A=00217802	PRIMARY LINE PRINTER
*DEV7E=02237801	PRIMARY TELETYPE
*INTOO=1F	POWER FAIL/AUTO RESTART
*INTO1=1E	SYSTEM OVERRIDE
*INT12=1D	MEMORY PARITY TRAP
*INT13=1C	CONSOLE INTERRUPT
*INT24=1B	NONPRESENT MEMORY
*INT25=1A	UNDEFINED INSTRUCTION TRAP
*INT26=19	PRIVILEGE VIOLATION
*INT27=18	CALL MONITOR
*INT28=16	REAL-TIME CLOCK
*INT29=17	ARITHMETIC EXCEPTION
*INT2A=15	EXTERNAL INTERRUPT
*INT28=14	EXTERNAL INTERRUPT
*INT2C=13	EXTERNAL INTERRUPT
*INT2D=12	EXTERNAL INTERRUPT
*END	LAST CARD

NOTE: THE FIRST RECORD IS DEVICE DEPENDENT AND REPRESENTS TWO 32-BIT WORDS, THE FIRST BEING ALL ZEROS AND THE SECOND A VALID IOCD TO READ THE FOLLOWING RECORDS.

Figure 8-1. System Initial Configuration Load (ICL) Deck

#### APPENDIX A

#### **INSTRUCTION SET**

#### (FUNCTIONALLY GROUPED)

The 32/70 Series instructions are listed alphabetically by mnemonic code within one of the following functional groupings:

- Load/Store Instructions
- Branch Instructions •
- **Compare** Instructions
- Logical Instructions e
- **Register Transfer Instructions**
- Shift Operation Instructions •
- Bit Manipulation Instructions .
- Fixed-Point Arithmetic Instructions •
- Floating-Point Arithmetic Instructions .
- Control Instructions .
- Interrupt Instructions .
- Input/Output Instructions
- Memory Management
- Writable Control Storage

Each entry includes the following information:

- Instruction Mnemonic
- **Operand Format** .
- Operation Code .
- Instruction Function

The following symbols are used to denote required entries for operand formats:

- b Bit Number In General Register (0-31)
- Bit Number In Memory Byte С -
- \_ d Destination General Register (0-7)
- f -Function
- Memory Address m
- -Channel Or Device Number n
- Protect Register Number р -
- S \_ Source General Register (0-7)
- .... Value of Operand For Immediate, Shift, and Condition Code Instructions ۷
- -Index Register (1-3) X \*
- -Indirect Addressing
- -Register Address Field for Special Instructions z

Halfword instructions are denoted by # preceding the instruction mnemonic. The halfword instructions are all interregister (except TRP and TPR) instructions: CALM, WAIT, HALT, and NOP.

A-1

# LOAD/STORE INSTRUCTIONS

	Operand			
<u>Mnemonic</u>	Format	Op Code	Page	Instruction Function
LB	d,*m,x	AC08	6-10	Load Byte
LD	d,*m,x	ACOO	6-13	Load Doubleword
ĹĦ	d,*m,x	ACOO	6-11	Load Halfword
LW	d,*m,x	ACOO	6-12	Load Word
LF	d,*m,x	CC00	6-28	Load File
LEA	d,*m,x	D000	6-23	Load Effective Address
LEAR	d,*m,x	8000	6-24	Load Effective Address Real
LA	d,*m,x	3400	6-25	Load Address
LI	d,v	C800	6-22	Load Immediate
LMB	d,*m,x	B008	6-14	Load Masked Byte
LMD	d,*m,x	B000	6-17	Load Masked Doubleword
LMH	d,*m,x	B000	6-15	Load Masked Halfword
LMW	d,*m,x	B000	6-16	Load Masked Word
LNB	d,*m,x	B408	6-18	Load Negative Byte
LND	d,*m,x	B400	6-21	Load Negative Doubleword
LNH	d,*m,x	B400	6-19	Load Negative Halfword
LNW	d,*m,x	B400	6-20	Load Negative Word
STB	s,*m,x	D408	6-29	Store Byte
STD	s,*m,x	D400	6-32	Store Doubleword
STH	s,*m,x	D400	6-30	Store Halfword
STW	s,*m,x	D400	6-31	Store Word
STF	s,*m,x	DCOO	6-37	Store File
STMB	s,*m,x	D808	6-33	Store Masked Byte
STMD	s,*m,x	D800	6-36	Store Masked Doubleword
STMH	s,*m,x	D800	6-34	Store Masked Halfword
STMW	s,*m,x	D800	6-35	Store Masked Word
ZMB	*m,x	F808	6-39	Zero Memory Byte
ZMD	*m,x	F800	6-42	Zero Memory Doubleword
ZMH	*m,x	F800	6-40	Zero Memory Halfword
ZMW	*m,x	F800	6-41	Zero Memory Word
#ZR	d	0000	6-43	Zero Register

# MEMORY MANAGEMENT INSTRUCTIONS

<u>Mnemonic</u>	Operand Format	<u>Op Code</u>	Page	Instruction Function
#SEA #CEA LMAP #TMAPR	d s.d	000D 000F 2C07 2C0A	6-59 6-60 6-61 6-62	Set Extended Addressing Clear Extended Addressing Load MAP Transfer MAP to Register

### **BRANCH INSTRUCTIONS**

<u>Mnemonic</u>	Operand Format	<u>Op Code</u>	Page	Instruction Function
BCF BCT BFT BIB BID BIH BIW BL BU	v,*m,x v,*m,x *m,x d,m d,m d,m *m,x *m,x	F000 EC00 F000 F400 F460 F420 F420 F880 EC00	6-73 6-74 6-75 6-77 6-80 6-78 6-79 6-76 6-72	Branch Condition False Branch Condition True Branch Function True Branch After Incrementing Byte Branch After Incrementing Doubleword Branch After Incrementing Halfword Branch After Incrementing Word Branch and Link Branch Unconditionally

# **COMPARE INSTRUCTIONS**

Mnemonic	Operand Format	Op Code	Page	Instruction Function
CAMB	d,*m,x	9008	6-83	Compare Arithmetic with Memory Byte
CAMD	d,*m,x	9000	6-86	Compare Arithmetic with Memory Doubleword
CAMH	d,*m,x	9000	6-84	Compare Arithmetic with Memory Halfword
CAMW	d,*m,x	9000	6-85	Compare Arithmetic with Memory Word
#CAR	s,d	1000	6-87	Compare Arithmetic with Register
CI	d.v	C805	6-88	Compare Immediate
CMMB	d,*m,x	9408	6-89	Compare Masked with Memory Byte
CMMD	d,*m,x	9400	6-92	Compare Masked with Memory Doubleword
CMMH	d,*m,x	9400	6-90	Compare Masked with Memory Halfword
CMMW	d,*m,x	9400	6-91	Compare Masked with Memory Word
#CMR	s,d	1400	6-93	Compare Masked with Register

# LOGICAL INSTRUCTIONS

Mnemonic	Operand Format	<u>Op Code</u>	Page	Instruction Function
ANMB	d, <b>*</b> m,×	8408	6-95	AND Memory Byte
ANMD	d,*m,x	8400	6-98	AND Memory Doublword
ANMH	d,*m,x	8400	6-96	AND Memory Halfword
ANMW	d,*m,x	8400	6-97	AND Memory Word
#ANR	s,d	0400	6-99	AND Register and Register
EOMB	d,́*m,×	8038	6-106	Exclusive OR Memory Byte
EOMD	d, <b>*</b> m,x	8000	6-109	Exclusive OR Memory Doubleword
EOMH	d,*m,x	8003	6-107	Exclusive OR Memory Halfword
EOMW	d,*m,x	8003	6-108	Exclusive OR Memory Word
#EOR	s,d	0000	6-110	Exclusive OR Register and Register
#EORM	s,d	8030	6-111	Exclusive OR Register and Register Masked
ORMB	d, <b>*</b> m,x	8808	6-100	OR Memory Byte
ORMD	d,*m,x	8800	6-103	OR Memory Doubleword
ORMH	d,*m,x	8800	6-101	OR Memory Halfword
ORMW	d,*m,x	8800	6-102	OR Memory Word
#ORR	s,d	0800	6-104	OR Register and Register
#ORRM	s,d	0808	6-105	OR Register and Register Masked

# **REGISTER TRANSFER INSTRUCTIONS**

Mnemonic	Operand Format	Op Code	Page	Instruction Function
#XCR	s,d	2005	6-55	Exchange Registers
#XCRM	s,d	2C0D	6-56	Exchange Registers Masked
TPR	r,p	FB80	6-50	Transfer Protect Register to Register
#TRC	s,d	2C03	6-53	Transfer Register Complement
#TRCM	s,d	2C0B	6-54	Transfer Register
				Complement Masked
#TRN	s,d	2C04	6-51	Transfer Register Negative
#TRNM	s,d	2C0C	6-52	Transfer Register Negative Masked
TRP	s,p	FB00	6-49	Transfer Register to Protect Register
#TRR	s,d	2COO	6-47	Transfer Register to Register
#TRRM	s,d	2008	6-48	Transfer Register to Register Masked
#TRSW	S	2800	6-57	Transfer Register to PSWR
#TRSC	s,d	2C0E	6-46	Transfer Register to Scratchpad
#TSCR	s,d	2C0F	6-45	Transfer Scratchpad to Register

# SHIFT OPERATION INSTRUCTIONS

Mnemonic	Operand Format	Op Code	Page	Instruction Function
#NOR	d,s	6000	6-113	Normalize
#NORD	d,s	6400	6-114	Normalize Double
#SCZ	d,s	6800	6-115	Shift and Count Zeros
#SLA	d,v	6C40	6-116	Shift Left Arithmetic
#SLAD	d,v	-7840	6-119	Shift Left Arithmetic Double
#SLC	d,v	7440	6-118	Shift Left Circular
#SLL	d,v	7040	6-117	Shift Left Logical
#SLLD	d,v	7C40	6-120	Shift Left Logical Double
#SRA	d,v	6C00	6-121	Shift Right Arithmetic
#SRAD	d,v	7800	6-124	Shift Right Arithmetic Double
#SRC	d,v	7400	6-123	Shift Right Circular
#SRL	d,v	7000	6-122	Shift Right Logical
#SRLD	d,v	7C00	6-125	Shift Right Logical Double

# **BIT MANIPULATION INSTRUCTIONS**

Mnemonic	Operand Format	<u>Op Code</u>	Page	Instruction Function
ABM #ABR SBM #SBR TBM #TBR ZBM	C,*m,X d,b c,*m,X d,b c,*m,X d,b c,*m,X	A008 2000 9808 1800 A408 2400 9C08	6-132 6-133 6-128 6-129 6-134 6-135 6-130	Add Bit in Memory Add Bit in Register Set Bit in Memory Set Bit in Register Test Bit in Memory Test Bit in Register Zero Bit in Memory
#ZBR	d,b	1000	6-131	Zero Bit in Register

# FIXED-POINT ARITHMETIC INSTRUCTIONS

Mnemonic	Operand Format	Op Code	Page	Instruction Function
ADI	d,v	C801	6-150	Add Immediate
ADMB	d,*m,x	B808	6-140	Add Memory Byte
ADMD	d,*m,x	B800	6-143	Add Memory Doubleword
ADMH	d,*m,x	B800	6-141	Add Memory Halfword
ADMW	d,*m,×	B800	6-142	Add Memory Word
#ADR	s,d	3800	6-144	Add Register to Register
#ADRM	s,d	3808	6-145	Add Register to Register Masked
ARMB	s,*m,x	E808	6-146	Add Register to Memory Byte
ARMD	s,*m,x	E800	6-149	Add Register to Memory Doubleword
ARMH	s,*m,x	E800	6-147	Add Register to Memory Halfword
ARMW	s,*m,x	E800	6-148	Add Register to Memory Word
SUI	s,v	C802	6-157	Subtract Immediate
SUMB	d,*m,x	BC08	6-151	Subtract Memory Byte
SUMD	d,*m,x	BC00	6-154	Subtract Memory Doubleword
SUMH	d,*m,x	BC00	6-152	Subtract Memory Halfword
SUMW	d,*m,x	BC00	6-153	Subtract Memory Word
#SUR	s,ď	3C00	6-155	Subtract Register from Register
#SURM	s,d	3C08	6-156	Subtract Register from Register Masked
MPMH	d,*m,x	C000	6-159	Multiply by Memory Halfword
MPMW	d,*m,x	C000	6-160	Multiply by Memory Word
#MPR	s,d	4000	6-161	Multiply Register by Register
MPI	d,v	C803	6-162	Multiply Immediate
MPMB	d,*m,x	C008	6-158	Multiply by Memory Byte
DVI	d,v	C804	6-167	Divide Immediate
DVMB	d,*m,x	C408	6-163	Divide by Memory Byte
DVMH	d, <b>*</b> m,x	C400	6-164	Divide by Memory Halfword
DVMW	d,*m,x	C400	6-165	Divide by Memory Word
#DVR	s,d	4400	6-166	Divide Register by Register
#ES	d	0004	6-168	Extend Sign
#RND	d	0005	6-169	Round Register

# FLOATING-POINT ARITHMETIC INSTRUCTIONS

Mnemonic	Operand Format	<u>Op Code</u>	Page	Instruction Format
ADFD	d,*m,x	E008	6-173	Add Floating-Point Doubleword
ADFW	d,*m,x	E008	6-172	Add Floating-Point Word
SUFD	d,*m,x	E000	6-175	Subtract Floating-Point Doubleword
SUFW	d,*m,x	E000	6-174	Subtract Floating-Point Word
MPFD	d,*m,x	E408	6-177	Multiply Floating-Point Doubleword
MPFW	d,*m,x	E408	6-176	Multiply Floating-Point Word
DVFD	d,*m,x	E400	6-179	Divide Floating-Point Doubleword
DVFD	d,*m,x	E400	6-178	Divide Floating-Point Word

# CONTROL INSTRUCTIONS

<u>Mnemonic</u>	Operand Format	Op Code	Page	Instruction Function
BRI	*m,x	F900	6-181	Branch and Reset Interrupt
LPSD	d,*m,x	F980	6-182	Load Program Status Doubleword
LPSDCM	d,*m,x	FA80	6-183	Load Program Status Doubleword and Change Map
#CALM	v	3000	6-192	Call Monitor
DAE		000E	6-198	Disable Arithmetic Exception Trap
EAE		0008	6-197	Enable Arithmetic Exception Trap
EXM	*m,x	A800	6-187	Execute Memory
EXR	s	C807	6-185	Execute Register
EXRR	S	C807	6-186	Execute Register Right
#HALT		0000	6-188	Halt
#LCS		0003	6-184	Load Control Switches
#NOP		0002	6-190	No Operation
RDSTS	d	0009	6-195	Read CPU Status Word
SVC	IND,CALL#	C806	6-193	Supervisor Call
#SIPU	•	000A	6-191	Signal IPU
#SETCPU	S	2009	6-194	Set CPU Mode
#WAIT		0001	6-189	Wait

# INTERRUPT INSTRUCTIONS

<u>Mnemonic</u>	Operand Format	<u>Op Code</u>	Page	Instruction Function
ACI	s,v	FC77	6-207	Activate Channel Interrupt
AI	v	FC03	6-204	Activate Interrupt
#BEI		0006	6-211	Block External Interrupts
DACI	s,v	FC7F	6-210	Deactivate Channel Interrupt
DAI	v	FC04	6-206	Deactivate Interrupt
DCI	S,V	FC6F	6-209	Disable Channel Interrupt
DI	v	FC01	6-205	Disable Interrupt
ECI	S,V	FC67	6-208	Enable Channel Interrupt
EI	v	FC00	6-202	Enable Interrupt
RI	v	FC02	6-203	Request Interrupt
#UEI		0007	6-212	Unblock External Interrupts

#### INPUT/OUTPUT INSTRUCTIONS

Mnemonic	Operand Format	<u>Op Code</u>	Page	Instruction Function
CD	n,f	FC06	6-216	Command Device
TD	n,f	FC05	6-217	Test Device
SIO	S,V	FC17	6-218	Start I/O
TIO	S,V	FC1F	6-219	Test I/O
STPIO	s,v	FC27	6-220	Stop I/O
RSCHNL	s,v	FC2F	6-221	Reset Channel
HIO	S,V	FC37	6-222	Halt I/O
GRIO	S,V	FC3F	6-223	Grab Controller
RSCTL	s,v	FC47	6-224	Reset Controller
ECWCS	s,v	FC4F	6-225	Enable Channel WCS Load
WCWCS	s,v	FC5F	6-226	Write Channel WCS

#### WRITABLE CONTROL STORAGE INSTRUCTIONS

Mnemonic	Operand Format	<u>Op Code</u>	Page	Instruction Function
#WWCS	s,d	000C	6-65	Write WCS
#RWCS	s,d	000B	6-66	Read WCS
#JWCS	*m,x	FA00	6-67	Jump WCS

# Indicates Halfword Instruction
\* Indicates Indirect Addressing

A-6

#### APPENDIX B

#### HEXADECIMAL-DECIMAL CONVERSION TABLE

The following table contains the necessary information for direct conversion of decimal and hexadecimal numbers in these ranges:

Hexadecimal	Decimal
00000 to 01FFF	000000 to 008191

To convert a hexadecimal number to a decimal value, locate all but the last digit of the hexadecimal value in the leftmost column of the table, then follow that.line of figures to the right to the column under the last digit of the hexadecimal value. At this intersection is the decimal value of the hexadecimal number.

Example: Convert hexadecimal 3EC to decimal.

<u>بن</u> ك T	و T																
		0	1	2	3	4	5		,		9		8	$\overline{\mathbb{O}}$	D	E	F
۵.	3E 0	00992	000993	000994	000995	000996	000897	000996	000999	001000	001001	001002	001003	001004	001005	001006	001007
													/	/			
Answ	/er =	0010	04 dec	imal –									]				

For decimal to hexadecimal conversion as in the example, first find the decimal value (1004) in the table, then construct the hexadecimal value from the hexadecimal characters above the column and in the left-most column.

For numbers outside the range of the table, add the following values to the table figures:

Hexadecimal	Decimal
3000	12288
4000	16384
5000	20480
6000	24576
7000	28672
8000	32768
9000	36864
A000	40960
B000	45056
C000	49152
D000	52248
E000	57344
F000	61440

	0	,	2	3	4	5	6	,		9		8	c	D	E	٠
0000	000000	000001	000002	000003	000004	000005	000006	000007	000008	000009	000010	000011	000012	000013	000014	000015
0001	000016	000017 000033	000018 000034	000019 000035	000020 000036	000021 000037	000022 000038	000023 000039	000024	000025	000026	000027 900043	000026	000029 000045	000030	000031
9002 0003	000032 000048	000049	000050	000051	000052	000053	000054	000055	000056	000057	000058	000059	000060	000061	000062	000063
0004	000064	000065	000066 000082	000067 000083	000068 000084	000069 000085	000070	000071 000087	000072 000088	000073 000089	000074 000090	000075 000091	000076 000092	000077 000093	000078	000079
0005	000096	000097	000098	000099	800100	000101	000102	000103	000104	000105	000106	000107	000108	000109	000113	000111
0007	000112	000113	000114	000115	000116	000117	000118	000119	000120	000121	000122	000123	000124	000125	000126	000127
0009	000128	000129 000145	000130 000146	000131 000147	000132	000133 000149	000134 000150	000135 000151	000136 000152	000137 000153	000138 000154	000139 000155	000140	000141 000157	000142 000158	000143
A000	COO 160	000161	000162	000163	000164	000265	000166	000167	000168	000169	000170	000171	000172 -	000173	000174	000175
0008 000C	000176 000192	000177	000178	000179 000195	000180	000181	000182	000183	000184	000185	000186	000187 000203	000188	000189 000205	000190	000191 000207
0000	000208	000209	000210	000211	000212	000213	000214	000215	000216	000217	000218	000219	000220	000221	000222	000223
000E 080F	000224	000225	000226 000242	000227 000243	000228 000244	000229 000245	000230 000246	000231 000247	000232 000248	000233 000249	000234 000250	000235	000236 000252	000237 000253	000238 000254	000230 000255
				000110	000111	200145	000240	000147								
	0	,	2	з	4	5	6	,	8	9		B	с	D	E	F
0010	000256	000257	000258	000259	000260	000261	000262	000263	000264	000265	000266	000267	000268	000269	000270	000271
0011	000272 000288	000273 000289	000274 000290	000275 000291	000276 000292	000277 000293	000278 000294	000279 000295	000280 000296	000281 000297	000282 000298	000283	000284 000300	000285 000301	000286	000287 009303
0013	000 304	000305	000306	000307	000308	000309	000310	000311	000312	000313	C00314	000315	000316	000317	000318	000319
0014	000320 000336	000321 000337	000322 000338	000323 000339	000324 000340	000325 000341	000326 000342	000327 000343	000328 000344	000329 000345	000330 q 000346	000331 000347	000332 C00348	000333 000349	000334 000360	000335
0016	000352	000353	000354	000355	000356	000357	000358	000359	000360	000361	000382	000363	000364	000365	000366	000367
0017	000368	000369	000370	000371 000387	000372	000373	000374	000375	000376	000377	000378	000379	000380	000381	000382	000383
0019	000384	000385	000386	000387	CO0388 000404	000389	000390 000406	000391 000407	C00392 000408	000393	000394 000410	000395	000396 000412	000397 000413	000398	000399
001A	000416	000417	000418	000419	000420	000421	000422	000423	000424	000425	000426	000427	000428	000429	000430	000431
0018 001C	000432	000433	000434	000435	000436	000437 000453	000438	000439 000455	COO440 0CO456	000441 000457	000442 000458	000443 000459	000444 000460	000445	000446 000462	000447 000463
001D	000464	000465	000466	000467	000468	000469	000470	000471	000472	000473	000474	000475	000476	000477	000478	U00479
001E 001F	000480	000481 000497	000482	000483	000484 000500	000485 000501	000466 C00502	000487 000503	000488 000504	000489 000505	CC0490 000506	000491 000507	000492	000493 000509	000494 000510	000495
				000477	000000			000505		000305			000000	000.000	0003.0	
	0	1	2	3	.4	5	6	7	8	9	А	в	c	D	E	F
9020	000512	000513	000514	000515	000516	000517	000518	000519	000520	000521	000522	000523	000524	000525	000526	000527
0021 0022	000528	000529 000545	000530	000531 000547	000532 000548	000533 000549	000534 000550	000535 000651	000536 000552	000537 000553	000538	000539 000555	000540 000556	000541 000557	000542 000558	000543
0023	000580	000561	000562	000563	000564	000565	000566	000567	000568	000569	000570	000571	000572	000573	000574	000575
0024 0025	000576 000592	000577 000593	000578	000579 000595	000580	000581	000582 000598	000583 000599	000584	000585 000601	000586 000602	000587 000603	000588	000589 000605	000590	000591
0026	000608	000509	000610	000611	000612	000613	000596	000615	000616	000617	000618	000619	000620	000621	000622	000623
0027	000624	000625	000626	000627	000628	000629	000630	000631	000632	000633	000634	000635	030636	000637	000638	000639
0028 0029	000640	000641 000657	000642 000658	000643	000644 000650	000645	000646 000662	000647 000663	000648 000664	000649 000665	000650 000666	000651 000667	000652 000668	000653 000669	000654 000670	000655
002A	000672	000673	000674	000675	000676	000677	000678	000679	000680	000581	000682	000683	000684	000685	000686	000687
0028 002C	000688	000689	000690	000691 000707	000692 000708	000693	000694 000710	000695	000696	000697	000698	000699	000700 000716	000701 000717	000702	000703
0020	000720	000721	000722	000723	000724	000725	000726	000727	000728	000729	000730	000731	000732	000733	000734	000735
002E 002F	000736 000752	000737 000753	000738	000739 000755	000740 000756	000741 000757	000742	000743 000759	000744	000745 000761	000746 000762	000747 000763	000748 000764	000749 000765	000750 000766	000751 000767
							000730	000755				000/05		000703	000.00	
	0	1	2	3	4	5	•	,	8	9			с	D	E	F
0030	000768	000769	000770	000771	000772	000773	000774	000775	000776	000777	000778	000779	000780	000781	000782	000783
0031 0032	000784 000600	000785	000786 000802	000787 000603	000788 000804	000789 000805	000790 000806	000791 000807	000792 000608	000793 000809	000794 003610	000795	000796 000812	000797 000613	000798	000799 000815
0033	000816	000817	000618	000819	000820	000821	000622	000823	000824	000825	000826	000827	000828	000829	000830	000831
0034 0035	000632 000648	000833 000849	000834 000850	000835	000836	000837 000853	000630	000839	000840 000856	000841	000842	000843	000844	000845	000846	000847 000863
0036	000864	000865	000866	000867	000868	000869	000870	000871	000672	000873	000658	000875	000876	000877	000852	000879
0037 0038	000880	000681	000882	000683	000684	000685 (a)0901	000686	000687	888000	000889	000890	000891	000892	000893	000894	000895
0039	000896 000912	000897 000913	000898 000914	000899 000915	000900 000916	000901	000902 000918	000903 000919	000904 000920	000905 000921	000906 000922	000907 000923	000908 000924	000909 000925	000910 000926	000911 000927
003A 0038	000928 000944	000929	000930	000931	000932	000933	000934	000935	000936	000937	000938	000939	000940	000941	000942	000943
0030	000960	000945	000946	000947 000963	000948	000949	000950 000966	000951 000967	000952 000968	000953	000954 000970	000955 000971	000956 000972	000957 000973	000958 000974	000959 000975
0030	000976	000977	000978	000979	000960	000981	000982	000983	000984	000985	000986	000987	000988	000989	000990	000991
003E 003F	000992	000993	000994	000995	000996 001012	000997 001013	000998	000999 001015	0010000 001016	001001 001017	001002 001018	001003 001019	001004 001020	001005 001021	001006 001022	001007
							2.0.0						001020	00,021	001022	00.023
	0	1	2	3	4	5	6	,	8	9	•	8	c	D	E	F
0040 0041	001024 001040	001025 001041	001026	001027 001043	001028	001029	001030 001046	001031	001032 001048	001033 001049	001034 001050	001035	001036	001037	001038	001030
0042	001056	001057	001058	001069	001060	001061	001046	001047	001048	001049	001050	001051 001067	001052 001068	001053	001054 001070	001055 001071
0043	001072	001073	001074	001075	001076	001077	001078	001079	001080	001081	001082	001083	001084	001085	001086	001087
0045	001088	001089	001090	001091	001092 001108	001093	001094 001110	001095	001096	001097	001098	001099	001100	001101	001102	001103
0046	001120	001121	001122	001123	001124	001125	001126	001127	001128	001129	001130	001131	001132	001133	001134	001135
0047	001136 001152	001137 001153	001138	001139	001140 001156	001141 001157	001142 001158	001143 001159	001144 001160	001145 001161	001146 001162	001147 001163	001148 001164	001149 001165	001150	001151
0049	001168	001169	001170	001171	301172	001173	001174	001175	001176	001177	001178	001179	001180	001181	001162	001183
004A 0048	001184 001200	001185	001186	001187	001186	001189 001205	001190	001191 001207	001192 001208	001193 001209	001194 001210	001195 001211	001196	001197	001198	001199
004C	001216	001217	001218	001219	001220	001221	001222	001223	001224	001225	001210	001211	001212	001213 001229	001214 001230	001215
004D	001232	001233	001234	001235	001236	001237	001238	001239	001240	001241	001242	001243	001244	001245	001246	001247
004F	001248 001264	001249 001265	001250	001251	001257 00126#	001253	001254 001270	001255 001271	001256	001257 001273	001258 001274	001259 001275	001260 001276	001261 001277	001262	001263 001279
								-								

B-2

	0	1	2	3	4	5	6	7	8	9		8	с	D	£	F
0050	061280	001281	001282	001283	001284	001285	001286	001287	001288	001289	001290	001291	001292	001293	001294	001295
0051	001296	001297	001298	001299	001300	001301	001302	001303	001304	001305	001306	001307	001308	001309	001310	001311
0052	001312	001313	001314	001315	001316	301317	001318	001319	001320	001321	001322	001323	001324	001325	001326	001327
0053	001328	001329	001330	001331	001332	001333	001334	001335	001336	001337	001338	001339	001340	001341	001342	001343
0054	001344	001345	001346	001347	001348	001349	00:350	001351	001352	001353	001354	001355	001356 001372	001357	001358	001359
0055	0101360 0101376	001361 001377	001362 (101378	001363 001379	001364 001380	001365	001366 001382	001367 001383	001358	001369 001385	001370 001386	001321 001387	0013/2	001373	001374	001376 001391
0056 0057	001392	001393	001394	001395	00:396	001397	001396	001399	001400	001401	001402	001403	001404	001405	001406	001407
0058	001408	001409	001410	001411	001412	001413	001414	001415	001416	001417	001418	001419	001420	001421	001422	001423
0059	001424	001425	001426	00:427	001428	00:429	001430	001431	001432	001433	001434	001435	001436	001437	001438	001439
005A	001440	001441	001442	001443	001444	001445	001446	001447	001448	001449	001450	001451	001452	001453	001454	001455
0058	001456	001457	00:459	001459	001460	001461	001462	001463	001464	001465	001466	001467	001468	001469	001470	001471
005C 005D	001472 001488	001473	001474 001490	001475 001491	001476 001492	001477 001493	001478 001494	001479 001495	001480 001496	001481 001497	001462 001409	001483 001499	001484 001500	001485 001501	001486 001502	001487 001503
0056	001504	001505	001506	001507	001508	001509	001510	001511	001512	001513	001514	001515	001516	001517	001518	001519
005F	001520	001521	001522	001523	001524	001525	001526	001527	001528	001529	001530	001531	001532	001533	001534	001535
	0	1	2	3	4	5	6	,	8	9	A	8	с	D	£	F
	v	•	4	,	•	,	v	•	Ū	,	~	Ū	v	U	•	•
0060	001536	001537	001538	001539	001540	001541	001542	001543	001544	001545	001546	001547	001548	001549	001550	001551
0061	001552	001553	001554	001555	001556	001557	001558	001559	001560	001561	001562	001563	001564	001565	001566	001567
0062	001565	001569	001570	001571	001572	0015?3	001574	001575	001576	001577	001578	001579	001580	001581	001582	001583
0063	001584	001585 001601	001586	001587	001588	001589 001605	001590 001606	001591 001607	001592	001593 001609	001594 001610	001595	001596	001597 001613	001598	001599 001615
0064 0065	001600	001617	001602	001603 001619	001604 001620	001621	001622	001623	001624	001625	001626	001627	001628	001629	001630	001631
0066	001632	001633	001634	001635	001636	001637	001638	001639	001640	001641	001642	001643	001644	001645	001646	001647
0067	001648	001643	001650	001651	001652	001653	001654	001655	001656	00:657	001658	001659	001660	001661	001662	001663
0068	001664	001665	001656	001667	001668	001669	001670	0016/1	001672	00+673	001674	001675	001676	001677	001678	001679
0069	001680	001681	001682	001683	001684	001685	001686	001687	001688	001689	001690	001691	001692	001693	001694	001695
006A	001696	001697 001713	001698	001699	001700 001716	001701 001717	001702	001703	001704 001720	001705 001721	001706	001707 001723	001708 001724	001709	001710 001726	001711 001727
006B 006C	001712	001729	001714	001715 001731	001732	001733	001734	001735	001720	001721	001722	001723	061740	001725	001728	001743
0060	001744	001745	001746	001747	001748	001749	001750	001751	001752	001753	001754	001755	001756	001757	001758	001759
006E	001760	001761	001762	001763	001764	001765	001766	001767	001768	001769	001770	001771	001772	001773	001774	001775
006F	001776	001777	001778	001779	001780	001781	001782	001783	001784	001785	001786	001787	001788	001789	001790	001791
	0	1	2	3	4	5	6	,	8	9		в	с	D	E	F
0070	301792	001793	001794	001795	001796	001797	001798	001799	00;800	001801	001802	001803	001804	001805	001806	001807
0071	001808	001809	001810	001811	001812	001813	001814	001815	001816	001817	001818	001819	001820	001821	001822	001823
0072	001824	001825	001826	001827	001828	001829	001830	001831	001832	001833	001834	001835	001836	001837	001839	001839
0073	001840	001841	001842	001843	001844	001845	001846	001847	001845	001849	001850	001851	001852	001853	001854	001855
0074	001856	001857	001858	001859	001860	001861	001862	001863	001864	001865	001866	001867	001868	001869	001870	001871
0075 0076	001872	001873 001889	001874 001890	001875 001831	001876 001892	001877 001893	001878	001879 001895	001880 001896	001881 001897	001882 001898	00 1883 00 1899	001884	001885	001886 001902	001887 001903
0077	001904	001905	001906	001907	001908	001909	001910	001911	001912	001913	001898	001915	001900	001907	001902	001903
0078	001920	001921	001922	001923	001924	001925	001926	001927	001928	001929	001930	001931	001932	001933	001934	001935
0079	001936	001937	001938	001939	001940	001941	001942	001943	001944	001945	001946	001947	001948	001949	001950	001951
007A	001952	001953	001954	001955	001956	001957	001958	001959	001960	001961	001962	001963	001964	001965	001966	001967
0078	001968	001969	001970	001971	OC1972	00:973	001974	001975	001976	001977	001978	001979	001980	001981	001982	001983
007C 007D	001984	001985	001986	001967	001988	001989	001990	001991	001992	001993	001994	001995	001996	001997	001998	001999
007E	002000	002001	002002	002003	002004 002020	002005	002006	002007 002023	002008	002009	002010 002026	002011 002027	002012 002028	002013	002014	002015 002031
007F	002032	002033	002034	002035	002036	002037	002038	002039	002040	002041	202042	002043	002044	002045	002046	002047
	0	1	2	3	•	5	6	,	8	9		8	с	D	E	F
														U	•	•
0080	002048	002049	002050	002051	002052	002053	002054	002055	002056	002057	002058	002059	002060	002061	002062	002063
0081	002064	002065	002066 002082	002067 002083	002068	002069 0C2085	002070	002071 002087	002072 002088	002673 002089	002074	002075	002075 002092	002077 002093	002078	002079
0083	002096	002097	002098	002099	002984 002100	002101	002102	002103	002104	002105	002090 002106	002107	002108	0021093	002094	002095
0084	002112	002113	002114	002115	002116	002117	002118	002119	002120	002121	002122	002:23	002124	002125	002126	002127
0085	002128	002129	002130	002131	002132	002133	002134	002135	002136	002137	002 138	002139	002140	002141	002142	002143
0086	002144	002145	002146	002147	002 148	002149	002150	002151	002152	002153	002154	002155	002156	002157	002158	002159
0087	002160	002161	002162	002163	002164	002165	002166	002167	002168	002169	002170	002171	002172	002173	002174	002175
0068 0089	002176 002192	002177 002193	0C2178 002194	002179	002180 0C2196	002181 002197	002182	002183 002199	002184 002200	002185 002201	002186 002202	0C2187 002203	002188 002204	002189 002205	002190	002191 002207
008A	002208	002209	0022194	0022195	002212	002197	002198	002199	002216	002217	002218	002203	002220	002221	1022272	002223
0068	002224	002225	002226	002227	002228	002229	062230	007231	002232	002233	002234	002235	00?236	002237	002238	002239
0080	002240	002241	002242	002243	002244	002245	002246	002247	002248	002249	007250	002251	002252	002253	007254	002255
0060	002256	002257	002258	002259	002260	002261	002262	002263	002264	002265	002266	002267	002268	007769	002270	002211
008E	002272	002273	002274	002275	002276	002271	002278	002279	002280	002281	002282	002283	002284	002285	002286	002287
008F	002288	002289	002290	002291	002292	002293	002294	002295	002296	00229/	002298	002239	002300	002301	002302	002303
	0	1	2	3	4	5	6	,	8	9	A	8	c	Ø	£	F
0090	002304	002305	002306	002307	002308	007309	002310	002311	002312	002313	002314	602315	002316	002317	002318	002319
0091	002320	002321	002322	002323	062324	002025	002/326	002327	002328	002329	002330	002331	002332	002333	007334	002035
0092	002336	002337	002338	002339	002340	002341	002342	002343	002344	002345	0C2346	002347	002348	002349 002365	002350	002351
0093 0094	002352 002368	002353 002369	002354 002370	002355 002371	0C2355 0C2372	0C2357 0C2373	0C2358 002374	002359 002375	002360 002376	002361	002362 002378	002363 062379	002364 002380	002365	002366 002362	002367 002383
0095	002366	002365	0023/0	002387	002372	002373	002324	002375	002376	002393	002378	002379	002380	002381	002398	002383
0096	002400	002401	002402	002403	002404	002405	002406	002407	062408	002409	002410	002335	002412	002413	002414	002415
0097	002416	002417	002418	002419	002420	002421	002422	002473	002424	002425	002426	002427	002428	002429	002430	002431
0098	002432	002433	002434	002435	002436	002437	002438	002439	062440	0C2441	OC 2442	002443	002444	002445	002446	002447
0099	002448	002443	002450	002451	002452	062453	002454	002455	002456	002457	00.2453	002459	002450	002461	002462	002463
009A 0098	002454	002465	002466	0C2467 0C2423	002468 002484	0C2463 0C2485	0C2470 0C2486	002471 002487	002472 002488	0C2473 0C2489	002474	002475	002476	002477	002478	007479
0090	002480	002481	002482	002483	002500	002485	002486	002503	002488	002505	062430 062506	002491 002507	002492 002508	002493	002494	002495 002511
0090	002512	002513	002514	002515	002515	002517	002518	002519	002570	OC2521	002522	002523	002524	002525	002526	002527
009E	002528	002529	002530	002531	002532	902533	002534	0025 85	002536	002537	002538	00.0539	002540	002541	002542	002540
009F	002544	002545	002546	062547	007548	001549	002550	002551	002552	OC 2553	002554	002555	062556	002557	002558	002559

	•	,	,	,	•	5	•	,					c	D	ŧ	F
0040	002560	002561	002562	002563	002584	002585	002566	002567	002568	002569	002570	002571	002572	002573	002574	002575
00A1	002576	002577	002578	002579 002595	002580	002561 002597	002582 002568	002583 002569	002584	002585	002586	002687 002603	002588 002604	002589	902590 002606	002561
00A2	002502	002593	002610	002560	002500	0025613	002514	002615	002616	002617	002618	002619	002620	002621	002622	002623
DOA4	002624	002625	002620	002627	002628	002629	002630	002631	002632	002633	002634	002635	002636	002637	002638	002630
00A5	002640 U02656	002641	002642	002643 002669	002644 002660	002645 002661	002646 002662	002647 002663	002648 002664	002649 002665	002650	002651 002667	002652	002653	002654 002670	002655
0047	002672	002673	002674	002675	002676	002677	002678	002679	002680	002681	002682	002683	002684	002695	002686	002627
0048	002688	002688	005680	002691	002692	002693	002694	002695	002696	002697	002698	002699	002700	C02701 002717	002702 002718	002703
00A9 30AA	002704 002720	002705	002706 002722	002707 002723	002708 002724	002709 002725	002710	002711 002727	002712	002713	002714	002715	002716 002732	002733	002734	002736
ODAB	902736	002737	002736	002739	002740	002741	002742	002743	002744	002745	002746	002747	002748	002749	002750	002761
ODAC	002752	002753	002754	002755	002756	002757	002758	002759	002760	002761	002762	002763 092779	002764 002780	002765 002781	002768	002767 002783
00A0 00AE	002768	002789	002770	002771	002772 002786	002773	002774	002775 002791	002776 002792	002777 002793	002778	002795	002796	002797	002798	002790
ODAF	002800	002801	002902	002803	002804	002806	002808	002807	002808	002809	002810	002811	002812	002813	002614	002815
	0	1	2	3	4	5	3	7		9		8	с	D	E	F
		0000017	002618	002819	002820	002821	002822	002823	002824	002825	002826	002827	002828	002829	002830	002831
0080	002816	002617	002834	002835	002836	002837	002838	002830	002840	002841	002842	002843	002844	002845	002846	002847
0062	002948	002848	002850	002851	002852	002653	002854	002855	002856	002857	002858	002859	002860	002861	002862	002963
0083	002884	002865	002866 002882	002867 002883	002868	002869 002885	002870	002871	002872	002873 002889	002874 002890	002875 002891	002876 002892	002877 002893	002878 002894	002879 002895
0085	002896	002897	002898	002899	002900	002901	002902	002903	002904	002905	002905	002907	002908	002909	002910	002911
0086	002912	002913	002914 002930	002915	002916	002917	002918	002919 002935	002920	002921	002922 002938	002923 002939	002924 002940	002925	002926 002942	002927 002943
0067 0062	002928	002929 002945	002946	002947	002948	002949	002950	002951	002952	002953	002954	002965	002956	002957	002958	002950
0089	002960	002961	002962	002963	002964	002965	002966	002967	002968	002969	002970	002971	002972	002973	002974	002975
008A	002976	002977 002993	002978 002994	002979 002995	002980 002996	002981 002997	002982 002998	002983 002999	002964	002985 003001	002986 003002	002987 003003	002988	002989	002990 003006	002991 003007
008C	003008	003009	003010	003011	003012	003013	003014	003015	003016	003017	003018	003019	003020	003021	003022	003023
0080	003024	003025	003026	003027	003028	003029	003030	003031 003047	00303? 003049	003633 003049	003034 003050	003035	003036 003052	003037 003053	003038 003054	003033 003055
008E 008F	003040	003041 003057	003042 003058	003043 003059	003044 003060	003045 003061	003046 003062	003063	003064	003065	003066	003067	003068	003059	003070	003071
	0	1	2	3	4	5	6	,	8	9	•	8	с	D	E	F
99000	903072	003073	003074	003075	003076	003077	003078	003079	003080	003081	003062	003083	003084	003085	003086	003387
0001	003088	003089	003090	003091	003092	003093	003094	003095	003096	003097	003098	003C99	003100	003101	003102	003103
00C2 00C3	003104	003105	003106	003107	003108 003124	003109 003125	003110 003126	003111 003127	003112 003128	003113 003129	003114 003130	003115 003131	003116 003132	003117 003133	003118 003134	003119
80C4	003136	003137	003138	003139	003140	003141	003142	003143	003144	003145	003146	003147	003148	003149	003150	003151
00CS	003152 003268	003153	003154	003155	003156	003157 003173	003158	003159	003160	003161	003162	003163	003164	003165	003166	003167
00C6 00C7	003184	003169	003170 003186	003171 003187	003172	003173	003174 003190	003175 003191	003176 003192	003177 003193	003178 003194	003179 003195	003180 003196	003181 003197	003182 003198	003183 003199
00C8	003200	003201	003202	003203	003204	003205	003206	003207	003208	003209	003210	003211	003212	003213	003214	003215
00C9 00CA	003216 003232	003217 003233	003218	003219 003235	003220 003238	003221 003237	003222 003238	003723 003239	003224	003225 003241	003226 003242	003227	003228 003244	003229 003245	003230 003246	003231 003247
00008	003248	003249	003250	003251	003252	003253	003254	003255	003256	003257	003258	003243	003244	003261	003246	003263
00000	003264	003265	003266	003267	003268	003269	003270	003271	003272	003273	003274	003275	003276	003277	003278	003279
00C0 00CE	003290	003281 003297	003282	003283	003284	003285	003286	003287	003288 003304	003289 003305	003290	003291 003307	003292	003293	003294	003295
00C F	003312	003313	003314	003315	003316	003317	003318	003319	003320	003321	003322	003323	003324	003325	003326	003327
	0	1	2	3	4	6	6	7	8	9	•		c	D	E	F
3000	053328	003329	003330	603331	003332	003333	003334	003335	003336	003337	003338	003339	003340	003341	003342	003343
0001 0002	003344 003380	003346 003361	003346 003362	003347 003363	003348 003364	003349 003365	003350 003366	003351 003367	003352 003368	003353 003369	003364 003370	003365	003356 003372	003357 003373	003358 003374	003359 003375
0003	003376	003377	003378	003379	003360	003381	003382	003383	003384	003385	003386	003387	003385	003389	003390	003391
0004 0004	003392 003408	003393	003394	003395	002396	003397 003413	003398	003399	003400 003416	003401	003402	003403	003404	003405	003406	003407
0006	003424	003425	003426	003427	003428	003429	003430	003431	003432	003417 003433	003418 003434	003419 003435	003420 003436	003421 003437	003422 003438	003423
9007	303440	003441	003442	003443	003444	003445	003446	003447	003448	003449	003450	003451	003452	003453	003454	003455
0004 0009	003456 003472	003457 003473	003458 003474	003459 003475	003460 003476	003481 003477	003462 003478	003463 003479	003464 003460	003465 003481	003466 003482	003467 003483	003468 003484	003469 003485	003470 003486	003471 003487
000A	003486	003489	003480	003461	003492	003493	003494	003495	003496	003497	003498	003499	00.3500	003501	003502	003503
0006 000C	003604 003620	003506	003606	003507 003523	003508 003524	003509 003525	003510	003511 003527	003512 003528	003513	003514	003515	003516 003532	003517	003518	003519
2000	003536	003537	003638	003539	003540	003541	003525	003543	003528	003545	003530 003546	003531 003547	003532	003533 003549	003534 003550	003535
000 F	003552	003553	003654	003555	003656	003657	003658	003559	003560	003561	003562	003563	003564	003565	003566	003567
CODF	003546	70 <b>3569</b>	003670	003671	003572	003673	003674	003575	003576	003577	003578	003579	003580	003581	003582	003583
	0	1	2	ı	4	5	6	,	8	9	<b>A</b>	8	с	D	E	F
:00E0	003684	303585	003586	00::587	003588	003589	003590	003591	003592	003593	003594	003595	003596	003597	003596	003599
00€ 1	003600	003601	003602	003603	003804	003805	003806	003607	003608	003609	003610	003611	003612	003613	003614	003615
00E2 00E3	003616 003632	203617 003633	003618 003634	003819 003635	003620 003636	003621	003622	003623	003624	003625	003626	003627	003628	003629	003631	003631
0064	003648	003649	003650	003651	003656	003637 003653	003638 003654	003639 003655	003640 003666	003641 003657	003642 003658	003643 003659	003644 003660	003645 003661	003646 003662	003647 003663
0065	003664	003665	003886	903667	003868	003569	003670	003671	003672	003673	003674	003675	003676	003677	003678	003679
00E6 00E7	003680 903696	003681 003697	003662	003683 003499	003664	003685	003686 003702	003687 003703	003588	003689	003690 003706	003891	003692	003693	003694	003695
00E 8	003712	003713	003714	003715	003716	003717	003718	003719	003720	003/21	003706	003707 003723	003708 003724	003709 003725	003710 003726	003711 003727
ODE 9 ODE A	003728 003744	203729	203730	003731	003732	003733	003734	003735	003736	003737	003738	003739	003740	003741	00'3747	003743
ODE 8	003744 003760	003745 003761	003748 003762	003747 003763	003748 003764	003749 003765	003750 003766	003751 003767	003752 003768	003753 003769	003754 003770	003755	003756 003772	003757 003773	003758 003774	003759
004.C	003176	œ3777	003778	003779	003790	003781	003782	003783	003784	003785	003786	003787	00378F	003789	00379C	003775 003791
000ED 300EE	053792 003608	003793 003809	003794	003795	003796	003797	003798	003799	003800	1086 30	003802	003603	003804	003805	003806	003807
008 E	003808	003625	003810 003826	003811	003812 003828	003813 003629	003814 003830	003815 003831	003832	003812	003818	003819	003820 003836	00382	003822 003838	003873 003839
																~~~~

	0	,	2	3	•	5	•	,		•			с	o	ŧ	F	
00F0	003840	003841	003842	003643	003844	003645	003646	003847	003848	063849	003850	003851	003852	00.3853	003854	003855	
00F1	003856	003857 003873	003858	003859 003675	003660 003676	003861 003877	003862 003878	003863	003864	003665 003661	003966 003862	003867 003883	003868	003889	003670	003871	
00F 3	00.3666	003689	003890	003891	003692	003893	003894	003895	003896	00.3897	003898	003899	003900	003901	00.3907	003803	
00F4 00F5	003904 003920	003906	003906	003907 003923	003908	003909 003925	003910 003926	003911 003927	003912 003528	003913 003929	003914 003930	003915	003916 003932	003917 003933	00.3918	003919 003936	
00F 6	003936	003937	003938	00 39 39	003940	003941	003942	003943	003944	003945	003946	003947	003948	003949	00,3950	003961	
00F1 00F8	003952 003968	003953 003969	003954 003970	003955 003971	003956 003972	003957 003973	003958 003974	003959 003975	003960	003961 003977	003962 003978	00.3963 00.3979	003964	003965	003966	003967 003963	
00F 9	003964	003985	003986	003987	003968	003989	003990	003991	003992	003993	003994	00 3995	003996	00.3997	003998	003999	
OOF A	004000	004001	004002	004003	004004	004005	004006	004007	004008	004009	004010	004011	004012	004013	004014	004015	
00FC	004032	004033	004034	004035	004036	004037	004038	004039	004040	004041	004042	004043	004044	004045	004046	004047	
00F0 00FE	004048	004049	004050	004051 004057	004052	004053 004069	004054 004070	004055 004071	004056 004072	004057	004058 004074	004059 004075	004050	004061	004062	004063	
OOF F	004080	004081	004082	004083	004084	004085	004066	004087	004088	004089	004090	004091	004092	004093	004094	004095	
	0	۱	2	3	4	5	6	,			•	8	с	0	£	٤	
0100	004096	004097	004096	004099	004100	004101	004102	004103	004104	004105	004106	004107	004108	004109	004110	004111	
0101	004112	004113	004114	004115	004116	004117	004118	004119	004120	004121	004122	004123	004124	004125	004126	004127	
0102	004128	004129 004145	004130 004146	004131 004147	004132	004133 004149	004134	004135 004151	004136 004152	004137 004153	004138 004154	004139 004155	004140	004141 004157	004142 004158	004159	
0104	004160	004161	004162	004163	004164	004165	004166	004167	004168	004169	004170	004171	004172	004173	004174	004175	
0105 0106	004176 004192	004177 004193	004178 004194	004179 004195	004180	004181 004197	004182	004183	004184 004200	004185 004201	004186 004202	004187 004203	004188	004189 004205	004190	004191 004207	
0107	004208	004209	004210	004211	004212	004213	004214	004215	004216	004217	004218	004219	004220	004221	004222	004223	
0109	004224 004240	004225	004228 004242	004227 004243	004228 004244	004229 004245	004230	004231 004247	004232	004233 004249	004234 004250	004235 004251	004236q 004252	004237 004253	004238 004254	004239 004255	
010A	004256	004257	004258	004259	004260	004261	004262	004263	004264	004265	004266	004267	004268	004269	004270	004271	
0108	004272	004273	004274	004275	004276	004277	004278	004279	004280	004281 004297	004282	004283	004284	004285 004301	004286	004287 004303	
0100	004304	004 305	004306	004307	004308	004309	004310	004311	004312	004313	004314	004315	004316	004317	004318	004319	
010E 010F	004320	004321 004337	004322 004338	004323 004339	004324 004340	004325 004341	004326 004342	004327 004343	004328 004344	004329 004345	004330 004346	004331 004347	004332	004333	004334 004350	004335 004351	
	0	۱	2	3	4	5	6	,		9		8	с	D	٤	f	
0110	004352	004353	004354	004355	004356	004367	004358	004359	004380	004361	004362	004363	004 364	004365	004 366	004337	
0111	004368	004369	004370	004371 004387	004372	004373 004389	004374	004375	004376	004377 004393	004378	004379 004395	004380	004381	004382	004383	
0113	004400	004401	304402	004403	004404	004405	004406	004407	004408	004409	004410	004411	004396	004397 004413	004398 004414	004399	
0114	004416 004432	004417	004418	004419 004435	004420 004436	004421 004437	004422 004438	004423 004439	004424	004425	004426 004442	004427 004443	004428	004429	004430	004431	
0116	004448	004449	004450	004451	004452	004453	004454	004455	004456	004457	004458	004459	004460	004445 004461	004462	004447 004463	
0117	004464 004480	004465	004466	004467	004468	004469	004470	004471	004472	004473	004474	004475	004476	004477	004478	004479	
0118	004496	004481 004497	004482	004483 004499	004484 004500	004485 004501	004486 004502	004487 004503	004488 004504	004489 004505	004490 004506	004491 004507	004492 004508	004493 004509	004494	004495 004511	
011A	004512 004528	004513 004529	004514	004515	004516	004517	004518	004519	004520	004521	004522	004523	004524	004525	004528	304527	
0118 011C	004544	004545	004530 004546	004531 004547	004532 004548	004533 004549	004534 004550	004535 004551	004536 004552	004537 004553	004538	004539 004555	004540 004556	004541 004557	004542 004558	004543 004559	
011D 011E	004560 004576	004561 004577	004562 004578	004563 004579	004564 004580	004565 004581	004566 004582	004567 004583	004568 004584	004569 004585	004570 004586	004571 004587	004572	004573 004589	004574	304575 304591	
011F	004592	004593	004594	004595	004596	004581	004598	004589	004600	004601	004802	004603	004604	004605	004590	004607	
	0	1	2	3	4	5	•	7	6	9	<b>A</b>	8	с	D	٤	F	
0170	004608	004609	004610	004611	004612	004613	004614	004615	004618	004617	004618	004619	004620	004621	004622	004623	
0121	004624	004625 004641	004626 004642	004627 004643	004628	004629	004630 004646	004631	004632	004633 004649	004634	004635	004636 004652	004637 004653	7)453B	0046 <b>39</b> 204655	
0123	004656	004657	004658	004659	004660	004661	004662	004663	004664	004665	004666	004667	004652	004653	01.4654 (4.4670	07-H6515 004671	
0124	004672	004673 004689	004674 004690	004675 004691	004676 004692	004677 004693	004678 004694	004679 004695	004680 004696	004681 004697	004682 004698	004683	004684	004685 004701	004398 004202	004687 004703	
0126	004704	004705	004706	004707	004708	004709	004710	004711	004712	004713	004714	004715	004716	004717	004118	004719	
0127 0128	004720	004721	004722	004723	004724	004725	004726	004727 004743	004728	004729	004730 004746	004731 004747	004732	004733	004734	G047 <b>35</b> 064751	
0129	004752	004753	004754	004755	004756	004757	004758	004759	004760	004761	004762	004763	004764	004/65	004166	004767	
012A 0128	004768	004769	004770 004786	004771 004787	004772	004773	004774	004775	004776	004777	904778 904794	004779	004780	004781 004797	004 182 1354 798	064783	
C12C	004800	004801	004802	004803	004804	004805	004805	004807	004808	004809	004810	004811	004812	004813	004814	004815	
012D 012E	004816	004817 004833	004818 004834	004819 004835	004820 004836	004821 004837	004822 004838	004823 004839	004824 004840	004825 004841	004826 004842	004827 004843	004828 004844	004829 004845	004830 904846	004A33 (8) <b>4847</b>	
0175	004646	004849	004850	004851	004852	004853	004854	004855	004856	004857	004858	004859	004860	004861	004862	004863	
			-					_	_			_					
A	0	1	2	3	4	5	8	1	8	9	•	8	د	D	ŧ	\$	
0130	004864	004865	004866 004682	004867 004883	004868	004869 004885	004870	004871 004887	004672	004873 004889	004874 004890	004875 004891	004876 004892	004817 004833	004618 004594	004879 0.4895	
0132	004896	004897	004898	004899	004900	004901	004902	004903	004904	004905	004906	004907	004908	004909	0104910	004911	
C133 C134	004912 004928	004913 004929	004914 004930	004915	004916 004932	004917 004933	004918	004919 004935	004920	004921 004937	004922 004938	004923 004939	004924 004940	004925	004926 004942	334927 064943	
0135	004944	004945	004946	004947	004948	004949	004950	004951	004952	004953	004954	004955	004956	004957	004958	004959	
0136	004960 004976	004961 004977	004962 004978	004963 004979	004964 004980	004965 004981	004966 004982	004967 004983	004968 004984	004969 004985	004970 004986	004971 004987	004972 004988	0049?3 004989	004990	354915 304991	
0138	004992	004993	004994	004995	004996	004997	004998	004999	005000	005001	005002	305003	005004	005005	005006	005007	
C139 013A	005008	005009	005010 005026	005011 005027	005012	005013 005029	005014 005030	005015 005031	005016 005032	005017 005033	005018 005034	005019 005035	005020 005036	005621 905037	005022 005008	005039 005039	
0138	005040	005041	005042	005043	005044	005045	005046	005047	005048	005049	005050	005051	005052	005053	005/354	005055	
0130	005056 005072	005057 005073	005058 005074	005059 005075	005060 005076	005061 005077	005062 005078	005063	005064	005065	005056 005082	005067 005083	005068	005069	005070	005071 005087	
013E	005088	005089	005090	005091	005092	005093	005094	005079	005096	005097	005082	005099	005100	005085	005102	205103	
0134	005104	005105	005106	005107	005108	005109	005110	005111	005112	005113	005114	005115	005116	005117	005118	005119	

.

•

	0	•	2	3	4	5	6	,		9	<b>A</b>	8	с	D	E	F
0140	005120	005121	005122	005123	005124	005125	005126	005127	005128	005129	005130	005131	005132	005133	005134	005135
0141	005136	005137	005138	005139	005140	005141	005142	005143	005144	005145	005146	005147	005148	005149	005150	005151
0142	005152	005153	005154	005155	005156	005157	005158	005159	005160	005161	005162	005163	005164	005165	005166	005167
0143	005168	005169	005170	005171	005172	005173	005174	005175	005176	005177	005178	005179	005180	005181	005182	005183
0144	005184	005185	005186	005187	005188	005189	005190	005191	005192	005193	005194	005195 005211	005196	005197 005213	005198	005199 005215
0145	005200 005216	005201	005202	005203	005204 005220	005205	005206 005222	005207 005223	005208	005209 005225	005210	005227	005228	005279	005230	005231
0147	005212	005233	005234	005235	005236	005237	005238	005239	005240	005241	005242	005243	005244	005245	005246	065247
0148	005248	005249	005250	005251	005252	005253	005254	005255	005256	005257	005258	005259	005260	005261	005262	005263
0149	005264	005265	005266	005267	005268	005269	005270	005271	005272	005273	005274	005275	005276	005277	005278	005279
018A	005280	005281	005282	005283	005284	005285	005286	005287	005288	005289	005290	005291	005292	005293	005294 005310	005295 005311
0148 014C	005296	005297	005298	005299 005315	005300 005316	005301	005302 005318	005303 005319	005304	005305 005321	005306 005322	005307 005323	005308 005324	005309 005325	005376	005327
0140	005312	005313	005330	005313	005332	005333	005334	005335	005336	005337	005338	005339	005340	005341	005342	005343
014E	005344	005345	005 346	005 347	005 348	005349	005350	005351	005362	005353	005354	005365	005358	005367	005358	005359
014F	005360	005361	005362	005 363	005364	005 365	005366	005367	005 368	005369	005370	005371	005372	005373	005374	005375
	0	,	2	3	4	5	6	,		9		8	с	D	E	F
	-															
0150	005376	005377	005378	005379	005 380	005381	005382	005383	005 384	005 385	005386	005387	005388	005389	005390	005301
0151	005392	005393	005394	005395	005396	005397 005413	005398 005414	005399	005400 005416	005401 005417	005402 005418	005403 005419	005404 005420	005405	005406	005407 005423
0152	005408	005409 005425	005426	005477	005428	005473	005430	005431	005432	005433	005434	005435	005436	005437	005438	005439
0154	005440	005441	005442	005443	005444	005445	005446	005447	005448	005449	005450	005451	005452	005453	005454	005455
0155	005456	005457	005458	005459	005460	005461	005462	005463	005464	005465	005466	005467	005468	005469	005470	005471
0154	005472	005473	005474	005475	005476	005477	005478	005479	005480	005481	005482	005483 005499	005484 005500	005485 005501	005486 005502	005487 005503
0157	005488	005489	005490	005491 005507	005492 005508	005493 005509	005494 005510	005495 006511	005496	005497	005498 005514	005499	005500	005501	005502	005503
0158	005504 005520	005505 005521	005522	005523	005524	005525	005526	005527	005528	005529	005530	005531	005532	005533	005534	005535
015A	005538	005537	005538	005539	005540	005541	005542	0055+3	005544	005545	005546	005547	005548	005549	005550	005551
0158	005552	005553	005554	005555	006556	005557	005558	005559	005560	005561	005562	005563	005564	005565	005566	005567
015C	005588	005569	005570	005571	005572	C05573	005574	005575	005576	0055 17	005578	005579	005580	005581	005582	005583
0150	005584	006585	006586	005587	005588	005589	005590	005591	005592	005593	005594	005595	005596	005597 005613	005598	005599 005615
015E 015F	005600	005601 005617	005602 005618	005603	005604	005605	005606 005622	005607 005623	005608 005624	005609 005625	005610 005626	005611 005627	005612 005628	005629	005630	005631
0107	003610	000017	000010	000010												
	•						•	•		•			~	•		F
	0	1	2	3	4	5	6	,	8	9	A	8	с	D	E	-
0180	005632	005633	005634	005835	005636	006637 q	005638	005639	005640	005641	005642	005643	005644	005645	005646q	005647
0161	005648	005649	005650	005651	006652	005653	005654	005655	005656	005657	005658	005659	005660	005661	005662	005663
0162	005664	005665	005666	005667	005668	005669	005670	005671	005672	005673	005674	005675	005676	005677	005678	005679
0163	005680 005698	005681 005697	005682 005696	005883	005684	005685	005666	005687	005688	005689	005690	005691	005692	005693	005694	005695 005711
0165	005712	005713	005714	005899	005700 005716	005701 005717	005702 005718	005703 005719	005704 005720	005705	005706	005707	005708 005724	005705	005726	005727
0156	005728	005729	005730	005731	005732	005733	005734	005735	005736	005737	005738	005739	005740	005741	005742	005743
0167	005744	005745	005746	005747	005748	005749	005750	005751	005752	005753	005754	005755	005756	005757	005758	005759
0168	005760	005761	005762	005763	005764	005765	005766	005767	005768	005769	005770	005771	005772	005773	005774	005775
0169	005776	005777	005778	005779	005780	005781	005782	005783	005784	005785	005786	005787	005788	005789	005790	005791
016A 0168	005792 005808	005793	005794 005810	005795	005796 005812	005797	005798 005814	005799 005815	005800 005816	005801 005817	005802 005818	005803	005804 005820	005805	005806 005822	005807 005823
0100	005824	005825	005826	005827	005828	005829	005830	005831	005832	005833	005834	005835	005836	005837	005838	005839
0160	005840	005841	005842	005843	005844	005845	005846	005847	005848	005849	005850	005851	005852	005853	005854	005855
016E	005858	005857	006858	005859	005860	005861	005862	005863	005864	005865	005866	005867	005868	005869	005870	005871
016F	005872	005873	005874	005875	005876	005877	005878	005879	005880	005881	005882	005883	005884	005885	005866	005887
	0	1	2	3	4	5	6	,	8	9	<b>A</b>	B	с	D	E	F
0170	005888	005889	005890	005891	005892	005893	005894	005895	005896	005897	005898	005899	005900	005901	005902	005903
0171	005904	005905	005908	005907	005908	005909	005910	005911	005912	005913	005914	905915	005916	005917	005918	005919
0172	005920	005921	005922	005923	005924	005925	005926	005927	005928	005929	005930	005931	005932	005933	005934	005935
0173	005936	005937	005938	005939	005940	005941	005942	005943	005944	005945	005946	005947	005948	005949	005950	005951
0174 0175	005952 005968	005953 005969	005954 005970	005955 005971	005956 005972	005957 005973	005958 005974	005959 005975	005960 005976	005961 005977	005962 005978	005963 005979	005964 005980	005965	005966	005967 005983
0176	005984	005965	005986	005967	005968	005989	005990	005991	005992	005993	005978	005995	005980	005981 005997	Q05982 Q05998	005999
0177	006000	006001	006002	006003	006004	006005	006006	006007	006008	006009	006010	006011	006012	006013	006014	006015
0176	006016	006017	006018	006019	006020	006021	006022	006023	006024	006025	006026	006027	006028	006029	006030	006031
0178	006032	006033	006034	006035	006036	006037	006038	006039	006040	006041	006042	006043	006044	006045	006046	006047
017A 0178	006048 006084	006049 006065	006050 006066	006051 006067	006052 006068	006053 006069	006054 006070	006055 006071	006056 006072	006057 006073	006058 006074	006059 006075	006060	006061 006077	006062 006078	006063 006079
017C	006060	006081	006082	006083	00608+	006085	006086	006087	006088	006089	006090	006091	006092	006093	006094	006095
0170	006096	006097	006098	006099	006100	006101	006102	006103	006104	006105	006106	006107	006108	006109	006110	006111
017E	006112	006113	006114	006115	006118	006117	006118	006119	006120	006121	006122	006123	006124	006125	006126	006127
017F	006128	006129	006130	006131	006132	006133	006134	006135	006136	006137	006138	006139	006140	006141	006142	006143
	0	1	2	3	4	5	6	7	8	9		8	с	0	E	F
0180	006144	006145	005146	006147	006148	006149	006150	006151	006152	006153	006154	006155	006156	006167	006168	006150
0181	006160	006161	006162	006163	006164	006165	006150	006151	006152	006153	006154	006171	006156	006157 006173	006158 006174	00£159 006175
0182	006176	006177	006178	006179	005180	006181	006182	006183	006184	006185	006186	006187	006188	006189	006190	006191
0183	006192	006193	006194	006195	006196	006197	006198	006199	006200	006201	006202	006203	006204	006205	006206	006207
0184	006208	006209	006210	006211	006212	006213	006214	006215	006216	006217	006218	006219	006220	006221	006222	006223
0185	006224 006240	006225	006726 006242	006227 006243	006228	006229	006230 006246	006231	006232	006233	006234	006235	006236	006237	006238	006239
0187	006256	006257	006258	006243	006244 006260	006245 006261	006262	006247 006263	006248 006264	006249 006265	006250 006266	006251 006267	006252	006253 006269	006254 006270	006255 006271
0188	006272	006273	006274	006275	006276	006277	006278	006279	006280	006281	006282	006283	006284	006285	006266	006287
0169	006288	006289	006290	00€291	006292	006293	006294	006295	006296	006297	006298	006299	006300	006301	006302	006303
0184	006304	006 305	006306	006307	006308	006309	006310	006311	006312	006313	006314	006315	006316	006317	006318	006319
0188 018C	006320 006336	006321 006337	006322 006338	006323 006339	006324 006340	006325	006326 006342	006377 006343	006328	006329	006330	006331	006332	006333	006334	006335
0180	006352	006353	006354	006339	006356	006341 006357	006358	006359	006344 006360	006345 006361	006346 006362	006347	006348 006364	006349 006365	006350 006366	006351 006367
018E	006368	006 369	006370	006371	006372	006373	006374	006375	006376	006377	006378	006379	006380	006381	006382	006383
OISF	006384	006385	006 386	006387	006388	006389	006390	006391	006 392	006393	006394	006395	006396	006397	006396	006399

1

B-6

	•	1	2	3	4	5		,					c	D	E	F
0190	006400	005401	006402	008403	005404	006/205	006406	006407	006408	006409	006410	006411	008412	008413	006414	C38615
0191	006416	006417	006418	006419	006420	006421	006422	006423	006424	008425	006426	006427	006428	006429	006430	008431
0192	006432	008433	006434	006435 006451	006436	006437 006463	006438	006439 006456	006440	006441	006442	008443	006444	006445	006448	006447
0193	006464	006465	006466	006467	006468	006468	006470	006471	006472	006473	006474	006475	006476	006477	006478	008478
0195	006480	006481	006462	006483	006484	006485	006486	006487	006488	006489	006490	005491	006492	006493	008494	005495
0198	006496	006497	006496	006499	006500	006501	006502	006503	006504	006505	008506	006507	008508	008508	005510	008511
0197	006512 006526	006513 006529	006530	006515	006516	006617 006533	006518	006519	206520	006521 006537	006522 006538	006523	008524 008540	008625 008541	006626 006642	000627
0198	008544	006545	006546	006547	006548	006549	006550	006551	008562	008563	008564	006556	006558	006557	008558	000000
019A	006560	006561	006562	006563	008564	006565	006566	006567	006568	006569	006570	006571	006572	006573	006574	006575
0196	006576	006577	006578 006594	006579 006595	008580 006596	006581 006597	006582	006583 006599	006584	008585	006586	006587	006568	006589	008560	000001
019C 019D	006608	006609	006510	006595	008596	006597	006596	006615	006616	006617	006618	006619	006620	008621	006606	000007
019E	008624	006625	006626	006627	006628	006629	006630	006631	006632	006633	006634	006635	006636	008637	008638	000630
019F	008640	006641	006642	006643	006644	006646	006646	008647	006648	006649	006850	006651	006652	000053	006654	000005
	0	1	2	3	4	5	6	,	8	9		8	C	D	E	F
01A0 01A1	006656	006657 006673	006658	006659 006675	006680 006676	008661 008677	006862 006678	006653	006664	006665 006681	0066682	005667 005683	006688	006665	008670	008671 008667
01A2	005686	006689	006690	006691	006692	006693	006694	006695	006896	006697	005696	006699	006700	006701	006702	006703
01A3	006704	006705	006706	006707	006708	006709	006710	006711	006712	006713	006714	006715	006716	006717	006718	006719
01A4	006720	006721	006722 006738	006723	006724 006740	006725 006741	006728	006727	006728	006729 006745	006730	006731 006747	006732	006733	006734 006750	006736 006761
01A5 01A8	006738 006752	006737	006754	006756	008758	006757	006758	006743 006759	006760	006761	006762	006763	006764	006765	006766	006767
01A7	006768	006769	006770	006771	006772	006773	006774	006775	008773	006777	006778	006779	006780	006781	006782	006783
0148	006784	006785	006786	006767	006798	006789	006790	006791	006792	006793	006794	006795	006796	006797	006798	006789
0149	006600	006801	006802	006803	006804	006805	006808	008807 008823	006806 006824	006809 006825	006610	006811 006827	006812 006626	006813	006614	006815
01AA 01A8	006832	006833	008834	006836	006636	006837	006636	006839	006840	005841	006842	006843	006844	006645	005646	006847
OIAC	006848	006849	006850	006851	006852	006863	006854	006865	006856	006857	006868	008859	006660	006861	006862	000063
OIAD	006864	006855	008666	006867	006864	006869	006870	006871	006872	006873	006874	006875	006876	006877 006693	006678 006694	000879
01AE 01AF	000000	006881	006882	006883	006900	006601	006602	005903	008904	006906	008906	006907	008908	006909	006910	008911
•																
	0	1.1	2	3	4	5	8	7	8	9		8	c	D	E	F
0180	008912	006913	008914	006915	006616	006917	006318	006919	006920	008921	008922	008923	008924	006925	008926	008827
0181	008828	008929	006930	006931	006932	006933	006934	008935	008638	006937	008938	008939	008940	008941	008942	008943
0182	008944 008960	006945	006946 006962	006947	006948	006949 006965	006950	006951	006952	006953	006954 005970	006965	008958	008967	008968	008958
0183 0194	006876	006977	008978	006979	006980	006965	006986	006967 008983	006968 006984	006969 006965	006986	008971 008987	006972	005973	008974	008876
0185	006992	006993	006994	005995	005996	006997	006998	006999	007000	007001	007002	007003	007004	007005	007006	007007
0186	007008	007009	007010	007011	007012	007013	007014	007015	097018	007017	007018	007019	007020	007021	007022	007023
0187 0188	007024	007025	007026 007042	007027	007028	007029 007045	007030	007031 007047	007032	007033	007034 007050	007036 007061	007036 007052	007037 007053	007038 007054	007038
0189	007056	007057	007058	007053	007060	007061	007062	007063	007084	007065	007066	007087	007068	007069	007070	007071
018A	007072	007073	007074	007075	007076	007077	007078	007079	007080	007081	007082	007083	007084	007085	007086	007087
0188 018C	007088	007089	007090	007091	007092 007108	007093 007109	007094	007095 007111	007096 007112	007097	007098	007099	007100 007116	007101	007102 007118	007103 007119
0180	007120	067121	007122	007123	007124	007125	007126	007127	007128	007129	007130	007131	007132	007133	007134	007136
018E	007136	007137	007138	007139	007140	007141	007142	007143	007144	007145	007148	007 147	007145	007149	007150	007151
018F	007152	007153	007154	007155	007156	007157	007 158	007159	607160	007161	007182	007 163	007184	007165	007168	007 167
	0	۱	2	3	4	5	6	7		•	A	8	С	D	E	F
01C0	007168	007169	007170	007171	007172	007173	007174	007175	007178	007177	007178	007179	007 180	007181	007182	007163
01C1	007184	007185	007186	007187	007188	007189	007190	007191	007192	007193	007194	007195	007196	007197	007 198	007163
01C2	007200	007201	007202	007203	007204	007205	007206	907207	007208	007209	007210	007211	007212	007213	007214	007215
01C3 01C4	007216	007217 007233	007218 007234	007219	007220 007236	007221 007237	007222	007223 007239	007224 007240	007225 007241	007226 007242	007227 007243	007228 007244	007229 007246	007230 007246	007231 007247
01C5	007248	007249	007250	007251	007252	007253	007254	007255	007256	007257	007258	007259	007260	007261	007262	007263
01C6	007264	007265	007266	007267	007268	007268	007270	007271	007272	007273	007274	007276	007276	007277	007278	007279
01C7 01C8	007280 007296	007281 007297	007282	007263 007299	007284 007300	007285	007286	007287 007303	007288 007304	007289 007305	007290 007306	007291 007307	007292 007308	007293 007309	007294 007310	007295 007311
0108	007312	007313	007296	007299	007316	007301	067302	007303	007304	007321	007308	007323	007324	007325	007326	007311
OICA	007328	007329	007330	007331	007332	007333	007334	007336	007336	007337	007338	007339	007340	007341	007342	007343
01CB	007344	007345	007346	007347	007348	007349	007350	007361	007362	007353	007354	007365	007358	007367	007358	007350
01CC 01CD	007360	007361 007377	007362	007363	007364	007365 007361	007366	007367	007368	007369	007370 007386	007371 007387	007372 007388	007373	007374	Q07375 Q07301
OICE	007392	007393	007394	007395	007396	007397	007388	007399	007400	007401	007402	007403	007404	007405	007408	007407
01CF	007408	007409	007410	007411	007412	007413	007414	007415	007416	007417	007418	007419	007420	007421	007422	807423
	0	١	2	3	4	5	6	7	•	٠	•	8	с	D	E	Ŧ
0100	007424	007425	007426	007427	007428	007429	007430	007431	007432	007433	007434	007435	007436	007437	007438	807438
0101	007440	007441	007442	007443	007444	007445	007446	007447	007448	007449	007450	007451	007452	007463	007454	007466
0102 0103	007456 007472	037457 007473	007458 007474	007459 007475	007460 007476	007461 007477	007462 007478	007463 007479	007464 007480	007465 007481	007466 0C7482	007467 007483	007488	007469 007485	007470	907471 007467
0104	007488	007489	007490	007491	007492	007493	ພ7494	007495	007496	007497	007498	007499	007500	007501	007502	007903
0105	007504	007505	007506	007507	007508	007509	007510	007511	007512	007513	007514	007515	007518	007517	007518	007519
0106	007520 007536	007521 007537	007522	007523 007539	007524 907540	007525 007541	007526	007527 007543	007528	007529 007545	007530 007548	007531 007547	007532	007533 007549	007534 007550	007636 007561
0108	007552	007553	007538	007555	007556	00/541	007558	007559	007560	007561	007562	007563	007564	007565	007566	007567
0109	007563	007569	007570	007571	007572	007573	007574	007575	007576	007577	007578	007579	007580	007581	007582	007583
DIDA	007584	007585	007586	007587	007588	007589	007590	007591	007592	007593	007594	007595	007596	007597	007598	007589 00761s
0108 010C	007600 007616	007601 007617	007602 007618	007603 007619	007804 007620	007605 007621	007606	007607 007623	007608	007609 007625	007610 007626	007611	007612	007613	007614	007631
0100	007632	007633	007634	007635	007636	007637	007638	007639	007640	007641	007642	007643	007644	007645	007646	007847
DIDE	007648	007649	007650	007651	007652	007653	007054	007655	007656	007667	007658	007659	007660	007661	007662	007683
DIDF	007664	007665	007666	007667	007668	007668	007673	007671	007672	007673	007874	007675	007676	007677	007678	007679

.

	0	۱	2	3	4	5		,			•		c	D	E	#
01E0	007680	007661	007682	007683	007684	007685	007686	007687	007688	007689	007690	007891	007592	007683	007684	007005
0161	00/696	007697	007698	007699	007700	007701	007702	007703	007704	007705	007706	007707	007708	007708	007710	637711
0162	007712	007713	007714	007715	007716	007717	007718	007719	007720	007721	007722	007723	007724	007725	007726	007727
0123	007726	007729	007730	007731	007732	007733	007734	007735	007736	007737	007738	007739	907740	007741	007742	007743
OTE4	007744	007745	007748	007747	007748	007749	007750	007751	007752	907753	007754	007755	007756	007757	007758	007758
01E5	007760	007761	007762	007763	007784	007785	007768	007767	007768	007769	007770	007771	007772	007773	007774	007775
0156	007776	007777	007778	007779	007780	007781	007782	007783	007784	007785	007786	007787	007788	007789	007790	007781
01E7	007792	007793	007794	007796	007796	007797	007798	007799	007800	007801	007802	007803	007804	007805	007806	307807
01E8	007808	007809	007810	007811	007812	007813	007814	007815	007816	007817	007818	007819	007820	007821	007822	007823
0169	007824	007825	007828	007827	007828	007829	007830	007831	007832	007833	007834	007835	007836	207837	007838	307930
OVEA	007840	007841	007842	007843	007844	007845	007846	007847	007848	007849	007850	007851	007852	007853	007854	007856
01E8	007856	007867	007858	007858	007860	007861	007862	007863	007864	007865	007866	007867	007868	007069	007870	007871
01EC	007872	007873	007874	007875	007876	007877	007878	007879	007880	007881	007882	007883	007884	007865	007626	007887
01ED	007686	007889	007890	007891	007892	007893	007894	007895	007896	007897	007896	007899	007900	007901	30/902	007903
OIEE	007801	007905	007908	007907	007908	007909	007910	007911	007912	007913	007914	007915	007916	007917	007918	007919
OIEF	007920	007921	007922	007923	007924	007925	007926	007927	007828	007929	007930	007931	007932	007933	007934	007935
	0	1	2	3	4	5		,				8	c	o	E	F
01F0	007936	007937	007938	007939	007940	007941	007942	007943	007944	007945	007946	007947	007948	007949	007950	007951
01F1	007952	007963	007054	007965	007956	007957	007958	007959	007960	007961	007962	007963	007954	007965	007966	007967
01F2	007968	007969	007970	007971	007972	007973	007974	007975	007976	007977	007978	007979	007960	007981	007982	007983
01F3	007984	007985	007586	007967	097966	007989	007990	007991	007992	007993	007994	007995	007996	007997	007996	007988
0154	0008000	008001	008002	008003	008004	008005	008006	008007	008008	008009	008010	008011	008012	006013	008014	008015
01F5	008016	008017	008018	008019	008020	008021	008022	008023	008024	008025	008026	002027	008028	008029	008/30	008931
01F8	008032	008033	008034	608035	008036	008037	008038	008039	008040	006041	008042	038043	008044	038045	009646	008047
0157	008048	008049	008050	008061	008052	006053	008054	008055	008056	008057	008058	008059	008060	008061	008062	008063
01F8	008064	006066	008066	008067	008068	008069	008070	008071	008072	008073	008074	008075	008076	008077	005078	008079
01F9	008080	008081	009082	008063	008084	008085	008086	008087	008088	008089	003090	008091	008092	008093	008094	008095
01FA	008096	008097	009098	008098	008100	008101	008102	008103	008104	003105	008106	008107	008108	008109	008110	006111
01F8	008112	008113	008114	008115	008116	008117	008118	008119	008120	008121	008122	008123	008124	008125	008126	008127
01FC	008128	008129	008130	008131	008132	008133	008134	008135	008136	008137	008138	008139	008140	008141	008142	008143
01 F D	008144	008145	008146	008147	008148	006149	008150	008151	008152	008153	008154	008155	008156	008157	008158	008158
OIFE	008180	008161	008162	008163	008164	008165	008186	008167	008168	008169	008170	008171	008172	008173	008174	008175
01 F F	008176	008177	008178	008179	008180	008181	008182	008183	008184	006185	008186	008187	005155	008189	008190	008191


đ

### APPENDIX C

#### HEXADECIMAL CONVERSION TABLE

Converting to hexadecimal may be simplified by using the following table.

To convert  $(61275)_{10}$  to hexadecimal, using the table: the table entry closest to, but not greater than,  $(61275)_{10}$  is  $(61184)_{10}$ , which equals  $(EF00)_{16}$  from the table. Subtracting 61,184 from the original number  $(61275-61184)_{10}$  leaves a remainder of  $(91)_{10}$ , which equals  $(5B)_{16}$ . Therefore,  $(61275)_{10} = (EF5B)_{16}$ .



#### APPENDIX D

# HEXADECIMAL ADDITIONS

In the following Hexadecimal Addition Table, all values represent the result of an addition of a hexadecimal character from the column across the top and the column down the left side. The result of the addition is found where the two characters to be added intersect within the table. All values above the slanted line represent the result of an addition with no carry generated; all those values below the slanted line represent the result of an addition with a carry of one generated into the next character position of the hexadecimal result.

				ŀ	IEXA	DECIN	MAL A	DDIT	ION -	FABLI	E				
0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	. 0
2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	0	1
3	4	5	6	7	8	9	Α	В	С	D	Ε	F	0	1	2
4	5	6	7	8	9	Α	В	С	D	E	F	0	1	2	3
5															
6	7	8	9	Α	B	С	D	E	F	0	1	2	3	4	5
7	8	9	Α	В	С	D	E	F	0	1	2	3	4	5	6
8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
9	Α	В	С	D	E	F	0	1	2	3	4	5	6	7	8
Α	В	С	D	E	F	0	1	2	3	4	5	6	7	8	9
в	С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α
С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В
D	E	F	0	1	2	3	4	5	6	7	8	9	Α	В	С
Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е

. · · · . . . .

# APPENDIX E

# NUMERICAL INFORMATION

24	-	2 <sup>.n</sup>
	n 0	
1 2	1	1.0 0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64 128	8 7	0.015 625 0.007 812 5
256 512	8 9	0.003 906 25 0.001 953 125
1 024	10	0.000 976 562 5
2 048	11	0.000 488 281 25 TABLE OF BOWERS OF TWO
4 096	12	0.000 244 140 625 TABLE OF POWERS OF TWO
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536 131 072	16	0.000 015 258 789 062 5
262 144	17 18	0.000 007 629 394 531 25 0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 048 576	20	0.000 000 953 674 316 406 25
2 097 152	21	0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216 33 554 432	24 25	0.000 000 059 604 644 775 390 625 0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824	30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296 8 589 934 592	32	0.000 000 000 232 830 643 653 869 628 906 25
17 179 869 184	33 34	0.000 000 000 116 415 321 826 934 814 453 125 0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 029 103 830 456 733 703 613 281 25
68 719 476 736	36	0.000 000 014 551 915 228 366 851 806 640 625
137 438 953 472	37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944	38	0.000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888	39	0.000 000 001 818 989 403 545 856 475 830 078 125
1 099 511 627 776	40	0.000 000 000 000 909 494 701 772 928 237 915 039 062 5
2 199 023 255 552 4 398 046 511 104	41 42	0.000 000 000 000 454 747 350 886 464 118 957 519 531 25 0.000 000 000 000 227 373 675 443 232 059 478 759 765 625
8 796 093 022 208	43	0.000 000 000 000 113 686 837 721 616 029 739 379 882 812 5
17 592 186 044 416	44	0.000 000 000 000 056 843 418 860 808 014 869 689 941 406 25
35 184 372 088 832	45	0.000 000 000 000 028 421 709 430 404 007 434 844 970 703 125
70 368 744 177 664 140 737 488 355 328	46 47	0.000 000 000 000 014 210 854 715 202 003 717 422 485 351 562 5 0.000 000 000 000 007 105 427 357 601 001 858 711 242 675 781 25
281 474 976 710 656 562 949 953 421 312	48 49	0.000 000 000 000 003 552 713 678 800 500 929 355 621 337 890 625 0.000 000 000 001 776 356 839 400 250 464 677 810 668 945 312 5
1 125 899 906 842 624	50	0.000 000 000 000 000 888 178 419 700 125 232 338 905 334 472 656 25
2 251 799 813 685 248	51	0.000 000 000 000 000 444 089 209 850 062 616 169 452 667 236 328 125
4 503 599 627 370 496	52	0.000 000 000 000 000 222 044 604 925 031 308 084 726 333 618 164 062 5
9 007 199 254 740 992	53	0.000 000 000 000 000 111 022 302 462 515 654 042 363 166 809 082 031 25
18 014 398 509 481 984 36 028 797 018 963 968	54 55	0.000 000 000 000 000 055 511 151 231 257 827 021 181 583 404 541 015 625 0.000 000 000 000 000 027 755 575 615 628 913 510 590 791 702 270 507 812 5
72 057 594 037 927 936 144 115 188 075 855 872	56 57	0.000 000 000 000 000 013 877 787 807 814 456 755 295 395 851 135 253 906 25 0.000 000 000 000 000 006 938 893 903 907 228 377 647 697 925 567 626 953 125
288 230 376 151 711 744	58	0.000 000 000 000 000 000 938 895 905 907 228 377 647 697 925 587 626 953 125
576 480 752 303 423 488	59	0.000 000 000 000 000 001 734 723 475 976 807 094 411 924 481 391 906 738 281 25
1 152 921 504 606 846 976	60	0.000 000 000 000 000 000 867 361 737 988 403 547 205 962 240 695 953 369 140 625
2 305 843 009 213 693 952	61	0.000 000 000 000 000 000 433 680 868 994 201 773 602 981 120 347 976 684 570 312 5
4 611 686 018 427 387 904	62	0.000 000 000 000 000 216 840 434 497 100 886 801 490 560 173 988 342 285 156 25
9 223 372 036 854 775 608	<sub>_</sub> 63	0.000 000 000 000 000 000 108 420 217 248 550 443 400 745 380 086 994 171 142 578 125

( 

# APPENDIX F

# TABLE OF POWERS OF SIXTEEN

					16 <sup>n</sup>	n			16 <sup>-n</sup>			
					1	0	0.10000	00000	00000	00000	x	10
					16	1	0.62500	00000	00000	00000	×	10 <sup>-1</sup>
					<b>2</b> 56	2	0.39062	50000	00000	00000	x	10 <sup>-2</sup>
				4	096	3	0.24414	06250	00000	00000	×	10 <sup>-3</sup>
				65	536	4	0.15258	78906	25000	00000	×	10-4
			۱	048	576	5	0.95367	43164	06250	00000	×	10-6
			16	777	216	6	0.59604	64477	53906	25000	×	10 <sup>-7</sup>
			268	435	<b>45</b> 6	7	0.37252	90298	46191	40625	x	10-8
	•	4	294	967	296	8	0.23283	06436	53869	62891	x	10 <sup>-9</sup>
		68	719	476	736	9	0.14551	91522	83668	51807	×	10-10
	1	099	511	627	776	10	0.90949	47017	7 <b>2</b> 928	23792	×	10-12
	17	592	186	044	416	11	0.56843	41886	08080	14870	×	10-13
	281	474	976	710	<b>65</b> 6	12	<b>0.3</b> 55 <b>27</b>	13678	80050	09294	×	10-14
4	503	599	627	370	<b>49</b> 6	13	0.22204	46049	25031	30808	×	10-15
72	057	594	037	927	936	14	0.13877	78780	78144	56755	×	10-16
152	921	504	606	846	<b>97</b> 6	15	0.867 <b>36</b>	17379	88403	54721	×	10 <sup>-18</sup>

#### TABLE OF POWERS OF TEN

1

			<u>10</u> n	<u>n</u>		10	'n			
			۱	0	1.0000	0000	0000	0000		
			A	1	0.1999	9999	99 <b>99</b>	999A		_
			64	2	0.28F5	C28F	5C28	F 5 C 3	×	16-1
			3 E 8	3	0.4189	374B	C6 A7	E F 9 E	×	16-2
			2710	4	0.68DB	8 8 AC	710C	B296	×	16-3
		1	86A0	5	0.A7C5	AC47	1B47	8423	×	16-4
		F	4240	6	0.10C6	F 7 A 0	B 5 E D	8 D3 7	×	16-4
		98	9680	7	0.1 AD7	F 2 9 A	BCAF	4858	×	16 <sup>-5</sup>
		5 F 5	E100	8	0.2 AF 3	1 DC 4	6118	7 3 B F	×	16-6
		3 B 9 A	CA00	9	0.4488	2 F A0	9 B 5 A	52CC	×	16-7
	2	540B	E400	10	0.6 DF 3	7F67	5 E F 6	E ADF	×	16 <sup>-8</sup>
	17	4876	E800	11	0.AFEB	FFOB	CB 2 4	AAF F	×	16-9
	E 8	D4A5	1000	12	0.1197	9981	2 DE A	1119	×	16-9
	918	4 E 7 2	A000	13	0.1C25	C268	4976	81C2	×	16-10
	5 AF 3	107A	4000	14	3.2 D09	370D	4257	3604	×	16-11
3	8 D7 E	A4C6	8000	15	0.480E	BE7B	9 D5 8	566D	×	16-12
23	86 <b>F2</b>	6FC1	0000	16	0.734A	CA5 F	6226	FOAE	×	16-13
163	4 <b>5</b> 78	5 D8 A	0000	17	0.B & 77	AA32	36A4	B 4 4 9	×	16-14
DF 0	8683	A764	0000	18	0.1272	SDDI	D243	AB A1	×	16-14
8AC7	2304	89E8	0000	19	0.1 D3 3	C94F	86D2	AC35	×	16-15

# APPENDIX G

# ASCII INTERCHANGE CODE SET WITH CARD PUNCH CODES

Row	Col	0	1	2	3	4	5.	6	7
Bit Pos	itions								
4	0-	-	0	0	0	0	0	0	0
5	1 2	0 0	0	0	0	1	1	1	1
7	3	0	1	1 0	1	0	0 1	1 0	1
0000	0	NUL	DLE	SP	0	- @	P		p
	•	12-0-9-8-1	12-11-9-8-1	No punch	0	8-4	11-7	8-1	12.11.7
0001	1	зон	DCI	į	1	A	Q	а	q
		12-9-1	11-9-1	12-8-7	1	12-1	11-8	12-0-1	12-11-8
0010	2	STX	DC2		2	в	R	ь	r
		12-9-2	11-9-2	8-7	2	12-2	11-9	12-0-2	12-11-9
0011	3	ΕΤΧ	DC3	#	3	С	S	с	s
		12- <del>9</del> -3	11-9-3	8-3	3	12-3	0-2	12-0-3	11-0-2
0100	4	EOT	DC4	\$	4	D	т	đ	t
		9-7	9-8-4	11-8-3	4	12-4	0-3	12-0-4	11-0-3
0101	5	ENQ	NAK	%	5	E	U	e	u
		0-9-8-5	9-8-5	0-8-4	5	12-5	0-4	12-0-5	11-0-4
0110	6	ACK	SYN	&	6	F	v	f	v
		0-9-8-6	9-2	12	6	12-6	0-5	12-0-6	11-0-5
0111	7	BEL	ETB		7	G	w	9	w
		0-9-8-7	0-9-6	8-5	7	12.7	0-6	12-0-7	11-0-6
1000	8	BS	CAN	(	8	н	x	h	x
	-	11-9-6	11-9-8	12-8-5	8	12-8	0-7	12-0-8	11-0-7
1001	9	нт	EM	)	9	. 1	Υ,	i	y
	_	12.9-5	11-9-8-1	11-8-5	9	12-9	0-8	12-0-9	, 11-0-8
1010	A	LF	SUB	*	:	j	z	. j	z
		0-9-5	9-8-7	11-8-4	8-2	11-1	0-9	12-11-1	11-0-9
1011	в	VT	ESC	+	:	κ	ſ	k	1
		12-9-8-3	0-9-7	12-8-6	11-8-6	11-2	12-8-2	12-11-2	12-0
1100	с	FF	FS			L	λ	1	;
		12-9-8-4	11-9-8-4	0-8-3	<b>&lt;</b> 12-8-4	11-3	ò-8-2	12-11-3	12-11
1101	D	CR	GS		=	м	1	m	3
		12-9-8-5	11-9-8-5	11	8-6	11-4	11-8-2	12-11-4	11-0
1110	E	SO	RS		>	N	^	n	~
		12-9-8-6	11-9-8-6	12-8-3	> 0-8-6	11-5	A 11-8-7	12-11-5	11.0.1
1111	F	SI	US	1	?	0	-	o	DEL
		12.9.8.7	11.9.8.7	0-1	0-8-7	11-6	0-8-5	12-11-6	12.9.7

Some positions in the ASCII code chart may have a different graphic representation on various devices as:

ASCII	1BM 029
· !	I
E C	¢
1	t
<b>A</b>	>

# **Control Characters:**

NUL		Null	DC3	-	Device Control 3
SOH	-	Start of Heading (CC)	DC4	-	Device Control 4 (stop)
STX	-	Start of Text (CC)	NAK		Negative Acknowledge (CC)
ETX	-	End of Text (CC)	SYN		Synchronous Idle (CC)
EOT		End of Transmission (CC)	ETB	-	End of Transmission Block (CC)
ENQ	-	Enquiry (CC)	CAN		Cancel
ACK		Acknowledge (CC)	EM	-	End of Medium
BEL	-	Bell (audible or attention signal)	SS		Start of Special Sequence
BS		Backspace (FE)	ESC		Escape
HT	-	Horizontal Tabulation (punch card skip)(FE)	FS		File Separator (IS)
LF	-	Line Feed (FE)	GS		Group Separator (IS)
VT		Vertical Tabulation (FE)	RS	-	Record Separator (IS)
FF	-	Form Feed (FE)	US	-	Unit Separator (IS)
CR		Carriage Return (FE)	DEL	-	Delete
SO	-	Shift Out	SP		Space (normally nonprinting)
SI	-	Shift In	(CC)		Communication Control
DLE	-	Data Link Escape (CC)	(FE)	-	Format Effector
DC1	-	Device Control 1	(IS)		Information Separator
DC2		Device Control 2			

G-2

# 32/70 SERIES INSTRUCTIONS BY OP CODE

OP CODE	MNEMONIC	DESCRIPTION	PAGE	OP CODE	MNEMONIC	DESCRIPTION	PAGE
0000	HALT	HALT	6-188	B000	LMH	LOAD MASKED HALFWORD	6-15
0001	WAIT	WAIT	6-189	B000	LMW	LOAD MASKED WORD	6-16
0002	NOP	NO OPERATION	6-190	B000	LMD	LOAD MASKED DOUBLEWORD	6-17
0003 0004	LCS ES	LOAD CONTROL SWITCHES EXTEND SIGN	6-184 6-168	B008 B400	LMB	LOAD MASKED BYTE LOAD NEGATIVE HALFWORD	6-14 6-19
0005	RND	ROUND REGISTER	6-169	B400	LNW	LOAD NEGATIVE WORD	6-20
0006 0007 0008	8E I	BLOCK EXTERNAL INTERRUPTS	6-210	8400	LND	LOAD NEGATIVE DOUBLEWORD	6-21
0007	UEI	UNBLOCK EXTERNAL INTERRUPTS	6-211	8408	LNB	LOAD NEGATIVE BYTE ADD MEMORY HALFWORD	6-18
0008	EAE RDSTS	ENABLE ARITHMETIC EXCEPTION TRAP READ CPU STATUS WORD	6-196 6-194	8800 8800	Admin Admin	ADD MEMORY HALFWORD	6-96 6-97
000A	SIPU	START IPU .	6-190A	B800	ADMD	ADD MEMORY DOUBLEWORD	6-98
000D	SEA	SET EXTENDED ADDRESSING	6-59	B808	ADMB	ADD MEMORY BYTE	6-95
000E	DAE	DISABLE ARITHMETIC EXCEPTION TRAP	6-197	8C00 8C00	SUMH SUMW	SUBTRACT MEMORY HALFWORD	6-152 6-153
000F 0400	CEA	CLEAR EXTENDED ADDRESSING AND REGISTER AND REGISTER	6-60 6-99	BCOO	SUMD	SUBTRACT MEMORY WORD SUBTRACT MEMORY DOUBLEWORD	6-154
0800	ORR	OR REGISTER AND REGISTER OR REGISTER AND REGISTER MASKED	6-104	BC08	SUMB	SUBTRACT MEMORY BYTE	6-151
0808	ORRM >	OR REGISTER AND REGISTER MASKED	6-105	C000	MPMH MPMW	MULTIPLY BY MEMORY HALFWORD MULTIPLY BY MEMORY WORD	6-159 6-160
0000	EOR ZR	EXCLUSIVE OR REGISTER AND REGISTER ZERO REGISTER	6-110 6-43	C000 C008	MPMB	NULTIDIA DA NEMODA DALE	6-158
0008	EORM	EXCLUSIVE OR REGISTER AND REGISTER MASKED	6-111	C400	DVMH	DIVIDE BY MEMORY HALEWORD DIVIDE BY MEMORY WORD DIVIDE BY MEMORY WORD DIVIDE BY MEMORY BYTE	6-164
1000	CAR	COMPARE ARITHMETIC WITH REGISTER	6-87	C400	DVMW	DIVIDE BY MEMORY WORD	6-165
1400 1800	CMR SBR	COMPARE MASKED WITH REGISTER SET BIT IN REGISTER	6-93	C408 C800	DVMB LI	LOAD IMMEDIATE	6-163 6-22
1000	ZBR	ZERO BIT IN REGISTER	6-129 6-130	C800	ADI	ADD IMMEDIATE	6-150
2000	ABR	ADD BIT IN REGISTER	6-133	C802	SUI	SURTRACT IMMEDIATE	6-157
2400	TBR	TEST BIT IN REGISTER	6-135	C803 C804	MPI	MULTIPLY IMMEDIATE	6-162 6-167
2800 2C00	TRSW TRR	TRANSFER REGISTER TO PSWR' TRANSFER REGISTER TO REGISTER	6-57	C805	DVI CI	COMPARE IMMEDIATE	6-88
2003	TRC	TRANSFER REGISTER COMPLEMENT	6-53	C806	SVC	SUPERVISOR CALL	6-192
2004	TRN	TRANSFER REGISTER COMPLEMENT TRANSFER REGISTER NEGATIVE	6-51	C807	EXRR	EXECUTE REGISTER RIGHT	6-186
2005	XCR	EXCHANGE REGISTERS	6-55	C807 CC00	EXR	EXECUTE REGISTER LOAD FILE	6-185 6-28
2C07 2C08	LMAP TRRM	LOAD MAP TRANSFER REGISTER TO REGISTER MASKED	6-61 6-48	0000	LEA	LOAD EFFECTIVE ADDRESS STORE HALFWORD	6-23
2C09	SETCPU		6-193	0400	STH	STORE HALFWORD	6-30
2C0A	TMAPR	TRANSFER MAP TO REGISTER TRANSFER REGISTER COMPLEMENT MASKED	6-62	D400 D400	STW STD	STORE WORD STORE DOUBLEWORD	6-31 6-32
2C0B 2C0C	TRCM	TRANSFER REGISTER COMPLEMENT MASKED TRANSFER REGISTER NEGATIVE MASKED	6-54 6-52	D408	STB	STORE BYTE	6-29
2C0D	XCRM	EXCHANGE REGISTERS MASKED	6-56	0800	STMH	STORE MASKED HALEWORD	6-34
2C0E	TRSC	TRANSFER REGISTER TO SCRATCHPAD	6-46	D800 D800	STMW STMD	STORE MASKED WORD	6-35 6-36
2C0F 3000	TSCR CALM	TRANSFER SCRATCHPAD TO REGISTER CALL MONITOR	6-45 6-191	0808	STMD	STORE MASKED DOUBLEWORD STORE MASKED BYTE	6-33
3400	LA	LOAD ADDRESS	6-25	DC00	STF	STORE FILE	6-37
3800	ADR	ADD REGISTER TO REGISTER	6-144	E000	SUFW SUFD	SUBTRACT FLOATING-POINT WORD SUBTRACT FLOATING-POINT DOUBLEWORD	6-174 6-175
3808 3C00	ADRM SUR	ADD REGISTER TO REGISTER MASKED SUBTRACT REGISTER FROM REGISTER	6-145	E000 E008	ADFW	ADD FLOATING-POINT WORD	6-175
3008	SURM	SUBTRACT REGISTER FROM REGISTER MASKED	6-155 6-156	E008	ADFD	ADD FLOATING-POINT DOUBLEWORD	6-173
4000	MPR	SUBTRACT REGISTER FROM REGISTER MASKED MULTIPLY REGISTER BY REGISTER DIVIDE REGISTER BY REGISTER	6-161	E400	DVFW	DIVIDE FLOATING-POINT WORD DIVIDE FLOATING-POINT DOUBLEWORD	6-178
4400	DUR	DIVIDE REGISTER BY REGISTER	6-166	E400 E408	DVFD MPFW	DIVIDE FLOATING-POINT DOUBLEWORD MULTIPLY FLOATING-POINT WORD	6-179 6-176
6000 6400	NOR NORD	NORMALIZE NORMALIZE DOUBLE	6-113 6-114	E408	MPFD	MULTIPLY FLOATING-POINT DOUBLEWORD	6-177
6800	SCZ	SHIFT AND COUNT ZEROS	6-115	E800	ARMH	ADD REGISTER TO MEMORY HALEWORD	6-147
6000	SRA	SHIFT RIGHT ARITHMETIC	6-121	E800 E800	ARMW	ADD REGISTER TO MEMORY WORD ADD REGISTER TO MEMORY DOUBLEWORD	6-148 6-149
6C40 7000	SLA SRL	SHIFT LEFT ARITHMETIC SHIFT RIGHT LOGICAL	6-116 6-122	E808	ARMB	ADD REGISTER TO MEMORY BYTE	6-146
7040	SLL	SHIFT LEFT LOGICAL	6-117	EC00	BU	BRANCH UNCONDITIONALLY	6-72
7400	SRC	SHIFT RIGHT CIRCULAR	6-123	EC00 F000	BCT BCF	BRANCH CONDITION TRUE BRANCH CONDITION FALSE	6-74 6-73
7440 7800	SLC SRAD	SHIFT LEFT CIRCULAR	6-118 6-124	F000	BET	BRANCH FUNCTION TRUE	6-75
7000	SRLD	SHIFT EEFT CHROLTAMETIC DOUBLE SHIFT RIGHT ARITHMETIC DOUBLE SHIFT LEFT LOGICAL DOUBLE SHIFT LEFT LOGICAL DOUBLE	6-125	F400	BIB	BRANCH CUNDITION FRUSE BRANCH AFTER INCREMENTING BYTE BRANCH AFTER INCREMENTING HALFWORD BRANCH AFTER INCREMENTING WORD	6-77
7C40	SLLD	SHIFT LEFT LOGICAL DOUBLE	6-120	F420	BIH	BRANCH AFTER INCREMENTING HALFWORD	6-78
8000 8400	LEAR	LUAD EFFECTIVE AUDRESS REAL	6-24	F440 F460	BIW BID	BRANCH AFTER INCREMENTING WORD BRANCH AFTER INCREMENTING DOUBLEWORD	6-79 6-80
8400	ANMH ANMW	AND MEMORY HALFWORD AND MEMORY WORD	6-96 6-97	F800	ZMH	ZERO MEMORY HALEWORD	6-40
8400	ANMD	AND MEMORY DOUBLEWORD	6-98	F800	ZMW	ZERO MEMORY WORD ZERO MEMORY DOUBLEWORD	6-41
8408 8800	ANMB ORMH	AND MEMORY BYTE OR MEMORY HALFWORD	6-95 6-101	F800 F808	ZMD ZMB	ZERO MEMORY BOOBLEWORD	6-42
8800		OR MEMORY WORD	6-101	F880	BL	BRANCH AND LINK	6-76
8800	ORMD	OR MEMORY WORD OR MEMORY DOUBLEWORD	6-103	F900	BRI	BRANCH AND RESET INTERRUPT	6-181
8808	ORMB	OR MEMORY BYTE	6-100	F980 FA80	LPSD LPSDCM	LOAD PROGRAM STATUS DOUBLEWORD LOAD PROGRAM STATUS DOUBLEWORD AND CHANGE MAP	6-182
8C00 8C00	EOMH EOMW	EXCLUSIVE OR MEMORY HALFWORD	6-107 6-108	FCOO	EI	ENABLE INTERRUPT	6-201
8000	EOMD	EXCLUSIVE OR MEMORY MARTWAND EXCLUSIVE OR MEMORY WORD EXCLUSIVE OR MEMORY DOUBLEWORD EXCLUSIVE OR MEMORY BYTE COMPARE ARITHETIC WITH MEMORY HALFWORD COMPARE ARITHETIC WITH MEMORY WORD COMPARE ARITHETIC WITH MEMORY WORD	6-109	FC01	DI	ENABLE INTERRUPT DISABLE INTERRUPT	6-204
8008	EOMB	EXCLUSIVE OR MEMORY BYTE	6-106	FC02	RI	REQUEST INTERRUPT ACTIVATE INTERRUPT	6-202 6-203
9000 9000	CAMH	COMPARE ARITHMETIC WITH MEMORY HALFWORD	6-84 6-85	FC03 FC04	AI DAI	DEACTIVATE INTERRUPT	6-203
9000	CAMD	COMPARE ARITHMETIC WITH MEMORY DOUBLEWORD	6-86	FC05	TD	TEST DEVICE COMMAND DEVICE	6-216
9008	CAMB	COMPARE ADITUMETIC WITH MEMORY BYTE	6-83	FC06	CD	COMMAND DEVICE	6-215
9400 9400	CMMH CMMW	COMPARE MASKED WITH MEMORY HALFWORD	6-90 6-91	FC17 FC1F	SIO TIO	START I/O TEST I/O	6-217 6-218
9400	CMMD	COMPARE MASKED WITH MEMORY HALFWORD COMPARE MASKED WITH MEMORY WORD COMPARE MASKED WITH MEMORY DUBLEWORD	6-92	FC27	STPIO	STOP I/O	6-219
9408	CMMB	LUMPARE MASKED WITH MEMORY BYTE	6-89	FC2F	RSCHNL	RESET CHANNEL	6-220
9808	SBM	SET BIT IN MEMORY	6-128	FC37 FC3F	HIO GRIO	HALT I/O GRAB CONTROLLER	6-221
9C08 A008	ZBM ABM	ZERO BIT IN MEMORY	6-130 6-132	FC47	RSCTL	RESET CONTROLLER	6-222
A408	TBM	ADD BIT IN MEMORY TEST BIT IN MEMORY	6-132	FC4F	ECWCS	ENABLE CHANNEL WCS LOAD	6-224
A800	EXM	EXECUTE MEMORY LOAD HALFWORD	6-187	FC5F	WCWCS	WRITE CHANNEL WCS	6-225
AC00 AC00	LH	LOAD HALFWORD LOAD WORD	6-11 6-12	FC67 FC6F	ECI DCI	ENABLE CHANNEL INTERRUPT DISABLE CHANNEL INTERRUPT	6-207 6-208
AC00	LD	LOAD DOUBLEWORD	6-13	FC77	ACI	ACTIVATE CHANNEL INTERRUPT	6-206
AC08	LB	LOAD BYTE	6-10	FC7F	DACI	DEACTIVATE CHANNEL INTERRUPT	6-209

•

# **Reader's Comment Form**

Manual Title:			
Publication Number			
How do you use this publication?	?		
As an introduction to the subj	ect.		
Emergency Maintenance.			
Other			
Is the material:		Yes	
Foresto wood?			
Easy to read?			
Well organized?			
Complete?			
Well illustrated?			
Accurate?		L	
Suitable for its intended use?_		🛛	
Please check the items that descri	be your position:		
Customer Personnel	Technician		
SYSTEMS Personnel	Field Service		
	Operator		
Sales Representative		Other	
Please check specific criticism(s), Clarification on page(s)		Deletion on page(s)	
Addition on page(s)		Error on page(s)	
xplanation:			
·			
		· · · · · · · · · · · · · · · · · · ·	
∕our Name:			
rour Company:			
Your Company:			
Your Company:			402-02 (4/

\*) #

# May we have your comments?

This publication is one of a series of SYSTEMS Engineering Laboratories technical documents written to serve each of a wide variety of users. Your completion of the attached form will aid SYSTEMS in the continued production of complete, easily referenced material in each of these various technical publications.

Thank You

Fold and Staple for Mailing



IF MAILED IN THE JNITED STATES

# **BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 2356 FORT LAUDERDALE, FLORIDA

POSTAGE WILL BE PAID BY ADDRESSEE

SYSTEMS Engineering Laboratories 6901 West Sunrise Boulevard Fort Lauderdale, Florida 33313

Fold and Staple for Mailing

