## REFERENCE MANUAL

## SYSTEMS 32/70 SERIES

## Computer

## Supersedes 301-320070-000

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \(\underline{\text { OP COOE }}\) \& MUEMONIC \& description \& PAGE \& OP CODE \& MNEMONIC \& description \& PAGE \\
\hline \& \& LOAD INSTRUCTIONS \& \& \& \& \& \\
\hline AC08 \& 18 \& LOAD BYTE \& 6-10 \& \& \& Shift instructions \& \\
\hline Ac00 \& LH \& LOAD HALFWORD \& 6-11 \& 6000 \& NOR \& normalize \& 6-113 \\
\hline acto \& LW \& LOAD HORD \& 6-12 \& 6400 \& NORD \& normalize double \& 6-114 \\
\hline acoo \& 10 \& LOAD DOUBLEWORD \& 6-13 \& 6800 \& SCZ \& SHIFT ANO COUNT ZEROS \& 6-115 \\
\hline 8008 \& LMB \& LOAD MASKED BYTE \& 6-14 \& 6 C40 \& SLA \& SHIFT LEFT ARITHMETIC \& 6-116 \\
\hline 8000 \& Lun \& LOAD MASKED halfword \& 6-15 \& 7040 \& SLL \& Shift left logical \& 6-117 \\
\hline 8000 \& un \& LOAD MASKED WORD \& 6-16 \& \(\ldots\) \& SLC \& SHIFT LEFT CIRCULAR \& 6-118 \\
\hline 8000 \& LMO \& LOAD MASKED DOUBLEWORD \& 6-17 \& 7840 \& SLAD \& Shiff left arithmetic double \& 6-119 \\
\hline 8408 \& LnB \& load negative byte \& 6-18 \& \(7 \mathrm{C40}\) \& SLLD \& SHIFT LEFT LOGICAL DOUBLE \& 6-120 \\
\hline 8400 \& LNH \& load negative halfword \& 6-19 \& 6 COO \& SRA \& Shift right Arithmetic \& 6-121 \\
\hline 8400 \& Lnv \& load negative word \& 6-20 \& 7000 \& SRL \& SHIFT RIGGT LOGICAL \& 6-122 \\
\hline 8400 \& L.NO \& LOAD NEGATIVE DOUBLEWORD \& 6-21 \& 7400 \& SRC \& SHIFT RIGHT CIRCULAR \& 6-123 \\
\hline \({ }^{\text {C8OO}}\) \& LI \& LOAD IMMEDIATE \& \({ }_{6}^{6-22}\) \& 7800
7000 \& SRAD \& SHIFT RIGHT ARITHMETIC DOUBLE \& 6-124 \\
\hline 0000
8000 \& LEAR \& LOAD Effective adoress \& 6-23 \& 700 \& \& Shif right logical dou \& 25 \\
\hline 8000
3400 \& Leas \& LOAD AODRESS** Adoress real* \& 6-24 \& \& \& \& \\
\hline \& \& \& \& \& \& Bit manipulation instructions \& \\
\hline ccoo \& LF \& LOAD FILE \& 6-28 \& 9808 \& S8M \& SET BIT IN MEMORY \& 6-128 \\
\hline \& \& \& \& 1800 \& \({ }^{\text {SER }}\) \& SET BIT IN REGISTER \& 6-129 \\
\hline \& \& Store instructions \& \& \(9{ }^{\text {c }} 8\) \& 2BM \& zero bit in memory \& 6-130 \\
\hline \& \& \& \& 1000 \& 2BR \& zero bit in register \& 6-131 \\
\hline 0408 \& STB \& STORE BYTE \& 6-29 \& \({ }^{\text {A00 }}\) \& \({ }^{\text {ABM }}\) \& ADO BIT IN MEMORY \& 6-132 \\
\hline D400 \& STH \& STORE HALFWORD \& 6-30 \& 2000 \& \({ }_{\text {AR }}^{\text {AR }}\) \& ADO BIT IN REGISTER \& 6-133 \\
\hline D400 \& STW \& STORE WORD \& 6-31 \& \({ }^{\text {a }} 408\) \& TBM \& TEST BIT IN MEMORY \& 6-134 \\
\hline 0400 \& STD \& STORE DOUBLEWORD \& 6-32 \& 2400 \& TBR \& test bit in register \& 6-135 \\
\hline D808 \& \({ }_{\text {STM }}\) \& STORE MASKED BYTE \& 6-33 \& \& \& \& \\
\hline 0800 \& STM0 \& Store masked doubleword \& 6-36 \& \& \& \& \\
\hline DC00 \& STF \& Store file \& 6-37 \& 8808 \& ADMB \& ADD MEMORY BYTE \& 6-140 \\
\hline \& \& \& \& 8800 \& ADOM \& adod memory halfworo \& 6-141 \\
\hline \& \& zERO INSTRUCTIONS \& \& \({ }_{8800}\) \& ADMO \& ADD MEMORY DOUBLEWORD \& 6-142 \\
\hline \& \& , \& \& 3800 \& ADR \& ADO REGISTER TO REGISTER \& 6-144 \\
\hline F808 \& гмв \& zero memory byte \& 6-39 \& 3808 \& ADRM \& ADD Register to register masked \& 6-145 \\
\hline F800 \& \({ }^{219+1}\) \& ZERO MEMORY HALFWORD \& 6-40 \& E808 \& ARMB \& ADD REGISTER TO MEMORY BYTE \& 6-146 \\
\hline F800 \& 2 mm \& zERO MEMORY WORD \& 6-41 \& E800 \& ARMH \& ADD Register to memory haliworo \& 6-147 \\
\hline \({ }^{\text {F800 }}\) \& 2M0 \& zero memory doubleworo \& \(6-42\) \& E800 \& ARMI \& ADO REGISTER TO MEMORY WORD \& 6-148 \\
\hline Oc00 \& 2R \& zero register \& 6 -43 \& E800 \& \({ }_{\text {adi }}\) \& ADD Regisier immediat mem \& 6-149 \\
\hline \& \& \& \& 8 CO \& SUMB \& subtract memory byte \& 6-151 \\
\hline \& \& transfer instructions \& \& BCOO \& SUMH \& SUBTRACT MEMORY HALFwORD \& 6-152 \\
\hline 2 COF \& TSCR \& TRANSFER SCRATCHPAD TO REGISTER \& 6-45 \& 8.000
BCOO \& Sump \& SUBTRACT MEMCRY MORD
SUBTRACT MEMORY DOUBLEWORD \& \(6-153\)
\(6-154\) \\
\hline 2 COE \& TRSC \& TRANSFER REGISTER TO SCRATCHPAD \& 6-46 \& 3 COO \& SUR \& SUBTRACT REGISTER FROM REGISTER \& 6-155 \\
\hline 2000 \& TRR \& TRANSFER REGISTER TO REGISTER \& 6-47 \& 3 CO 8 \& SURM \& SUBTRACT REGISTER FROM REGISTER MASKED \& 6-156 \\
\hline 2 CO \& TRRM \& TRANSFER REGISTER TO REGISTER MASKED \& 6-48 \& C802 \& SU1 \& SUBTRACT IMMEDIATE \& 6-157 \\
\hline \({ }^{\text {FBOO }}\) \& TRP \& TRANSER REGISTER TO PROTECT REGISTER \& 6-49 \& c000 \& MPM \({ }_{\text {MPH }}\) \& MULTIPLY BY MEFORY BYTE \& 6-158 \\
\hline \({ }^{\text {FBOO }}\) \& \({ }_{\text {TPR }}^{\text {TPM }}\) \& TRANSFER PROTECT REGISTER TO REGISTER \& 6-51 \& c000 \&  \& MULTIPLY BY MEMMRY WORD \& 6-160 \\
\hline 2COC \& TRNM \& Transfer register negative masked \& 6-52 \& 4000 \& MPR \& Multiply register by register \& 6-161 \\
\hline 2 CO 3 \& TRC \& TRANSFER REGISTER COMPLEMENT \& 6-53 \& \({ }^{\text {c803 }}\) \& MPI \& MULTIPLY Immediate \& 6-162 \\
\hline 2 Сов \& TRCM \& TRANSFER REGISTER COMPLEMENT MASKED \& 6-54 \& C408 \& OVme \& DIVIDEE BY MEMORY BYTE \& 6-163 \\
\hline 2 CO \& XCR \& EXCHANGE REGISTERS \& 6-55 \& \begin{tabular}{l} 
c400 \\
\hline 400
\end{tabular} \& OVMm \& DIVIDE BY MEMORY HALFWORD \& 6-164 \\
\hline 2800
2800 \& \({ }_{\text {TRS }}\) \& EXCHANGE REGISTERS MASKED \& 6-57 \& 4400 \& OVR \& divide register by register \& 6-166 \\
\hline \& \& \& \& C804 \& ovi \& divide immediate \& 6-167 \\
\hline \& \& memory management instructions \& \& 0004 \& ES \& EXTEND SIGN \& 6-168 \\
\hline \& \& \& \& \& RNo \& ROUND Register \& 6-169 \\
\hline \({ }^{0000}\) \& \[
\begin{aligned}
\& \text { SEA } \\
\& \text { CEFA }
\end{aligned}
\] \& SET EXTENDED ADORESSING \& 6-59 \& \& \& \& \\
\hline \[
\begin{aligned}
\& 000 \mathrm{~F} \\
\& 2 \mathrm{~A} 07
\end{aligned}
\] \& \[
\begin{aligned}
\& \text { CEA } \\
\& \text { LMAP }
\end{aligned}
\] \& CLEAR EXTENDED ADDRESSING \& 6-61 \& \& \& floating-point arithmetic instructions \& \\
\hline 2 COA \& TMAPR \& Transfer map to register* \& 6-62 \& \& \& \& \\
\hline \& \& \& \& \(\underbrace{}_{\text {E00 }}\) \& \({ }_{\text {ADFF }}^{\text {ADFW }}\) \& ADO FLOATING-POINT WORD \& 6-172 \\
\hline \& \& WRitable control storage instructions \& \& E000 \& SUFW \& SUBTRACT FLOATING-POINT WORD \& 6-174 \\
\hline 000c \& wncs \& WRITE WRItable control storage \& 6-65 \& E000 \& SUFD \& Subtract floating-point doubleword \& 6-175 \\
\hline 0008 \& RWCS \& READ WRITABLE CONTROL STORAGE \& 6-66 \& E408 \& MPFW \& MULTIPLY FLOAAING-PPINT WORO-* \& 6-176 \\
\hline fado \& Jwcs \& Jump to writable control storage \& 6-67 \& E408 \& MPFD \& MULTIPLY FLOATING-POINT DOUBLEWORD \& 6-177 \\
\hline \& \& \& \& E400 \& DVFW \& DIVIDE FLOATIMG-POINT WORO \& 6-178 \\
\hline \& \& BRanch instructions \& \& E400 \& DVFO \& divide floating-Point doubleword \& 6-179 \\
\hline EcOo \& Bu \& BRanch unconoitionally \& 6-72 \& \& \& \& \\
\hline F000 \& BCF \& BRANCH CONOITITON FALSE \& \(6-73\) \& \& \& CONTROL INSTRUCTIONS \& \\
\hline ECOO \& \({ }_{\text {BFT }}^{\text {BCT }}\) \& granch conoition true
BRANCH
FUNCTION TRUE \& \(6-74\)
\(6-75\) \& F900 \& BRI \& BRANCH ANO RESET INTERRUPT \& 6-181 \\
\hline F880 \& \({ }_{\text {BL }}\) \& branch and link \& 6-76 \& F980 \& LPSO \& LOAD PROGRAM STATUS DOUBLEVORD* \& 6-182 \\
\hline F400 \& BIB \& Branch after increment ing byte \& 6-77 \& FABO \& LPSOCM \& LOAD PROGRAM STATUS DoUbleword and change map* \& 6-183 \\
\hline F420 \& \({ }^{\text {BIH }}\) \& BRANCH AFTER INCREMENTING HALFWORD \& \(6-78\)
\(6-79\) \& 0003

807 \& Lex \& LOAD CONTROL SWITCHES \& 6-184 <br>
\hline F440 \& ${ }_{\text {BIW }}$ \&  \& -6-80 \& C807 \& EXRR \& EXECUTE REGISTER RIGHt \& 6-186 <br>
\hline F460 \& BID \& branch after incrementing doubleword \& \& A800 \& ExM \& EXECUTE MEMORY \& 6-187 <br>
\hline \& \& COMPARE INSTRUCTIONS \& \& 0000 \& Halt \& halt \& 6-188 <br>
\hline \& \& \& \& 0001 \& WAIT \& WAIT \& 6-189 <br>
\hline 9008 \& самв \& COMPARE ARITHMETIC WITH MEMORY BYTE \& 6-83 \& 0002 \& NOP \& No OPERATION \& 6-190 <br>
\hline 9000 \& CAMH \& COMPARE ARITHMETIC WITH MeMORY HALFWORO \& -6-84 \& 000 A
3000 \& SIPU \& SALL MONITOR \& 6-191 <br>
\hline 9000
9000 \& ${ }^{\text {CAMM }}$ \& COMPARE ARITHMETIC WITH MeMORY WORD
COMPARE ARITHMEIIC WITH MEMORY DOUBLEWORD \& - 6 -85 \& 3000
$C 806$ \& CALM
SVC \& CALL MONITOR
SUPERVISOR CALL** \& 6-192 <br>
\hline 9000
1000 \& CAR \& COMPARE ARITHMETIC WITH REGISTER \& 6-87 \& $2 \mathrm{C09}$ \& SETCPU \& SET CPU MODE \& 6-194 <br>
\hline C805 \& CI \& COMPARE ImMEDIATE \& 6-88 \& 0009 \& RDSTS \& READ CPU STATUS WORD* \& 6-195 <br>
\hline 9408
9400 \& ${ }_{\text {CMM }}^{\text {CM }}$ \& COMPARE MASKED WITH MEMORY BYTE
COMPARE MASED WITH MEMORY HALFWORD \& -6-89 \& 0008
000 E \& EAE \& ENABLE ARITHMETIC EXCEPTION TRAP*
DISABLE ARITHMETIC EXCEPTION TRAP* \& 6-197 <br>
\hline 9400 \& CMmN \& COMPARF MASKED WITH MEMORY WORD \& 6-91 \& \& \& \& <br>
\hline 9400 \& CMM0 \& COMPARE MASKED WITH MEMORY DOUBLEWORD \& 6-92 \& \& \& \& <br>
\hline 1400 \& CMR \& COMPARE MASKED WITH Register \& 6-93 \& \& \& interrupt instructions \& <br>
\hline \& \& logical ano instructions \& \& ${ }_{\text {FCOO }}$ \& $\mathrm{EI}_{1}$ \& ENABLE INTERUUPT \& 6-202 <br>
\hline \& \& \& \& FCO2 \& ${ }_{\text {RI }}$ \& REQUEST INTERRUPT \& $6-203$
$6-204$ <br>
\hline ${ }_{8400}^{8408}$ \& ANMH \& AND MEMORY HALFWORD \& 6-96 \& ${ }_{\text {FCOI }}$ \& ${ }_{\text {di }}$ \& disable interrupt \& 6-205 <br>
\hline 8400 \& ANMW \& ano memory word \& 6-97 \& FC04 \& dAI \& DEACTIVATE INTERRUPT \& 6-206 <br>
\hline ${ }_{8400}$ \& ANMO \& AND MEMORY DOUBLEWORD \& 6-988 \& FC77 \& ACI \& ACTIVATE CHANNEL INTERRUPT* \& 6-207 <br>
\hline 0400 \& ANR \& and register and register \& \& ¢ ${ }_{\text {FC67 }}^{\text {FC6F }}$ \& $\stackrel{\text { ECI }}{\text { OCI }}$ \& ENABLE CHANNEL INTERRUPT* \& -6-209 <br>
\hline \& \& logical or instructions \& \& FC7F \& daci \& deactivate channel interrupt* \& 6-210 <br>
\hline \& \& \& \& 0006 \& BEI \& BLOCK EXTERNAL INTERRUPTS* \& 6-211 <br>
\hline 8808
8800 \& ${ }^{\text {ORMB }}$ \& OR MEMORY BYTE \& 6-100 \& O00E \& UEI \& unblock External interrupts* \& 6-212 <br>
\hline 8800
8800 \& ORMH \& OR MEMORY HALFWORD
OR MEMORY WORD \& ${ }_{6-102}$ \& \& \& \& <br>
\hline ${ }_{8800}$ \& ORMD \& OR MEMORY DOUBLEWORD \& 6-103 \& \& \& InPut/OUTPUT InStructions \& <br>
\hline 0800 \& ORR \& or register and register \& 6-104 \& \& \& \& <br>

\hline 0808 \& ORRM \& or register and register masked \& 6-105 \& FCO6 \& $$
\begin{gathered}
C D \\
\text { CD }
\end{gathered}
$$ \& COMMANO DEVICE \& 6-216 <br>

\hline \& \& \& \& ${ }_{\text {fCO5 }}$ \& $$
\begin{aligned}
& \text { TD } \\
& \text { SIO }
\end{aligned}
$$ \& TEST DEVICE \& 6-217 <br>

\hline \& \& logical exclusive or instructions \& \& FC1F \& TI0 \& TEST 1/0* \& -6-219 <br>
\hline 8 CO 8 \& EOM \& EXClusive or memory byte \& 6-106 \& Fc27 \& STPIO \& STOP I/0* \& 6-220 <br>
\hline ${ }^{8 C 00}$ \& EOMH \& EXCLUSIVE OR MEMORY HALFWORE \& 6-107 \& FC2F \& RSCHNL \& RESET CHANNEL* \& 6-221 <br>
\hline 8600
8000 \& EOMN \& EXCLUSIVE OR MEMORY HORD \& 6-108 \& $\mathrm{FCC37}^{\text {FC35 }}$ \& ${ }^{\text {HiO }}$ \& HALT $1 / 0^{*}$ \& -6-222 <br>
\hline 8600
$0 c 00$ \& EOMO \& EXCLUSIVE OR MEMORY DOUBLEWORD \& 6-1109 \& ¢ ${ }_{\text {FC3F }}$ \& GRCCTL \& ${ }_{\text {GRAB }}^{\text {GREY CONTROLLER* }}$ ( ${ }^{\text {a }}$ \& -6-223 <br>
\hline ${ }_{0}{ }^{\text {cos }} 8$ \& EORM \& exclusive or register ano register mased \& 6-111 \& fe4\% \& RSCWCS \& RESBLE CHANNEL WCS Load* \& -6-225 <br>
\hline \& \& \& \& FC5F \& WCWCS \& WRITE CHANNEL WCS* \& 6-226 <br>
\hline \& \& \& \& SSO mo \& tructi \& \& <br>
\hline
\end{tabular}

PURPOSE: This reissue upgrades the manual reflecting the requirements of the Model 2005 Internal Processing Unit (IPU)

REVISION INSTRUCTIONS: Delete and add pages as shown on the following table.

| DELETE | ADD |
| :---: | :---: |
| N/A |  |
|  |  |
|  |  |
|  |  |
|  |  |

NOTE: Revised pages are marked with the Rev. No. in the upper unbound corner. Revised areas are marked with a vertical bar.

## MANUAL HISTORY

| REV. <br> TYPE | REV. <br> NO. | DATE <br> ISSUED | CONTROL <br> DOC. NO. | ECL |
| :--- | :---: | :---: | :---: | :---: |
| 1st Ptg <br> R | - | $1 / 79$ |  |  |
|  | - | $1 / 80$ |  |  |
|  |  |  |  |  |
|  |  |  |  |  |


| REV. <br> TYPE | REV. <br> NO. | DATE <br> ISSUED | CONTROL <br> DOC. NO. | ECL |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

[^0]The total number of pages is in this manual is 398 consisting of the following:

| Page | Issue |
| :---: | :---: |
| Title | Original |
| Instructions | Original |
| iii through xiv | Original |
| Frontispiece | Original |
| 1-1 through 1-18 | Original |
| 2-1 through 2-32 | Original |
| 3-1 through 3-12 | Original |
| 4-1 through 4-22 | Original |
| 5-1 through 5-22 | Original |
| 6-1 through 6-228 | Original |
| 7-1 through 7-18 | Original |
| 8-1 through 8-6 | Original |
| A-1 through A-6 | Original |
| B-1 through B-8 | Original |
| $\mathrm{C}-1$ through $\mathrm{C}-2$ | Original |
| D-1 through D-2 | Original |
| E-1 through E-2 | Original |
| F-1 through F-2 | Original |
| G-1 through G-2 | Original |
| OP Codes | Original |

## TABLE OF CONTENTS

## SECTION I GENERAL DESCRIPTION

Page
Introduction ..... 1-1
System Overview ..... 1-1
General Characteristics ..... 1-1
Standard and Optional Features ..... 1-4
General Purpose Features ..... 1-5
Real-Time Features. ..... 1-6
Multiusage Features ..... 1-7
Multiprocessing Features ..... 1-8
Functional Description ..... 1-8
Major System Elements ..... 1-8
SelBuS. ..... 1-11
Central Processor Unit ..... 1-11
General Purpose Registers ..... 1-11
Floating-Point Arithmetic Processor ..... 1-11
CPU Modes ..... 1-11
Control Modes ..... 1-13
Addressing Modes ..... 1-13
Address Submodes ..... 1-13
-Hardware Memory Management ..... 1-14
Memory Map ..... 1-14
Write Protection. ..... 1-14
Optional Writable Control Storage ..... 1-15
Optional High-Speed Floating-Point Unit ..... 1-15
Real-Time Option Module. ..... 1-15
Interval Timer. ..... 1-15
Main Memory ..... 1-15
Memory Unit ..... 1-15
Memory Module ..... 1-16
Memory Interleaving ..... 1-16
Memory Unit Address Identity ..... 1-16
Memory Bus Controllers ..... 1-16
Memory Lock and Unlock ..... 1-17
Private Memory ..... 1-17
Input/Output Subsystem ..... 1-17
IOM. ..... 1-17
Regional Processing Unit ..... 1-17
General Purpose Multiplexer Controller ..... 1-18
SECTION II CENTRAL PROCESSOR
Introduction ..... 2-1
Instruction Repertoire ..... 2-1
General Purpose Registers ..... 2-2
CPU Control Modes ..... 2-2

## TABLE OF CONTENTS (Cont'd)

## SECTION II CENTRAL PROCESSOR (Cont'd)

Page
Program Status Word ..... 2-2
Program Status Doubleword ..... 2-2
Condition Codes ..... 2-2
Privileged and Unprivileged Operation. ..... 2-2
CPU Addressing Modes ..... 2-6
512 KB Mode ..... 2-7
512 KB Extended Mode ..... 2-7
512 KB Mapped Mode ..... 2-7
Mapped Extended Mode ..... 2-7
CPU Major Elements ..... 2-7
CPU Data Structure ..... 2-7
CPU Microprogrammable Processor ..... 2-9
Implementation Logic ..... 2-9
SelBUS Interface ..... 2-9
Optional Writable Control Storage ..... 2-9
Optional High-Speed Floating-Point Unit ..... 2-12
Internal Processing Unit ..... 2-12
Introduction. ..... 2-12
General ..... 2-12
General Characteristics ..... 2-14
Instruction Repertoire ..... 2-15
General Purpose Registers ..... 2-16
IPU Control Mode ..... 2-16
Program Status Doubleword ..... 2-16
Condition Codes ..... 2-16
Privileged and Unprivileged Operation ..... 2-16
IPU Addressing Modes ..... 2-19
512-KB Mode ..... 2-19
512-KB Extended Mode ..... 2-19
512-KB Mapped Mode ..... 2-19
Mapped Extended Mode ..... 2-19
Functional Description ..... 2-19
Major System Elements ..... 2-19
Central Processing Unit ..... 2-21
IPU Major Elements ..... 2-21
IPU Data Structure ..... 2-21
IPU Microprogrammable Processor ..... 2-22
Implementation Logic ..... 2-22
SelBUS Interface. ..... 2-22
Optional High-Speed Floating-Point Unit ..... 2-22
Optional Scientific Accelerator ..... 2-24
Optional Writable Control Storage ..... 2-24
Traps ..... 2-24
New Traps ..... 2-24
Operating Mode ..... 2-24
Trap Context Switching ..... 2-24
Trap Format ..... 2-24
IPU Status Word ..... 2-27
CPU/IPU Interface Operation ..... 2-27
Start IPU Trap (Vector Address 2E4) ..... 2-27
Restart IPU ..... 2-28

## SECTION II CENTRAL PROCESSOR (Cont'd)

Page
IPU Error Condition Trap (Vector Address 2EC) ..... 2-28
IPU Call Monitor Trap (Vector Address 2FO) ..... 2-31
IPU Supervisor Call Trap (Vector Address 2E8) ..... 2-31
Stop IPU Trap Vector Address 2F4 ..... 2-31
CPU (End IPU Processing) Trap (Vector Address 2EO) ..... 2-31
Memory Management ..... 2-31
Input/Output System ..... 2-32
Scratchpad Memory. ..... 2-32
Initialization. ..... 2-32
Introduction. ..... 2-32
Initial Program Load ..... 2-32
Power Fail-Safe Feature ..... 2-32
SECTION III TRAPS AND INTERRUPTS
Introduction ..... 3-1
Traps ..... 3-1
Interrupts ..... 3-1
Operating Modes ..... 3-1
PSW Mode ..... 3-4
PSD Mode. ..... 3-5
IVL and ICB. ..... 3-6
ICB Formats ..... 3-6
01d and New PSD ..... 3-6
External and Non-Class F Format ..... 3-6
Trap Format ..... 3-6
Class F I/O Format ..... 3-8
Supervisor Call Format ..... 3-8
PSD Macro Instructions. ..... 3-10
Automatic Trap Halts ..... 3-10
PSW Trap Halts. ..... 3-10
PSD Trap Halts ..... 3-10
Machine Check Trap. ..... 3-10
System Check Trap. ..... 3-11
Block Mode Time-Out Trap ..... 3-11
PSD Trap Halt Implementation. ..... 3-11

## TABLE OF CONTENTS (Cont'd)

## SECTION IV MEMORY MANAGEMENT

Page
Introduction ..... 4-1
Overview. ..... 4-1
MOS and Core Memory. ..... 4-1
600/900 ns Core Memory Modules ..... 4-2
Mixed Memory Rules. ..... 4-2
Memory Reference Instructions ..... 4-3
F- and C-Bits ..... 4-4
Direct Addressing. ..... 4-4
Indirect and Indexed Addressing ..... 4-5
Indexed Addressing. ..... 4-5
Indirect Addressing ..... 4-6
Words, Halfwords, and Bytes. ..... 4-6
Word and Doubleword Operands ..... 4-6
Hardware Memory Management ..... 4-8
Addressing Modes ..... 4-8
512 KB Mode. ..... 4-8
512 KB Extended Mode. ..... 4-8
512 KB Mapped Mode. ..... 4-9
Mapped Extended Mode. ..... 4-9
Memory Mapping. ..... 4-9
Memory Protection. ..... 4-12
Program Status Doubleword. ..... 4-12
PSD Fields. ..... 4-12
Condition Codes. ..... 4-14
MAP Description. ..... 4-15
Master Process List. ..... 4-15
Address Generation. ..... 4-17
SECTION V INPUT/OUTPUT SYSTEM
Introduction ..... 5-1
Definitions ..... 5-1
I/O Processor Classifications ..... 5-4
Operation With Class $0,1,2$, and E I/O Processors. ..... 5-4
Command Device Instruction ..... 5-5
Transfer Control Word. ..... 5-5
Test Device Instruction. ..... 5-10
Input/Output Processor ..... 5-10
SelBUS Interface. ..... 5-10
Transfer Responses ..... 5-11
IOM Data Structure ..... 5-11
Arithmetic Logic Unit. ..... 5-11
Data Structure Control ..... 5-11
Test Structure. ..... 5-11

## SECTION V INPUT/OUTPUT SYSTEM (Contd)

Page
Interrupts ..... 5-11
Class F I/O Operation ..... 5-11
Class F I/O Processor ..... 5-13
Memory Addressing Method ..... 5-13
PSD Mode I/O Instructions ..... 5-16
Start I/O ..... 5-16
Test I/O ..... 5-16
Halt I/0. ..... 5-16
Enable Channel WCS Load ..... 5-16
Write Channel WCS ..... 5-16
Enable Channel Interrupt ..... 5-16
Disable Channel Interrupt ..... 5-17
Activate Channel Interrupt ..... 5-17
Deactivate Channel Interrupt ..... 5-17
Reset Channel Interrupt ..... 5-17
Stop I/O ..... 5-17
Reset Controller ..... 5-17
Grab Controller ..... 5-17
Input/Output Command List Address ..... 5-17
Input/Output Command Doubleword ..... 5-17
Input/Output Commands ..... 5-18
Write. ..... 5-18
Read. ..... 5-18
Read Backword. ..... 5-18
Control ..... 5-18
Sense. ..... 5-18
Transfer In Channel ..... 5-18
Channel Control ..... 5-18
Input/Output Termination ..... 5-18
Input/Output Status Words ..... 5-20
Input/Output Interrupts ..... 5-20
SECTION VI INSTRUCTION REPERTOIRE
Introduction. ..... 6-1
Mnemonic ..... 6-1
Instruction Name ..... 6-1
Operation Code. ..... 6-1
Format ..... 6-1
Definition. ..... 6-1
Summary Expression. ..... 6-1
Assembly Coding Conventions ..... 6-1
Condition Code Results. ..... 6-4

## SECTION VI INSTRUCTION REPERTOIRE (Cont'd)

Page
Examples ..... 6-4
Instruction Mnemonics ..... 6-4
Assembler Coding Conventions ..... 6-5
Instruction Definition Format ..... 6-5
oad/Store Instructions. ..... 6-7
Register Transfer Instructions ..... 6-44
Memory Management Instructions ..... 6-58
Writable Control Storage (WCS) Instructions ..... 6-63
Branch Instructions ..... 6-68
Branch Programming. ..... 6-69
Compare Instructions ..... 6-81
Logical Instructions ..... 6-94
Shift Operation Instructions ..... 6-112
Bit Manipulation Instructions ..... 6-126
Fixed-Point Arithmetic Instructions ..... 6-136
Floating-Point Arithmetic Instructions ..... 6-170
Control Instructions ..... 6-180
Interrupt Instructions ..... 6-199
Input/Output Instructions ..... 6-213
Class F I/O Instructions ..... 6-214
IOCD Format for Class F I/O WCS ..... 6-227
SECTION VII CONTROL PANEL
General ..... 7-1
Panel Lock ..... 7-1
Power ..... 7-1
Run/Halt ..... 7-1
System Reset ..... 7-1
Attention. ..... 7-1
Initial Program Load ..... 7-1
Clock Override ..... 7-1
Operation/Mode Indicators ..... 7-1
Parity Error ..... 7-1
Interrupt Active ..... 7-3
Clock Override. ..... 7-3
Run. ..... 7-3
Halt. ..... 7-3
Wait. ..... 7-3
Keyboards ..... 7-3
Hexadecimal Keyboard. ..... 7-3
Function Keyboard ..... 7-4

## SECTION VII CONTROL PANEL (Cont'd)

Page
WRITE Key ..... 7-4
READ Key ..... 7-4
WRITE \& INC 'A' Key ..... 7-4
INC 'A' \& READ Key. ..... 7-4
EXT FUNCT Key. ..... 7-5
INSTR STOP Key ..... 7-5
OPRND R STOP Key ..... 7-5
OPRND W STOP Key ..... 7-5
INSTR STEP Key ..... 7-5
KEYBOARD Key ..... 7-5
Panel Displays ..... 7-6
A-Display ..... 7-6
B-Display. ..... 7-7
Odd/Even Indicators ..... 7-8
EVEN REGISTER Indicator ..... 7-8
ODD REGISTER Indicator. ..... 7-8
Miscellaneous Indicators ..... 7-8
MEMORY ADDRESS Indicator ..... 7-8
PSW Indicator ..... 7-8
PROGRAM COUNTER Indicator ..... 7-8
OPERATOR FAULT Indicator ..... 7-8
MEMORY DATA Indicator ..... 7-9
EFFECTIVE ADDRESS Indicator. ..... 7-9
ERROR Indicator ..... 7-9
CONTROL SWITCHES Indicator ..... 7-9
KEYBOARD Indicator ..... 7-9
INSTRUCTION Indicator ..... 7-9
STOP Indicator ..... 7-9
INSTR STOP Indicator ..... 7-10
OPERAND READ STOP Indicator. ..... 7-10
OPERAND WRITE STOP Indicator. ..... 7-10
OPERATOR FAULT Indicator ..... 7-10
ERROR Indicator ..... 7-10
Miscellaneous Indications ..... 7-11
Operating Instructions ..... 7-11
Load B-Display From Hex Keyboard ..... 7-11
Load A-Display ..... 7-11
Write Memory Address ..... 7-12
Write PSW. ..... 7-12
Read PSW. ..... 7-12
Write PSD2 ..... 7-13
Read PSD2. ..... 7-13
Write Program Counter ..... 7-13
Read Program Counter ..... 7-13
Write Memory (Single Address) ..... 7-14
Read Memory (Single Address) ..... 7-14
Instruction Step ..... 7-15
Read Effective Address ..... 7-15

## SECTION VII CONTROL PANEL (Cont'd)

Page
Convert Address ..... 7-16
Stop Sequence ..... 7-16
Control Switches Sequence ..... 7-17
Write Control Switches ..... 7-17
Read Control Switches ..... 7-17
Initial Program Load Sequence ..... 7-18
SECTION VIII SYSTEM INITIALIZATION
Initial Program Load (IPL) ..... 8-1
Formats of the Initial Configuration Load (ICL) ..... 8-1
Format \#1. ..... 8-2
Format \#2. ..... 8-3
Format \#3. ..... 8-3
Examples of Initial Configuration Load (ICL) Records) ..... 8-3
APPENDICES
APPENDIX A Instruction Set (Functionally Grouped) ..... A-1
APPENDIX B Hexadecimal-Decimal Conversion Table ..... B-1
APPENDIX C Hexadecimal Conversion Table ..... C-1
APPENDIX D Hexadecimal Additions. ..... D-1
APPENDIX E Numerical Information. ..... E-1
APPENDIX $F$ Table of Powers of Sixteen and Tables of Powers of Ten. ..... F-1
APPENDIX G ASCII Interchange Code Set with Card Punch Codes ..... G-1
Figure ..... Page
1-1 System Block Diagram Example: Typical 32/70 Series System with Core Memory........................................................................... ..... 1-18
1-2 System Block Diagram Example: Typical 32/70 Series System with MOS Memory ..... 1-19
2-1 Program Status Word (PSW) Format ..... 2-4
2-2 Program Status Doubleword (PSD) Format ..... 2-6
2-3 CPU - Simplified Block Diagram ..... 2-8
2-4 Microinstruction Format ..... 2-10
2-5 Functional Interrelationship: CPU, WCS, and High-Speed FPU ..... 2-11
2-6 Optional High-Speed Floating-Point Unit ..... 2-13
2-7 Program Status Doubleword (PSD) Format ..... 2-17
2-8 System Block Diagram ..... 2-20
2-9 IPU Simplified Block Diagram ..... 2-21
2-10 Microinstruction Format ..... 2-23
2-11 Optional High-Speed Floating-Point Unit ..... 2-25
2-12 Functional Interrelationship of the IPU, WCS, and High-Speed Floating Point Unit ..... 2-26
2-13 Trap Context Block Format (Internal Processing Unit) ..... 2-28
2-14 CPU/IPU Interface Operational Flow ..... 2-29
3-1 Interrupt Context Block Format - External Interrupts and Non-ClassF I/O Interrupts3-7
3-2 Trap Context Block Format ..... 3-7
3-3 Interrupt Context Block Format - Class F I/O Interrupts ..... 3-9
3-4 Supervisor Call (SVC) Trap Context Block Format ..... 3-9
4-1 Information Boundaries in Memory ..... 4-7
4-2 Map Image Descriptor List. ..... 4-10
4-3 Memory Management Components ..... 4-11
4-4 Formats for PSD1 and PSD2 ..... 4-13
4-5 Map Segment Control Descriptor (MSCD) ..... 4-18
4-6 Map Segment Descriptor (MSD) ..... 4-18
4-7 Map Image Descriptor (MID) ..... 4-18
4-8 Address Generation (512 KB Mode) ..... 4-19
4-9 Address Generation ( 512 KB Extended Mode) ..... 4-20
4-10 Address Generation (512 KB Mapped Mode) ..... 4-21
4-11 Address Generation (Mapped, Extended Mode) ..... 4-22
5-1 32/70 Series Input/Output Organization ..... 5-2
5-2 Block Diagram - Regional Processing Unit (RPU) ..... 5-3
5-3 Class 0, 1, 2, and E I/O Organization ..... 5-6
5-4 Command Device Instruction Format ..... 5-6
5-5 Command Device Function Bit Format for Peripheral Devices ..... 5-7
5-6 Transfer Control Word Format ..... 5-8
5-7 Test Device Instruction Format ..... 5-9
5-8 Test Device 2000 Status Information ..... 5-9
5-9 Block Diagram - I/O Microprogrammable Processor ..... 5-12
5-10 System Configuration With Class F I/O Processor ..... 5-14
5-11 I/0 Control Words (Class F) ..... 5-15
5-12 Input/Output Command Doubleword (IOCD) ..... 5-19
6-1 Positioning of Information Transferred Between Memory and Registers. ..... 6-9
7-1 32/70 Series Serial Control Panel ..... 7-2
8-1 System Initial Configuration Load (ICL) Deck ..... 8-8

## LIST OF TABLES

Table ..... Page
1-1 Relationship of CPU Modes ..... 1-12
2-1 PSW and PSD Modes: Functional Differences ..... 2-3
2-2 PSD Mode (IPU)............................................... ..... 2-18
2-3 CPU/IPU Communication Traps ..... 2-27
2-4 IPU Status Word Bit Definitions ..... 2-30
3-1 PSW/PSD Mode Relative Trap/Interrupt Priorities ..... 3-2
5-1 Transfer Control Word Format Code. ..... 5-8
6-1 Symbol Definitions ..... 6-2
6-2 Assembler Coding Symbols. ..... 6-6
6-3 32/70 Series Relative Trap/Interrupt Priorities ..... 6-199

## WARNING

This equipment generates, uses, and can radiate radio frequency energy, and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. As temporarily permitted by regulation it has not been tested for compliance with the limits for Class A computing devices pursuant to subpart J of part 15 of FCC rules, which are designated to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.


## GENERAL DESCRIPTION

## INTRODUCTION

SYSTEM OVERVIEW

GENERAL CHARACTERISTICS

The 32/70 Series computer systems are high-speed, general purpose, digital systems that are designed for a variety of scientific, data acquisition, and real-time applications. A basic system includes a central processor, main memory subsystem, and microprogrammed input/ output controllers. Each major system element operates semi-independently with respect to the other elements.

The basic system can be readily expanded to accommodate the user's requirements. Main memory (Core or MOS) has addressing space for 16 million bytes. In a multiprocessor environment, memory can be configured with up to 20 access routes. Input/output capability can be increased by adding more I/O Micro-programmable Processors (IOMs), Regional Processing Units (RPUs), multiplexers, device controllers, and I/O devices.

The CPU has a large instruction set that includes fixed- and floatingpoint arithmetic instructions. A special lookahead feature enables the CPU to overlap instruction execution with memory accessing, thereby reducing program execution time. A large main memory of up to 16 million bytes ( 4 M words) is available. The memory can consist of up to 16 module increments on each of up to 16 memory buses. Memory can be shared by up to eight CPUs and their associated I/O processors.

Each memory module operates independently of all others and address interleaving can be provided between adjacent modules. This multiaccess memory subsystem with interleaving provides system performance far superior to other design concepts. A 32/70 Series system can support up to 16 independent I/O processors of four types - IOMs, RPUs, multiplexers, and high-speed data interfaces - with a maximum aggregate data transfer rate of up to 16.67 million bytes, per second, concurrent with CPU instruction execution.

The existing $32 / 35$ and $32 / 55$ programs can be run on a $32 / 70$ Series computer in the PSW mode. The upward compatibility of the software (assemblers, compilers, mathematical and utility routines, and application packages) virtually eliminates reprogramming.

All 32/70 Series computer systems contain features and functional characteristics that promote efficient operation in general purpose, multiprocessing, real-time, and multiusage environments.

- Byte-oriented memory (8-bit byte plus one parity bit) which can be addressed and altered as bit, byte (8-bit), halfword (2-byte), word (4-byte), and doubleword (8-byte) quantities.
- 600- or 900-nanosecond core memory.
- 900-nanosecond MOS memory with error checking and correction.
- Both core and MOS memory expandable to $16,777,216$ (16M) bytes in some models.
- Indexed addressing capability (PSW or PSD mode with extended addressing) of entire memory.
- Multilevel indirect addressing with indexing at each level.
- Immediate operand instructions for greater storage efficiency and increased speed.
- Eight general purpose registers that may be used for arithmetic, logical, and shift operations, as well as masking, linking, and indexing.
- Hardware memory mapping to reduce memory fragmentation and to provide dynamic program relocation.
- Memory write protection to prevent inadvertent destruction of critical areas of memory.
- Real-time priority interrupt system of up to 112 levels with automatic identification and priority assignment; external interrupt levels which can be individually enabled, disabled and requested by program.
- Automatic traps (for error or fault conditions) that have masking capability and maximum recoverability under program control.
- Power fail-safe for automatic shutdown in the event of power failure and resumption of processing after power is restored.
- Multiple interval timers with a choice of resolutions for independent time bases.
- Privileged instruction logic for program integrity in multiusage environments.
- A complete instruction set that includes the following:
- Bit, byte, halfword, word, and doubleword operations.
- Register-to-register operations with halfword instructions to improve program execution time.
- Fixed-point integer arithmetic operations on byte, halfword, word, and doubleword operands.
- Floating-point arithmetic operations in single and double precision formats.
- Full complement of logical operations (AND, OR, Exclusive OR) for bytes, halfwords, words, and doublewords.
- Comparison operations for bit, byte, halfword, word, and doubleword operands.
- Call Monitor and Supervisory Call instructions that allow a program access to operating system functions.
- Shift operations (left and right) of word or doubleword, including logical, circular, and arithmetic shifts.
- Built-in reliability and maintainability features:
- Full parity checking of all memory accesses.
- Address stop feature that permits operator or maintenance personnel to:

Stop on any instruction address.
Stop on any memory read reference address.
Stop on any memory write reference address.

- CPU traps, which provide for detection of a variety of CPU and system fault conditions, designed to enable a high degree of system recoverability.
- Independently operating $\mathrm{I} / 0$ system with up to $16 \mathrm{I} / 0$ processors per CPU.
- General Purpose Multiplexer Controller (GPMC) that provides for the concurrent operation of up to 16 devices on one $I / 0$ processor.
- High-Speed Data interface (HSD) for use with high-speed devices, that allows data transfer rates of up to 3.2 million bytes per second.
- Comprehensive software that is upward program compatible with the $32 / 35$ and $32 / 55$ computers.
- Expands in capability and speed as system grows.
- Real-Time Monitor (RTM and Mapped Programming Executive (MPX32)).
- Language processors that include: Extended FORTRAN IV, ANS COBOL, BASIC, assembler, utilities, and applications software for real-time and scientific users.
- Standard and special purpose peripheral equipment:*
- Cartridge Disc Units - 10 million byte capacity per unit, peak transfer rate of 312 K bytes per second, average access time of 35 milliseconds.
- Moving-Head Fixed Media Disc - 24 million byte capacity per unit, transfer rates of 1.2 million bytes per second, average access time of 40 milliseconds.
- Moving-Head Disc - Units available with 40,80 , or 300 million byte per unit capacity, transfer rates of 1.2 million bytes per second, average access time of 30 milliseconds.
- Magnetic Tape Units 9-track, 800/1600 bpi, IBM compatible, high-speed units operating at 75 inches per second with transfer rates up to 120,000 bytes per second; other units operating at 45 inches per second with transfer rates up to 72,000 bytes per second.
- Card Equipment Reading speeds up to 1,000 cards per minute.
- Line Printers Fully buffered with speeds up to 900 lines per minute, 132 print positions with 64 characters.
- Keyboard/Printers 30 characters per second.
- Paper Tape Equipment Readers with speeds up to 300 characters per second, punches with speeds up to 120 characters per second.
- Data Communications Equipment Asynchronous, synchronous, and bisynchronous communications equipment to connect remote user terminals to the computer system via common carrier lines and local terminals directly.
* Some packaged 32/70 Series systems are restricted in regard to peripherals due to environmental requirements.

STANDARD AND
OPTIONAL FEATURES

A basic 32/70 Series System has the following standard features:

- A CPU that includes:
- Floating-point arithmetic
- Memory map with access protection
- Memory write protection
- Power fail-safe
- Real-Time Option Module that includes:
- A real-time clock
- A programmable interval timer
- Sixteen interrupt levels
- Core or MOS memory (maximum amount and type varies depending on mode1).
- Teletype, Line Printer, and Card Reader (TLC) controller with three subchannels.

A 32/70 Series system can have the following optional features:

- High-Speed Floating-Point option with up to four times the performance of the standard unit for both single and double precision operands.
- Six additional Real-Time Option Modules
- Writable Control Storage (WCS): up to 4,096 64-bit words.
- An additional 96 external priority interrupts per CPU.
- Up to 13 High-Speed Data interfaces (HSD)
- Up to five General Purpose Multiplexer Controllers (GPMCs).
- Memory shared by up to eight CPUs.
- Up to 16 device controllers with each GPMC.
- Up to 13 user-microprogrammable General Purpose I/O modules (GPIOs) and Regional Processing Units (RPUs).

Up to 13 high-speed controllers, such as magnetic tape and disc.

GENERAL
PURPOSE
fEATURES

All 32/70 Series Computer systems include the following general purpose features:

Floating-point instructions are available in both single (32-bit) and double (64-bit) precision formats.

Indirect addressing facilitates table linkages and permits keeping data sections of a program separate from procedure sections for ease of maintenance

The large instruction set (up to 189 instructions in some models) permits short, highly optimized programs to be written that minimize both program space and execution time.

Monitor and Supervisory Call instructions permit access to specified operating system services.

A four-bit condition code simplifies the checking of results by automatically providing information on instruction execution. It includes indicators for arithmetic exception, zero, minus, and plus, as appropriate.

Regional Processing Units (RPU) implement intelligent I/O controllers. Once initialized, an RPU operates independently of the CPU, leaving it free to provide fast response to system needs. The RPU requires minimal interaction with the CPU. Thus, many I/O devices can operate simultaneously without overloading the CPU.

The High-Speed Data Interface (HSD) is a single channel parallel controller that interfaces directly to the SelBUS. Once initiated, I/O operations proceed independently of the CPU. The HSD sustains a data transfer rate of up to three million bytes per second.

Hardware Memory Management of $32 / 70$ Series core or MOS memory - which is available in sizes up to 16 million bytes and provides the needed capacity while assuring the potential for expansion - makes efficient use of available memory. The memory map hardware permits storing a user's program in segments of 8,192 words, wherever space is available. All segments appear as a single, contiguous block of storage at execution time. The memory map also automatically handles dynamic program relocation so the program appears to be stored in a standard way at execution time. Actually, it can be stored in a different set of locations each time it is brought into memory.

REAL-TIME
FEATURES

Real-time applications require: (1) lardware to respond quickly to an external environment, (2) speed to keep up with the real-time process and (3) input/output flexibility to handle a wide variety of data types at varying speeds. A 32/70 Series system provides the following realtime computing features:

Multilevel, Priority Interrupt Structure of the real-time oriented 32/70 Series systems provides a quick response to interrupts with a maximum of 112 interrupt levels. The source of each interrupt is automatically identified and responded to according to its priority. For further flexibility, each level can be individually disabled to discontinue input acceptance and to defer responses.

The way interrupt levels are programmed is not affected by the priority assignment.

Programs that deal with interrupts from special purpose devices often require checkout before the equipment is actually available. To simulate special equipment, any external interrupt level can be requested by the CPU by executing a single Request Interrupt (RI) instruction. This capability is also useful in establishing a modified hierarchy of responses. For example, when servicing a high-priority interrupt and the urgent processing is finished, it is often desirable to assign a lower priority to the rest of the service routine so that the interrupt system can respond to other critical stimuli. A service routine can do this by requesting a lower-priority interrupt level, and thereby process the remaining data after other interrupts have been serviced.

Real-Time Clocks are needed to handle the real-time functions that must be timed to occur at specific instants. Other timing information is also needed, such as elapsed time since a given event or the current time of day. Clocks also allow easy handling of separate time bases and relative time priorities. A $32 / 70$ can support up to seven real-time clocks synchronized to a line frequency of 50 Hz or 60 Hz . The clocks can also run at twice the line frequency, 100 Hz or 120 Hz , or on an external source.

Programmable Interval Timers can be set to request an interrupt after any specified time period with a 300-nanosecond resolution. In addition to the real-time clocks, the system can support seven programmable interval timers.

Context Switching must be done quickly with a minimum of time overhead. When responding to a new set of interrupt-initiated circumstances, a computer system must preserve the current operating environment, so the program can continue later, while setting up the new environment. In a 32/70 Series system, all relevant information about the current environment (instruction address, privilege state, condition codes, address modes, etc.) is kept in a 32-bit Program Status Word (PSW) or 64-bit Doubleword (PSD).

MULTIUSAGE FEATURES

When an interrupt occurs, the CPU stores the current PSW or PSD in the memory location(s) selected by the interrupt level and loads a new PSW or PSD to establish a new environment.

Every 32/70 Series system also includes a Load File and Store File instruction so that the entire set of general purpose registers can be loaded or stored with one instruction. These instructions help make context switching fast and easy.

Quick Response is a $32 / 70$ Series feature which involves the following combination: rapid context switching, store file and load file instructions, and a priority interrupt system. These features benefit all users because more of the system's resources are available for usesful work at any given time.

Memory Protection features that protect each user from every unprivileged user also guarantee the integrity of programs essential to critical real-time applications.

Input/Output requirements are available for a wide range of capacities and speeds. The $32 / 70$ Series $1 / 0$ system satisfies the needs of many different application areas economicaliy and efficiently in terms of equipment and programming.

A 32/70 Series system can run programs from two or more computer application areas concurrently. The most difficult general computing problem is the real-time application because it has several requirements. The most difficult multiusage problem is a terminal-oriented appication that includes one or more real-time processes. Because the 32/70 Series systems have been designed on a real-time base, they are uniquely qualified for a mixture of applications in a multiusage environment. Many hardware features that prove valuable for one application area are useful in others, although in different ways. This multiple capability makes a 32/70 Series system particularly effective in multiusage applications.

The Instruction Set is large enough to provide the computational and data-handling capabilities required for widely differing application areas. This allows user programs to be short and fast.

Memory Protection makes it possible to run both real-time and batch programs concurrently in a 32/70 Series system. Real-time programs are protected against destruction by unchecked batch programs. Under RealTime Monitor Control, the memory write-protection feature prevents destruction of information in protected memory.

Variable Precision Arithmetic is important in real-time systems where the data encountered is often 16 bits or less. To process this data efficiently, as well as the data in a batch environment, the $32 / 70$ Series computers provide bit, byte, halfword, word, and doubleword arithmetic.

Priority Interrupts are especially useful because they make it possible for many elements to operate simultaneously and asynchronously. An interrupt system allows the computer to respond quickly and in proper sequence to the many demands made upon it.

MAJOR SYSTEM ELEMENTS

Every 32/70 Series computer is designed to function as a shared-memory, multiprocessor system. It can support up to 20 Central Processor Units that share memory, and may have up to 16 Input/Output Microprogrammable Processors per CPU. All processors in a $32 / 70$ Series system can address shared memory using identical addresses.

The $32 / 70$ Series computers have the following major features that allow expansion of a single processor to a multiprocessor system:

Multiprocessor Interlock. In a multiprocessor system, a Central Processor Unit (CPU) often needs exclusive control of a system resource. This resource can be a region of memory, a particular peripheral device, or in some cases, a specific software routine. The $32 / 70$ Series computers have a special set of instructions to provide this required multiprocessor interlock. The special instructions are Set Bit in Memory, Reset Bit in Memory, Test Bit in Memory, and Add Bit in Memory. The Set Bit in Memory instruction sets a bit in the selected position of the referenced memory location before other CPUs are allowed to access that memory location. If this bit had been previously set by another CPU, the interlock is set and the testing program proceeds to another task. On the other hand, if the bit of the tested location is a zero, the resource is allocated to the testing CPU. Simultaneously, the interlock can be set to lock out any other CPU.

Private Memory. Each CPU in a multiprocessor system must retain some private memory for its trap and interrupt locations, I/O communication locations, and other dedicated locations. This private memory consists of at least 8,192 words for each CPU. This private memory must begin with real address zero. The implicitly assigned trap locations and interrupt locations occupy the first 1,096 words of private memory. The remaining words in private memory can be used as private, independent storage by the CPU.

The major elements of a typical 32/70 Series computer system include: the SelBUS, a Central Processor Unit, a Real-Time Option Module, main memory, an input/output subsystem, and a System Control Panel (see Figures 1-1 and 1-2 for system block diagram examples). The overall computer system can be viewed as a group of program-controlled subsystems communicating with a common memory. Each subsystem operates semi-independently with automatic overlap of subsystem operation occurring when conditions permit. This overlap greatly enhances the speed of operation. The major elements are listed below along with a brief functional description.

1. SelBUS - provides for high-speed communication between the major system elements.
2. Central Processor Unit - performs overall control and data reduction tasks.
3. Real-Time Option Module - implements internal and external interrupts and traps.
4. Main Memory - provides for private and shared storage.



SelBUS The SelBUS is a 184-1ine bidirectional bus that sends and receives data between the CPU, the memory subsystem, the Regional Processing Unit (RPU), the Input/Output Microprogrammable Processors (IOMs) on 32 data lines at a continuous data rate of 26.67 million bytes per second. Twenty-four address lines are used to address the selected IOM or memory interface for a read or write operation. Both data and address lines operate concurrently, and the transfers occur every 150 nanoseconds.

In a multiprocessor or special system configurations, remote memory subsystems, dual-processor shared-memory options, and memory ports may be connected to the SelBUS to support remote, shared, or private memory.

The $32 / 70$ Series Central Processor Unit (CPU) is contained on three plug-in circuit boards. Two of the boards are the Micro Arithmetic/ Logic Unit. The third board is the Micro Control Unit, which is sometimes referred to as the personality board.

Instructions on a 32/70 Series computer are continuously and automatically fetched for processing. This occurs concurrently with execution and decoding of previous instructions. Decoding is by proprietary parsing logic which employs parallel Read-Only Memories (ROMs) for high-speed decoding.

GENERAL PURPOSE REGISTERS

Eight integrated-circuit, 32-bit general purpose registers (GPRs) are used by the CPU. These eight registers of fast memory are referred to as the general purpose file.

Each general purpose register is identified by a 3-bit code in the range 000 through 111 ( 0 through 7 in decimal). Any general purpose register can be used as a fixed-point accumulator, floating-point accumulator, or temporary data storage location. A register can also contain control information such as a data address, count, or pointer. General purpose registers 1 through 3 can be used as index registers. Register 4 can be used as a mask register. Register 0 is a link register and an interval timer count.

FLOATING-POINT ARITHMETIC PROCESSOR

A firmware floating-point arithmetic processor is standard with the Central Processor Units. The firmware floating-point arithmetic processor executes all floating-point instructions significantly faster than normal software floating-point routines.

CPU MODES A 32/70 Series computer can operate in eight different modes: four control modes (PSW-Privileged, PSW-Unprivileged, PSD-Privileged, PSDUnprivileged) and four addressing modes ( $512 \mathrm{~KB}, 512 \mathrm{~KB}$ Extended, 512 KB Mapped, Mapped Extended).

The Extended mode can mean either 1 megabyte or 16 megabytes depending on the mapping mode. Table $1-1$ shows the interrelationships among the control and address modes.

Table 1-1. Relationship of CPU Modes

| Control Modes | PSW |  | PSD |  |
| :---: | :---: | :---: | :---: | :---: |
| Modes | Privileged | Unprivileged | Privileged | Unprivileged |
| Unmapped |  |  |  |  |
| 512 KB | $X$ | $X$ | X | X |
| 512 KB Extended | $x$ | $x$ | X | X |
| Mapped |  |  |  |  |
| 512 KB | NA | NA | X | X |
| Extended | NA | NA | X | X |

The basic control mode is designated either Program Status Word (PSW) or Program Status Doubleword (PSD) mode. The PSW mode allows a 32/70 Series computer to emulate the environment required to run the Real-Time Monitor (RTM); whereas the PSD mode makes it possible to create the environment required to run the Mapped Programming Executive (MPX).

The CPU, when in the PSW mode or PSD mode, can run in either the Privileged or Unprivileged mode.

Privileged operation allows the CPU to perform all of its control functions and to modify any part of the system. It is assumed that the resident operating system (operating in the Privileged mode) controls and supports the execution of other programs (which can operate in the Privileged or Unprivileged mode).

Unprivileged operation is the problem-solving mode of the CPU. In this mode, memory protection is in effect, and all privileged operations are prohibited. Privileged operations are those relating to input/output and to changes in the basic control state of the computer. All privileged operations are performed by a group of privileged instructions. Any attempt by a program to execute a privileged instruction while the computer is in the Unprivileged mode results in a trap.

The Privileged/Unprivileged mode control bit can be changed when the computer is in the Privileged mode. An Unprivileged mode program can gain direct access to certain executive program operations by means of Supervisory Call or Call Monitor instructions. The operations available through these instructions are established by the resident operating system.

The basic addressing modes are designated either Unmapped or Mapped. Addressing submodes are 512 KB or extended addressing (refer to Table 1-1).

Unmapped addressing establishes a one-to-one relationship between the effective virtual address of each operand or instruction and the physical address in memory.

Mapped addressing uses the memory management hardware to convert effective virtual operand and instruction addresses into physical (real) memory addresses located anywhere in up to 16 megabytes of physical memory. The memory management hardware contains a MAP which allows the privileged user to define how virtual addresses are converted to real addresses.

The MAP contains thirty-two 16 -bit registers; the first 16 registers contain the Primary MAP to define a 512 KB primary logical address space, and the second 16 registers contain the Extended Operand Map to define an additional 512 KB extended operand address space for additional data storage.

The addressing submodes are 512 KB and extended addressing. 512 KB addressing allows direct addressing of 512 K bytes ( 128 K words) of memory. In the 512 KB mode, this address space consists of the first 512 K bytes in memory. In the 512 KB Mapped mode, this address space is the 512 K bytes of primary logical address space for each user.

Extended Addressing allows a program through indexing to extend the address space beyond 512 K bytes. In the Unmapped Extended mode, the extension is to 16 megabytes. In Mapped-Extended mode, provision is made for up to 1 megabyte of logical address space for each user. The mapping hardware can locate this 512 KB space in 8,192-word segments anywhere in up to 16 megabytes of physical memory.

The Hardware Memory Management feature of $32 / 70$ Series computers use dynamic Memory Allocation and Protection (MAP) This allows programs to be loaded in one area of physical memory, rolled out to disc, rolled back into another area of memory, and to continue execution without requiring time-consuming software relocation biasing. In addition, user programs may be write protected and distributed throughout physical memory in 32 K -byte blocks. Thus, the full utilization of available memory is a practical possibility.

A memory map deals with virtual and real addresses. A virtual address pertains to the logical space used by a machine-level program and is normally derived from programmer-supplied labels through an assembly (or compilation) process followed by a loading process. Virtual addresses may be used to designate an element of data, the location of an instruction, and either an indirect or immediate (explicit) address. A real (physical) address is the address a processor sends to the memory address register to access a specific physical memory location for storage or retrieval of information. Real addresses are determined by the hardware, whereas virtual addresses include all addresses.

The memory map provides dynamic program relocation into discontiguous segments of memory. When the CPU is operating in Mapped mode, a program can be segmented into an integral number of 8,192-word blocks and distributed throughout memory in whatever space is available. The memory map transforms virtual addresses, as seen by the individual program, into real addresses, as seen by the memory system.

When the CPU is not in the Mapped mode, as determined by a control bit in the Program Status Doubleword (PSD), all virtual addresses are used by the CPU as real addresses. When the CPU is operating in the Mapped mode, all virtual addresses are transformed into real addresses by replacing the high-order four or five bits (dependent upon extended addressing) of the virtual address with a 9-bit value obtained from the memory map register.

The memory protection system provides write protection for individual memory pages. When the CPU is in the Mapped mode (either 512 KB or Extended), each 32 KB memory block of logical program address space may be write protected. Write protection for a 32 KB memory block is selected by setting the protect/unprotect bit that is stored, along with the block address, in the MAP register of the CPU.

When the CPU is in either the Unmapped or Mapped mode (either 512 KB or Extended), 512-word memory pages may be write protected. Up to 256 pages ( 128 K words) can be protected at a time. Sixteen 16-bit Page Protect registers are provided in the CPU for write protection in the Unmapped or Mapped mode.

Write protection may be overridden by a CPU operating in the Privileged mode.

OPTIONAL The optional Writable Control Storage (WCS) may be used to exWRITABLE CONTROL STORAGE

OPTIONAL
HIGH-SPEED FLOATING-POINT UNIT

REAL-TIME

MEMORY UNIT
pand the $32 / 70$ Series computer instruction repertoire and to enhance the performance of user programs. By microprogramming a 32/70 Series computer with firmware subroutines, the optional Writable Control Storage (WCS) can tailor the computer to perform specific applications such as Fourier transforms, coordinate transformation, polynomial evaluation, and number system conversion.

Further improvement in overall performance is achieved by using microprograms for frequently executed subroutines in the FORTRAN Run-Time Package, the FORTRAN Compiler, the BASIC Interpreter, and the 32/70 operating system. All high-speed firmware subroutines can be invoked from main memory for execution as needed.

Up to 4,096 64-bit words of Writable Control Storage (WCS) can be added to a 32/70 Series computer in increments of 2,048 64-bit words. Each increment plugs into the SelBUS for power and clock. However, communication with the CPU is independent of SelBUS operation.

The optional High-Speed Floating-Point Unit functions as an extension of the $32 / 70$ Series central processor to perform high-speed execution of floating-point arithmetic instructions. Addition, subtraction, multiplication and division of single-precision (32-bit) or double-precision (64-bit) operands are possible with execution times that are significantly greater than with the standard floating-point feature of the CPU.

The first RTOM in the system provides the 10 basic interrupts and traps which comprise the system integrity features. These basic interrupts and traps include: Power Fail-Safe, System Override, Memory Parity, Nonpresent Memory, Undefined Instruction, Privilege Violation, Attention, Call Monitor, Real-Time Clock, and Arithmetic Exception.

The first RTOM also provides the six highest external interrupt levels, one of which may be used for the standard interval timer.

The programmable interval timer provides a 32-bit counter that can be loaded examined, started, or stopped by way of a Command Device (CD) instruction. The Command Device (CD) enables the counter at one of four program-selectable rates. When the counter is decremented to zero, the interval timer requests a priority interrupt.

An introduction to the basic organization and operation of the main memory subsystem is provided in the paragraphs that follow.

A 32/70 Series system may have either core or MOS memory. Packaged systems are sold with one or the other but not both for the same system. The user may elect to mix the two types of memory, but only if it is done in accordance with the configuration rules specified in Section III of this manual.

The main memory for a $32 / 70$ Series system is physically organized as a group of units. A memory unit is the smallest logically complete part of the system, and the smallest part that can be logically isolated from the rest of the memory system. A memory unit consists of 1 or 2 memory chassis, a power supply, 1 to 4 Memory Bus Controllers (MBCs), and 1 to 16 memory modules. Memory units with MOS memory also include a Refresh board

A memory module is the basic functionally independent element of the memory system. Each module can operate concurrently with all others in a memory unit. A memory module consists of storage elements, drive and sense electronics, control timing, and data registers. Core and MOS memory modules are described separately, as follows:

1. Core memory modules have either 8,192 -word (32K-byte) locations with a 600-nanosecond cycle time or 16,384 -word (64K-byte) locations with a 900 -nanosecond cycle time. Each word contains a total of 36 bits: 32 data bits and 4 parity bits ( 1 parity bit per byte). Byte, halfword, word, or doubleword addresses may be used to access memory.
2. MOS memory modules have either 65,536 -word (256K-byte) or 131,072-word (512K-byte) locations; both have a cycle time of 900 nanoseconds. MOS memory is organized into 39-bit words: 32 data bits plus 7 error checking and correction (ECC) bits. The seven error correction bits report and correct single-bit errors. The ECC bits also detect and report (but do not correct) double-bit errors.

When a system consists of two memory modules (or a multiple thereof), memory can be two-way interleaved. If a system has four modules (or a multiple thereof), memory can be four-way interleaved. Memory interleaving is a built-in hardware feature that distributes sequential addresses into independently operating memory modules. Interleaving increases the probability that a processor can gain access to a given memory location without encountering interference from other processors. Thus, interleaving significantly reduces cycle time and increases the throughput rate.

With two-way interleaving, even addresses are assigned to even-numbered memory modules and odd addresses to odd-numbered memory modules. Fourway interleaving assigns every fourth address to its respective memory module and can occur when a multiple of four memory modules are included in a unit.

Each memory unit in a 32/70 Series system is provided with an individual identity by means of address range switches. These switches define the range of addresses to which the unit responds when servicing memory requests. All addresses, including the starting address, for a given unit should be the same for all Memory Bus Controllers (MBCs) in that unit; that is, the address of a given byte remains the same regardless of the MBC used to access the byte. The starting address of a unit must be on a boundary equal to a multiple of the size of the memory modules in the unit. If the unit is interleaved, the unit must contain a multiple of the memory modules'size times the number of interleaves.

The Memory Bus Controllers (MBCs) in a memory unit act as an interface between the processing units. (CPUs, IOMs, and RPUs) on the SelBUS and the memory modules. Each memory unit can have from one to four MBCs. Each MBC is capable of managing up to 16 memory modules with overlapped operation. All memory modules assigned to one MBC must be of the same type (either MOS or core but not both) and have the same cycle and access time.

MBCs examine incoming addresses to determine if the request is for a memory module within the memory unit. In addition, an MBC determines the priority of memory requests that are received simultaneously. Computer memory requests can be initiated every 150 nanoseconds due to the overlapped memory design.

MEMORY LOCK AND UNLOCK

PRIVATE MEMORY

INPUT/OUTPUT SYSTEM

REGIONAL PROCESSING

The $32 / 70$ Series systems can include from one to eight MBCs per SelBUS. All processors, either CPUs or I/O processors, must interface to memory by way of an MBC. MBCs are located, along with the memory modules, in a separate chassis from the CPU and I/O processors. Depending on the particular system and the needs of the user, an MBC may be configured in a variety of ways. For example, an MBC can connect directly to the SelBUS; or, a Memory Interface Adapter (MIA) and/or Memory Bus Adapter (MBA) may be employed to provide indirect connection between the SelBUS and an MBC.

MBCs can be locked and unlocked by a CPU. A Memory Lock signal can be sent to the MBC in conjunction with a read transfer, and a Memory Unlock signal can be sent during a write transfer. The Read and Lock transfer is used to access a word instruction in memory and to lock out all other processors from the MBC. A Write and Unlock transfer causes information to be written into memory and enables access to the MBC by other SelBUS devices. Only CPUs can use the Lock and Unlock feature.

When a Read and Lock transfer is received, the MBC involved is temporarily inhibited from accepting any additional transfer requests. However, all transfer requests already accepted by the MBC, but not yet completed, will be processed normally.

In a 32/70 Series multiprocessing system, all processors address memory in the same manner. The CPUs do not share the same interrupt or trap systems. Thus, it is necessary to provide private storage for each CPU to contain its trap and interrupt locations, I/O communication locations, and scratchpad locations. This private memory must begin at 0 and extend at least to 2,048 memory locations (bytes).

The Input/Output Microprogrammable Processor is the basic hardware structure of the I/O processor and consists of a SelBUS interface, a microprocessor, and interface logic for an external device.

The SelBUS interface provides for communication between the IOM and the CPU, or between the IOM and memory. The microprocessor has a Control Read-Only Memory (CROM) that contains the microprogram (firmware) for controlling the SelBUS interface, microprocessor, and device interface logic. The device interface logic may consist of some control logic for operating the $I / 0$ interface and the receivers/drivers necessary to communicate with the I/O device or external interface.

There are three classes of I/0 processors in a 32/70 Series system: the IOM, the RPU, and the General Purpose Multiplexer I/0 processor. The I/0 processor can also be used to provide a General Purpose Input/Output interface (GPIO). The customer must design the device interface logic and supporting firmware to make the I/O processoor and device dependent interface operate as an I/O processor for some specific type of I/O device(s).

The IOM is the basic I/O processor which contains the microprogrammable processor, the SelBUS interface, and the device interface on a single logic card.

The Regional Processing Unit (RPU) serves as a General Purpose Input/ Output interface (GPIO) for the peripheral device(s). The RPU connects directly to the SelBUS, the major artery for transmitting information. The RPU consists of three individual elements which are self-contained on separate modules: the regional processor, the device interface, and optional high-speed Random Access Memory (RAM). The major characteristic of the RPU is that it supports Random Access Memory or Writable Control Storage that can be programmed to suit the user's requirements.

GENERAL
PURPOSE
MUTIPLEXER CONTROLLER

A third type of $1 / 0$ processor is the General Purpose Multiplexer Controller (GPMC) which controls a number of individual controllers that are located at various distances from the processor. The GPMC can schedule requests for main memory between several controllers. The GPMC also connects each dependent controller to the CPU for initiation or termination of an I/O operation.

## SECTION II

## CENTRAL PROCESSOR

# INTRODUCTION This section of the manual describes the 32/70 Series Central Processor Unit (CPU). Included are an introduction to the instruction repertoire and descriptions of the modes of operation, their format, and the major functional elements of the CPU. <br> <br> INSTRUCTION <br> <br> INSTRUCTION REPERTOIRE REPERTOIRE <br> <br> The functional classifications and corresponding number of instructions <br> <br> The functional classifications and corresponding number of instructions for the 32/70 Series computer are as follows: 

 for the 32/70 Series computer are as follows:}

| Classifications |  |
| :--- | ---: |
| Fixed-Point Arithmetic | Number |
| Floating-Point Arithmetic | 30 |
| Boolean | 8 |
| Load/Store | 17 |
| Bit Manipulation | 29 |
| Zero | 8 |
| Shift | 5 |
| Interrupt | 13 |
| Compare | 13 |
| Branch | 11 |
| Register Transfer | 9 |
| Input/Output | 13 |
| Control | 10 |
| Hardware Memory Management | 16 |
| Writable Control Storage | 4 |
| $\quad$ Total | 3 |

Of particular significance are the bit manipulation and floating-point instructions. The eight bit manipulation instructions provide the capability to selectively set, zero, add, or test any bit in memory or register.

The eight floating-point instructions are unique because they can either be executed by the firmware in the CPU, or by the optional High-Speed Floating-Point Arithmetic Unit. Except for the execution speed, the presence or absence of the optional Floating-Point Arithmetic Unit is transparent to the user.

All of the instructions in the repertoire are classified as either being halfword instructions ( 16 bits) or word instructions ( 32 bits). The word instructions primarily reference memory locations; the halfword instructions primarily deal with register operands. Because approximately one-third of the instructions are halfword instructions, program core space can be conserved by packing two consecutive instructions into one memory location.

The $32 / 70^{\prime}$ s use instruction lookahead for fast instruction execution. Instruction fetches are made concurrently with instruction execution and with decoding a previously fetched instruction.

## GENERAL PURPOSE REGISTERS

## CPU CONTROL MODES

PROGRAM STATUS WORD

PROGRAM STATUS DOUBLEWORD

CONDITION CODES

PRIVILEGED AND UNPRIVILEGED

The 32/70 Series CPU has a set of eight high-speed, general purpose registers for use by the programmer for arithmetic, logical, and shift operations. Three general purpose registers - R1, R2, and R3 - can also be used for indexing operations. Register RO can also be used as a link register. Register R 4 can be used as a mask register.

The CPU operates in either of two basic control modes: the PSW mode or the PSD mode. The PSW mode provides an environment to run the Real-Time Monitor (RTM) Operating System. The PSD mode provides an environment to run the optional Mapped Programming Executive (MPX-32) Operating System. The functional difference between the PSW and PSD modes are outlined in Table 2-1.

A Program Status Word (PSW) is used to record all machine conditions that must be preserved prior to context switching when in the PSW mode of operation. The PSW supports only the Class $0,1,2,3$, and E I/0 devices using the Command Device (CD) and Test Device (TD) instructions. The format of the PSW is shown in Figure 2-1.

A Program Status Doubleword (PSD) is used to record all machine conditions that must be preserved prior to context switching when in the PSD mode of operation. The format of the PSD is shown in Figure 2-2. Execution of any Branch-and-Link instruction replaces the contents of bits 13-30 of the PSD with the effective address specified by the instruction. In addition, if the Branch instruction specifies an Indirect Branch operation, the contents of bits 1-4 of the PSD are replaced by the contents of the corresponding bit positions in the indirect address location.

A 4-bit Condition Code is stored in the PSW or PSD upon completion of the execution of most instructions. These conditions may be tested to determine the status of the results obtained.

CC1 is set if an Arithmetic Exception occurs
CC2 is set if the result is greater than Zero
CC3 is set if the result is less than Zero
CC4 is set if the result is equal to Zero
The Branch Condition True (BCT), Branch Condition False (BCF), and the Branch Function True (BFT) instructions allow testing and branching on the condition codes.

The CPU is capable of either privileged or unprivileged operation in both the PSW and PSD modes. Privileged operation allows the CPU to perform all of its control functions and to modify any part of the system. Privileged operation relates to input/output and to changes in the basic control state of the computer. Unprivileged operation is the problem-solving mode of the CPU. In this mode, memory protection is in effect and all privileged operations are prohibited.

One bit in the Program Status Doubleword (PSD) or Program Status Word (PSW) is designated as the Privileged State bit. If the Privileged State bit is set, privileged instructions can be executed. If the Privileged State bit is reset, any attempt to execute a privileged instruction will cause a Privileged Violation trap.

Table 2-1. PSW and PSD Modes: Functional Differences

| Characteristics | PSW Mode* | PSD Mode** |
| :---: | :---: | :---: |
| Program Status <br> Number of Instructions <br> Integrity Features <br> Memory Addressing <br> Nonmapped <br> Nonextended <br> . Extended <br> Mapped <br> Nonextended <br> Extended <br> CD I/O <br> Addressing <br> Extended I/0 <br> Addressing | Word <br> 160 <br> Interrupts on first RTOM <br> 512 KB <br> 16 MB <br> None <br> None <br> Yes <br> 512 KB <br> No <br> None | Doubleword <br> 189 <br> Traps <br> $512 \mathrm{~KB}+$ <br> 16 MB + <br> 512 KB per user <br> 1 MB per user <br> Yes <br> 512 KB <br> Yes <br> 16 MB |
| $\begin{array}{ll}\star & \text { RTM supported } \\ \star * & \text { MPX supported } \\ + & \text { No software support }\end{array}$ |  |  |

#  

## 

| BIT 0 | designates the privileged state bit |
| :---: | :---: |
| BIT 1.4 | designate the current condition code |
| BIT 5 | DEFINES THE EXTENDED ADDRESSING MODE (ABOVE 128K) |
|  | BIT 5=0 NONEXTENDED ADDRESSING BIT 5=1 EXTENDED ADDRESSING |
| BITS 6 | DEFINES THE POSITION OF THE LAST INSTRUCTION EXECUTED |
|  | BIT $6=0$ LEFT HALFWORD OR FULLWORD <br> BIT $6=1$ RIGHT HALFWORD |
| BITS 7-12 | UNASSIGNED, MUST BE ZERO |
| BITS 13-29 | CONTAIN THE WORD ADDRESS (PC) COUNT OF THE NEXT INSTRUCTION TO BE EXECUTED |
| BIT 30 | DEFINES THE POSITION OF THE NEXT INSTRUCTION (LEFT OR RIGHT INSTRUCTION) |
|  | BIT $30=0$ LEFT HALFWORD BIT 30=1 RIGHT HALFWORD |

Figure 2-1. Program Status Word (PSW) Format



* THESE BITS ARE USED FOR DISPLAY ONLY AND ARE NOT PRESENT IN THE PSD STORED IN MEMORY.

Figure 2-2. Program Status Doubleword (PSD) Format

The following instructions are privileged:

1. All interrupt related instructions such as Enable Interrupt or Request Interrupt.
2. All instructions that can modify the memory mapping registers.
3. All Input/Output instructions.
4. All instructions that can place the machine in a state that requires operator intervention to continue processing, such as Halt.
5. All instructions that modify Writable Control Storage.

User programs operating in the unprivileged state should use the Call Monitor (CALM) or Supervisor Call (SVC) instruction with the appropriate program flags to use the system features guarded by the privileged/ unprivileged system.

Certain events can change the processor from the unprivileged to the privileged state by loading a new Program Status Word or Doubleword. These are:

1. An interrupt from an external event or the I/O system.
2. A hardware trap caused by addressing nonpresent memory, executing undefined instruction, executing privileged instruction by nonprivileged program, or writing to protected memory.
3. A hardware trap caused by a nonrecoverable condition such as an uncorrectable error on a memory read, or an arithmetic exception.
4. The execution of the Call Monitor or Supervisor Call instruction by a user requesting monitor services.

In all cases, traps or interrupts are vectored to monitor routines for proper handling. Both the interrupt/trap vectors and the monitor service routines are in protected memory. This insures that an unprivileged user has no way to become privileged or to alter protected state.

The execution of the Branch and Reset Interrupt (BRI) or the Load Program Status Doubleword (LPSD) instruction can cause the system to change from the privileged to the unprivileged state.

The operator can push the SYSTEM RESET button to initialize a 32/70 Series computer. SYSTEM RESET clears the eight general purpose registers, resets all memory protection, and sets the Privileged State bit.

The 32/70 Series CPU has four modes for accessing memory:

1. 512 KB mode
2. 512 KB Extended Mode
3. 512 KB Mapped mode
4. Mapped, Extended mode

512 KB

512 KB MAPPED MODE

The 512 KB addressing mode allows the $32 / 70$ Series $C P U$ to access instructions or operands (bit, byte, halfword, word, or doubleword) in the first 512K bytes of memory directly without mapping, indexing, or address modification. A 19-bit Address field is provided in memory referencing instructions for that purpose.

Bit addressing is accomplished by using the Register (R) field in the instruction word to select a bit in the byte specified by the 19-bit address. Therefore, any bit in the first 512 K bytes of memory can be directly addressed by the Bit Manipulation instructions.

The 512 KB Extended mode provides the same capabilities as the 512 KB mode described above, and, in addition, it permits operand addressing beyond the first 512 K bytes of memory. The effective address can reference any bit, byte, halfword, word, or doubleword residing anywhere within 16 megabytes of physical memory.

The 512 KB Mapped mode allows a $32 / 70$ Series CPU to access any instruction or operand (bit, byte, halfword, word, or doubleword) within a logical primary address space. This space consists of 512 K bytes of logical memory, distributed within 16 megabytes of physical memory.

The 32/70 Series CPU allows multiple primary address spaces. A user can access instructions and operands within the logical primary address space in which his program resides. Physical blocks of memory can be common to many logical primary address spaces; thus, users in different spaces can share common blocks of memory.

The 512 KB Mapped addressing mode can be used only when the CPU is in the PSD control mode.

The Mapped Extended mode provides all the capabilities of the 512 KB Mapped mode, plus access to a logical extended operand address space. This space consists of 512 K bytes of memory beyond the logical primary address space and allows users additional memory space to store data (operands). Each logical extended operand address space can be 512 K bytes long, dispersed anywhere within 16 megabytes of physical memory. The combination of logical primary address space and the logical extended operand address space supports programs up to one megabyte long. The executable code must lie within the logical primary address space, but operands can be in either the logical primary or extended operand address space.

The Mapped Extended addressing mode can be used only when the CPU is in the PSD control mode.

A brief description of some major elements of the CPU are provided in the paragraphs that follow. They include: the data structure, a microprogrammable processor, the implementation logic, and the SelBUS interface. A simplified block diagram of the CPU is shown in Figure 2-3. For a more comprehensive discussion of the CPU, refer to the 32/70 Series Computer Technical Manual.

The data structure contains the eight general purpose file registers and 10 hardware registers organized around an Arithmetic Logic Unit (ALU). Key circuits in the data structure include the following:


Figure 2-3. CPU Simplified Block Diagram

1. Arithmetic Logic Unit (ALU)
2. A-Multiplexer
3. B-Multiplexer
4. Literal Multiplexer
5. General File Register
6. Memory Address Register
7. Program Counter Register
8. $N$-Counter Register
9. Shift Register
10. Temporary Register/Data Output Register
11. Data Input Register
12. Instruction Register 0
13. Instruction Register 1

OPTIONAL WRITABLE CONTROL STORAGE

The Microprogrammable Processor of the CPU is on board C of the three CPU circuit boards. The logic circuit board which contains the Microprogrammable Processor is commonly referred to as the personality board.

The Microprogrammable Processor utilizes Read-Only Memory (ROM) integrated circuits which house the CPU's Elementary Operations (EO). The EOs, with the associated circuitry, control the CPU operations by testing, controlling, and directing the various functions to be performed. The format for the EOs (also referred to as microinstruction) is shown in Figure 2-4.

The Implementation Logic includes the ALU Decode PROM, a Scale circuit, the Floating-Point Assist PROMs, and a Multiply Assist PROM, all of which serve to implement CPU functions.

The SelBUS interface logic is implemented on all three of the CPU circuit boards and provides control and temporary storage for information being output to and input from the SelBUS. Since the SelBUS is the high-speed communication link between system modules external to the CPU, the SelBUS interface logic plays a vital role in CPU operation.

Writable Control Storage is an option which may be used with the $32 / 70$ Series CPU to expand the instruction set, to enhance the performance of user programs, or to tailor the computer to specific user needs.

Up to 4,096 64-bit words of Writable Control Storage (WCS) can be added to a 32/70 Series computer in increments of 2,048 64-bit words. Each increment plugs into the SelBUS for power and clock. However, communication with the CPU is independent of SelBUS operation.

The block diagram in Figure 2-5 shows two optional WCS units as they could be implemented in conjunction with a 32/70 Series CPU and the optional High-Speed Floating-Point Unit.



Figure 2-4. Microinstruction Format


Figure 2-5. Functional Interrelationship of the CPU, WCS, and High-Speed Floating-Point Unit

OPTIONAL
HIGH-SPEED FLOATING-POINT UNIT

The High-Speed Floating-Point Unit (FPU) is an option that may be used with a $32 / 70$ Series CPU to increase the speed of floating-point arithmetic operations. The unit consists of two circuit boards which may be plugged in adjacent to the CPU. No alternations in the software are required.

If the High-Speed Floating-Point Unit (FPU) is installed, addition, subtraction, multiplication, and division of single-precision (32-bit) or double-precision (64-bit) operands can be executed much faster than with the CPU's standard floating-point feature.

An operand in floating-point format has three parts: a sign bit, a fraction, and an exponent. The sign bit indicates whether the fraction is a positive or negative value. The fraction is a binary number with an assumed radix point immediately to the left of its most significant bit. The exponent is a 7-bit binary power to which the base 16 is raised. The quantity that the floating-point number represents can be determined by multiplying the fraction by the number 16 raised to the power represented by the exponent.

Two operands of the same format and length are received by the FPU for each arithmetic operation. One operand is input from a CPU general purpose register (GPR), whereas the other operand is input from memory. The precise GPR and memory location are specified in the floating-point instruction. Upon completion of an operation, the result is returned to the CPU general purpose register.

Figure 2-6 illustrates the major functional elements of the FPU, the general routing of operands, and the relationships between the FPU, the CPU, and the SelBUS.

INTERNAL PROCESSING UNIT

INTRODUCTION
GENERAL
The Model 2005 Processing Unit is a high-performance processor which has been added to the SYSTEMS $32 / 70$ Series Computer line. The Model 2005 processor's role as a Central Processing Unit (CPU) or Internal Processing Unit (IPU) is selected by a jumper on the $C$ board of the processor. Both CPU and IPU on the same SelBUS must be Model 2005 processors. The IPU is designed for a computer configuration in which a large amount of arithmetic calculation is anticipated and is ideal for compute-bound number processing tasks and subroutines. The IPU, a three-board plug-in module, operates on the same SelBUS with a CPU and shares all of memory (including the resident operating system area) with the CPU.

The IPU and CPU operate in parallel, with the IPU executing task level, SYSTEMS 32 code at the same time the CPU is executing. The capability of paralleled processing of instructions allows for faster completion of code which would normally be processed in a serial manner by the CPU. The CPU is responsible for all task scheduling I/O and system services as well as for the execution of its own scheduled tasks.

Options available with the IPU are the Model 2341 High-Speed Floating Point and the Model 2343 and 2347 Scientific Accelerator.

The IPU is similar, in many instances, to the CPU. Because of this similarity, the IPU information presented in this section will emphasize only the differences and the unique aspects compared to the CPU as presented throughout this manual.


Figure 2-6. Optional High-Speed Floating-Point Unit

- INSTRUCTIONS
- New Instruction - SIGNAL IPU (SIPU)
- Instructions not used by IPU

Control Instructions
Branch and Reset Interrupt (BRI)
Interrupt Instructions
All Interrupt Instructions except UEI

Input/output instructions
All instructions

- TRAPS - Six new traps for IPU/CPU Operation
- End IPU Processing
- Start IPU Processing
- IPU Supervisor CALL
- IPU Errors
- IPU Call Monitor
- Stop IPU Processing
- Software
- Under MPX-32 the IPU can be transparent to the user, or the user can designate which programs run on the IPU and which run on the CPU.
- Two programs can run simultaneously because of the parallel operation of the IPU and CPU on the SelBUS.

The functional classifications and corresponding number of instructions of the Internal Processing Unit are as follows:


GENERAL PURPOSE REGISTERS

IPU CONTROL MODE

PROGRAM STATUS DOUBLEWORD

CONDITION CODES

PRIVILEGED AND UNPRIVILEGED OPERATION

The IPU uses instruction lookahead for fast instruction execution. Instruction fetches are made concurrently with instruction execution and with decoding a previously fetched instruction.

The IPU includes a set of eight high-speed, general purpose registers for programmer use for arithmetic, logical, and shift operations. Three general purpose registers (R1, R2, and R3) can also be used for indexing operations. Register RO can also be used as a link register. Register R4 can be used as a mask register. These registers are distinctly separate from the registers used in the controlling CPU.

The IPU operates in the PSD mode. The PSD mode provides an environment to run the Mapped Programming Executive (MPX-32) Operating System. The PSD mode is outlined in Table 2-2.

A Program Status Doubleword (PSD) is used to record all machine conditions that must be preserved prior to context switching when in the PSD mode of operation. The format of the PSD is shown in Figure 2-7. Execution of any Branch-and-Link instruction replaces the contents of bits 13 through 30 of the PSD with the effective address specified by the instruction. In addition, if the Branch instruction specifies an Indirect Branch operation, the contents of bits 1 through 4 of the PSD are replaced by the contents of the corresponding bit positions in the indirect address location.

A four-bit Condition Code is stored in the PSD upon completion of the execution of most instructions. These conditions may be tested to determine the status of results obtained.

CC1 is set if an Arithmetic Exception occurs
CC2 is set if the result is greater than zero
CC3 is set if the result is less than zero
CC4 is set if the result is equal to zero
The Branch Condition True ( $B C T$ ), Branch Condition False (BCF), and the Branch Function True (BFT) instructions allow testing and branching of the condition codes.

The IPU is capable of either privileged or unprivileged operation in the PSD mode. Privileged operation allows the IPU to perform all of its control functions and to modify any part of the system; it relates to changes in the basic control state of the computer. Unprivileged operation is the problem-solving mode of the IPU. In this mode, memory protection is in effect and all privileged operations are prohibited.

One bit in the Program Status Doubleword (PSD) is designated as the Privileged State bit. If the Privileged State bit is set, privileged instructions can be executed. If the Privileged State bit is reset, any attempt to execute a privileged instruction will cause a Privilege Violation trap.



| $\begin{aligned} \text { BIT O } & =0 \\ & =1 \end{aligned}$ |  | UNPRIVILEGED MODE PRIVILEGED MODE |
| :---: | :---: | :---: |
| BITS 1.4 |  | ARE CONDITION CODES |
|  |  | BIT 1 = CC1 |
|  |  | $2=C C 2$ |
|  |  | $3=C C 3$ |
|  |  | $4=C C 4$ |
| BIT $5=0$ |  | EXTENDED MODE (OFF) CEA |
|  | $=1$ | EXTENDED MODE (ON) SEA |
| BIT $6=0$ |  | LAST INSTRUCTION EXECUTED WAS NOT A RIGHT HALFWORD |
|  | $=1$ | LAST INSTRUCTION EXECUTED WAS A RIGHT HALFWORD |
| BIT $7=0$ |  | ARITHMETIC EXCEPTION TRAP MASK (OFF) |
|  | $=1$ | ARITHMETIC EXCEPTION TRAP MASK (ON) |
| * BIT $8=0$ |  | COMPUTER IS IN PSW MODE (DISPLAYED PSD ONLY) * (PSW MODE NOT USED BY IPU) |
|  |  | COMPUTER IS IN PSD MODE (DISPLAYED PSD ONLY)* |
| *BIT $9=0$ |  | UNMAPPED (DISPLAYED PSD ONLY) * |
|  | $=1$ | MAPPED (DISPLAYED PSD ONLY)* |
| BITS 10.12 |  | ARE NOT USED |
| BITS 13-29 |  | ARE LOGICAL WORD ADDRESS |
| BIT 30 |  | NEXT INSTRUCTION IS A RIGHT HALFWORD |
| * BIT 31 |  | BLOCKED (DISPLAYED PSD ONLY) * |
| BITS 32.33 |  | INDICATE MAP GRANULARITY, $00=$ UNMAPPED AND ALL OTHERS $=8 \mathrm{~K}$ MAP GRANULARITY |
| $\begin{aligned} & \text { BITS } 34-45 \\ & \text { BIT } 46 \end{aligned}$ |  | PROVIDE A WORD INDEX INTO THE MASTER PROCESS LIST (MPL) FOR THE BASE PROCESS |
|  |  | NOT USED |
| BIT 47 |  | RETAIN CURRENT MAP CONTENTS |
| BITS 48-49 |  | INTERRUPT CONTROL FLAGS |
| BITS |  |  |
| 48 | 49 |  |
| 0 | 0 | OPERATE WITH UNBLOCKED INTERRUPTS |
| 0 | 1 | OPERATE WITH BLOCKED INTERRUPTS |
| 1 | 0 | RETAIN CURRENT BLOCKING MODE |
| 1 | 1 | RETAIN CURRENT BLOCKING MODE |
| $\begin{aligned} & \text { BITS } \\ & \text { BITS } \end{aligned}$ | $\begin{aligned} & 50-61 \\ & 62-63 \end{aligned}$ | PROVIDE WORD INDEX INTO MASTER PROCESS LIST (MPL) FOR CURRENT PROCESS NOT USED |

* THESE BITS ARE USED FOR DISPLAY ONLY AND ARE NOT PRESENT IN THE PSD STORED IN MEMORY.

Figure 2-7. Program Status Doubleword (PSD) Format

Table 2-2. PSD Mode (IPU)

| Characteristic | PSD Mode |
| :---: | :--- |
| Program Status <br> Number of instructions <br> Integrity Features <br> Memory Addressing <br> Nonmapped <br> Nonextended <br> Extended <br> Mapped <br> Nonextended <br> Extended | Doubleword |
| No software support |  |$\quad$| Traps |
| :--- |

The following IPU instructions are privileged:

1. All instructions that can modify the memory mapping registers.
2. All instructions that can place the machine in a state that requires CPU intervention to continue processing, such as Halt.
3. All instructions that modify Writable Control Storage.

Certain events can change the processor from the unprivileged to the privileged state by loading a new Program Doubleword. These are:

- A hardware trap caused by addressing nonpresent memory, executing undefined instruction, executing a privileged instruction by a nonprivileged program, or writing to protected memory.
- A hardware trap caused by a nonrecoverable condition such as an uncorrectable error on a memory read, or an arithmetic exception.
- The execution of the Call Monitor or Supervisor Call instruction by a user requesting monitor services.

As long as traps are set they are vectored to monitor routines for proper handling. The trap vectors and the monitor service routines are in protected memory. This insures that an unprivileged user has no way to become privileged or to alter protected state.

The execution of the Load Program Status Doubleword (LPSD) instruction can cause the system to change from the privileged to the unprivileged state.

The operator can depress the SYSTEM RESET pushbutton to initialize a $32 / 70$ SERIES computer and IPU. SYSTEM RESET clears the eight general purpose registers, resets all memory protection, and sets the Privileged State bit.
$\frac{\text { IPU ADDRESSING }}{\text { MODES }}$

512-KB MODE

512-KB EXTENDED MODE

512-KB MAPPED MODE

## MAPPED EXTENDED

 MODEFUNCTIONAL DESCRIPTION

MAJOR SYSTEM ELEMENTS

1. 512-KB mode
2. 512-KB Extended mode
3. 512-KB Mapped mode
4. Mapped, Extended mode

The 512-KB addressing mode allows the IPU to access instructions or operands (bit, byte, halfword, word, or doubleword) in the first 512 K bytes of memory directly without mapping, indexing, or address modification. A 19-bit address field is provided in memory referencing instructions for that purpose.

Bit addressing is accomplished by using the register ( $R$ ) field in the instruction word to select a bit in the byte specified by the 19-bit address. Therefore, any bit in the first 512 K bytes of memory can be directly manipulated by the Bit Manipulation instructions.

The 512-KB Extended mode provides the same capabilities as the 512-KB mode described above, and, in addition, it permits operand addressing only beyond the first 512 K bytes of memory. The effective address can reference any bit, byte, hal fword, word, or doubleword residing anywhere within 16 megabytes of physical memory.

The 512-KB Mapped mode allows the IPU to access any instruction or operand (bit, byte, halfword, word, or doubleword) within a logical primary address space. This space consists of 512 K bytes of logical memory map, distributed within 16 megabytes of physical memory.

The IPU allows multiple primary address spaces. A user can access instructions and operands within the logical primary address space in which his program resides. Physical blocks of memory can be common to many logical primary address spaces; thus, users in different spaces can share common blocks of memory.

The Mapped Extended mode provides all the capabilities of the 512 KB Mapped mode, plus access to a logical extended operand address space. This space consists of 512 K bytes of mapped memory beyond the logical primary address space and allows users additional memory space to store data (operands). Each logical extended operand address space can be 512 K bytes long, dispersed anywhere within 16 megabytes of physical memory. The combination of logical primary address space and the logical extended operand address space supports programs up to one megabyte long. The executable code must lie within the logical primary address space, but operands can be in either the logical primary or extended operand address space.

The major elements of a typical SYSTEMS $32 / 70$ SERIES Computer System with an IPU include: $32 / 70 \mathrm{CPU}$, the SelBUS, Real-Time Option Module, main memory, input/output system (not supported by the IPU), Serial Control Panel, optional High-Speed Floating Point, and Scientific Accelerator modules. (See Figure 2-8 for a system block diagram.) The performance gains of a CPU and IPU system over a CPU alone system is application dependent. The IPU allows the user to run two tasks simultaneously in the computer system.


## Central Processing Unit

IPU Major Elements

IPU Data Structure

IPU
Microprogrammable Processor

## Implementation

 LogicSelBUS
Interface

The CPU in the system plays the dominant role in its relationship with the IPU. The CPU is responsible for all task scheduling I/O and system services as well as for the execution of its own scheduled tasks.

A brief description of some major elements of the IPU are provided in the paragraphs that follow. They include: the data structure, a microprogrammable processor, the implementation logic, and the SelBUS interface. A simplified block diagram of the IPU is shown in Figure 2-9.

The data structure contains the eight general purpose file registers and ten hardware registers organized around an Arithmetic Logic Unit (ALU). Key circuits in the data structure include the following:

1. Arithmetic Logic Unit (ALU)
2. A Multiplexer
3. B Multiplexer
4. Literal Multiplexer
5. General File Register
6. Memory Address Register
7. Program Counter Register
8. $N$ Counter Register
9. Shift Register
10. Temporary Register/Data Output Register
11. Data Input Register
12. Instruction Register 0
13. Instruction Register 1

The Microprogrammable Processor of the IPU is on board C of the three IPU circuit boards. The logic circuit board, which contains the Microprogrammable Processor, is commonly referred to as the personality board.

The Microprogrammable Processor utilizes Read-Only Memory (ROM) integrated circuits which house the IPU's Elementary Operations (EO). The EOS, with the associated circuitry, control the IPU operations by testing, controlling, and directing the various functions to be performed. The format for the EOs (also referred to as microinstruction) is shown in Figure 2-10.

The Implementation Logic incTudes the ALU Decode PROM, a Scale circuit, the Floating-Point Assist PROMs, and a Multiply Assist PROM, all of which serve to implement IPU functions.

The SelBUS interface logic is implemented on all three of the IPU circuit boards and provides control and temporary storage for information being output to and input from the SelBUS. Since the SelBUS is the high-speed communication link between system modules external to the IPU, the SelBUS interface logic plays a vital role in IPU operation.


Figure 2-9. IPU Simplified Block Diagram

OPTIONAL
HIGH-SPEED FLOATING-POINT UNIT

The High-Speed Floating-Point Unit (FPU) is an option that may be used with an IPU and CPU to increase the speed of floating-point arithmetic operations. The unit consists of two circuit boards which may be plugged in adjacent to the IPU. No alterations in the software are required.

If the High-Speed Floating-Point Unit (FPU) is installed, addition, subtraction, multiplication, and division of single-precision (32bit) or double-precision (64-bit) operands can be executed much faster than the IPU's standard floating-point feature.

An operand in floating-point format has three parts: a sign bit, a fraction, and an exponent. The sign bit indicates whether the fraction is a positive or negative value. The fraction is a binary number with an assumed radix point immediately to the left of its most-significant bit. The exponent is a 7-bit binary power to which the base 16 is raised. The quantity that the floating-point number represents can be determined by multiplying the fraction by the number 16 raised to the power represented by the exponent.

Two operands of the same format and length are received by the FPU for each arithmetic operation. One operand is input from an IPU general purpose register (GPR), whereas the other operand is input from memory. The precise GPR and memory location are specified in the floating-point instruction. Upon completion of an operation, the result is returned to the CPU general purpose register.

It is recommended that any option which is added to the system be for both the IPU and CPU. This will allow the same runtime library to be utilized for the respective software programs.



Figure 2-10. Microinstruction Format

Figure 2-11 illustrates the major functional elements of the FPU, the general routing of operands, and the relationship between the FPU, the IPU, and the SelBUS.

OPTIONAL The optional Model 2343 Scientific Accelerator (with PROM control

SCIENTIFIC ACCELERATOR

OPTIONAL WRITABLE CONTROL store PCS), or Model 2347 with Writable Control (WCS), may be used in the IPU system. The Scientific Accelerator provides fullyintegrated hardware, software, and firmware to improve user program execution speeds.

It is recommended that any option which is added to the system be for both the IPU and CPU. This will allow the same runtime library to be utilized for the respective software programs.

Writable Control Storage is an option which may be used with the IPU to expand the instruction set, to enhance the performance of user programs, or to tailor the computer to specific user needs.

Up to 4,096 64-bit words of Writable Control Storage (WCS) can be added to an IPU in increments of 2,048 64-bit words. Each increment plugs into the SelBUS for power and clock. However, communication with the IPU is independent of SelBUS operation.

The block diagram in Figure 2-12 shows two optional WCS units as they could be implemented in conjunction with an IPU and the optional High-Speed Floating-Point Unit.

NEW TRAPS

OPERATING MODE

TRAP CONTEXT SWITCHING

Trap Format

For synchronization and communication between the IPU and CPU, six new traps are dedicated in low memory. These traps are listed in Table 2-3. The trap vector location 2EO is used by the CPU when the IPU has executed the SIPU (X'000A') instruction. The CPU handles this trap in the same manner as any other CPU trap. The trap vectors found at locations 2E4, 2E8, 2EC, 2FO, and 2F4 are traps used by the IPU during IPU processing. A brief description of the communications between the IPU and CPU follows later in this section and involves primarily the use of new traps.

The IPU uses the Program Status Doubleword Mode of operation to run the Mapped Programming Executive, MPX-32. This mode identifies the firmware routing and method of handling traps.

In the IPU mode, the firmware will not execute control instruction BRI, any I/O instructions, nor interrupt control instructions except UEI.

Trap Context Switching in the IPU is accomplished through the use of the Program Status Doubleword Mode using the Trap Context Block (TCB) format. Trap context switching by the IPU is functionally identical to the CPU, except that the trap entry by the IPU is not associated with a service interrupt.

The Trap Context Block (TCB) format type (see Figure 2-13) is used for the PSD mode traps. Words one through four of the TCB contain the IPU Ending and Starting PSDs. Word five of the TCB contains the IPU Hardware Status Word. This status word is assembled by firmware at the time the trap occurs, and is stored in the TCB. The IPU Hardware Status Word is defined later in this section. Word 6 of the TCB is not used.




Figure 2-12. Functional Interrelationship of the IPU, WCS, and High-Speed Floating-Point Unit

Table 2-3. CPU/IPU Communication Traps

| Trap <br> Relative <br> Priority | Trap <br> Vector <br> Location <br> TVL | Description |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| 78 | $2 E 0$ | Ending of IPU Processing | CPU |  |  |
| 79 | $2 E 4$ | Start IPU Processing | IPU |  |  |
| $7 A$ | $2 E 8$ | Supervisor Call | IPU |  |  |
| $7 B$ | 2EC | Error Trap | IPU |  |  |
| $7 C$ | 2F0 | Call Monitor | IPU |  |  |
| $7 D$ | 2F4 | Stop IPU Processing | IPU |  |  |

IPU STATUS

The IPU status word is a 32-bit word that is used by IPU firmware to track trap error processing and internal operating modes. The status word is available to software in either of two methods as follows:

1. The Read Status (RDSTS) instruction (when executed by the IPU) causes the status word to be loaded into the general purpose register specified by the instruction.
2. Automatically, upon occurrence of an error trap which causes the status word to be stored in the fifth word of the trap context block.

The status word can be divided into a 24-bit field and an 8-bit field. The 24-bit field is used for error flag reporting and is cleared to zeros after the status word has been reported to software. The 8-bit field of the status word is used for IPU mode control and will always reflect the current operating mode of the IPU. Table 2-4 lists the bits of the status word and their definitions.

CPU/IPU The following discussion provides information pertaining to the CPU INTERFACE and IPU interface operation. This discussion is centered primarily OPERATION around the use of the six new traps, which are used to control the synchronization and communication between the CPU and IPU. The basic interface operational flow between the CPU and IPU is shown in Figure 2-14.

START IPU TRAP
(VECTOR ADDRESS
2E4)

To start IPU processing, the CPU stores the new Program Status Doubleword (PSD) into words 3 and 4 of the Start IPU trap context block which was pointed to from the address contained in the Start IPU trap vector location 2E4. The CPU then executes the SIPU X'000A' instruction which sends a start signal to the IPU and informs the IPU that a new PSD is available for execution. The IPU then fetches the Start IPU trap Context Block pointer at the 2E4 trap location, stores the old PSD into words 1 and 2 of the Start IPU Trap Context block and the IPU Status into word 5. The IPU then reads the new PSD words 3 and 4 from the context block and begins to execute the instructions in memory as directed by the new PSD.


Figure 2-13. Trap Context Block Format (Internal Processing Unit)

RESTART IPU If the Signal IPU instruction (SIPU) is issued by the CPU to an active IPU, the second SIPU will cause the following events in the IPU to occur:

1. The IPU will terminate present active execution, and vector to the start IPU Trap Vector Address (TVA) 2E4. The old PSD is stored into Words 1 and 2 of the Context Block as was pointed by the contents of the TVA.
2. The old IPU status word is stored into the context block and the new PSD is used to begin execution of another group of $32 / 70$ macroassembler instructions.
-The End of IPU trap is not generated until the IPU has completed execution as directed by the interrupting SIPU instruction.

IPU ERROR
The vector address found at memory location $2 E C$ points to the TCB which is used upon the occurrence of an error condition within the IPU. The error conditions include non-present memory, undefined instruction, parity error, arithmetic exception, and privilege violation. The undefined instruction error is caused by the execution of any $I / 0$ instruction (e.g., CD, TD), any interrupt instruction (BRI, AI), or any instruction not defined in the PSD mode $32 / 75$ instruction set.


Table 2-4. IPU Status Word Bit Definitions

| Bit | Definition |
| :---: | :---: |
| $\begin{array}{r} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ \\ 17 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23 \\ 24 \\ 25 \\ 26 \\ 27 \\ 28 \\ 29 \\ 30 \\ 31 \end{array}$ | ```=0, Class 0, 1, 2, or E Error* =1, Class F (Extended I/O) Error* =0, I/0 Processing Error* =1, Interrupt Processing Error* Final Bus Transfer Error Bus No Transfer Error I/O Channel Busy or Busy Status Bit Error* Ready Timeout Error* I/O DRT Timeout Error* Retry Count Exhausted Error* Operand Fetch Parity Error Instruction Fetch Parity Error Operand Nonpresent Error Instruction Nonpresent Error Undefined PSD Mode Instruction Error Memory Fetch DRT Timeout Error Reset Channel Error* Channel WCS not Enabled Error Map Register Address Overflow (Map Context Switch) Unexplained Memory Error BRI I/O Error* Undefined Instruction PSW Mode Only* Map Invalid Access or Map Mode Restrict Register IPU Privileged Violation Not Used IPU Arithmetic Exception Enable Arithmetic Exception Trap Disable PSD Mode Traps Block Mode is Active IPU Status Not Used CPU ELSA Mode* Not Used =1, IPU Mode PSD``` |
| *Not Applicable to IPU. |  |

IPU CALL MONITOR TRAP (VECTOR ADDRESS

The privilege violation error is generated by the IPU attempting to execute an instruction which is defined as privileged but does not have the privileged bit set in the PSD. HALT and WAIT in the IPU must be privileged.

The error status is reflected in the IPU status word as stored into the fifth word of the IPU error TCB (vector location 2EC). The PSD at the time the error occurs is stored into words 1 and 2 of that TCB. The next executed instruction is dictated by the new PSD found in words 3 and 4 of the error TCB.

When the IPU executes a Call Monitor (CALM) instruction, control is transferred to the IPU call monitor trap located at memory address 2FO. The execution which follows the call monitor instruction, as well as any other trap within the IPU, is directed by the contents of the context block related to that specific trap. Execution is directed to the code as defined by the new PSD within the IPU CALM Trap Context Block.

When the IPU executes a Supervisor Call (SVC) instruction, control is transferred to the SVC trap. The address of the context block for the IPU service of a SVC instruction is located at trap address 2E8.

This address is the beginning of the 16 -entry secondary vector address table. Bits 16 through 19 of the SVC instruction direct the IPU to one of the 16 secondary vector addresses. The secondary vector address selected points the IPU to a TCB for that SVC.

Once the IPU has the address of the TCB, trap processing is handled as a normal trap. The IPU stores the present PSD into words 1 and 2 of the TCB and the status into word 5. Then the IPU uses the new PSD from words 3 and 4 to continue execution.

To stop the IPU processing, the CPU stores a new PSD in words 3 and 4 of the STOP IPU Trap Context Block (TCB) which is pointed to by the address contained in the stop IPU trap vector location 2F4. The STOP IPU TCB is used when the IPU executes an SIPU (X'000A') instruction which is imbedded in the IPU software code. The IPU stores the old PSD into words 1 and 2 of the context block and the IPU Status into word 5 of the context block. The IPU then traps the CPU at location 2EO which indicates that the IPU execution of the SIPU instruction has taken place. The IPU then fetches the new PSD from words 3 and 4 of the context block which can point to a privileged HALT or WAIT instruction to stop the IPU.

The new PSD in the STOP IPU context block may direct the IPU to execute code other than a HALT or WAIT instruction. This utilization of the STOP Trap allows the IPU to signal the CPU at milestones without stopping IPU execution. In either use of this stop IPU trap, the present PSD is stored into words 1 and 2 of TCB and the present IPU status into word 5. The IPU done signal is sent to the CPU after storage of the present PSD and IPU status word and before vectoring to the new PSD address.

The End IPU Processing trap address 2EO is used by the CPU when the IPU generates the IPU done signal. The CPU handles this trap in the same manner as any other CPU Trap, except that this trap can be blocked at the CPU by setting the block mode.

All information as presented in Section IV for the Memory Management is valid for the IPU.
INPUT/OUTPUT The Internal Processing Unit does not perform I/O operations. ..... All
I/O operations are performed by the CPU in the system.
SCRATCHPAD Except for the Scratchpad locations related to I/O and interrupts, MEMORY
INITIALIZATION
INTRODUCTION The Internal Processing Unit is initialized by a system reset and remains quiescent until a Signal IPU (SIPU) Instruction occurs.
INITIAL PROGRAM LOAD
POWER FAIL-SAFE
FEATURE the IPU utilizes the internal scratchpad in the same manner as the CPU uses its internal scratchpad.
The scratchpad locations loaded by the IPL are not used by the IPU. Thus, no loading procedure is necessary. The IPU can execute the TRSC and TSCR instructions if the user deems it necessary to load or read scratchpad locations.
The IPU does not perform an IPL. This procedure is controlled by the CPU and the I/O device. Refer to Section VIII for CPU-IPL operation.
The Power Fail Safe feature as implemented in the CPU is not applicable to the IPU operation. The saving of the IPU scratchpad information is not necessary by the IPU since the CPU must re-initialize any IPU operation when the CPU is restarted.
INTRODUCTION Traps and interrupts report asynchronous or synchronous events to the software. Traps are error conditions that are generated internally and interrupts are requests that are generated externally. The events that caused the trap or interrupt can be generated asynchronously by hardware or synchronously scheduled by software when an interrupt control instruction is executed. The trap or interrupt causes a transfer of control to unique vector locations in main memory (see Table 3-1).
TRAPS The traps for the PSW mode (in order of priority) are:

1. Power Fail
2. Memory Parity
3. Nonpresent Memory
4. Undefined Instruction
5. Privileged Violation
6. System Override
Six additional traps are present in the PSD mode. They are:
7. Supervisor Call Trap (software generated)
8. Machine Check Trap
9. System Check Trap
10. MAP Fault Trap
11. Block Mode Timeout (Watchdog) Trap
12. Arithmetic Exception Trap
13. End of IPU processing
INTERRUPTS Interrupts cons ist of the following:
14. Any external event scheduled through the Real-Time Option Module (RTOM)
15. Input/Output (I/O) termination interrupts
16. Software request interrupt control instruction
OPERATING The $32 / 70$ Series CPU is capable of operating in two modes: the PSW mode MODES and the PSD mode. The two modes identify the firmware routing required to operate with a FSW, thereby allowing existing $32 / 55$ software to operate on a $32 / 70$ Series CPU without modifications. The PSD mode is the default at system reset and remains in effect until a Set CPU Mode macro instruction is executed or an Initial Program Load (IPL) sequence is set up to force the CPU into PSW mode of operation.

Table 3-1. PSW/PSD Mode Relative Trap/Interrupt Priorities

| $\begin{aligned} & \text { INTERRUPT } \\ & \text { AND TRAP } \\ & \text { RELATIVE } \\ & \text { PRIORITY } \end{aligned}$ | $\begin{aligned} & \text { INTERRUPT } \\ & \text { LOGICAL } \\ & \text { PRIRRITY } \end{aligned}$ | INTERRUPT VECTOR LOCATION (IVL) | $\begin{aligned} & \text { TCW } \\ & \text { ADDRESS } \end{aligned}$ | $\begin{aligned} & \text { IOCD } \\ & \text { ADDRESS } \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 |  | 0 O4 |  |  | Power Fail Safe Trap |
| 01 |  | OFC |  |  | System Override Trap (Not used) |
| 02 |  | OE8* |  |  | Memory Parity Trap |
| 03 |  | 190 |  |  | Nonpresent Memory Trap |
| 04 |  | 194 |  |  | Undefined Instruction Trap |
| 05 |  | 198 |  |  | Privilege Violation Trap |
| 06 |  | 180 |  |  | Supervisor Call Trap |
| 07 |  | 184 |  |  | Machine Check Trap |
| 08 |  | 188 |  |  | System Check Trap |
| 09 |  | 18C |  |  | MAP Fault Trap |
| ${ }^{O A}$ |  |  |  |  | Not Used |
| 0 C |  |  |  |  | Not Used |
| OD |  |  |  |  | Not Used |
| OE |  | OE4 |  |  | Block Mode Timeout (Watchdog) Trap |
| 0 F |  | 1A4* |  |  | Arithmetic Exception Trap |
| 10 | 00 | OFO |  |  | Power Fail Safe Interrupt |
| 11 | 01 | 0F8 |  |  | System Override Interrupt |
| 12 | 12 | OE8* |  |  | ***Memory Parity Trap |
| 13 | 13 | OEC |  |  | Attention Interrupt |
| 14 | 14 | 140 | 100 | 700 | I/O Channel 0 Interrupt |
| 15 | 15 | 144 | 104 | 708 | I/0 Channe1 1 Interrupt |
| 16 | 16 | 148 | 108 | 710 | I/O Channel 2 Interrupt |
| 17 | 17 | 14 C | 10 C | 718 | I/O Channel 3 Interrupt |
| 18 | 18 | 150 | 110 | 720 | I/O Channel 4 Interrupt |
| 19 | 19 | 154 | 114 | 728 | I/0 Channel 5. Interrupt |
| 1 A | 1 A | 158 | 118 | 730 | I/O Channel 6 Interrupt |
| 1 B | 1 B | 15 C | 11 C | 738 | I/0 Channel 7 Interrupt |
| 1 C | 1 C | 160 | 120 | 740 | I/0 Channel 8 Interrupt |
| 1 D | 1 D | 164 | 124 | 748 | I/O Channel 9 Interrupt |
| 1 E | 1 E | 168 | 128 | 750 | I/O Channel A Interrupt |
| 1 F | 1 F | 16 C | 12 C | 758 | I/0 Channel B Interrupt |
| 20 | 20 | 170 | 130 | 760 | I/O Channel C Interrupt |
| 21 | 21 | 174 | 134 | 768 | I/O Channel 1 D Interrupt |
| 22 | 22 | 178 | 138 | 770 | I/O Channel E Interrupt |
| 23 | 23 | 17 C | 13 C | 778 | I/O Channel F Interrupt |
| 24 25 | 24 | 190* |  |  | ***Nonpresent Memory Trap |
| 25 26 | 25 | 194* |  |  | ***Undefined Instruction Trap |
| 26 27 | 26 | 198* |  |  | ***Privilege Violation Trap . |
| 27 28 | 27 | 19 C |  |  | Call Monitor Interrupt |
| 28 29 | 28 | 140 |  |  | Real-Time Clock Interrupt |
| 29 | 29 | 1A4* |  |  | ***Arithmetic Exception Interrupt |
| $2 \mathrm{2A}$ | 2 A | 1 A8 |  |  | External/Software Interrupts |
| 28 2 C | $2 \mathrm{2B}$ | 1 AC |  |  | External/Software Interrupts |
| 2 C | 2 C | $1 \mathrm{B0}$ |  |  | External/Software Interrupts |
| 2 L | 2 D | $1 \mathrm{B4}$ |  |  | External/Software Interrupts |
| 2 E 2 F | 2 E | $1 \mathrm{1B8}$ |  |  | External/Software Interrupts |
| 2 F | 2 F | 1BC |  |  | External/Software Interrupts |
| 30 31 | 30 31 | 1 CO |  |  | External/Software Interrupts |
| $\stackrel{\text { THRU }}{ }$ | THRU | THRU |  |  | External/Software Interrupts |
| 77 | 77 | 2DC |  |  | External/Software Interrupts |
| * Vector Locations Shared With Traps** For Nonextended I/0 Devices |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| $* * * *$All 1 Interrupts Are Externally Generated |  |  |  |  |  |
|  |  |  |  |  |  |

Table 3-1. PSW/PSD Mode Relative Trap/Interrupt Priorities (Cont'd)

| INTERRUPT AND TRAP RELATIVE PRIORITY | $\begin{aligned} & \text { INTERRUPT } \\ & \text { LOGICAL } \\ & \text { PRIORITY } \end{aligned}$ | INTERRUPT <br> VECTOR <br> LOCATION <br> (IVL) | TCW ADDRESS | $\begin{aligned} & \text { IOCD } \\ & \text { ADDRESS } \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 78 |  | 2EO**** |  |  | Ending of IPU Processing |
|  |  |  |  |  | Trap (Used by CPU) |
| 79 |  | 2E4**** |  |  | Start IPU Processing Trap (Used by IPU) |
| 7 A |  | 2E8**** |  |  | Supervisor Call Trap (Used by IPU) |
| 7B |  | 2EC**** |  |  | $\begin{aligned} & \text { by IPU) } \\ & \text { Error Trap (Used by IPU) } \end{aligned}$ |
| 7 C |  | 2F0**** |  |  | Call Monitor Trap (Used by IPU) |
| 70 | 70 | 2F4**** |  |  | Stop IPU Processing Trap (Used by IPU) |
| 7 E | 7 E | $2 F 8$ |  |  | External/Software Interrupts |
| 7F | 7F | 2FC |  |  | External/Software Interrupts |
| ** For Nonextended I/O Devices |  |  |  |  |  |
| **** IPU Related Traps (See Sectiol |  |  |  |  |  |
| All Interrupts Are Externally Generated |  |  |  |  |  |

The PSW mode identifies traps and interrupts on a prioritized, scheduled basis No distinction is made between traps and interrupts, and both are scheduled by some mechanism external to the CPU (i.e., IOM or RTOM). The trap conditions that are created internally within the CPU are scheduled by the firmware on an RTOM board if the following requirements are met:

1. Trap level is enabled.
2. Trap level is not active.
3. Any other higher priority level is not active or requesting.

If any of the above requirements are not met, the firmware will reset the condition that caused the trap and continue to the next sequential instruction as if the trap never occurred.

Traps and interrupts in the PSW mode require the participation of three component levels in order to function properly. The three component levels are the IOM or RTOM, the CPU, and the software.

The IOM or RTOM schedules a hardware- or software-initiated interrupt service request. When the requesting level becomes the highest contending level, the CPU acknowledges the interrupt request. In order to enqueue the associated software processing, the IOM or RTOM advances from requesting to active, blocking interrupt requests from lower priority levels. When the software interrupt handler completes its processing, the software dequeues itself by executing a Deactivate Interrupt (DAI) or Branch and Reset Interrupt (BRI) instruction which allows the currently active level and all other lower priority levels to resume requesting for interrupts. This operating mode is also referred to as Block with Activate. In summary, the six steps shown below are required to enqueue or dequeue an interrupt process:

1. The IOM, RPU, or RTOM requests an interrupt.
2. The CPU acknowledges the interrupt.
3. The IOM or RTOM goes active, blocking lower priority interrupts.
4. The software handler is given control. (First instruction is noninterruptible)
5. The software executes a Deactivate Interrupt (DAI) or Branch and Reset Interrupt (BRI).
6. The IOM or RTOM deactivates, allowing lower priority levels to resume requesting.

Two types of software trap and interrupt queueing methods exist in the PSD mode. The first method is identical to the queueing described as the PSW mode, where the requesting level advances to active state, blocking all lower priority levels to insure that software is not interruptible by its level or any lower priority levels during the interrupt processing. This method applies to all classes of $1 / 0$ interrupts and external (RTOM) interrupts.

The second method applies to traps, I/O interrupts and external interrupts. The enqueueing of the software interrupt and trap handlers does not rely on the active state of the applicable channel or RTOM to prevent interrupts or traps for the specific or lower priority levels. The enqueueing function blocks externally generated interrupt requests (channel or RTOM) from being sensed by the CPU firmware. Software must now explicitly dequeue its process with an Unblock External Interrupts (UEI) or a Load PSD (LPSD) macro instruction. The general sequence is:

1. The IOM, RPU, or RTOM requests an I/O interrupt.
2. When the requesting level becomes the highest contending level, the CPU acknowledges the interrupt request and blocks all interrupts until the UNBLOCK command is received (if bits 48 and 49 of the PSD are 0 and 1, respectively).
3. The channel does not go active and is now free to continue $\mathrm{I} / 0$ related processing.
4. The software is given control with all interrupts blocked.
5. When the software interrupt handler completes its enqueued processing, it will execute an Unblock External Interrupt (UEI) or a Load Program Status Doubleword (LPSD) macro instruction which will allow externally generated interrupts to be sensed by the CPU firmware. This operating mode is also referred to as Block without Activate.

EXTERNAL

Each trap or interrupt that may occur in the PSD mode has an associated Interrupt Vector Location (IVL) and an Interrupt Context Block (ICB). The IVL contains a 24-bit real address that points to the starting memory address of the ICB. Table 3-1 includes a list of the memory locations dedicated for IVLs.

Generally speaking, an ICB consists of six consecutive memory words. However, for some types of ICBs only four or five words are required. The four different ICB formats are listed as follows:

1. External and Non-Class F I/O Format
2. Trap Format
3. Class F I/O Format
4. Supervisor Call Format

Figures 3-1 through 3-4 illustrate the four ICB formats.
The first four words of all ICB formats are identical in that they contain the old PSD followed by the new PSD.

The old PSD is stored in the ICB whenever a trap or interrupt occurs and is acknowledged. The old PSD locations provide storage for hardware and software CPU context information current at the time a particular trap or interrupt occurs. Normally, when the software interrupt processing is completed, a BRI, LPSD or LPSDCM instruction will be used to restore the old PSD context information.

The new PSD information must be loaded in the ICB by software before a trap or interrupt occurs. The new PSD must contain the necessary information to set up the hardware and software in the appropriate context for servicing the interrupt.

The External and Non-Class F ICB format type (see Figure 3-1) is used with all RTOM interrupts and all CD and DD I/O interrupts. RTOM interrupts include: Console Interrupt (Panel Attention), Call Monitor Interrupt, and Real-Time Clock-Interrupt.

Words 1 through 4 contain the old and new PSDs.
Words 5 and 6 of this ICB format type are optional and may be omitted.
The Trap ICB format type (see Figure 3-2) is used for PSD mode traps.
Words 1 through 4 of the Trap ICB contain the old and new PSDs.
Word 5 of the Trap ICB contains the CPU hardware status word. This is stored in the ICB at the time a trap occurs. The CPU status word may provide additional descriptor bits for defining the error condition. For a detailed description of the CPU status word, refer to the 32/70 Series Technical Manual.

Word 6 of the Trap ICB is optional.

| IVL 31 | ICB |  | 31 |
| :---: | :---: | :---: | :---: |
| VECTOR ADDRESS | OLD PSD WORD | 1 | +0 |
|  | OLD PSD WORD | 2 | +4 |
|  | NEW PSD WORD | 1 | +8 |
|  | NEW PSD WORD | 2 | +12 |
|  | NOT REQUIRED |  | +16 |
|  | NOT REQUIRED |  | +20 |

Figure 3-1. Interrupt Context Block Format - External Interrupts and Non-Class F I/O Interrupts

| IVL 31 | ICB |  | 31 |
| :---: | :---: | :---: | :---: |
| VECTOR ADDRESS | OLD PSD WORD | 1 | +0 |
|  | OLD PSD WORD | 2 | +4 |
|  | NEW PSD WORD | 1 | +8 |
|  | NEW PSD WORD | 2 | +12 |
|  | CPU STATUS WOR |  | +16 |
|  | NOT REQUIRED |  | +20 |

Figure 3-2. Trap Context Block Format

The Class F I/0 format type (see Figure 3-3) requires the use of all six ICB words.

Words 1 through 4 contain the old and new PSDs.
Word 5 of the Class F I/O ICB provides the Input/Output Command List (IOCL) address for the associated Class F I/O channel. This word must be set up in the ICB by software prior to the execution of either a Start I/0 or Write Channel WCS instruction. The ICL address is transmitted to the I/O channel by the CPU during the Start I/O or Write Channel WCS SeIBUS sequences. The IOCL address must be in a 24-bit real address format.

Word 6 of the Class F I/O ICB contains the 24-bit real address of the channel status word. Whenever the channel reports status to the CPU (and software), the channel stores the channel status word in memory. The CPU then stores the memory address of the channel status word into word 6 of the ICB.

The channel may report status when any one of the following events occur:

1. An interrupt is acknowledged (a hardware event).
2. A Start I/0 instruction is executed.
3. A Test I/O instruction is executed.
4. A Halt I/O instruction is executed.

When status is stored during a Start I/0, Test I/O, or Halt I/0 instruction, the channel rejects the instruction, and the CPU Condition Codes are set to reflect the Status Stored condition. Under the Status Stored condition, the channel clears its status pending flags, as well as any interrupt pending flags that are relative to the status just reported.

SUPERVISOR
CALL FORMAT

The Supervisor Call (SVC) instruction is provided with up to 16 different ICBs. These multiple ICBs are provided to reduce the amount of time required for a user program to request service from the operating system program. The address of a specific ICB is obtained by adding a 4-bit word index value from bits $16-19$ of the SVC instruction to the 24-bit address that is in the SVC Interrupt Vector Location (IVL). The sum of these values provides a 24-bit real address of a Sëcondary Vector Location. The contents of the Secondary Vector Location is the 24-bit real address of the appropriate Supervisor Call ICB. Reference Figure 3-4.

Words 1 through 4 of the Supervisor Call ICB contain the Old and New PSD.

Word 5 of the ICB is available for use by the software SVC Trap processor as an index (call number) for the requested operating system service: Bits 20 through 31 of the SVC instruction are used by the CPU to format word 5 of the Supervisor Call ICB.

Word 6 of the Supervisor Call ICB is optional.

| IVL 31 | 0 | ICB |  | 31 |
| :---: | :---: | :---: | :---: | :---: |
| VECTOR ADDRESS |  | OLD PSD WORD | 1 | $\begin{aligned} & +0 \\ & +4 \end{aligned}$ |
|  |  | OLD PSD WORD | 2 |  |
|  |  | NEW PSD WORD | 1 | +8 |
|  |  | NEW PSD WORD | 2 | +12 |
|  |  | IOCL ADDRESS |  | +16 |
|  |  | I/O STATUS ADDRESS |  | +20 |

Figure 3-3. Interrupt Context Block Format - Class F I/O Interrupts


Figure 3-4. Supervisor Cail (SVC) Trap Context Block Format

## AUTOMATIC TRAP HALTS

PSW TRAP HALTS

PSD TRAP HALTS

The eight PSD interrupt and trap related macro instructions are:

1. Block External Interrupts (BEI)
2. Unblock External Interrupts (UEI)
3. Load Program Status Doubleword (LPSD)
4. Load Program Status Doubleword Change Map (LPSDCM)
5. Set CPU Mode (SETCPU)
6. Supervisor Call (SVC)
7. Enable Arithmetic Exception Trap (EAE)
8. Disable Arithmetic Exception Trap (DAE)

All of the above macro instructions, except SVC, can be executed only in the privileged state and BEI, UEI, LPSD, EAE, DAE, and SVC will be valid instructions only if the CPU mode is set to other than the PSW mode. If the PSW mode is set, an undefined instruction trap will occur.

In the PSD mode, traps cannot be inhibited by the Blocked mode or by the activation of any high level interrupt.

A list of the traps, interrupts, and vector addresses is presented in Table 3-1.

The $32 / 70$ Series CPU provides for automatic trap halts in both the PSW and PSD modes of operation.

A PSW mode trap halt* can occur under any of the following conditions:

1. A Memory Parity Error or Nonpresent Memory Error, while handling the dedicated memory locations associated with an interrupt level. This error must occur during the firmware interrupt Store, Place, and Branch sequence or the Branch and Reset Interrupt (BRI) sequence.
2. An I/O communication protocol violation during the interrupt or BRI communication sequence.
*Implementation of the PSW trap halt is the same as described in the PSD trap halt discussion.

A PSD mode trap halt only occurs if the software has not enabled the PSD mode traps by the SETCPU Enable Trap instruction. The PSD mode traps that arm the Trap Halt logic are:

1. Memory Parity Error
2. Nonpresent Memory
3. Undefined Instruction
4. Privileged Violation Trap
5. Machine Check Trap
6. System Check Trap
7. MAP Fault Trap

The PSD mode traps that do not arm the Trap Halt logic are:

## 1. Supervisor Call Trap

2. Arithmetic Exception Trap
3. Call Monitor Interrupt Trap

MACHINE A Machine Check trap is a hardware/firmware failure that has occurred

SYSTEM CHECK TRAP

BLOCK MODE

PSD TRAP HALT IMPLEMENTATION during an interrupt or context switch. These failures include Memory Parity error, Nonpresent Memory error, or I/O and Interrupt SelBUS protocol violations. The specific type of error that causes the trap is described by the CPU Status Word that is stored in the interrupt (trap) context block.

A System Check trap is primarily a software failure that attempted to force the CPU into an illogical sequence. The specific type of error that caused the trap is described by the CPU status word stored in the interrupt (trap) context block.

The Block Mode Time-Out (watchdog) trap occurs under the following conditions:

1. If a Wait instruction is executed with interrupts blocked.
2. If the Block Mode Time-Out trap has been enabled by a SETCPU instruction and more than 128 instructions have been executed with interrupts blocked.

The detection of a PSD trap condition causes the following events to occur if traps are not enabled:

1. The CPU is halted.
2. The Interrupt Active light on the Serial Control Panel is turned on.
3. The PC portion of the PSW (PSD1) contains the dedicated memory address for the trap causing the halt.
4. The CPU halfword indicator (PSD1, bit 5) may or may not be on.
5. Starting at memory location 530 , the following error information is stored:

Location Contents
530
Error PSW (PSD1)
534
538
53C
540

Error PSD2 (PSD mode only)
CPU Status Word
R(RDEV) Device Table Entry
R(INTRTAB) Device Interrupt Entry

## SECTION IV

## MEMORY MANAGEMENT

| INTRODUCTION | This section provides information that includes the rules for configuring MOS and core memory, as well as memory management programming methods and formats. For a functional description of the major elements in a $32 / 70$ Series Memory Subsystem, the reader should refer to Section I of this manual. |
| :---: | :---: |
| OVERVIEW | All memory subsystems in the $32 / 70$ Series are configured with a Memory Bus Controller (MBC) that communicates with the SelBUS and controls the memory bus to which the memory modules are attached. The MBC and CPU provide for byte, halfword, or word accesses of memory. The Memory Bus Controller is capable of managing up to 16 overlapped memory modules which operate asynchronously on their bus. Computer memory requests can be initiated every 150 nanoseconds due to the overlapped memory design. All modules under one Memory Bus Controller have the same cycle and access time; however, other MBCs may manage up to 16 fully overlapped modules. |
| MOS AND CORE MEMORY | Depending on the mode1, 32/70 Series systems can have either core or MOS memory. Core memory systems are organized into 36-bit words: 32 data bits plus 4 parity bits. MOS memory systems are organized with 39-bit words: 32 data bits plus 7 error checking correcting (ECC) bits. The MOS memory module corrects single-bit errors and has the capability of detecting and reporting double-bit errors. |
|  | Core memory packages include the following components: |
|  | 1. Core memory modules |
|  | 2. Memory chassis |
|  | 3. Power supply |
|  | 4. Memory Bus Controller |
|  | Core memory for $32 / 70$ Series computers is available in the following forms: |
|  | 1. The basic 32,768 -byte core memory modules with a full memory cycle time of 600 nanoseconds |
|  | 2. 65,536-byte core memory packages of 600-nanosecond memory |
|  | 3. 131,072-byte core memory packages of 600-nanosecond memory |
|  | 4. 65,536 -byte core memory modules with a full memory cycle time of 900 nanoseconds |
|  | 5. 131,072 core memory packages of 900-nanosecond memory |

MOS memory packages include the following components:

1. 128 KB or 256 KB 900-nanosecond MOS memory modules(s)
2. Memory chassis
3. Power supply
4. Refresh board
5. Memory Bus Controller (MBC)

600/900 NANOSECOND CORE MEMORY MODULES

MIXED MEMORY RULES

The 32/70 Series computers will support both 600- and 900-nanosecond core memory modules if they are not intermixed with one memory interface. Since the individual memory modules connected to the memory interface have a full cycle time of 600 or 900 nanoseconds, and the SelBUS operates synchronously with full 32-bit word transfers occurring every 150 nanoseconds, the memory chassis handles the following combinations of overlapped memory operations:

1. a. Four memory write operations (26.67M bytes/second) (for 600 ns memory)
b. Six memory write operations (26.67M bytes/second) (for 900 ns memory)
2. a. One memory read and two memory write operations (19.99M bytes/second) (for 600 ns memory)
b. One memory read and two memory write operations (22.22M bytes/second) (for 900 ns memory)
3. a. Two memory read operations (13.33M bytes/second) (for 600 ns memory)
b. Three memory read operations (10.00M bytes/second) (for 900 ns memory)

MOS and core memory may be mixed on $32 / 70$ Series systems. However, it should be done only in accordance with the rules listed below:

1. Mixed memory can be accomplished on $32 / 70$ Series systems only.
2. The higher speed memory must be the low order address space.
3. Separate MBCs, chassis, and power supplies must be used for the different memory types.
4. The core memory should occupy the low order address space.
5. The total amount of core memory in the low order address range must be equal to or a multiple of the MOS memory module size.

An amplification of the preceding rules is provided in the paragraphs that follow.

Mixing MOS and core memory should not be attempted on systems other than the $32 / 70$ Series. For example, the $32 / 35$ and $32 / 55$ cannot support MOS memory. The $32 / 30$ and $32 / 57$ cannot have mixed memory because they use a split backplane.

Separate MBCs, chassis, and power supplies are necessary because MOS and core memory units have different requirements in this regard. When adding core memory to a Model $32 / 77$ processor, it is necessary to add Model 2332 Memory Carriage for 900 ns core memory. The Memory Carriage includes the chassis, power supply, and MBC required to support the core memory. This MBC will not support MOS memory. To add MOS memory to a Model $32 / 75$ processor, a Model 2375 or 2380 Memory Package is required and provides the chassis, power supply, MBC, and memory.

Core memory should occupy the low order address space. This is to ensure that register save areas are in nonvolatile memory locations. If a customer is unconcerned about the state of the processor at the time of a power failure, then the core memory could be high address locations.

Assuming the core memory is in the low order address space, it is necessary to protect the memory from unwanted discontiguous memory locations (holes). The amount of memory on the first MBC will be dictated by the incremental granularity of the MOS memory modules on successive MBCs. Since the smallest granularity of the MOS memory boards is 32 KW , there would have to be at least 32 KW of core on the first MBC. If the MOS memory module used contained 64 KW , the amount of core on the first MBC would have to be 64 KW . After the first MOS memory board size is established, any additional boards must be of the same size. An example would be a Model $32 / 75$ CPU with four $8 \mathrm{KW}, 600 \mathrm{~ns}$ core memory modules (Model 2152). If a customer wished to add the 64 KW MOS Memory Package (Model 2380) to the CPU, a prerequisite would be to add four additional $8 \mathrm{KW}, 600 \mathrm{~ns}$ core memory modules (2152) to the first MBC. This establishes the memory on the first MBC ( 64 KW ) and is equal to the granularity of the MOS Memory Package of 64 KW . Additional 64 KW memory modules (Model 2381) can then be added to the MOS Memory Package.

MEMORY REFERENCE INSTRUCTIONS

Bits 9-31 have the same format in every memory reference instruction whether the effective address is used for storage or retrieval of an operand, as an indirect address operand, or to alter program flow. The Memory Reference instruction format is shown below:


Bits 9 and 10 specify the general purpos register (GPR) to be used as an index register, bit 11 is the indirect bit, and bits 12-31 define the word address and data type. The effective address of the instruction depends on the values of $I, X$, and bits 12-31. If I and $X$ are both Zero bits 12-31 address the data type defined by bits 13-29.


The format of the $F$ - and C-bits have been selected so that any selected data type (byte, 16-bit halfword, 32-bit word, or 64-bit doubleword) can be conviently indexed by that data type. The possible combinations of F and C-bits are as follows:

| $F$ | $C$ | Data Type |
| :--- | :--- | :--- |
| 0 | 00 | 32-bit word <br> 0 |
| 0 | 10 | 16-bit left halfword (bits 0-15) <br> 0 |
| 0 | 11 | 64-bit doubleword |
| 1 | 00 | 16-bit right halfword (bits 16-32) |
| 1 | 01 | Byte 0 (bits 0-7) |
| 1 | 10 | Byte 1 (bits 8-15) |
| 1 | 11 | Byte 2 (bits 16-23) |

DIRECT
ADDRESSING

When an $X$ is equal to Zero (no indexing), and $I$ is equal to Zero (no indirect), the effective memory address is taken directly from bits 13-29 of the Memory Reference instruction.

The Store Word instruction is coded:
STW 0,0
and is assembled as hexadecimal D4000000. When executed, this instruction stores the contents of General Purpose Register 0 directly into memory byte location 0 .

The Store Byte instruction is coded:
STB 0,1
and is assembled as hexadecimal D4080001. Note that the F- and C-fields of the instruction have been altered. When executed, this instruction stores the least significant byte of General Purpose Register 0 directly into memory byte location 1.

INDIRECT AND INDEXED ADDRESSING

Indirect addressing can be combined with indexing at any indirect level. An example of indirect addressing with indexing follows:

| Location Counter | Machine Instruction | Byte Address | Label | Operation | Operand |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P00000 |  |  |  | PROGRAM REL |  |
| P00000 | C9800004 |  | STRT | LI | 3,4 |
| P00004 | AC90000C | P0000C |  | LW | 1,*LOC1 |
| P00008 | 3055 |  |  | CALM | X'55' |
| P0000A | 0002 |  |  |  |  |
| P0000C | 00100010 | P00010 | LOC1 | ACW | ${ }^{*}$ LOC2 |
| P00010 | 00700014 | P00014 | LOC2 | ACW | *LOC3, 3 |
| P00014 | 00000000 |  | LOC3 | DATAW |  |
| P00018 | 0000001C | P0001C |  | ACW | LOC4 |
| P0001C | 0000FFFF |  | LOC4 | DATAW | $X^{\prime} 0000$ FFFF' |
| P00020 |  | P00000 |  | END | STRT |

The first executable instruction is a Load Immediate (LI) to load a value of 4 into GPR3 (index register). The next instruction to be executed is the Load Word (LW). This instruction directs the machine to load GPR1, indirectly using the contents of LOC1 as the operand address. The address in LOC1, however, has the indirect bit on; the machine uses this address to fetch the contents of LOC2. The contents of LOC2 has an indirect bit on, but it also points to GPR3 for indexing. The machine then takes the address contents of LOC2 and adds to it the contents of GPR3 (which increases the address by four bytes). The resulting address points to LOC4. The address stored in LOC4 has the indirect bit off. The machine then uses the address POOO1C stored in LOC4 as the final operand logical address and loads GPR1 with the hexadecimal value 0000 FFFF. The ACW statement is a Macro Assembler directive used to generate an address constant. The DATAW is also a Macro Assembler directive.

Any data type may be indexed by adding a bit at the bit position corresponding to the displacement value for each data type. These are as follows:

| Data Type | Bit Position |
| :--- | :---: |
| Byte | 31 |
| Halfword | 30 |
| Word | 29 |
| Doubleword | 28 |

If $X$ is nonzero (specifying indexing), bits 13-31 are used to produce a memory address by adding it to the contents of the general purpose register specified by $X$. Only General Purpose Registers 1, 2, and 3 function as index registers.

For selective or indexed addressing, the displacement is a two complement integer within one of the general purpose registers used for indexing. For word indexing, bit 29 of the index register is the least significant bit of the address. If bit 29 of GPR3 is set to One to provide a displacement of one word, the indexed Store Word instruction is coded:

STW

$$
0,0,3
$$

This now stores the contents of GPRO in memory indexed by the contents of GPR3. The instruction would assemble as D4600000. The calculated logical effective word operand address (after indexing) would be 00004. Therefore, the contents of GPRO will be stored in memory location 00004.

INDIRECT ADDRESSING

WORDS, HALFWORDS, AND BYTES

If I is equal to Zero, addressing is direct, and the address already determined from $X$ and bits $12-31$ is the effective address used in the execution of the instruction.

If I is equal to One, addressing is indirect, and the processor retrieves another address specified by the operand address. In this new address, bits 9 and 10 select the index register and bit 11 is the indirect bit; bits 12-31 specify the effective address as in the memory reference instructions. To use the indirect addressing capability the instruction would be coded:

$$
\text { STW } \quad 0, * 0
$$

which causes bit 11, the indirect bit, to be set to One. When executed, this instruction stores the contents of GPRO in the memory location whose address is stored in memory location 0.

Multilevel indirect addressing can be performed when each new address taken from memory has the indirect bit (bit 11) set to One. The process of fetching indirect addresses continues until an address has bit 11 equal to Zero. This address is the logical effective operand address.

Each fullword instruction ( 32 bits) must be stored in memory on a word boundary (bits 30 and 31 equal to Zero). Memory information boundaries are illustrated in Figure 4-1.

Halfword instructions are stored two per word. When a halfword is followed by a word instruction, the Assembler positions the instruction in the left half of the word and stores a No Operation (NOP) instruction in the right half of the word. This maintains the word boundary discipline.

Memory Reference instructions which address a byte in memory do not alter the other three bytes in the memory word containing the specified byte. Memory instructions which address a halfword do not alter the other halfword of the memory location. The exeception to the preceding is that the Add Bit in Memory instruction may propagate a carry to the most significant bit of the word containing the specified bit.

WORD AND
DOUBLEWORD
OPERANDS
Word operands must be stored in memory on a word boundary. The most significant word of a doubleword operand must be stored in a memory location having an even word address with the least significant word stored in the next sequentially higher (i.e., odd word) location. Some examples of memory addressing follow:

| Byte | Halfword | Word | Doubleword |
| :--- | :--- | :--- | :--- |
| 00000 | 00000 | 00000 | 00000 |
| 00001 | 00002 |  |  |
| 00002 |  | 00004 |  |
| 00003 | 00004 |  |  |
| 00004 | 00006 | 00008 | 00008 |
| 00006 | 00008 |  |  |
| 00007 | 0000 C |  |  |
| 00008 | 0000 A |  |  |
| 00009 | 0000 C | 00010 | 0 |
| $0000 B$ | 0000 E |  |  |



DOUBLEWORD


Figure 4-1. Information Boundaries in Memory

HARDWARE MEMORY MANAGEMENT

ADDRESSING MODES

512 KB MODE

512 KB EXTENDED MODE

The $32 / 70$ Series computer features Hardware Management that provides full utilization of all available memory. The memory management hardware includes: hardware Memory Allocation and Protection (MAP), extensions to the interrupt, $I / 0$, and memory subsystems. This feature also allows programs to be loaded in one area of physical memory, rolled out to disc, rolled back into another area of memory, and to continue execution without requiring time-consuming software relocation biasing.

In addition, these programs may be distributed throughout physical memory in 32 K -byte blocks to take complete advantage of available memory. Hardware Memory Management, including automatic context switching, is accomplished through the processing and control of the MAP. The MAP consists of up to thirty-two 16-bit halfwords. The first 16 halfwords (the Primary MAP) are used to define a 512 K -byte logical primary address space into which may be loaded either data or executable programs. The second 16 halfwords (the Extended Operand MAP) are used to define a 512 K -byte logical extended operating address space into which only data may be loaded.

By using the MAP, a 512K-byte logical primary address space may be distributed in 32 K -byte blocks throughout the $16,777,216$ bytes of physical memory and may contain data or instructions. The 32/70 Series computer can access and execute programs up to 512 K bytes in size, located anywhere within physical memory (16M bytes). The user can also use an additional 512-K byte logical extended operand address space for data storage. The combination of the logical primary address space and the additional extended operand address space provides support throughout physical memory, provided that the executable code lies entirely within the logical primary address space.

The $32 / 70$ Series computer provides the capability of accessing memory in any of the following modes:

1. 512 KB mode
2. 51.2 KB Extended mode
3. 512 KB Mapped mode
4. Mapped, Extended mode

The 512 KB mode of memory address allows the $32 / 70$ Series Central Processor Unit to directly access any byte, halfword, word, or doubleword in the first 512K bytes of memory without mapping, indexing, or address modification. A 19-bit address field is provided in all Memory Reference instructions for this purpose.

Bits are addressed by using the $R$ (register) field of the instruction word to designate a bit in the byte specified by the 19-bit address. Therefore, any bit in 512 K bytes of memory can be directly addressed by the Bit Manipulation instructions.

The 512 KB Extended mode of memory addressing provides the same capabilities as the 512 KB mode plus operand addressing beyond the first 512K bytes of memory to reference all bits, bytes, halfwords, words, and doublewords residing anywhere within 16 megabytes of physical memory, This mode of addressing combines the contents of an index register with the 19 bits of locical address in the Memory Reference instruction to produce a 24-bit physical memory address anywhere in the 16 megabytes of memory. All memory above the first 512 K bytes is usable only for data storage and retrieval and not for executable instructions. This mode of memory addressing is applicable to both the PSW and the PSD modes of operation.

## 512 KB MAPPED MODE

MAPPED/ EXTENDED MODE

MEMORY MAPPING

The 512 KB Mapped mode of memory addressing allows a 32/70 Central Processor Unit to access any byte, halfword, word, or doubleword within 16 megabytes of memory through memory mapping. In this mode, the memory management hardware supports up to 16 logical address pages (a page is 32 K bytes) distributed throughout 16 megabytes of physical memory by providing mapping and automatic context, MAP, and protection switching. All 16 pages of logical address pages may be used for executable code instructions or for data storage and retrieval. Physical blocks of memory may be common to multiple address spaces, providing a way for users in different address spaces to share common blocks of memory.

The Mapped/Extended mode of memory addressing allows a $32 / 70$ Series Central Processor Unit to access any byte, halfword, word, or doubleword within 16 megabytes of memory through memory mapping. In this mode, the memory management hardware supports up to 32 logical address pages (a page is 32 K bytes) distributed throughout 16 megabytes of physical memory by providing mapping and automatic context, MAP, and protection switching. The first 16 pages of logical address pages may be used for executable code or data, and the last 16 pages of logical address pages must be used for data storage and retrieval only. Multiple-user programs may be loaded into any or all of the first 16 pages of logical address pages. A $32 / 70$ Series Computer allows each of these users to directly address any bit, byte, halfword, word or doubleword within the address space in which it resides. Physical blocks of memory may be common to multiple address spaces, providing a way for users in different address spaces to share common blocks of memory.

The $32 / 70$ Series computer includes thirty-two 16-bit (halfword) locations, the Primary MAP, and the Extended Operand MAP. The Primary MAP and the Extended Operand MAP are used to map the 512K-byte logical primary address space and the 512 K -byte logical extended operand address space, respectively, onto physical memory addresses. Each of the 16-bit MAP locations associates 32 K bytes of the logical primary address space or logical extended operand address space with 32 K bytes ( 8 K words) of physical memory. Logical address spaces are defined by building MAP Image Descriptor Lists (MIDL) as shown in Figure 4-2.

Each MIDL contains up to 32 halfword page entries (a page is 32 K bytes or 8 K words), which contains a 12 -bit Page Entry, a Page Valid or Nonvalid bit, and a Write Protect/Unprotect bit. Any or all of the 32 pages may be designated as Write Protected. The first 16 page entries (logical primary address space) may be used for executable instructions or for data storage and retrieval. The second 16 page entries (Extended Operand MAP Image) may only be used for data storage and retrieval purposes. For a complete description of the Memory Mapping, refer to the Memory Addressing section of the Instruction Repertoire.

A logical representation of the components involved in the memory management process of a 32/70 Series system are depicted in Figure 4-3.

|  |  | EVEN HALFWORDS $\begin{array}{lllllllllllll} 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 \end{array}$ |  | ODD HALFWORDS $\begin{array}{lllllllllllll} 19 & 20 & 21 & 22 & 23 & 24 & 25 & 26 & 27 & 28 & 29 & 30 & 31 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 |  | PRIMARY MAP PAGE 0 |  | PRIMARY MAP PAGE 1 |
| 1 | 11 | PRIMARY MAP PAGE 2 | 1 | PRIMARY MAP PAGE 3 |
| 2 | 1 | PRIMARY MAP PAGE 4 | 11 | PRIMARY MAP PAGE 5 |
| 3 | 11 | PRIMARY MAP PAGE 6 | 11 | PRIMARY MAP PAGE 7 |
| 4 | 11 | PRIMARY MAP PAGE 8 | 11 | PRIMARY MAP PAGE 9 |
| 5 |  | PRIMARY MAP PAGE 10 | 1 | PRIMARY MAP PAGE 11 |
| 6 | 1 | PRIMARY MAP PAGE 12 | 1 | PRIMARY MAP PAGE 13 |
| 7 | $11$ | PRIMARY MAP PAGE 14 | 1 | PRIMARY MAP PAGE 15 |
|  | $1$ |  | $1$ |  |
| 8 |  | EXTENDED OPERAND MAP PAGE 0 | I | EXTENDED OPERAND MAP PAGE 1 |
| 9 | $1$ | EXTENDED OPERAND MAP PAGE 2 |  | EXTENDED OPERAND MAP PAGE 3 |
| A | , | EXTENDED OPERAND MAP PAGE 4 | , | EXTENDED OPERAND MAP PAGE 5 |
| B | 11 | EXTENDED OPERAND MAP PAGE 6 | 11 | EXTENDED OPERAND MAP PAGE 7 |
| C |  | EXTENDED OPERAND MAP PAGE 8 | 11 | EXTENDED OPERAND MAP PAGE 9 |
| D | 1 | EXTENDED OPERAND MAP PAGE 10 | 11 | EXTENDED OPERAND MAP PAGE 11 |
| E | I | EXTENDED OPERAND MAP PAGE 12 | 11 | EXTENDED OPERAND MAP PAGE 13 |
| F |  | EXTENDED OPERAND MAP PAGE 14 |  | EXTENDED OPERAND MAP PAGE 15 |



MEMORY PROTECTION

PROGRAM STATUS DOUBLEWORD

PSD FIELDS

The memory protection system provides write protection for individual memory pages. When the CPU is in the Mapped mode (either 512 KB or Extended), each 32 KB memory block of logical program address space may be write protected. Write protection for a 32 KB memory block is selected by setting the protect/unprotect bit that is stored, along with the block address, in the MAP register of the CPU.

When the CPU is in the Unmapped mode (either 512 KB or Extended), 512-word memory pages may be write protected. Up to 256 pages (128K words) can be protected at a time. The sixteen 16-bit Page Protect registers are provided in the Unmapped mode.

Write Protection may be overridden by a CPU operating in the Privileged mode.

The Program Status Doubleword (PSD) provides information relating to the operation that was interrupted or trapped (O1d PSD), and the mode and instruction address that is to be given control during context switching (New PSD). The format of the PSD is shown in Figure 4-4.

Execution of any Branch or Branch-and-Link instruction replaces the contents of bits $13-30$ of the PSD with the effective address specified by the instruction. In addition, if the Branch instruction specifies an Indirect Branch operation, the contents of bits 1-4 of the PSD are replaced by the contents of the corresponding bit positions in the indirect addresss location.

The PSD fields are coded as follows:

1. PRIV (bit 0) indicates the Privileged mode.
$0=$ Nonprivileged
1 = Privileged
2. CCs (bits 1-4) indicate the condition codes.

Bit $1=C C 1$
Bit $2=C C 2$
Bit $3=$ CC3
Bit $4=$ CC4
3. EXT (bit 5) indicates Indexing mode.
$0=0 f f$
$1=0 n$
4. HIST (Bit 6) indicates last instruction was a right halfword (01d PSD only).
5. AEXP (Bit 7) indicates Arithmetic Exception Trap Mask.
$0=0 F F$ (Do not generate Arithmetic Exception Trap)
$1=0 N$ (Generates Arithmetic Exception Trap)
6. PSD (Bit 8) indicates PSD mode.
$0=$ PSD mode off (Displayed PSD only)
$1=$ PSD mode on (Displayed PSD only)



* THESE BITS ARE USED FOR DISPLAY ONLY AND ARE NOT PRESENT IN THE PSD STORED IN MEMORY.

Figure 4-4. Formats for PSD1 and PSD2
7. MAP (Bit 9) indicates Mapped mode
$0=$ Unmapped mode (Displayed PSD only)
1 = Mapped mode (Display PSD only)
8. PROGRAM COUNTER (Bits $10-29$ ) indicate the logical program counter (Word Address).

Bits 10-12 are reserved for possible later use. (They must be zero)
Bits 13-29 are the logical address.
9. NR (Bit 30) indicates next instruction is a right halfword.
10. Blocked (Bit 31) indicates Blocked mode (Displayed PSD only).
11. MAP MODE (Bits 32-33) indicate the Granularity as:
$00=$ Unmapped
$01=$ Mapped 8 K Granularity
$10=$ Mapped 8 K Granularity
$11=$ Mapped 8 K Granularity
12. BPIX (Bits $34-46$ ) provide a word index into the Master Process List (MPL) for the base process. (Bit 46 is ignored.)
13. Bit $47=$ Retain current MAP contents. (New PSD only)
14. EXT INT FLAG (Bits 48 and 49) indicate external interrupt state.

| Bits |  |  |
| :---: | :---: | :---: |
| 48 | 49 |  |
| 0 | 0 | $=$ Operate with Unblocked interrupts (interrupt level active) |
| 0 | 1 | ```= Operate with Blocked interrupts (interrupt level not active)``` |
| 1 | 0 | = Retain Current Blocking Mode (New PSD only) |
| 1 | 1 | = Retain Current Blocking Mode (New PSD only) |

15. CPIX (Bits 50-63) provide a word index into the Master Process List (MPL) for the current process. Bits 62 and 63 are ignored.

A 4-bit Condition Code is stored in the PSD on completion of the execution of most instructions. These conditions may be tested to determine the status of the results obtained.

CC1 is set if an Arithmetic Exception occurs
CC2 is set if the result is greater than zero
CC3 is set if the result is less than zero
CC4 is set if the result is equal to zero
The Branch Condition True (BCT), Branch Condition False (BCF), and the Branch Function True (BFT) instructions allow testing and branching on the Condition Codes.

The second word of the PSD contains two 12-bit fields whose primary purpose is to provide the linkage from that PSD to the correct map entries for execution of the process associated with that PSD. The CPU MAP consists of a RAM with 32 locations, and the firmware will locate the appropriate entries for this RAM in main memory through a set of software-maintained tables which are interpreted by firmware on these two values from the PSD.

The 12-bit fields are named as follows:

1. BPIX - Base Process Index

## 2. CPIX - Current Process Index

The software maintains a Master Process List in memory. The base address is kept in a known (scratchpad) location. It contains one entry for every value which can appear in either the BPIX or CPIX fields, and it is quite reasonable for PSDs to exist where the CPIX and BPIX are identically equal. This Master Process List is maintained by the most privileged code of the system, and destruction of its contents will surely lead to immediate disaster.

The address of the MPL is set by the CPU firmware at System Reset time by the loading of a predetermined scratchpad cell with the 24-bit physical MPL address. The MPL entries contain the physical address of the MAP Segment Descriptor List (MSDL) and a 6-bit count of the number of Map Segments which concantenates to form the appropriate map contents.

When a PSD is being entered into the CPU, the firmware is faced with one of three possible actions relating to the map:

1. The PSD being loaded has its mode set to Unmapped, which basically means that it is going to operate with physical rather than logical memory addresses. Firmware action when loading this type of PSD is simply to leave the map contents as they are, and cause them to become inactive for the duration of this PSD execution.

The Unmapped indication in the PSD overrides the Load Program Status Doubleword And Change Map (LPSDCM) instruction.
2. The PSD is being loaded as a result of the software instruction LPSD. In this event, firmware is being assured by the software that the map contains the appropriate contents and the only firmware action necessary is to reactivate the map circuitry. The basic function of this is to avoid the cost of reloading the map when returning from an excursion into an unmapped function, and software will insure that no other mapped process has intervened.
3. With the exception of the two preceding cases, the entry of a new PSD into the CPU always results in a total initialization of the map cirucit.

The MAP RAM will be loaded from page 0 up with values obtained from main memory.

The PSD being loaded contains sufficient information for the firmware to make its way through the series of software-maintained tables in main memory to assemble the information necessary to initialize the map circuit. The objective of the table design is to provide for the assemblage of an addressability for that PSD from three distinct types of elements:

1. Private data which is unique to that process.
2. Statically shared data which is shared between several processes. This sharing is known at load (map creation) time. Since there exists in reality only a single copy of the data, it is important to software that a single physical copy of its logical/physical map exists, and that all PSDs using this shared data are funnelled through that copy for both software sanity and usage statistics.
3. Data that is shared by means of dynamic invocation. This data (like a Task Service Area (TSA)) is logically "owned" by a particular process, but needed by a variety of other processes which are invoked by the original process in the course of its execution. This data is generally of the type that it is a "per process global" set of data where any number of Operating System (OS) services need a random subset of the information which defies the organization as a reasonable parameter package, and is likely unalterable directly by the "owning" process. The OS services which need this data essentially have a partial map in memory covering their private code and data, which must be completed by adding this invocation page for them to correctly perform their functions.

It would be possible to accomplish this dynamic completion of the $O S$ service map by moving into the service map image in memory, but the complexity of maintaining a stack of these invocations and returns (which are totally unsequenced due to the dispatching strategy) is large, and a dynamic link through the PSD relieves both complexity and overhead in this area.

The key elements of the PSD which provide firmware with the ability to satisfy these requirements are two 12-bit fields in the second word of the PSD, the CPIX (Current Process Index), and the BPIX (Base Process Index).

These two fields are both direct word indices into a software-maintained Master. Process List (MPL) which is located in physical memory. It is both reasonable and frequent that the BPIX and CPIX fields of a PSD contain the identical number. The MPL is maintained by the most privileged $O S$ code and any destruction will result in immediate disaster.

When the firmware must initialize the map circuit during the loading of a PSD, the following procedure is followed:

1. Using CPIX, locate the MAP Segment Control Descriptor (MSCD) in the MPL. This word is the controlling factor in map initialization. This word consists of three fields (see Figure 4-5):
a. Borrowed Bit (Bit 0) - Tells the firmware (1) that the first set of map entries are to be obtained from the BPIX MSCD to satisfy the invocation sharing time of creation of this entry, and (2) the numeric value of the BPIX was unknown (and there exists a multiplicity of BPIXs).
b. Segment Descriptor Count (SDC) - The count of the number of Segment Descriptors which are required to describe the addressability of the PSD.
c. MAP Segment Descriptor List (MSDL) Pointer - The physical address in main memory of the first (or second if the borrowed bit was set) CPIX Segment Descriptor.

A MAP Segment Descriptor (MSD) is a single word entry which has two fields (see Figure 4-6):

1. Segment Page Count (SPC) - A count of the number of pages (map locations) which this Segment Descriptor covers.
2. Map Image Descriptor List (MIDL) Pointer - The starting physical address of the map cell block which contains the MAP Image Descriptors (MID). A MAP Image Descriptor is a single word with one or two halfword page entries (see Figure 4-7).

If the borrowed bit is set when the firmware locates the MSCD, the first segment descriptor is taken from the segment list which is described by the BPIX, and the second and subsequent segment descriptors are taken from the list described by this MSCD. When this indirection has been completed, the only noticeable impact on further processing is that the first map cell to be loaded from this list is " $n$ " rather than " 0 " (if the borrow bit had not been set).

The variable length of pages described by each segment descriptor word are concantenated into the map until the segment count from the MPL is exhausted. The initialization is complete.

ADDRESS GENERATION

Address generation is accomplished by adding the contents of the instruction to the contents of the index register to form a logical address. In the Unmapped modes, the logical address is the same as the physical address. In Mapped modes, a portion of the logical address is used to address the MAP, while the remaining portion is used in the physical address. A graphical representation of the address generation process for each of the four modes is presented in Figures 4-8 to 4-11.


Figure 4-5. MAP Segment Control Descriptor (MSCD)


Figure 4-6. MAP Segment Descriptor (MSD)


Figure 4-7. MAP Image Descriptor (MID)


NOTE: THIS METHOD MAY ADD OR SUBTRACT INDEXED ADDRESSES DEPENDING ON THE SIGN OF THE INSTRUCTION.

Figure 4-8. Address Generation (128 KW)


NOTE: THE INSTRUCTION BEING ZERO EXTENDED DOES NOT ALLOW SUBTRACTION OF INDEXED ADDRESSES.

Figure 4-9. Address Generation (512 KB Extended Mode)


Figure 4-10. Address Generation (512 KB Mapped Mode) (Non-Extended)


Figure 4-11. Address Generation (Mapped, Extended Mode)

## SECTION V

## INPUT/OUTPUT SYSTEM

## INTRODUCTION

DEFINITIONS

Input/Output (I/O) operations consist of transferring blocks of bytes, halfwords, or words between core memory and peripheral devices. Transfers are performed automatically, requiring minimal CPU involvement.

All system components which participate in the execution of an I/O operation are illustrated in Figure 5-1. The peripheral device(s) shown may be either data processing devices such as disc files, magnetic tape units, line printers, card readers, and card punches; or they may be real-time system devices such as data acquisition subsystems, communications control units, or system control units.

There are two modes of $I / O$ operation possible, the first being the Program Status Word (PSW) mode which responds only to Class $0,1,2,3$, and E I/O processors. The second is the Program Status Doubleword (PSD) mode, which will respond to all of the preceding I/O processors as well as Class F I/O processors.

The I/O processors used in a $32 / 70$ Series computer are available in three types. The first type is the standard Input/Output Microprogrammable Processor (IOM) containing a SelBUS interface, Microprogrammable Processor, and Device Dependent logic. The second type of I/0 processor is the Integrated Channel Controller, also known as the Regional Processing Unit (RPU) (Figure 5-2) which combines the functions of a channel and a controller into one unit. The function of a channel is to schedule the requests for main memory between a number of controllers. The channel also interfaces the controller with the CPU to initiate or terminate an I/O operation. The third type of I/0 processor is the General Purpose Multiplexer Controller (GPMC) and General Purpose Device Controller (GPDC) combination. The GPMC functions as the SelBUS interface, and as the decode and control logic for up to 16 device addresses. The GPMC also controls a number of independent device controllers that are located some distance from itself. The independent device controllers (GPDCs) function as device interface logic for one or more devices per GPDC.

The following definitions are presented to aid in understanding the Input/output operations.

1. I/O Processor-The entire subsystem that interfaces the SelBUS and provides $1 / 0$ ports to the devices.
2. External Media-A general term for punched cards, printed forms, magnetic tape, or discs.
3. Input/Output Devices-The peripheral devices interfaced to a 32/70 Series computer, e.g., card reader, card punch, paper tape reader, paper tape punch, line printer, and magnetic tape drives.


Figure 5-1. 32/70 Series Input/Output Organization

*OPTIONAL ACCESSORY

Figure 5-2. Block Diagram - Regional Processing Unit (RPU)

## I/O PROCESSOR

 CLASSIFICATION
## OPERATION WITH

 CLASS0, 1, 2, AND E I/O PROCESSORS
4. Direct Access Devices-A type of storage device wherein access to the next position from which information is to be obtained is in no way dependent on the position from which information was previously obtained. Magnetic disc drives and magnetic drums are examples of direct access devices.
5. Communications Devices-Real-time devices, such as teletypewriters and process control devices, that interface to a $32 / 70$ Series computer.
6. Controllers-A general term used to describe the peripheral device interface Togic. One controller may handle several devices.
7. Channel-That portion of an I/O processor containing the logic to interface the SelBUS and to control the device interface logic. One channel may handle one or more controllers.
8. Commands-Commands are directives that are decoded and executed by the channel, controller, and I/O device to initiate the I/O operation.
9. Instructions-Directives to the CPU that are decoded and executed by the CPU. Instructions are a part of the CPU program.
10. Command List-One or more commands arranged for sequential execution.
11. Data Chaining-Data Chaining is specified by a flag in the IOCD and causes a channel to fetch the next IOCD when the byte count in the current IOCD reaches zero.
12. Local Store-Another name for the CPU scratchpad memory.
13. Channel End-A termination condition that indicates all information associated with the operation has been received or provided, and that the channel and controller are no longer needed. This condition resets all conditions in the CPU scratchpad pertaining to the specific channel and controller.
14. Device End-An indication from the controller to the channel that an I/0 device has terminated execution of its operation.
15. Controller End-Operations that keep the controller busy after reporting a Channel End cause Controller End reporting (at the end of its operation) indicating that the controller is available for initiation of another operation.

I/0 processors are classified as types $0,1,2,3, E$, and $F$. The type 0 , 1, and 2 I/0 processors are associated with the teletype, line printer, and card reader respectively, and are contained on a single IOM. The type $3 \mathrm{I} / 0$ Processor is the RTOM Interval Timer. A type E I/O processor is one which is controlled by the use of the Command Device (CD) and Test Device (TD) instructions and has the capability of only addressing 512 KB of memory. The type F I/0 processor responds to the $32 / 70$ Series $1 / 0$ instructions, has the capability of addressing memory throughout a 16 MB range, and in some cases supports an optional Writable Control Storage (WCS) unit.

Input/Output (I/O) operations with the Class $0,1,2$, and $E$ I/O processors consist of transferring blocks of bytes, halfwords, or words between core memory and peripheral devices. Core memory locations addressed by these I/O processors are limited to the first 128 K words ( 512 K bytes) of contiguous memory. Transfers are possible at rates up to 1.2 million bytes per second. The system components which participate in the execution of an I/O operation are illustrated in Figure 5-3.

A 32/70 Series system will support a total of $16 \mathrm{I} / 0$ processors. Each I/0 processor may in turn support as many as 16 device addresses, allowing as many as 128 separate addressed devices to be connected to a $32 / 70$ Series computer at one time.

Two types of I/O instructions, Command Device (CD) and Test Device (TD), are executable by Class $0,1,2$, and $E I / 0$ processors.

COMMAND
DEVICE
INSTRUCTION

TRANSFER CONTROL WORD

Transfer of a block of information is initiated by execution of a Command Device instruction in the CPU. This instruction, illustrated in Figure 5-4, specifies the device, the direction of transfer, and other control parameters required to condition the device to generate or accept data. The control parameters are defined in Figure 5-5. The I/O processor, consisting of an IOM and Device Dependent logic, accepts the Command Device from the CPU, routes the device control parameters to the device specified in the instruction, and initializes the transfer of a block of data. A Transfer Control Word contains the starting memory address and the number of transfers to be made, and is contained in a memory location dedicated to each device address.

The Transfer Control Word (TCW) contains a 20-bit address which defines the memory location for each transfer. It also contains a positive 12-bit binary Transfer Count (TC). The Transfer Count plus the Format Code (FC) permits transfers of blocks of information having any number of bytes, halfwords, or words up to 4,096. The format of the Transfer Control Word (TCW) is shown in Figure 5-6.

The presence of the Format Code in the TCW permits transfers of bytes, halfwords, or words. The Format Code is designed such that when F is equal to One in a given TCW, the address is incremented in bit position 31 each time a transfer occurs. Therefore, each transfer is stored in or read from a consecutive byte in memory in this order:

Word N
Word $\mathrm{N}+1$
---Byte 0 ,Byte 1 ,Byte 2,Byte $3 \quad$ Byte 0 ,Byte 1,Byte 2,Byte 3---
The proper binary value of Format Code for accessing consecutive halfwords in memory is $F$ equal to $0, C$ equal to $Y 1$, where $Y$ equal to Zero designates left halfword and $Y$ equal to One designates right halfword. With this value of Format Code, the address is incremented in bit position 30 each time a transfer is made. This results in the desired accessing of consecutive halfwords.

The proper value of Format Code for consecutive word accessing is TCW equal to 000 . When this value is present in a given $T C W$, the $I / 0$ processor increments the TCW in bit position 29 each time a transfer occurs.

The Format Code values discussed above are summarized in Table 5-1.
Each time the address is incremented, the Transfer Count is decremented. Therefore, the block length is always defined by the number of memory accesses and not by the number of words transferred. For specific I/0 processors (i.e., GPMC, HSD, ADI, and FMS), the TCW address field is used to supply an Input/ Output Command Doubleword (IOCD) address.

The dedicated memory addresses used with the $16 \mathrm{I} / 0$ Processors are included in the list of Relative Trap/Interrupt Priorities (reference Table 3-1).


Figure 5-3. Class 0, 1, 2, and E I/0 Organization


BIT $18=1$ TRANSFER CURRENT WORD ADDRESS
BIT 19 = 1 TERMINATE (RESET I/O CONTROLLER)

BIT $16=1$ A TRANSFER IS TO BE INITIALIZED AND BITS 18 AND 19 OF THE FUNCTION CODE WILL PROVIDE THE FOLLOWING INFORMATION:

```
BIT 19=0 OUTPUT TRANSFER (WRITE)
BIT 19=1 INPUT TRANSFER (READ)
```

Figure 5-4. Command Device Instruction Format



THE WA FIELD IS INTERPRETED AS A 24-BIT REAL ADDRESS BY THE I/O PROCESS. THEREFORE, THE ADDRESS RANGE IS LIMITED TO THE FIRST 512 KB OF MEMORY.

Figure 5-6. Transfer Control Word Format

Table 5-1. Transfer Control Word Format Code

| Information Format |  | FC |
| :---: | :---: | :---: |
| Byte <br> Hal fword Word |  | 1 XX 0 Y 1 000 |
| $\begin{aligned} & X X=\text { Byte number } \\ & Y=0 \text { designates left hal fword } \\ & Y=1 \text { designates right halfword } \end{aligned}$ |  |  |



```
CC2 = 0 STATUS TRANSFER WAS PERFORMED
CC2=1 STATUS TRANSFER WAS NOT PERFORMED
CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF
```

Figure 5-7. Test Device Instruction Format

| UPPER HW | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOWER HW | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| LINE PRINTER | 0 | PROG VIOL | DEV INOP | 0 | 0 | 0 | 0 | 0 | 0 | BOF | 0 | 0 | 0 | DEV <br> BUSY | 0 | 0 |
| MAG <br> TAPE | 0 | $\begin{aligned} & \text { PROG } \\ & \text { VIOL } \end{aligned}$ | $\begin{aligned} & \text { DEV } \\ & \text { INOP } \end{aligned}$ | $\begin{aligned} & \text { VRC } \\ & \text { ERROR } \end{aligned}$ | 0 | $\begin{aligned} & \text { REW } \\ & \text { IN } \\ & \text { PROG } \end{aligned}$ | CRC <br> LRC | 0 | 0 | EOT | BOT | EOF | 0 | $\begin{aligned} & \text { DEV } \\ & \text { BUSY } \end{aligned}$ | $\begin{aligned} & \text { FILE } \\ & \text { PROT } \\ & \text { VIO } \end{aligned}$ | $\begin{aligned} & \text { ODD } \\ & \text { REC } \\ & \text { LGT } \end{aligned}$ |
| MOVING- <br> HEAD <br> DISC | 0 | $\begin{aligned} & \text { PROG } \\ & \text { VIOL } \end{aligned}$ | DEV INOP | UNCORR DATA ERROR | 0 | FILE UN. SAFE | $\begin{aligned} & \text { SEEK } \\ & \text { IN } \\ & \text { PROG } \end{aligned}$ | CORR <br> DATA <br> ERROR | 0 | 0 | ADDR ERROR | 0 | 0 | 0 | 0 | SEEK <br> TRACK ERROR |
| FIXED. HEAD DISC | 0 | PROG VIOL | $\begin{aligned} & \text { DEV } \\ & \text { INOP } \end{aligned}$ | $\begin{aligned} & \text { CHK } \\ & \text { SUM } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | SECTOR ERROR | 0 | $\begin{gathered} \text { MUX } \\ \text { BSY } \\ \text { IDUAL } \\ \text { CPUI } \end{gathered}$ | 0 | $\begin{aligned} & \text { FILE } \\ & \text { PROT } \\ & \text { VIO } \end{aligned}$ | SEEK TRACK ERROR |
| CARD READER/ PUNCH | 0 | 0 | FILE MARK RD | $\begin{aligned} & \text { READ } \\ & \text { CHECK } \end{aligned}$ | 0 | STACKER FULL | PUNCH <br> CHECK | HOPPER EMPTY | 0 | PICK FAILURE | TRANSMIT ERROR | INCORRECT LENGTH | UNWS <br> CHAN <br> END | $\begin{gathered} \text { ILLEGAL } \\ \text { END } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { INT } \\ \text { PEND } \end{array}$ | CHAN <br> END |

THE STATUS HALFWORD IS STORED IN THE MEMORY HALFWORD SPECIFIED BY THE ASSOCIATED TRANSFER CONTROL WORD (TCW).

Figure 5-8. Test Device 2000 Status Information

INPUT/OUTPUT PROCESSOR

The Test Device (TD) instruction is used to acquire status information from the Input/Output processor and the associated device(s). Three levels of the TD instruction ( 8000,4000 and 2000) may be used to acquire this information. The status information is in the form of four condition code bits for each level of test. The TD instruction does not initiate any action in the device. The TD 8000 instruction is used by the CPU to test the general status of the addressed device and associated I/O processor. The TD 4000 instruction is used by the CPU to allow further definition of the errors indicated in the TD 8000 . The TD 2000 instruction is used by the CPU to obtain 16 bits of status information from the device/processor. This instruction causes the addressed I/0 processor to transfer a 16-bit status word to the memory address specified by the TCW. The 16 -bit status word may be placed in memory in either the right or left halfword position, depending on bits 30 and 31 of the TCW address. A TCW used with a TD 2000 should always specify halfword memory addressing. Figure 5-7 provides a breakdown of the Test Device instruction format. Figure 5-8 provides the status information returned from standard peripheral devices upon execution of TD 2000 instructions.

Each Input/Output processor consists of an Input/Output Micropro grammable Processor (IOM) and Device Dependent Interface logic. The Microprogrammable Processor (MP) and the Device Dependent Interface logic are customized for each device. The firmware for a given Input/Output processor is contained in a set of PROMs that plug into the processor board. The information contained within the PROMs is device dependent.

This design technique provides extreme flexibility for custom designed interfaces since the basic MP and SelBUS interface are also available as a General Purpose I/O Processor (GPIO). All that is needed to convert the GPIO processor into a special purpose I/O processor is the Device Dependent Interface logic and the firmware microprogram.

The maximum throughput of an Input/Output processor is 1.2 million bytes per second.

There are two types of Input/Output processors:

## 1. Multiple Device Controller (MDC)

## 2. Multiple Controller Controller (MCC)

The MDC controls like devices, such as four magnetic tapes. The MCC emulates multiple controllers such as the TLC Input/Output processor that controls a teletype, a card reader, and a printer. MCC Input/ Output processors are multiplexed processors handling more than one device simultaneously accessing memory. The Asynchronous Data Set Interface (ADS) is an example of a multiplexed processor. The ADS handles four half- or full-duplex lines directly to memory on a message basis. Four memory input buffers and four output buffers can be active at one time.

The Input/Output SelBUS interface contains the registers and SelBUS drivers for a full 32-bit data transfer. The main function of this logic is to receive and drive communications on the SelBUS. All the interface control logic, including processor address recognition, interrupt polling, and data transfer to and from the SelBUS, are included in the interface.

The bus priority logic is controlled by the interface control logic. It polls for the SelBUS, determines when it wins the poll, and then drives the transfer on the bus. Priorities are set through physical switches in the Input/Output processor.

TRANSFER RESPONSES

An Input/Output processor will respond to all bus transfers that it receives. It has three immediate responses:

1. Retry
2. Busy
3. Transfer Acknowledge

The sending bus device can determine the status of its transfer to the Input/ Output processor by monitoring these lines. A Retry answer means that the Input/Output processor of the MCC type is temporarily busy. A Busy means to set the busy condition code bit in the software instruction and proceed with the next instruction. An Input/Output processor of the MDC type would generate such a return. A Transfer Acknowledge indicates that the transfer was accepted and is being processed. If no answer is present in the bus cycle following the transfer, a nonpresent Input/Output processor was addressed.

IOM DATA STRUCTURE

ARITHMETIC LOGIC UNIT

DATA STRUCTURE CONTROL

TEST STRUCTURE

INTERRUPTS

CLASS F I/O OPERATION

The IOM data structure provides for the transfer of data, arithmetic and logical manipulation of data, storing of device and processor status, decoding of commands, and data buffering. Figure 5-9 provides a block diagram of the IOM.

Two 16- by 16-bit word register groups, $R A$ and $R B$, are available as working read/write memory. The output for each register pair is the input to the Arithmetic/Logic Unit.

The destination address and the most significant 16 bits of the data bus are directed to the RA register group. The program counter and the ALU output are also directed to the RA register group. The least significant 16 bits of the data bus and 16 bits of data from the peripheral devices are directed to the RB register group. The ALU output and a 16-bit literal from the control register are also input to the $R B$ register group.

The data structure includes a full 16-bit Arithmetic/Logic Unit which inputs from RA and RB. The ALU is equipped with a 3-bit status register which contains previous carry, all zeros condition, and the most significant bit.

A 32-bit by 1,024 -word microprogrammed control memory and a 48-bit test structure ( 32 implemented) control the flow of data and commands between the SelBUS and peripheral devices.

The IOM test structure is used with the Wait and Conditional Branch operations to control the sequencing and timing of instructions.

The IOM has a single Master Interrupt line. For device controllers requiring more interrupts, the necessary mask register and Priority Decode logic is included in the Device Interface logic.

The following discussions refer to the organization and operation of Series Class F I/O processors.

Class F Input/Output operations consist of transferring blocks of bytes, halfwords, or words between core memory and the peripheral devices. Transfers are performed automatically requiring a minimum of CPU involvement.

A typical configuration for Class $F I / 0$ operation is illustrated in Figure 5-10. The $1 / 0$ devices include card readers, line printers, discs, magnetic tapes, and telecommunications equipment. The controller provides the logical and buffering capabilities necessary to operate an I/0 device. The controller is attached to a channel. The channel's function is to schedule the requests for main memory between a number of controllers. The channel also connects the controller to the CPU to initiate or terminate an I/ 0 operation.


Figure 5-9. Block Diagram - I/0 Microprogrammable Processor

The integrated channel controller, also known as the RPU, combines the functions of a channel and a controller into an indistinguishable unit.

CLASS F

MEMORY
ADDRESSING METHOD

An I/O processor consists of two or more distinct logic subassemblies which are:

1. The Channel-which interfaces with the SelBUS to send and receive information between the channel, the CPU, and/or memory. The other side of the channel interfaces with one or more controllers to provide control signal and data paths to/from the controllers.
2. The Controller-which interfaces between the channel and the device itself. The purpose of the controller is to provide the proper protocol for the device and to convert that protocol to a standard protocol for use by the channel.
3. Writable Control Storage-which interfaces the channel, provides a source of Read/Write memory for the channel. The use of the Writable Control Storage is to customize an I/O processor for specific uses. The Writable Control Storage is loaded by special software instructions and may contain any program the user requires.

The main subassemblies common to all Class F I/O processors are the controller and channel, with the Writable Control Storage being an option.

Dedicated memory locations are associated with each I/O processor and provide main memory locations to transmit or receive control information required to initiate or terminate an $I / 0$ operation. The control information consists of:

1. Service Interrupt Vector Address
2. Input/Output Command Doubleword (IOCD) Address

## 3. Status Address

4. New Program Status Doubleword (PSD)
5. 01d Program Status Doubleword (PSD)

A graphic representation of the I/O control words is shown in Figure 5-11.

Memory addresses are transferred to the channel when a Start I/O (SIO) or Write Channel Write Control Storage (WCWCS) instruction is executed by the CPU. Prior to the execution of the I/O instruction, the software stores the address of the first Input/Output Command Doubleword (IOCD) to be executed into the word indicated by adding 20 (decimal) to the contents of the Service Interrupt Vector (SIV). The word indicated is referred to as the Input/Output Command List Address (IOCLA).

The memory addressing method used for Class $F I / 0$ is real addressing. Real addressing is the capability to directly address any memory location within the 16 MB maximum capacity of the system without any address translation. This method of addressing differs from the method normally used by the software programmer, who relies on a hardware address conversion to transform the logical address to a real address in order to address memory locations greater than 512 K bytes.


Figure 5-10. System Configuration with Class F I/O Processor


Figure 5-11. I/0 Control Words (Class F)

PSD MODE I/O INSTRUCTIONS

START I/O (SIO)

TEST I/O (TIO)

HALT I/O (HIO)
ENABLE CHANNEL WCS LOAD (ECWCS)

WRITE CHANNEL WCS (WCWCS)

ENABLE CHANNEL INTERRUPT (ECI)

When operating in the PSD mode, a set of special instructions augments or replaces those used for the PSW mode of operation. The PSD I/O instructions include the following:

1. Start I/O (SIO)
2. Test I/O (TIO)
3. Halt I/O (HIO)
4. Stop I/O (STPIO)
5. Grab Controller (GRIO)
6. Reset Controller (RSCTL)
7. Reset Channel (RSCHNL)
8. Enable Channel WCS Load (ECWCS)
9. Write Channel WCS (WWCS)
10. Enable Channel Interrupt (ECI)
11. Disable Channel Interrupt (DCI)
12. Activate Channel Interrupt (ACI)
13. Deactivate Channel Interrupt (DACI)

For all Class $F I / O$ instructions, the logical channel and device addresses are specified by bits 16-31 of the instruction plus the contents of the General Purpose Register (GPR) specified by the instruction (if the GPR specified is nonzero). The channel will ignore the subaddress for operations that pertain only to the channel.

The Class F I/O instructions can be executed only when the CPU is in privileged mode and operating in the PSD mode.

The Start I/O initiates an I/O operation. If the necessary channel, subchannel or controller is available, the SIO is accepted and the CPU continues to the next sequential instruction. The channel/controller independently governs the $I / 0$ device specified by the instruction.

The Test $1 / 0$ interrogates the current state of the channel, subchannel, controller and device and may be used to clear pending interrupt conditions.

The Halt I/O terminates a channel, controller, and/or device operation.
The Enable Channel WCS Load conditions the channel to have its WCS loaded.

The Write Channel WCS is the second part of a two-instruction sequence and causes the specified channel's WCS to be loaded.

The Enable Channel Interrupt allows the channel to request interrupts from the CPU.

DISABLE The Disable Channel Interrupt prohibits the channel from requesting an CHANNEL interrupt. Pending status conditions can only be cleared by the execution of a Start I/O, Test I/O, or Halt I/O if the channel is disabled.
(DCI)

ACTIVATE
CHANNEL
INTERRUPT
(ACI)

## DEACTIVATE <br> CHANNEL <br> INTERRUPT <br> (DACI)

The Activate Channel Interrupt causes the channel to actively contend for interrupt priority except that the channel never requests an interrupt. The instruction has no effect on pending status conditions except that it can be cleared by a Start I/O, Test I/O, or Halt I/O.

The Deactivate Channel Interrupt causes the channel to suspend contention for interrupt priority. If an interrupt request is queued, the channel may then request interrupt. All DACI instruction abnormalities or I/O protocol violations are connected to the System Check Trap unless an initial channel nonpresent or inoperable condition is found.

RESET CHANNEL The Reset Channel resets all activity in the channel. All requesting (RSCHNL) and pending conditions are cleared.

STOP I/O The Stop I/O terminates the operation in the controller after the completion of the current IOCD. The termination is orderly. The channel will suppress command and data chaining.

RESET The Reset Controller resets a specific controller if the resetting CONTROLLER channel maintains ownership. The reset is immediate.

The Grab Controller takes away control of a controller which is reserved to another channel. The grabbing channel is assigned as the reserving channel.

I NPUT/OUTPUT COMMAND LIST

Successful execution of the SIO and WCWCS causes the CPU to transmit the Input/Output Command List Address (IOCLA) to the channel/controller. The IOCLA is located in main memory at locations specified by the service interrupt vector plus 16 (decimal). Each of the 16 channels has a corresponding service interrupt vector. The format for the IOCLA indicated by the contents of the service interrupt vector 11 is:

$\frac{\text { INPUT/OUTPUT }}{\text { COMMAND }}$
COMMAND
DOUBLEWORD
(IOCD)

The real IOCLA is passed to the channel/controller on the data bus.
The address indicated in the IOCLA specifies the word address of the first IOCD to be executed. The IOCD format is shown in Figure 5-12.

The SIO is the only instruction that is able to cause the Channel/ Controller to fetch an IOCD. One or more IOCDs create an Input/Output Command List (IOCL).

The command field specifies one of the following seven commands:
Write
Read
Read Backward
Control
Sense
Transfer in Channel
Channel Control

If more than one IOCD is specified, the IOCDs are fetched sequentially except when Transfer in Channel (TIC) is specified. Search (compare) commands can cause the skipping of the next sequential IOCD if the condition becomes true (i.e., Search Equal, Search Low, or Search High). The channel or controller will then increment by 16 rather than 8.

The real data address specifies the starting address of the data area. The data address will be a byte address and the channel will internally align the information transferred to or from main memory. Exclusions to the byte alignment may be required by the lower priced channel(s) operating in Burst mode in high performance controllers.

The byte count specifies the number of bytes that are to be transferred to or from main memory. The actual number of memory transfers performed by the channel will be dependent upon the channel implementation.

INPUT/OUTPUT COMMANDS

WRITE

READ The Read command causes a Read (input) operation from the selected I/O device to the specified main memory address.

READ BACKWARD The Read Backward command causes a Read (input) operation from the selected I/O device to the specified main memory address in descending order.

CONTROL The Control command causes control information to be passed to the selected device. A Control command may provide a data address and byte count for additional control information that may be stored in main memory.

Control information is device dependent and may instruct a magnetic tape to rewind or a printer to space a certain number of lines.

SENSE The Sense command causes the storing of controller/device information in the specified location of main memory. One or more bytes of information will be transferred depending upon the device. The sense information provides additional device dependent information not provided in the status flags.

The Transfer in Channel (TIC) command specifies the address of the next IOCD to be executed. The TIC command allows the programmer to change the sequence of the IOCDs executed. The IOCLA cannot specify a TIC as the first IOCD in a command list nor can a TIC specify another TIC command.

CHANNEL The Channel Control command causes the transfer of information to or
The Write command causes a Write (output) operation to the selected I/O device from the specified main memory address.

CONTROL
TRANSFER IN CHANNEL from a specific location in main memory. One or more bytes of information will be transmitted or received from the channel. The channel control provides for the passing of information required to initialize all channels.

An I/O operation terminates when the channel, controller, and/or device indicates the end of an operation. All I/O operations accepted by the channel will always terminate with at least one termination status being presented to software.

An I/O operation can also fail to be accepted by the channel during I/O initiation. Conditions that prevent I/O initiation are: (1) channel or subchannel busy, (2) channel not operational or nonexistent, or (3) pending termination status from a previously initiated $1 / 0$ operation.

IOCD MSW


IOCD LSW

bit Assignments in the command are:

| $\times \times \times \times 00$ | CHANNEL CONTROL |
| :---: | :---: |
| M M M M O 10 | SENSE |
| X X X 100 | TRANSFER IN CHANNEL |
| M M M M 110 | READ BACKWARD |
| M M M M M O | WRITE |
| M M M M M M 1 | READ |
| M M M M M 1 | CONTROL |

FLAG BIT ASSIGNMENTS ARE:

| 1 | 0 | 0 | 0 | 0 | 0 | DATA CHAIN (HOLDS OFF TERMINATION WHEN XFER CT = 0) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 0 | 0 | CMD CHAIN |
| 0 | 0 | 1 | 0 | 0 | 0 | SUPPRESS INCORRECT LENGTH |
| 0 | 0 | 0 | 1 | 0 | 0 | SKIP |
| 0 | 0 | 0 | 0 | 1 | 0 | POST PROGRAM CONTROLLED INTERRUPT |

C. BIT ASSIGNMENTS ARE:

BIT $30 \quad$ BIT 31

| 0 | 0 | BYTE O OR FULLWORD |
| :--- | :--- | :--- |
| 0 | 1 | BYTE 1 OR FIRST HALFWORD |
| 1 | 0 | BYTE 2 OR DOUBLEWORD* |
| 1 | 1 | BYTE 3 OR SECOND HALFWORD |

*if doubleword is indicated to a Channel, Ambiguous results MAY OCCUR.

Figure 5-12. Input/Output Command Doubleword (IOCD)

I/O initiation failures are reported to software by the setting of condition codes and, where applicable, the storing of status.

INPUT/OUTPUT STATUS WORDS

The status words are maintained and stored by the channel. The address of the status words is transmitted to the CPU when an interrupt is acknowledged or when another $I / 0$ instruction is executed. The status words contain information relating to the execution of the last IOCD or from an asynchronous condition requiring software notification (i.e., tape loaded, disc pack mounted). The status words are in the following format:

STATUS WORD 1


STATUS WORD 2


The status flags contain termination information pertaining to both the channel and controller. IOMs that function as integrated channel controllers will maintain both sections.

The address of the status is stored in main memory and can be located by adding $2010=14_{16}$ to the contents of the service interrupt vector.

INPUT/OUTPUT INTERRUPTS

Input/Output interrupts can be caused by a response to a probe instruction (i.e., TIO) by the termination of an I/O operation, by operator intervention at the I/O device, or when a post program controlled interrupt is requested by an IOCD. The associated I/O interrupt causes the status address, and the current PSD to be stored in the memory location specified by the service interrupt address. The new PSD (specified by the contents of the service interrupt vector +8 ) is then loaded.

An I/O interrupt can be caused by the device, controller, or channel. If a channel or controller has multiple I/O interrupt requests pending, it establishes a priority sequence for them before initiating an I/O interrupt request to the CPU. This priority sequence is maintained when the channel stores the status and reports the status address to the CPU.

The mode in which the channel operates during the software interrupt processing is determined by the mode setting of the channel and the implementation of the channel. The software may use bits 48 and 49 of the new PSD to select one of two options: Unblocked or Blocked operation.

Unblocked operation specifies that the CPU, upon receipt of an interrupt, causes the channel to go active and block all interrupts of a lower priority. The channel services the interrupt, and the software in turn issues a DACI or BRI command to restore the interrupt processing.

Blocking specifies that the CPU, upon receipt of an interrupt, causes the channel to deactivate. The CPU blocks all incoming interrupts and services the pending interrupt. The software in turn issues an UEI command or a BRI, LPSD, or LPSDCM to the CPU, thereby restoring interrupt processing. The target PSD of the BRI, LPSD, or LPSDCM instruction should specify Unblocked operation in bits 48 and 49.

## SECTION VI

## INSTRUCTION REPERTOIRE

INTRODUCTION

MNEMONIC | This section contains the description of each computer instruction. |
| :--- |
| The following paragraphs list the standard information given with |
| each instruction. |

| A two- to six-letter symbolic representation of the instruction name |
| :--- |
| accepted by the assembler program. |

INSTRUCTION

NAME \begin{tabular}{l}
A title that indicates the function performed by the instruction.

$\quad$

The 0peration Code for each instruction is given in left-justified hexa- <br>
decimal format. This format is presented in a 16-bit skeleton form and <br>
takes into consideration the Augmenting Code and the format bit used with <br>
byte-oriented instructions.
\end{tabular}

Table 6-1. Symbol Definitions

| Symbol | Definition |
| :---: | :---: |
| - | Logical NOT function, for example ( $\bar{s}$ ) is the ones complement of the GPR number $s$. |
| $\rightarrow$ | Replaces; the data to the left of the symbol replaces data to the right. For example, $(s) \rightarrow$ (d) means the contents of GPR number s replaces the contents of GPR number $d$. |
| +1 | The register number or memory address is incremented by one register number or one memory word. |
| > | Greater Than. |
| $<$ | Lesser Than. |
| + | Algebraic Addition. |
| - | Al gebraic Subtraction. |
| x | (or no symbol) Algebraic Multiplication. |
| / | Algebraic Division. |
| \& | Logical AND. |
| $B_{m-n}$ | Bits $m$ through $n$ of a computer word. |
| $B_{n}$ | Bit $n$ of a computer word where $B_{0}$ always refers to the most significant bit of a computer word (the letter $n$ is also used to indicate scaling; e.g., $1_{15}$ indicates a 1 scaled at bit position 15). |
| $C C_{n}$ | Condition Code bit $n$. |
| : | Comparison Symbol. |
| - | Concatenation Sign (e.g., R, $R+1$ indicates a doubleword consisting of $(R)$ and ( $R+1$ ), where $R$ must be an even numbered register). |
| EA | Effective Address of an operand or instruction stored in memory. |
| EBA | Effective Byte Address. |
| EBL | Eight-Bit Location in memory specified by the EBA. |
| EDA | Effective Doubleword Address. |
| EDL | Sixty-four bit location in memory consisting of an even numbered word location and the next higher word location, specified by the EDA. |
| EHA | Effective Halfword Address. |
| EHL | Sixteen-bit location in memory specified by the EHA. |
| EWA | Effective Word Address. |

Table 6-1. Symbol Definitions (Cont'd)

| Symbol | Definition |
| :---: | :---: |
| EWL | Thirty-two bit location in memory specified by the EWA. |
| I | Indirect Address bit. |
| ISI | Is Set If, used to indicate conditions which set referenced bit locations. |
| IW | Instruction Word. |
| ( ) | Contents of. |
| $\oplus$ | Exclusive OR. |
| MIDL | Memory Image Descriptor List. |
| PSDR | Program Status Doubleword Registers. |
| PSWR | Program Status Word Register. |
| R | General Register 0-7 (R0-R7). |
| $R_{m-n}$ | Bits m through $n$ of General Register R. |
| $\mathrm{R}_{\mathrm{n}}$ | Bit $n$ of General Register R. |
| SBL | Specified Bit Location with a byte (used as a subscript to designate that the bit location is specified in the Instruction Word). |
| SCC | Sets Condition Code bits. |
| SE | Used as a subscript to denote a sign extended halfword. |
| $v$ | Logical OR. |
| X | Index Register: |
| -Y | Twos complement of Y . |
| $Y$ | Ones completion of $Y$, logical NOT function. |

EXAMPLES

INSTRUCTION MNEMONICS

An interpretation of the resulting 4-bit Condition Code in the Program Status Doubleword register. This code defines the result of the operation. The circumstances in which these Condition Codes are set (i.e., equal to One) are noted with each instruction.

Included in the examples with many of the instructions are memory and register contents before and after execution.

The $32 / 70$ Series instruction mnemonics follow a very simple format. The basic types are:


These basic mnemonics are then augmented to define the operand data type. (A special set of instructions are provided for bit manipulation.) The five basic data types are:

| B | Byte | $(8$ bits) |
| :--- | :--- | :--- |
| H | Hal fword | $(16$ bits) |
| W | Word | $(32$ bits) |
| D | Doubleword | $(64$ bits) |
| I | Immediate | $(16$ bits) |

Therefore, the resulting instruction mnemonics have the form:
LB Load Byte

LMH Load Masked Halfword
STMW Store Masked Word
ADI Add Immediate to Register
SUMD Subtract Memory Doubleword
A complete summary of the $32 / 70$ Series instructions is presented in the Appendix of this manual.

ASSEMBLER
CODING CONVENTIONS

INSTRUCTION DEFINITION FORMAT

The basic assembler coding format for memory reference instructions is: XXXXXX $|\mathrm{s}| \quad$, $\quad \mathrm{m}_{\mathrm{m}}$, (d)
which translates to
XXXXXXX Instruction mnemonic
|s| Source or destination General Purpose Register
(d)

* Indirectly (optional)
m Memory operand
$x \quad$ Indexed by register number $x$
Nonmemory reference instruction coding is similar to the memory reference format. Table 6-2 lists all codes used in defining the Assembler coding formats.

Each instruction definition includes the following information:
Instruction The full name of the instruction. Name

Op Code The four most significant hexadecimal digits of the instruction word are listed. Additional bits in the op code are set when the instruction is coded to address a General Purpose Register (GPR), for indirect addressing, or for byte addressing.

Assembler The coding format used by the 32 Macro Assembler. Table 6-2 Coding includes all the abbreviations and symbols used in the Format operand coding format.

Instruction A definition of the operation performed by executing the Definition instruction.

Summary A symbolic or graphic description of the operation performed Expression by the instruction. Summary expressions use the same abbreviations used in the assembler coding format, Table 6-2. In addition, Table 6-1 lists the codes and symbols used in the summary expressions.

Condition The Condition Codes are set based on the results obtained by Codes executing an instruction. The circumstances in which these condition codes are set (i.e., equal to one) are noted with each instruction.

Table 6-2. Assembler Coding Symbols

| Code | Description |
| :---: | :---: |
| Capital Letters | Instruction Mnemonic |
| b | Bit number (0-31) in a General Purpose Register |
| c | Bit number (0-7) within a byte |
| d | Destination General Purpose Register number (0-7) |
| f | Function |
| m | Operand Memory Address |
| $n$ | Device Address |
| S | Source General Purpose Register number (0-7) |
| v | Value for Immediate Operands, number of shifts, etc. |
| x | Index register number 1,2 , or 3. Optional |
| * | Indirect Addressing. Optional |
| , | Assembler Syntax |
| $z$ | Special register field for instructions requiring three register fields |

GENERAL DESCRIPTION

INSTRUCTION EORMATS

MEMORY REFERENCE

The Load/Store instruction group is used to manipulate data between memory and General Purpose Registers. In general, Load instructions transfer operands from specified memory locations to General Purpose Registers; Store instructions transfer data from General Purpose Registers to specified memory locations. Provisions have also been made to Mask or Clear the contents of General Purpose Registers, memory bytes, halfwords, words, or doublewords during instruction execution.

The Load/Store instructions use the following three formats:

The format for most memory reference instructions is defined below. These instructions contain two addresses: a register number $R$ and a memory address with a 20-bit format.


Bits 0-5 define the Operation Code.
Bits 6-8 designate a General Purpose Register address (0-7).
Bits 9-10 designate one of three General Purpose Registers to be used as an index register.
$X=00$ designates that no indexing operation is to be performed.
$X=01$ designates the use of R1 for indexing.
$X=10$ designates the use of R2 for indexing.
$X=11$ designates the use of R3 for indexing.
designates whether an indirect addressing operation is to be performed.
$I=0 \quad$ designates that no indirect addressing operation is to be performed.
$I=1$ designates that an indirect addressing operation is to be performed.

Bits 12-31 specify the address of the operand when the $X$ and I fields are equal to zero.

In immediate operand instructions, the right halfword of the instruction contains the 16-bit operand value. The format for these instructions is given below.


Bits 0-5 define the Operation Code.
Bits 6-8 designate a General Purpose Register address (0-7).
Bits 9-12 unassigned.
Bits 13-15 define Augmenting Operation Code.
Bits 16-31 contain the 16 -bit operand value.
Arithmetic operands are assumed to be represented in two's complement with the sign in bit 16.

INTERREGISTER Interregister instructions are halfword instructions and as such may be stored in either the left or right half of a memory word. The format for interregister instructions is given below.


Left Halfword Right Halfword

| Bits 0-5 | 16-21 | define the Operation Code. <br> Bits 6-8 |
| :--- | :--- | :--- |
| designate the register to contain the <br> result of the operation. |  |  |
| Bits 9-11 | $25-27$ | designate the register which contains <br> the source operand. |
| Bits 12-15 | $28-31$ | define the Augmenting Operation Code. |

CONDITION CODE UTILIZATION

MEMORY TO REGISTER TRANSFERS

A Condition Code is set during most Load instructions to indicate if the operand being transferred is greater than, less than, or equal to zero. Arithmetic exceptions are also reflected by the Condition Code results. All Store instructions leave the Condition Code unchanged.

Figure 6-1 depicts the positioning of information for transfer from memory to any General Purpose Register.

MEMORY CELL

(A) BYTE TRANSFERS

(C) WORD TRANSFERS

MEMORY CELL

(B) HALFWORD TRANSFERS

(D) DOUBLEWORD TRANSFERS

Figure 6-1. Positioning of Information Transferred Between Memory and Registers


LOAD HALFWORD

ACOO


DEFINITION The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and the sign bit (bit 16) is extended left 16 bit positions to form a word. This word is transferred to the GPR specified by R.

SUMMARY
EXPRESSION

EXAMPLE

Before
Execution
After Execution
$(E H L) S E \rightarrow R$

CC1: Always zero
$\begin{array}{ll}\text { CC2: } & \text { ISI } R_{0-31} \text { is greater than zero } \\ \text { CC3: } & \text { ISI } R_{0-31} \text { is less than zero } \\ \text { CC4: } & \text { ISI } R_{0-31} \text { is equal to zero }\end{array}$
Memory Location: 00408
Hex Instruction: $\quad$ AE $000503 \quad(R=4, X=0, I=0)$
Assembly Language Coding: LH 4, X'502'

| Before | PSWR | GPR4 | Memory Halfword 00502 |
| ---: | :--- | :--- | :--- |
| Execution | 10000408 | 5 SOOD34A | 930C |
|  |  |  |  |
| After Execution | PSWR | GPR4 | Memory Halfword 00502 |
|  | $1000040 C$ | FFFF930C | 930C |

Note The contents of memory halfword 00502 are transferred to bits 16-31 of GPR4. Bits $0-15$ of GPR4 are set by the sign extension, and CC3 is set.

DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note The contents from memory word 027A4 are transferred to GPR7, and CC2 is set.


| DEFINITION | The doubleword in memory specified by the Effective Doubleword Address (EDA) <br> is accessed and transferred to the GPR specified by R and R+1. R +1 is the <br> GPR one greater than specified by R. The least significant memory word is <br> accessed first and transferred to the GPR specified by R+1. The most <br> significant memory word is accessed last and transferred to the GPR |
| :--- | :--- |
| specified by $R$. |  |

CONDITION CODE

EXAMPLE

Before Execution
After
Execution

## RESULTS

Before , on
(EWL) $\rightarrow$ R
CC1: Always zero
CC2: ISI ( $R, R+1$ ) is greater than zero CC3: ISI ( $R, R+1$ ) is less than zero CC4: ISI ( $\mathrm{R}, \mathrm{R}+1$ ) is equal to zero

Memory Location: 281C4
Hex Instruction: $\quad$ AF $028 \mathrm{~B} 7 \mathrm{~A} \quad(\mathrm{R}=6, \mathrm{X}=0, \mathrm{I}=0)$ Assembly Language Coding: LD $6, X^{\prime} 28 B 78$ '
PSWR GPR6 GPR7 Memory Word 28B78

400281C4 03F609C3
398B510 F05B169A

Memory Word 28B7C 137F8CA2
PSWR

Memory Word 28B7C 137F8CA2

Note
The contents of memory word 28B78 are transferred to GPR6 and the contents of memory word 28B7C are transferred to GPR7. CC3 is set.

B008



B000


DEFINITION The halfword in memory specified by the Effective Hal fword Address (EHA) is accessed, and the sign bit (bit 16) is extended 16 bit positions to the left to form a word. This word is then masked (Logical AND Function) with the contents of the Mask register (R4). The resulting word is transferred to the GPR specified by R.
$(E H L) S E^{\&(R 4)} \rightarrow R$

CC1: Always zero
CC2: ISI R 0 -31 is greater than zero
CC3: ISI $R_{0-31}^{0-31}$ is less than zero
CC4: ISI $R_{0-31}^{0-31}$ is equal to zero
EXAMPLE
Memory Location:
00300
Hex Instruction: B2 8003 A1 ( $R=5, X=0, I=0)$
Assembly Language Coding: LMH 5, X'3AO'
Before PSWR GPR4 GPR5 Memory Halfword 003AO
Execution
08000300
OFFOOFFO
C427B319 A58D

PSWR
20000304

GPR4
GPR5
OFF00580

Memory Halfword 003A0 A58D

Note The contents of memory halfword $003 A O$ are accessed, the sign is extended 16 bit positions, the result is logically ANDed with the contents of GPR4, and the final result is transferred to GPR5. CC2 is set.

| LMW d,*m,x | LOAD MASK B000 |  | B000 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 0 1  <br> 1 1   | + ${ }^{+}$ |  | 0 1-1 |  | 0 | 0 |
|  |  |  |  |  |  |  |  |
| DEFINITION | The word in memory specified by the Effective Word Address (EWA) is accessed and masked (Logical AND Function) with the contents of the Mask register (R4). The resulting word is transferred to the GPR specified by R. |  |  |  |  |  |  |
| SUMMARY EXPRESSION | $(E W L) \&(R 4) \rightarrow R$ |  |  |  |  |  |  |
| CONDITION CODE RESULTS | CC1: Always zero |  |  |  |  |  |  |
|  | CC2: ISI $R_{0-31}$ is greater than zero |  |  |  |  |  |  |
|  | CC3: ISI $R_{0-31}^{0-31}$ is less than zero |  |  |  |  |  |  |
|  | CC4: ISI $\mathrm{R}_{0-31}$ is equal to zero |  |  |  |  |  |  |
| EXAMPLE | Memory Location: $00 F 00$ <br> Hex Instruction: B3 80 0F FC $(R=7, X=0, I=0)$ <br> Assembly Language Coding: LMW $7, X^{\prime} F^{\prime} C^{\prime}$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| Before | PSWR | GPR4 |  | GPR7 | Memory Word 00FFC |  |  |
| Execution | 00000F00 | FF00007C |  | 12345678 | 8923F8E8 |  |  |
| After Execution | PSWR | GPR4 |  | GPR7 | Memory Word 00FFC |  |  |
|  | 10000F04 FF00007C |  |  | 89000068 | 8923F8E8 |  |  |
| Note | The contents of memory word 00FFC are ANDed with the contents of GPR4. The result is transferred to GPR7, and CC3 is set. |  |  |  |  |  |  |



LNB
d, *m,x
LOAD NEGATIVE BYTE
B408


B400


DEFINITION The halfword in memory specified by the Effective Halfword Address (EHA) is accessed, and the sign bit (bit 16) is extended 16 bit positions to the left to form a word. The two's complement of this word is then transferred to the GPR specified by R.
$-[(E H L) S E] \rightarrow R$

| CONDITION CODE | CC1: Always zero |
| ---: | :--- |
| RESULTS | CC2: ISI R $R_{0-31}$ is greater than zero |
|  | CC3: ISI $R_{0-31}$ is less than zero |
|  | CC4: ISI $R_{0-31}$ is equal to zero |

EXAMPLE
Memory Location: 08000
Hex Instruction: $\quad$ B6 $008403 \quad(\mathrm{R}=4, \mathrm{X}=0, \mathrm{I}=0)$ Assembly Language Coding: LNH 4, $\mathrm{X}^{\prime} 8402^{\prime}$

Before PSWR GPR4 Memory Halfword 08402
$40008000 \quad 12345678$ 960C
After Execution
PSWR
GPR4
000069F4

Memory Halfword 08402 960C

Note
The contents of memory halfword 08402 are sign extended and negated. The result is transferred to GPR4, and CC2 is set.



DEFINITION The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and its two's complement is formed. The least significant memory word is complemented first and the result is transferred to the GPR specified by $R+1$. $R+1$ is the GPR one greater than specified by $R$. The most significant memory word is complemented, and the result is transferred to the GPR specified by R1.

| SUMMARY |
| ---: |
| EXPRESSION |$\quad-(E D L) \rightarrow R, R+1$


| CONDITION CODE | CC1: | ISI Arithmetic Exception |
| ---: | :--- | :--- |
| RESULTS | CC2: | ISI $(R, R+1)$ is greater than zero |
|  | $C C 3:$ | ISI $(R, R+1)$ is less than zero |
|  | $C C 4:$ | ISI $(R, R+1)$ is equal to zero |

EXAMPLE

## Memory Location: 02344

Hex Instruction: B5 0024 A2 $\quad(R=2, X=0, I=0)$ Assembly Language Coding: LND $2, X^{\prime} 24 A O^{\prime}$

Before PSWR GPR2 GPR3 Execution 0000234401234567 B9ABCDEF

Memory Word 024AO Memory Word 024A4 0000000000000001

After Execution PSWR

| PSWR | GPR2 |
| :--- | :--- |
| 10002348 | FFFFFFFF |

GPR3
FFFFFFFF
Memory Word 024AO
Memory Word 024A4 00000000

00000001
Note The doubleword obtained from the contents of memory words 024A0 and 024A4 is negated, and the result is transferred to GPR2 and GPR3. CC3 is set.
$\stackrel{L I}{d, v}$
d, v
DEFINITION
SUMMARY
EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note GPR1. CC3 is set.


DEFINITION The effective address (bit 12-31) of the LEA instruction is generated in the same manner as in all other memory reference instructions and then is transferred to bit positions 12-31 of the GPR specified by R.

In PSD mode or PSW mode extended, bits 2-7 are cleared and bits 8-31 indicate results of EA.

Notes 1. If $I=X=0$, the entire 32-bit Instruction Word is transferred to the GPR • specified by R. ( 512 KB mode only)
2. If $I=0$ and $X=0$, bit positions $0-11$ of the GPR specified by $R$ will contain the sum of bit positions 0-11 of the Instruction Word and bit positions $0-11$ of the index register specified by $X$. ( 512 KB mode only)
3. If $I=1$, bit positions $0-11$ of the GPR specified by $R$ will contain the sum of bit positions $0-11$ of the last word of the indirect chain and bit positions $0-11$ of the index register specified (if any) in the last word of the indirect chain. ( 512 KB mode only)
4. In cases 2 and 3 above, an additional bit may be added to bit position 11 of the GPR specified by $R$ as a result of overflow in the sum of the address and the index values. ( 512 KB mode only)

SUMMARY EXPRESSION
$E A \rightarrow R_{12-31}$

CC1: No change
CC2: No change
CC3: No change
CC4: No change
EXAMPLE
Memory Location: 1000
Hex Instruction: DO 804000 ( $R=1, X=I=0$ ) Assembly Language Codings: LEA $1, X^{\prime} 4000^{\prime}$

| Before | PSWR | GPR1 | Memory Word 4000 |
| ---: | :--- | :--- | :--- |
| Execution | 08001000 | 00000000 | AC881203 |
|  |  |  |  |
| After | PSWR | GPR1 | Memory Word 4000 |
| Execution | 08001004 | D0804000 | AC881203 |
| (PSD Mode) | 08001004 | C0004000 | AC881203 |



DEFINITION

NOTE The format of the 25-bit Effective Real Address transferred to the GPR is as follows:


SUMMARY EXPRESSION

CONDITION CODE RESULTS

NOTES

ERA $\rightarrow R_{7-31}$
$0 \rightarrow \mathrm{R}_{0-6}$
CC1: No change
CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: LEAR d,*m,x

1. Privileged Instruction
2. Attempt to execute in PSW mode will result in an undefined instruction trap.
3. This instruction may not be the target of an execute instruction.
LOAD ADDRESS
3400

DEFINITION Loads the Effective Address (EA) into $R_{D}$. Bits $0-7$ are cleared in $R_{D}$. Bits $8-11$ receive the results of Extended Indexing (if active). Bit 12 is the F-bit if 512 KB mode and is an Effective Address (EA) bit if in 512 KB Extended mode.
CONDITION CODE CC1: No change
RESULTS CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: LA d,*m,x

CCOO


DEFINITION This instruction is used to load from one to eight GPR's. The word in memory specified by the Effective Word Address (EWA) in the Instruction Word is accessed and transferred to the GPR specified by R. Next, the EWA and the GPR address are incremented. The next sequential memory word is then transferred to the next sequential GPR. Successive transfers continue until GPR7 is loaded from memory.

NOTE The EWA must be specified such that, when incremented, no carry will be propagated from bit position 27. Therefore, if all eight registers are to be loaded, bit positions 27-29 must initially be equal to zero.

SUMMARY
EXPRESSION

CONDITION CODE RESULTS

EXAMPLE
Memory Location:
00300
Hex Instruction: CE $000200 \quad(\mathrm{R}=4, \mathrm{X}=0, \mathrm{I}=0)$
Assembly Language Coding: LF 4, $\mathrm{X}^{\prime} 200^{\prime}$ (Ras, X=0, I=0)

| Before | PSWR | GPR4 | GPR5 | GPR6 | GPR7 |
| ---: | :--- | :--- | :--- | :--- | :--- |
| Execution | 08000300 | 00000000 | 00000000 | 00000000 | 00000000 |

Memory Word 00200 00000001

Memory Word 00204 00000002

Memory Word 00208 00000003

Memory Word 0020 C 00000004

After Execution
GPR4
GPR5
GPR6
GPR7
08000304
00000001
00000002
00000003
00000004
Memory Word 00200 00000001

Memory Word 00204 00000002

Memory Word 00208 00000003

Memory Word 0020C 00000004

Note The contents of memory word 00200 are transferred to GPR4, of memory word 00204 to GPR5, of memory word 00208 to GPR6, and of memory word 0020 C to GPR7.



STORE HALFWORD
D400


SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution After Execution

Note
000082A8 010203040304

082A400
D6 $008313(\mathrm{R}=4, \mathrm{X}=0, \mathrm{I}=0)$
STH 4, X'8312'
Memory Halfword 08312
A49C
Memory Halfword 08312

The contents of the right halfword of GPR4 are transferred to memory hal fword 08312.


DEFINITION The word in the GPR specified by $R$ is transferred to the memory word location specified by the Effective Word Address in the Instruction Word.
SUMMARY
EXPRESSION
CONDITION CODE
RESULTS
$(R) \rightarrow E W L$

EXAMPLE
Memory Location:
03904
Hex Instruction Assembly Language Coding: STW 6, X'3B3C'

Before PSWR GPR6 Memory Word 03B3C
Execution 10003904
0485A276
00000000
After Execution PSWR GPR6 Memory Word 03B3C 10003908 0485A276 0485A276

Note The contents of GPR6 are transferred to memory word 03B3C.

D400


| DEFINITION | The doubleword in the GPR specified by $R$ and $R+1$ ( $R+1$ is the GPR one greater than specified by R) is transferred to the memory doubleword location specified by the Effective Doubleword Address (EDA). The word in the GPR specified by $R+1$ is transferred to the least significant word of the doubleword memory location first. |
| :---: | :---: |
| SUMMARY EXPRESSION | $(\mathrm{R}+1) \rightarrow \mathrm{EWL}+1$ |
|  | $(\mathrm{R}) \rightarrow$ EWL |
| CONDITION CODE RESULTS | CC1: No change |
|  | CC2: No change |
|  | CC3: No change |
|  | CC4: No change |
| EXAMPLE | Memory Location: 0596C |
|  | Hex Instruction: $\quad$ D7 $005 \mathrm{C} 4 \mathrm{~A}(\mathrm{R}=6, \mathrm{X}=0, \mathrm{I}=0)$ |
|  | Assembly Language Coding: STD 6,X'5C48' |
| Before <br> Execution | PSWR GPR6 GPR7 |
|  | 2000596C E24675C2 5923F8E8 |
|  | Memory Word 05C48 Memory Word 05C4C |
|  | 0A400729 8104A253 |
| After Execution | PSWR GPR6 GPR7 |
|  | 20005970 E24675C2 5923F8E8 |
|  | Memory Word 05C48 Memory Word 05C4C |
|  | E24675C2 5923F8E8 |
| Note | The contents of GPR6 are transferred to memory word 05C48, and the contents from GPR7 are transferred to memory word 05C4C. |



DEFINITION The least significant byte (bits $24-31$ ) of the GPR specified by $R$ is masked (Logical AND Function) with the least significant byte of the Mask register (R4). The resulting byte is transferred to the memory byte location specified by the Effective Byte Address (EBA) in the Instruction Word. The other three bytes of the memory word containing the byte specified by the EBA remain unchanged.
SUMMARY
EXPRESSION

$$
\left(R_{24-31}\right) \&\left(R 4_{24-31}\right) \rightarrow E B L
$$

## CONDITION CODE RESULTS <br> RESULTS

EXAMPLE

| CC1: | No change |
| :--- | :--- |
| CC2: | No change |
| CC3: No change |  |
| CC4: No change |  |



Note The right-hand byte of GPRO is ANDed with the right-hand byte of GPR4. The result is transferred to memory byte 01E91.

SUMMARY EXPRESSION

$$
\begin{array}{r}
\text { CONDITION CODE } \\
\text { RESULTS }
\end{array}
$$

EXAMPLE


After Execution

Note
STORE MASKED HALFWORD
D800


The least significant halfword (bits 16-31) of the GPR specified by $R$ is masked (Logical AND Function) with the least significant halfword of the Mask register (R4). The resulting halfword is transferred to the memory halfword location specified by the Effective Halfword Address (EHA) in the Instruction Word. The other halfword of the memory word containing the halfword specified by the EHA remains unchanged.
$\left(R_{16-31}\right) \&\left(R_{16-31}\right) \rightarrow E H L$

| CC1: | No change |
| :--- | :--- |
| CC2: | No change |
| CC3: No change |  |
| CC4: No change |  |

Memory Location: 01000
Hex Instruction:
DA 8011 AF ( $R=5, X=0, I=0$ )
Assembly Language Coding: STMH 5,X'11AE'
Before Execution

PSWR
20001000
PSWR GPR4 GPR5 20001004

GPR4 GPR5
716A58AB

716A58AB

Memory Halfword 011AD 0000

Memory Halfword 011AD 18A8

The right-hand halfword of GPR5 is ANDed with the right-hand halfword of GPR4, and the result is transferred to memory halfword 011AD.


DEFINITION The word in the GPR specified by $R$ is masked (Logical AND Function) with the contents of the Mask register (R4). The resulting word is transferred to the memory word location specified by the Effective Word Address.

SUMMARY EXPRESSION CONDITION CODE
RESULTS

EXAMPLE

Before Execution

After Execution

Note
$(R) \&(R 4) \rightarrow E W L$

CC1: No change
CC2: No change
CC3: No change
©C4: No change
Memory Location:
Hex Instruction: 04000
DB 0043 7C ( $R=6, X=0, I=0)$ Assembly Language Coding: STM W 6, X'4376'

PSWR 08004000

PSWR 08004004

GPR4 OOFFOOFF

OOFFOOFF

GPR6 718C3594

GPR6 718C3594

Memory Word $0437 C$ 12345678

Memory Word 0437C 008C0094

The contents of GPR6 are ANDed with the contents of GPR4. The result is transferred to memory word 0437C.

D800




DEFINITION

NOTE

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE
Before
Execution

After Execution



| DEFINITION | The byte in memory specified by the Effective Byte Address (EBA) is cleared to zero. The other three bytes of the memory word containing the byte specified by the EBA remain unchanged. |
| :---: | :---: |
| SUMMARY EXPRESSION | $0 \rightarrow$ EBL |
| CONDITION CODE RESULTS | CCI: No change <br> CC2: No change <br> CC3: No change <br> CC4: No change |
| EXAMPLE | Memory Location: 00308 <br> Hex Instruction: F8 08 04 9F <br> Assembly Language Coding: ZMB X'49F' |
| Before Execution | PSWR Memory Byte 0049F <br> 10000308 6 C |
| After Execution | PSWR Memory Byte 0049 F <br> 1000030 C 00 |
| Note | The contents of memory byte 0049F are cleared to zero. |

Note The contents of memory hal fword 2A426 are cleared to zero.

ZMH
*m, x

DEFINITION

SUMMARY EXPRESSION

CONDITION CODE
RESULTS

EXAMPLE

Before Execution

After Execution

ZERO MEMORY HALFWORD
F800


The halfword in memory specified by the Effective Halfword Address (EHA) is cleared to zero. The remaining halfword containing the 16-bit location in memory specified by EHA remains unchanged.
$0 \rightarrow$ EHL

$$
\begin{array}{ll}
\text { CC1: } & \text { No change } \\
\text { CC2: } & \text { No change } \\
\text { CC3: } & \text { No change } \\
\text { CC4: } & \text { No change }
\end{array}
$$

Memory Location:

## 2895C

Hex Instruction: F8 00 2A 427 ( $\mathrm{X}=0$, $\mathrm{I}=0$ ) Assembly Language Coding: ZMH X'2A426'

| Before | PSWR | Memory Halfword 2A426 |
| ---: | :--- | :--- |
| Execution | 0802895C | 9AE3 |
|  |  |  |
| After Execution | PSWR | Memory Hal fword 2A426 |
|  | 08028960 | 0000 |

ZERO MEMORY WORD ..... ZMW

DEFINITION The word in memory specified by the Effective Word Address (EWA) is cleared to zero.
SUMMARY EXPRESSION
CONDITION CODE CC1: No change
CC2: No change
CC3: No change
CC4: No change
EXAMPLE . Memory Location: ..... 05A14
Hex Instruction: ..... ZMW X'5F90'
Before PSINR Memory Word 05F90Execution00005A14
12345678
After Execution PSWR Memory Word 05F9000005A18 00000000
Note The contents of memory word 05F90 are cleared to zero.
EXAMPLE
Before PSWR
Execution
After Execution
Note


DEFINITION The doubleword in memory specified by the Effective Doubleword Address (EDA) is cleared to zero.

| SUMMARY <br> EXPRESSION | $0 \rightarrow$ EWL |
| ---: | :--- |
|  | $0 \rightarrow$ EWL +1 |

ZERO MEMORY DOUBLEWORD
F800

$\begin{array}{ll}\text { CC1: } & \text { No change } \\ \text { CC2: } & \text { No change } \\ \text { CC3: No change } \\ \text { CC4: } & \text { No change }\end{array}$
Memory Location: 15B3C
Hex Instruction: F8 01 5D 6A ( $\mathrm{X}=0, \mathrm{I}=0$ ) Assembly Language Coding: ZMD X'15D68'

Memory Word 15D68 617E853C

Memory Word 15068 00000000
The contents of memory words 15D68 and 15D6C are cleared to zero.

ZERO REGISTER
OCOO


DEFINITION The word in the GPR specified by R (bits 6-8) is logically Exclusive ORed with the word in the GPR specified by R (bits 9-11) resulting in zero. This result is then transferred to the GPR specified by $R$. The contents of the two $R$ fields must specify the same GPR.
$(R) \oplus(R) \quad R$

| CONDITION CODE | CC1: Always zero |
| ---: | :--- |
| RESULTS | CC2: Always zero |
|  | CC3: Always zero |
|  | CC4: Always one |

EXAMPLE Memory Location: 309A6 Hex Instruction: OC 90 ( $\mathrm{R}=1$ ) Assembly Language Coding: ZR 1

Before PSWR GPR1 Execution

100309A6 8495A6B7

After Execution
PSWR
GPR1
00000000

Note The contents of GPR1 are cleared to zero, and CC4 is set.

REGISTER TRANSFER INSTRUCTIONS

GENERAL DESCRIPTION

INSTRUCTION FORMATS

CONDITION CODE UTILIZATION

The Register Transfer instruction group provides the capability to perform a transfer or exchange of information between registers. Provisions have also been made in some instructions to allow two's complement, one's complement, and Mask operations to be performed during execution.

The following basic instruction format is used by the Register Transfer instruction group.


Bits 0-5 define the Operation Code.
Bits 6-8 designate the register to contain the result of the operation.

Bits 9-11 designate the register which contains the source operand.

Bits 12-15 define the Augmenting Operation Code.
A Condition Code is set during execution of most Register Transfer instructions to indicate whether the contents of the Destination register ( $R_{D}$ ) are greater than, less than, or equal to zero.


DEFINITION The word in the Scratchpad specified by $R_{S}$, bits 8-15, is transferred to the GPR specified by $R_{D}$. The contents of $R_{S}$ is not modified and only bits 8-15 are used by the instruction.

SUMMARY Scratchpad addressed by $R_{S} \rightarrow R_{D}$

| CONDITION CODE | CC1: No change |
| ---: | :--- |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | CC4: No change |

Assembly Language Coding: TSCR $R_{S}, R_{D}$
NOTES 1. TSCR is a halfword privileged instruction.
2. The valid address range for $R_{S}$ to address
the 256 Scratchpad locations is XXOOXXXXH to $X_{X F F X X X X H}$.


DEFINITION The word located in the General Purpose Register (GPR) specified by $\mathrm{R}_{\mathrm{S}}$ is transferred to the Scratchpad location specified by $R_{D}$ bits 8-15. The contents of $R_{D}$ is not modified by the instruction and only bits 8-15 are used by the instruction.

SUMMARY EXPRESSION

NOTES
$\left(R_{S}\right) \rightarrow$ Scratchpad addressed by $R_{D-15}$

| CC1: | No change |  |
| :--- | :--- | :--- | :--- |
| CC2: | No change |  |
| CC3: | No change |  |
| CC4: | No change |  |
| Assembly Language Coding: | TRS $R_{S}, R_{D}$ |  |

1. TRSC is a halfword privileged instruction.
2. The valid address range for $R_{D}$ to address the 256 Scratchpad locations is XXOOXXXX $_{H}$ to XXFFXXXX $_{H}$.


DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note The contents of GPR2 are ANDed with the contents of GPR4, and the result is transferred to GPR1. CC2 is set.


DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note

The word in the GPR specified by $R$ is transferred to the Protect register specified by the Protect register field (bits 9-12) in the Instruction Word. The Protect register address is the same as the four high order memory address bits used to specify all memory locations within a given module.
$(R) \rightarrow P R$

CC1: No change
CC2: No change
-CC3: No change
CC4: No change
Memory Location: 0050C
Hex Instruction:
FBOF ( $\mathrm{R}=7$, Protect Register=1) Assembly Language Coding: TRP 7,1

| Before | PSWR | GPR7 | Protect Register 1 |
| ---: | :--- | :--- | :--- |
| Execution | 800005 C0 | 0000FFFE | 0000 |
| After Execution | PSWR | GPR7 | Protect Register 1 |
|  | 80000510 | O000FFFE | FFFE |

The contents of bits 16-31 of GPR7 are transferred to Protect Register 1. The protection status of Memory Module 1 is established such that a program operating in the unprivileged state can store information only in locations 8000 through 87FF without generating a Privilege Violation trap.



2COC


DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note The contents of GPR6 are negated; the result is ANDed with the content of GPR4 and transferred to GPR7. CC2 is set.


DEFINITION

SUMMARY EXPRESSION CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note

| DEFINITION | The word in the GPR specified by $R_{S}$ is one's complemented and transferred to the GPR specified by $R_{D}$. |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SUMMARY EXPRESSION | $\left(\overline{R_{S}}\right) \rightarrow R_{D}$ |  |  |  |
| CONDITION CODE RESULTS | CC1: Always zero |  |  |  |
|  |  |  |  |  |
|  | CC2: ISI ( $R_{D}$ ) is greater than zeroCC3: ISI ( $R_{D}$ ) is less than zero |  |  |  |
|  | CC4: ISI ( $R_{D}$ ) is equal to zero |  |  |  |
| EXAMPLE | Memory Location: 01001 <br> Hex Instruction: $2 F E 3\left(R_{D}=7, R_{S}=6\right)$ <br> Assembly Language Coding: TRC 6,7 |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| Before Execution | $\begin{aligned} & \text { PSWR } \\ & 0800100 \mathrm{~A} \end{aligned}$ | GPR6 | $\begin{aligned} & \text { GPR7 } \\ & 00000000 \end{aligned}$ |  |
|  |  | 55555555 |  |  |
| After Execution | PSWR GPR6 GPR7 <br> $1000100 C$ 55555555 AAAAAAAA |  |  |  |
|  |  |  |  |  |  |  |
| Note | The contents of GPR6 are complemented and transferred to GPR7. CC3 is set. |  |  |  |


| DEFINITION | The word in the GPR specified by $R_{S}$ is one's complemented and transferred to the GPR specified by $R_{D}$. |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SUMMARY EXPRESSION | $\left(\overline{R_{S}}\right) \rightarrow R_{D}$ |  |  |  |
| CONDITION CODE RESULTS | CC1: Always zero |  |  |  |
|  |  |  |  |  |
|  | CC2: ISI ( $R_{D}$ ) is greater than zeroCC3: ISI ( $R_{D}$ ) is less than zero |  |  |  |
|  | CC4: ISI ( $R_{D}$ ) is equal to zero |  |  |  |
| EXAMPLE | Memory Location: 01001 <br> Hex Instruction: $2 F E 3\left(R_{D}=7, R_{S}=6\right)$ <br> Assembly Language Coding: TRC 6,7 |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| Before Execution | $\begin{aligned} & \text { PSWR } \\ & 0800100 \mathrm{~A} \end{aligned}$ | GPR6 | $\begin{aligned} & \text { GPR7 } \\ & 00000000 \end{aligned}$ |  |
|  |  | 55555555 |  |  |
| After Execution | PSWR GPR6 GPR7 <br> $1000100 C$ 55555555 AAAAAAAA |  |  |  |
|  |  |  |  |  |  |  |
| Note | The contents of GPR6 are complemented and transferred to GPR7. CC3 is set. |  |  |  |


| DEFINITION | The word in the GPR specified by $R_{S}$ is one's complemented and transferred to the GPR specified by $R_{D}$. |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SUMMARY EXPRESSION | $\left(\overline{R_{S}}\right) \rightarrow R_{D}$ |  |  |  |
| CONDITION CODE RESULTS | CC1: Always zero |  |  |  |
|  |  |  |  |  |
|  | CC2: ISI ( $R_{D}$ ) is greater than zeroCC3: ISI ( $R_{D}$ ) is less than zero |  |  |  |
|  | CC4: ISI ( $R_{D}$ ) is equal to zero |  |  |  |
| EXAMPLE | Memory Location: 01001 <br> Hex Instruction: $2 F E 3\left(R_{D}=7, R_{S}=6\right)$ <br> Assembly Language Coding: TRC 6,7 |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| Before Execution | $\begin{aligned} & \text { PSWR } \\ & 0800100 \mathrm{~A} \end{aligned}$ | GPR6 | $\begin{aligned} & \text { GPR7 } \\ & 00000000 \end{aligned}$ |  |
|  |  | 55555555 |  |  |
| After Execution | PSWR GPR6 GPR7 <br> $1000100 C$ 55555555 AAAAAAAA |  |  |  |
|  |  |  |  |  |  |  |
| Note | The contents of GPR6 are complemented and transferred to GPR7. CC3 is set. |  |  |  |

The word in the GPR specified by $R_{S}$ is one's complemented and transferred to the GPR specified by $R_{D}$.

$$
\left(\overline{R_{S}}\right) \quad \rightarrow R_{D}
$$

CC1: Always zero

Memory Location: 01001
$\begin{array}{ll}\text { Hex Instruction: } & 2 F E 3\left(R_{D}=7, R_{S}=6\right) \\ \text { Assembly Language Coding: } & \text { TRC 6,7 }\end{array}$ Assembly Language Coding:

0800100A 5555555500000000


DEFINITION The word in the GPR specified by $R_{S}$ is one's complemented and masked (Logical AND Function) with the contents of the Mask register (R4). The result is transferred to the GPR specified by $R_{D}$.

SUMMARY EXPRESSION CONDITION CODE
RESULTS

EXAMPLE

Before Execution After Execution

Note The content of GPR6 are complemented and ANDed with the contents of GPR4. The result is transferred to GPR4. The result is transferred to GPR7. CC2 is set.

EXCHANGE REGISTERS XCR
2CO5



| DEFINITION | The contents of the GPR specified by $R_{S}$ and $R_{D}$ are each masked (Logical AND Function) with the contents of the Mask register (R4). The results of both masked operations are exchanged. |
| :---: | :---: |
| SUMMARY EXPRESSION | $\left(R_{S}\right) \&(R 4) \rightarrow R_{D}$ |
|  | $\left(R_{D}\right) \&(R 4) \rightarrow R_{S}$ |
| CONDITION CODE RESULTS | CC1: Always zero |
|  | CC2: ISI original ( $R_{D}$ ) and (R4) is greater than zero |
|  | CC3: ISI original ( $R_{D}$ ) and ( $R 4$ ) is less than zero |
|  | CC4: ISI original ( $R_{D}^{D}$ ) and (R4) is equal to zero |
| EXAMPLE | Memory Location: 02002 |
|  | Hex Instruction: $\quad 2 C A D\left(R_{D}=1, R_{S}=2\right)$ |
|  | Assembly Language Coding: XCRM 2,1 $1^{\text {d }}$ |
| Before | PSWR GPR1 GPR2 GPR4 |
| Execution | 40002002 6B000000 AC8823C1 000FFFFF |
| After Execution | PSWR GPR1 GPR2 GPR4 |
|  | 08002004000000000 000FFFFF |
| Note | The contents of GPR1 and GPR2 are each ANDed with the contents of GPR4. The results of the masking operation are exchanged and transferred to GPR2 and GPR1, respectively. CC4 is set. | masked operations are exchanged.

2COD


$$
\left(R_{D}\right) \&(R 4) \rightarrow R_{S}
$$

Mex Location. 02002
$\begin{array}{ll}\text { Hex Instruction: } & 2 C A D\left(R_{D}=1, R_{S}=2\right) \\ \text { Assembly Language Coding: } & \\ \text { XCRM 2,1 }\end{array}$

The contents of GPR1 and GPR2 are each ANDed with the contents of GPR4. The GPR1, respectively. CC4 is set.


| DEFINITION | Bit positions 1-4 and 13-30 of the General specified by $R$ are transferred to the corre of the Program Status Word Register (PSWR) |
| :---: | :---: |
| SUMMARY EXPRESSION | $\mathrm{R}_{1-4,13-30} \rightarrow$ PSWR $_{1-4,13-30}$ |
| CONDITION CODE | CCl: ISI ( $\mathrm{R}_{1}$ ) is equal to one |
| RESULTS | CC2: ISI $\left(R_{2}\right)$ is equal to one |
|  | CC3: ISI $\left(R_{3}\right)$ is equal to one |
|  | CC4: ISI $\left(R_{4}\right)$ is equal to one |
| EXAMPLE | Memory Location: 0069E |
|  | Hex Instruction: 2800 ( $\mathrm{R}=0$ ) |
|  | Assembly Language Coding: TRSW 0 |
| Before | PSWR GPRO <br> $6000069 E$ AOO00B4C |
| After Execution | PSWR GPRO <br> 20000 B4C A0000B4C |

Note 1. The contents of GPRO, bits 1-4 and 13-30 are transferred to the PSWR. PSWR bits $0,5-12$, and 31 are unchanged.
2. This instruction can be used in PSD mode to modify CC and PC portions of PSW1.

## MEMORY

MANAGEMENT INSTRUCTIONS

GENERAL The 32/70 Series Computer provides the capability of accessing memory in DESCRIPTION any of the following four modes:

1. 512 KB Mode
2. 512 KB Extended Mode
3. 512 KB Mapped Mode
4. Mapped, Extended Mode

The format for the Memory Management instructions vary to the extent that no single format can represent them. The instructions are presented on the following pages.

OOOD
相
DEFINITION The CPU enters the Extended Addressing mode.
CONDITION CODE CCI: No change
RESULTS CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: SEA
NOTES 1. This is a nonprivileged instruction.
2. Sets bit 5 in PSD, word 1.

000F


DEFINITION The CPU enters the Normal (Nonextended) Addressing mode.
CONDITION CODE CC1: No change
RESULTS CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: CEA
NOTES 1. This is a nonprivileged instruction.
2. Clears bit 5 in PSD, word 1.

| 0 | 0 | 1 | 0 | 1 | 1 | $R_{D}$ |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DEFINITION Loads the MAP Image Descriptor List (MIDL) from main memory into the CPU MAP Registers. $R_{D}$ contains the Real Address of a PSD to be used in the MAP loading process.

SUMMARY
EXPRESSION
CONDITION CODE RESULTS

NOTES
(MIDL) $\rightarrow$ MAP Registers

CC1: No change
CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: LMAP $R_{D}$

1. This instruction primarily used for diagnostic purposes.
2. The CPU must be unmapped.
3. Only MAP Load functions are performed, with no context switching.
4. Attempts to execute this instruction in PSW mode will result in an undefined instruction trap.
5. This is a privileged instruction.
6. This is a fullword instruction.

DEFINITION This instruction causes the even and odd map entries, specified by $R_{S}$

TMAPR s,d

SUMMARY EXPRESSION

CONDITION CODE RESULTS

NOTES

TRANSFER MAP TO REGISTER
2COA

 bits 27-31 to be transferred to the GPR specified by $R_{D}$. The least significant map address bit ( $R_{S}$ bit 31 ) is ignored by the instruction.

MAP addressed by $R_{S} 27-31 \rightarrow R_{D}$

CC1: No change
CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: TMAPR $R_{S}, R_{D}$

1. If this instruction is executed in the PSW mode, an undefined instruction trap will occur.
2. This is a halfword privileged instruction.
3. The format for $R_{S}$ is as follows:

4. The CPU must be Unmapped.

WRITABLE CONTROL STORAGE
(WCS) INSTRUCTIONS

GENERAL DESCRIPTION

INSTRUCTION FORMAT

Writable Control Storage (WCS) is an option available for use with the CPU or Class F I/O controller. The WCS consists of one or two Random Access Memory (RAM) logic boards, each containing 2K-x 64-bits of RAM memory. The WCS is used to supplement the firmware in the CPU or the Class F I/O controller.

There are two instruction formats used for WCS instructions, one for the CPU associated WCS, and one for the Class F I/O Controller associated WCS. The formats are as follows:

CPU ASSOCIATED WCS FORMAT

CLASS F I/0
CONTROLLER
ASSOCIATED
WCS FORMAT

CONDITION CODE UTILIZATION

WCS PROGRAMMING


Bits 6-8 Specify the GPR, when nonzero, whose contents will be added to the constant to form the logical channel and subaddress.

Bits 9-12 Specifies the Channel WCS Operation Code.
Bits 13-15 Define the Augmenting Operation Code.
Bits 16-31 Specifies a constant that will be added to the contents of $R$ to form the logical Channel and subaddress. If $R$ is zero, only the constant will be used to specify the logical Channel and subaddress.

The Condition Codes remain unchanged when using the CPU associated WCS. When using the class F I/O controller associated WCS, the Condition Codes are changed in accordance with the WCS instructions. Refer to the individual Class F I/O controller WCS instructions for details.

Programming the CPU associated WCS is accomplished by the use of the Write WCS (WWCS) instruction. The contents of the WCS are in the form of microinstructions, which are used to augment the firmware in the CPU. It is beyond the scope of this publication to provide the microinstruction techniques used in the implementation of WCS.

The WCS is organized in 64 bits by 2 K modules, allowing up to two modules to be used ( $4 \mathrm{~K} \times 64$ bits). Reading or writing WCS is accomplished by alternately placing the first 32 -bit word in the first 32 bits and then the second 32-bit word in the second 32 bits. A graphic representation of the Read/Write sequence is shown as follows:


Accessing the CPU associated WCS is accomplished through the use of the Jump to WCS (JWCS) instruction. More complete information of the programming of the WCS is contained in the Writable Control Storage Technical Manual.

Programming of the Class F I/O controller associated WCS is presented in the individual I/O Processor publications.

000C


| DEFINITION | This privileged instruction causes the WCS to be written with a single $64-\mathrm{bi}$ word at the location specified by the contents of $R_{D}$, with two words in main memory specified by the logical addresses contained in $R_{S}$. <br> The contents of $R_{S}$ must contain a logical word address that specifies the first word of a two-word pair. F- and C-bits, if specified, are ignored and the address will be interpreted as a word address. <br> The contents of $R_{D}$ must contain a right-justified, zero-filled address of .the WCS location that is to be written. <br> If the WCS option is not present or if the WCS address is greater than 4095: CCl will be set, an Undefined Instruction Trap will occur, and no writing into WCS will take place. |
| :---: | :---: |
| $\begin{array}{r} \text { CONDITION } \\ \text { CODE } \\ \text { RESULTS } \end{array}$ | CCI: WCS option not present or address out of range <br> CC2: Zero <br> CC3: Zero <br> CC4: Zero |
|  | Assembly Language Coding: WWCS $\mathrm{R}_{S}, \mathrm{R}_{\mathrm{D}}$ |

 RESULTS

This privileged instruction causes the contents of a single 64-bit location of WCS specified by the contents of $R_{S}$ to be written into main memory at the location specified by the logical address contained in $R_{D}{ }^{\cdot}$

The contents of $R_{D}$ must contain a logical word address that specifies the first word pair. F- and C-bits, if specified, are ignored and the address will be interpreted as a word address.

The contents of $R_{S}$ must contain a right-justified, zero-filled address of the WCS location that is to be read.

If the WCS option is not present or if the WCS address is greater than 4095: CC1 will be set, an Undefined Instruction Trap will occur, and no information will be stored into main memory.

CC1: WCS option not present or address out of range
CC2: Zero
CC3: Zero
CC4: Zero
Assembly Language Coding: RWCS $R_{S}, R_{D}$
faOO


This instruction causes an Unconditional Branch to the location specified by the resolved Effective Address. The rules for the Effective Address are as follows:

- Nonindirect - the least significant 6 bits of the Effective Address (index and address) will be used as the WCS entry point address
- Indirect - the least significant 6 bits of the final resolved Effective Address after the resolution of all indirect addresses will be used as the WCS entry point address.

Only the least significant 6 bits of the Effective Address are used and all other bits will be ignored.

When execution in WCS is complete, control will be returned to the next sequential instruction after this instruction.

NOTES 1. Since no registers can be specified by this instruction, the authors of the WCS instructions and the software instructions must mutually agree upon the parameter registers. In general cases, registers 0 and 1 can be used. If the WCS facility is not supported, an Undefined Instruction Trap will occur.
2. If indirect accesses are used, the F-bit must be present in each indirect word.

CC1:)
CC2: All condition code settings will be CC3: determined by the WCS routines.
CC4:
Assembly Language Coding: JWCS X'WCS Branch Addr'

GENERAL DESCRIPTION

INSTRUCTION FORMAT

MEMORY REFERENCE

CONDITION CODE UTILIZATION

Branch instructions provide the capability of testing for certain conditions and branching to another address if the conditions specified by the instruction are satisfied. Branch instructions permit referencing subroutines, repeating segments of programs, or returning to the next instruction within a sequence.

The Branch instruction group uses the following instruction format:


Bits 9-10 designate one of three index registers. Bit 11 indicates whether an indirect addressing operation is to be performed.
Bit 12 is zero.
Bits 13-30 specifies the branch address when $X$ and I fields are zero. Bit 31 is zero.

Condition Code results during branching operations are unique because they reflect the state of the indirect bit of the instruction and the state of bits $1,2,3$, and 4 of the indirect address obtained from the specified memory location.

The usual procedure for calling a subroutine is to execute a Branch and Link (BL) whose effective address is the starting location of the routine. Since $P C+1$ is saved in GPRO, a subsequent return can be made to the location following the BL by executing a TRSW 0 . The PSW including the PC+1 word is saved in GPRO. Hence, the subroutine can be reentrant (pure); i.e., memory is not modified by calling it. If we wish to use GPRO in the subroutine, we can store the return address in a convenient location in memory, location B , with an STW $0, B$, and then return with a BU *B.

Consider a move subroutine to move 50 words beginning at TAB. The routine begins at MOVE, whose address is stored in C.MOVE. The main program would contain:

```
BL *C.MOVE
... ; Return here
```

GPR1 is used as an Index register for counting through the table and GPR5 is used to output the data. The starting address of the table is in TAB 1. The subroutine is as follows:

|  |  |  | COUNT EQU 50 |  |
| :--- | ---: | :--- | :--- | :--- |
| MOVE | LI | 1, | -COUNT | Negative of table length |
| LOOP | LW | 5, | TAB+COUNT,1 | Get next word |
|  | STW | 5, | TAB1+COUNT,1 | Store in new buffer |
|  | BIW | 1, | LOOP | Increment and test for end |
|  | TRSW | 0 |  | Return |

Argument Passing
Given an arithmetic subroutine that operates on arguments in GPR5 and GPR6, leaving the result in GPR6, the subroutine call is as follows:

BL SQRT Call with arguments in GPR5 and GPR6

The subroutine is as follows:
SQRT
Arithmetic operations
-
TRSW 0
Return to $\mathrm{Call}+1$ word
In the preceding exampie, the calling program must load the General Purpose Registers before calling the subroutine. It is often convenient for the program to supply the arguments (or the addresses of the locations that contain them) with the call, and for the subroutine to handle the data transfers. With this method, the program gives the arguments in the two memory locations following the BL.

## BL SQRT

```
... Argument 1
... Argument 2
... Return here with result in GPR6
```

The return is made to the location following the second argument with the result in GPR6.

| SQRT | TRR 0,1 <br> LD $6,0,1$ | Pick up Arguments 1 and 2 |  |
| :--- | :--- | :--- | :--- |
|  | - |  |  |
|  | ADI | 0,8 | Increment return address by 2 words |
|  | TRSW | 0 | Return to Call + 3 words |

An alternate method which allows up to six arguments to be passed per instruction utilizes the Load File instruction as follows:

| TRR | 0,1 |  |
| :--- | :--- | :--- |
| LF | $2,0,1$ | Pick up Arguments 1-6 |
| - |  |  |
| $\dot{\text { AD }}$ | 0,24 | Increment return address by 6 words |
| TRSW | 0 | Return to Call + 7 words |

The next method passes an address list instead of arguments following the BL; otherwise, it is identical to the method described above.

BL SQRT

| . . | Address of Argument 1 |
| :--- | :--- |
| . . |  |

SQRT

| TRR | 0,1 |  |
| :--- | :--- | :--- |
| LW | $6, * 0,1$ | Pick up Argument 1 |
| ADI | 1,4 |  |
| LW | $7, * 0,1$ | Pick up Argument 2 |
| - |  |  |
| ADI | 0,8 | Increment return address by 2 words |
| TRSW | 0 | Return to Call +3 words |

The next method is the same as the previous example except that argument 1 is a table, and the result replaces the second argument in memory:

| BL | SQRT |  |
| :---: | :---: | :---: |
| ... |  | Address of Argument 1 |
| ... |  | Address of Argument 2 and result |
| - |  |  |
| - |  |  |
| - |  |  |
| TRR | 0,3 | Pick up base address of table, Argument 1 |
| TRR | 0,1 |  |
| ABR | 29,1 | Increment return address by 4 words |
| LW | 6,*0,1 | Pick up Argument 2 |

The final method is similar to the previous versions except that GPR1-GPR7 are not disturbed:

| SQRT | STF | 0, SAVE | Save General Purpose Registers |
| :--- | :--- | :--- | :--- |
|  | TRR | 0,1 |  |
|  | LW | $6, * 0,1$ | Pick up Arguments |
|  | ADI | 1,4 |  |
|  | LW | $7, * 0,1$ |  |
|  | $\cdot$ |  |  |
|  | ST | $6, * 0,1$ | Store result |
|  | LF | 0, SAVE | Restore General Purpose Registers |
|  | ADI | 0,8 | Increment return address by 2 words |
|  | TRSW | 0 | Return to Call +3 words |
| SAVE | REZ | $1 F$ | Eight zero-filled words on a file boundary |




DEFINITION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

## After Execution

The Effective Address (bits 13-30) in the instruction is transferred to the corresponding bit positions in the Program Status Word Register (PSWR), if the condition specified by the D field (bits 6-8 of the instruction) is present. The seven specifiable conditions are tabulated below. If the condition is not as specified, the next instruction in sequence is executed. If the indirect bit of the Instruction Word is equal to one, and the branch occurs, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bits 0, and 5-15 are unchanged.

| D Field (Hex) | Branch Condition (Branch if): |
| :---: | :---: |
| 1 | CC1=zero |
| 2 | CC2=zero |
| 3 | CC3=zero |
| 4 | CC4=zero |
| 5 | CC2 and CC4 both = zero |
| 6 | CC3 and CC4 both = zero |
| 7 | CC1, CC2, CC3, and CC4 all = zero |

The resulting Condition Code remains unchanged if the indirect bit (bit 11) is equal to zero.
CC1: ISI (I) is equal to one and (EWL ${ }_{1}$ ) is equal to one
CC2: ISI (I) is equal to one and (EWL $)$ is equal to one
CC3: ISI (I) is equal to one and (EWL ${ }_{3}$ ) is equal to one
CC4: ISI (I) is equal to one and (EWL ${ }_{4}$ ) is equal to one

Memory Location: 02094
$\begin{array}{ll}\text { Hex Instruction: } & \mathrm{F} 100214 \mathrm{C}\left(\mathrm{C}_{1} \mathrm{C}_{2} \mathrm{C}_{3}=2, \mathrm{X}=0, \mathrm{I}=0\right)\end{array}$
Assembly Language Coding: BCF $2, X^{\prime} 214 C^{\prime} 1 C^{\prime}$
PSWR
10002094
PSWR
1000214C
Note Condition Code bit 2 is not set. The Effective Address (in this case bit 13-30 of the instruction) is transferred to the PSWR.

## CONDITION CODE

 RESULTSEXAMPLE

Before Execution

After Execution

Note

BRANCH CONDITION TRUE
ECOO


The Effective Address (bits 13-30) in the instruction is transferred to the corresponding bit positions in the Program Status Word Register (PSWR), if the condition specified by the D field (bits 6-8) is present. The seven specifiable conditions are tabulated below. If the indirect bit of the Instruction Word is equal to one, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5-12 are unchanged.

| D Field (Hex) | Branch Condition (Branch if): |
| :---: | :---: |
| 1 | CC1=one |
| 2 | $C C 2=0 n e$ |
| 3 | CC3=one |
| 5 | CC4=one |
| 6 | CC2 V CC4=one |
| 7 | CC3 V CC4=one |

The resulting Condition Code remains unchanged if the indirect bit (bit 11) is equal to zero.
CC1: ISI (I) is equal to one and (EWL $)$ is equal to one
CC2: ISI (I) is equal to one and $\left(E W L_{2}\right)$ is equal to one
CC3: ISI (I) is equal to one and (EWL $)$ is equal to one
CC4: ISI (I) is equal to one and (EWL ${ }_{4}$ ) is equal to one

Memory Location: 01000
Hex Instruction: EC 801414 (Condition=1, $X=0, I=0$ )
Assembly Language Coding: $\quad$ BCT, $1, \mathrm{X}^{\prime} 1414^{\prime}$
PSWR
50001000
PSWR
50001414
The contetns of bits 13-30 of the instruction are transferred to bits 13-30 of the PSWR.

F000


DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE
The Effective Address (bits 13-30) in the instruction is transferred to the corresponding bit positions in the Program Status Word Register (PSWR) if the function bit in the mask register (R4) for the Condition Code, 1 of the 16 possible combinations of the 4 Condition Code bits which corresponds to the current condition code, is equal to one. The function $F$ is defined by the 16 least significant bits of the mask register. All 16 Condition Codes of the 4 variables $A=C C 1, B=C C 2, C=C C 3, D=C C 4$ are defined below.
$F=\bar{A} \bar{B} \bar{C} \bar{D} \quad R 4_{15} \vee \bar{A} \bar{B} \bar{C} D R 4_{17} \vee \bar{A} \bar{B} C \bar{D} R 4_{18} \vee \bar{A} \bar{B} C D \quad R 4_{19}$
$\bar{A} B \bar{C} \bar{D} \quad R 4_{20} v \bar{A} B \bar{C} D \quad R 4_{21} v \bar{A} B C \bar{D} \quad R 4_{22} \vee \bar{A} B C D \quad R 4_{23}$
$A \bar{B} \bar{C} \bar{D} \quad R 4_{24} \vee A \bar{B} \bar{C} D \quad R 4_{25} \vee ~ A \bar{B} C \bar{D} \quad R 4_{26} \vee ~ A \bar{B} C D \quad R 4_{27}$
$A B \bar{C} \bar{D} \quad R 4_{28} \vee A B \bar{C} D \quad R 4_{29} \vee A B C \bar{D} \quad R 4_{30} \vee A B C D \quad R 4_{31}$
Therefore, any logical function of the four variables stored in the Condition Code register can be evaluated by storing the proper 16 -bit function code in the mask register. The next instruction in sequence is executed if the function is equal to zero. If the Indirect bit of the instruction word is equal to one, bit positions 1-12 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5 are unchanged.

If $F=1 \& I=0, E A_{13-30} \rightarrow$ PSNR $_{13-30}$
If $F=1 \& I=1, E A_{1-30} \rightarrow$ PSNR $_{1-30}$
If $F=0$ PSNR $_{13-30}+1_{29} \rightarrow$ PSNR $_{13-30}$
The resulting condition code remains unchanged if the indirect bit (bit 11) is equal to zero.
CC1: ISI (I) is equal to one and $E A_{1}$ is equal to one
CC2: ISI (I) is equal to one and $E A_{2}$ is equal to one
CC3: ISI I) is equal to one and $E A_{3}$ is equal to one
CC4: ISI (I) is equal to one and $E A_{4}$ is equal to one

| EXAMPLE | Memory Location: <br> Hex Instruction: <br> Assembly Language Coding |  |
| :---: | :---: | :---: |
| Before | PSWR | GPR4 |
| Execution | 70001000 | 00000002 |
| After Execution | PSWR | GPR4 |
|  | 70002000 | 00000002 |

Note Bit 30 of GPR4 defines a function for which $C C 1=C C 2=C C 3=1, C C 4=0$. This function is true, so a branch is effected.



DEFINITION

SUMMARY EXPRESSION

CONDITION CODE
RESULTS

The contents of the GPR specified by $R$ are incremented in bit position 31. If the result is nonzero the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13-30 and bit positions 1-4 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed. Bits 0 and 5 are unchanged.
$(R)+1_{31} \rightarrow R$
$\mathrm{EA} \rightarrow \mathrm{PSWR}_{13-30}$, if result $\neq 0$
CC1: No change
CC2: No change
CC3: No change
CC4: No change
EXAMPLE
Memory Location: 1 B204
Hex Instruction: $\quad$ F4 $01 \mathrm{~B} 1 \mathrm{~A} 8(R=0, I=0)$ Assembly Language Coding: BIB $0, X^{\prime} 1 B^{\prime} A^{\prime}$

| Before <br> Execution | PSWR <br> 2001B204 | GPRO |
| ---: | :--- | :--- |
| FFFFFFFF |  |  |

Notes 1. The contents of the GPRO are incremented by one at bit position 31. Since the result is zero, no branch occurs.
2. Indexing is not allowed.
3. If the indirect bit of the Instruction Word is equal to one, and the branch occurs, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5-12 are unchanged.
4. The instruction following may not be the target of the System Control Panel or Serial Control Panel Halt.

BRANCH AFTER INCREMENTING HALFWORD
F420


DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before
Execution
After Execution

The contents of the GPR specified by $R$ are incremented in bit position 30. If the result is nonzero the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13-30 and bit positions $1-4$ of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.
$(R)+1_{30} \rightarrow R$
$E A \rightarrow$ PSWR $_{13-30}$, if result $\neq 0$
CC1: No change
CC2: No change
CC3: No change
CC4: No change
Memory Location: 039AO
Hex Instruction: F5 203948 ( $R=2, I=0$ )
Assembly Language Coding: BIH 2, $\mathrm{X}^{\prime} 3948^{\prime}$
PSWR GPR2
100039 AO FFFFD72A
PSWR GPR2
10003948 FFFFD72C
Notes 1. The contents of GPR2 are incremented by one in bit position 30. The result is replaced in GPR2 and a branch occurs to address 03948.
2. Indexing is not allowed.
3. If the indirect bit of the Instruction Word is equal to one, and the branch occurs, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5-12 are unchanged.
4. The instruction following may not. be the target of the System Control Panel or Serial Control Panel Halt.


DEFINITION The contents of the GPR specified by $R$ are incremented in bit position 29. If the result is nonzero, the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13-30 and bit positions 1-4 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.

SUMMARY EXPRESSION

CONDITION CODE
RESULTS
$(R)+1_{29} \rightarrow R$
$E A \rightarrow$ PSWR $_{13-30}$, if result $\neq 0$

EXAMPLE
CC1: No change
CC2: No change
CC3: No change
CC4: No change

| EXAMPLE | Memory Location: <br> Hex Instruction: <br> Assembly Language Coding: |  | $\begin{aligned} & 04 \mathrm{~A} 38 \\ & 07404 \mathrm{~B} 2 \mathrm{C} \quad(\mathrm{R}=6, \quad \mathrm{I}=0) \\ & \text { BIW } 6, X^{\prime} 4 \mathrm{~B} 2 \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| Before Execution | $\begin{aligned} & \text { PSWR } \\ & 60004 A 38 \end{aligned}$ | GPR6 FFFFDC18 |  |
| After Execution | PSWR $60004 B 2 C$ | GPR6 FFFFDCIC |  |

Notes 1. The content of GPR6 is incremented by one at bit position 29, and the result is transferred to GPR6. The Effective Address of the BIW instruction, (04B2C), replaces the previous contents of the PSWR, bits 12-30.
2. Indexing is not allowed.
3. If the indirect bit of the Instruction Word is equal to one, and the Granch occurs, bit positions $1-4$ of the last memory word in the direct chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5-12 are unchanged.
4. The instruction following may not be the target of the System Control Panel or Serial Control Panel Halt.

|  |  |
| :---: | :---: |
|  | BRANCH AFTER INCREMENTING DOUBLEWORD |
|  | F460 |
|  |  |
|  |  |
| DEFINITION | The contents of the GPR specified by $R$ are incremented in bit position 28. If the result is nonzero the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13-30 and bit positions 1-4 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed. |
| SUMMARY <br> EXPRESSION | $(\mathrm{R})+\mathrm{l}_{28} \rightarrow \mathrm{R}$ |
|  | $E A \rightarrow$ PSWR $_{13-30}$, if result $\neq 0$ |
| CONDITION CODE RESULTS | CC1: No change <br> CC2: No change <br> CC3: No change <br> CC4: No change |
| EXAMPLE | Memory Location: $0930 C$ <br> Hex Instruction: F5 E0 91 A6 $(R=3, I=0)$ <br> Assembly Language Coding: BID $3, X^{\prime} 91 A 6^{\prime}$ |
| Before Execution | PSWR GPR3 <br> 0800930C FFFFFFF8 |
| After ExecutionNotes | PSWR GPR3 <br> 08009310 00000000 |
|  | 1. The content of GPR3 is incremented by one at bit position 28 and replaced. Since the result is zero, no branch occurs. |
|  | 2. Indexing is not allowed. |
|  | 3. If the indirect bit of the Instruction Word is equal to one, and the branch occurs, bit positions $1-4$ of the last memory word in the direct chain are transferred to the corresponding bit positions of the PSWR. Bits 0 and 5-12 are unchanged. |
|  | 4. The instruction following may not be the target of the System Control Panel or Serial Control Panel Halt. |




Bits 0-5 define the Operation Code.
Bits 6-8 designate the register to contain the result of the operation.

Bits 9-11 designate the register which contains the source operand.

Bits 12-15 define the Augmenting Operation Code.

CONDITION CODE UTILIZATION

A Condition Code is set during most Compare instructions to indicare whether the operation produced a result greater than, less than, or equal to zero.


DEFINITION The byte in memory specified by the Effective Byte Address (EBA) is accessed, right justified, and subtracted algebraically from the word in the GPR specified by $R$. The result of the subtraction causes one of the Condition Code bits $(2-4)$ to be set. The contents of the GPR specified by $R$ and the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note
$(R)-(E B L) \rightarrow \quad S C C_{2-4}$

CC1: Always zero
CC2: ISI (R) is greater than (EBL)
CC3: ISI (R) is less than (EBL)
CC4: ISI (R) is equal to (EBL)
Memory Location: 01000 Hex Instruction: $\quad 908810 \mathrm{B5}(\mathrm{R}=1, \mathrm{X}=0, \mathrm{I}=0)$ Assembly Language Coding: CAMB $1, X^{\prime} 10 B 5{ }^{\prime}$

PSWR GPR1 Memory Byte 010B5
08001000 000000B6 C7
PSWR
10010004
GPR1
000000B6

Memory Byte 010B5
C7

CC3 is set, indicating that the contents of GPR1 are less than the contents of memory byte 010B5.

EXAMPLE

Before
Execution
After Execution

Note

COMPARE ARITHMETIC WITH MEMORY HALFWORD
9000


The halfword in memory specified by the Effective Halfword Address (EHA) is accessed, and the sign bit is extended 16 bits to the left to form a word. The resulting word is subtracted algebraically from the word in the GPR specified by $R$. The result of the subtraction causes one of the Condition Code bits (2-4) to be set. The word in the GPR specified by $R$ and the halfword specified by the EHA remain unchanged.
$(R)-(E H L)_{S E} \rightarrow S C C_{2-4}$
CC1: Always zero
CC2: ISI (R) is greater than (EHL) SE
CC3: ISI (R) is less than (EHL) SE
CC4: ISI (R) is equal to (EHL) SE
Memory Location: 0379C
Hex Instruction: $\quad 92003977(\mathrm{R}=4, \mathrm{X}=0, \mathrm{I}=0)$
Assembly Language Coding: CAMH 4,X'3976'
PSWR GPR4 Memory Hal fword 03976
0800379C 000085408640
PSWR GPR4
Memory Hal fword 03976
8640

CC2 is set indicating that the contents of GPR4 are greater than the contents of memory halfword 03976 (a negative value).

## DEFINITION

SUMMARY EXPRESSION CONDITION CODE
RESULTS

EXAMPLE

Before Execution After Execution

Note


The word in memory specified by the Effective Word Address (EWA) is accessed and subtracted algebraically from the word in the GPR specified by R. The result of the subtraction causes one of the Condition Code bits $(2-4)$ to be set. The word in the GPR specified by $R$ and the word specified by the EWA remain unchanged.
$(R) \quad-\quad(E W L) \rightarrow \quad S C C_{2-4}$

CC1: Always zero
CC2: ISI (R) is greater than (EWL)
CC3: ISI (R) is less than (EWL)
CC4: ISI (R) is equal to (EWL)
Memory Location: 05B20
Hex Instruction: $\quad 93005 \mathrm{C} 78$ ( $\mathrm{R}=6, \mathrm{X}=0, \mathrm{I}=0$ )
Assembly Language Coding: CAMW 6, X'5C78'
PSWR GPR6 Memory Word 05C78
40005B20
9E03B651
A184F207
PSWR GPR6. Memory Word 05C78
10005B24 9E03B651 A184F207

CC3 is set indicating that the contents of the GPR6 are less than the contents of memory word 05C78.


COMPARE ARITHMETIC WITH REGISTER CAR
1000


DEFINITION The word in the GPR specified by $R_{S}$ is subtracted algebraically from the word in the GPR specified by $R_{D}$. The result of the subtraction causes one of the Condition Code bits (2-4) to be set. The words specified by $R_{S}$ and $R_{D}$ remain unchanged.
$\left(R_{D}\right)-\left(R_{S}\right) \rightarrow S C C_{2-4}$ EXPRESSION

## CONDITION CODE

 RESULTSEXAMPLE


After Execution PSWR GPRO GPR1 1000B3C4 58DF620A 6A92B730

Note CC3 is set indicating that the contents of GPRO are less than the contents of GPR1.

COMPARE IMMEDIATE
d, v
C805


DEFINITION The sign bit (bit 16) of the immediate operand is extended 16 bit positions to the left to form a word. This word is subtracted from the word in the GPR specified by R. The result of the subtraction causes one of the Condition Code bits (2-4), to be set. The word in the GPR specified by $R$ and the immediate operand (bit $16-31$ ) remain unchanged.
SUMMARY
EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution
$(R)-\left(I W_{16-31}\right)_{S E} \rightarrow S C C_{2-4}$

CC1: Always zero
CC2: ISI (R) is greater than $\left(\mathrm{IW}_{16-31}\right)_{S E}$
CC3: ISI (R) is less than ( $I_{16-31}$ ) SE
CC4: ISI (R) is equal to ( $\mathrm{IW}_{16-31}$ )SE
Memory Location:
0A794
Hex Instruction: C8 8571 A2 ( $R=1$ )
Assembly Language Coding: CI 1,X'71A2'

| Before | PSWR | GPR1 |
| ---: | :--- | :--- |
| Execution | 4000 A794 | 00005719 |
| After Execution | PSWR |  |
|  | 1000 A798 | GPR1 |
|  | 00005719 |  |

Note CC3 is set, indicating that the contents of GPR1 are less than the immediate operand.

DEFINITION The byte in memory specified by the Effective Byte Address (EBA) is accessed, and 24 zeros are appended to the most significant end to form a word. This word is logically compared (Exclusive OR Function) with the word in the GPR specified by R. The resulting word is then masked (Logical AND Function) with the contents of the Mask register (R4). The masked result is tested and Condition Code bit 4 is set if all 32 bits equal zero. The word in the GPR specified by $R$ and the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION CONDITION CODE
RESULTS

EXAMPLE

Before Execution After Execution


CC1: Always zero
CC2: Always zero
CC3: Always zero CC4: ISI Result is equal to zero

Memory Location: 00800
Hex Instruction: $\quad 94080917$ ( $\mathrm{R}=0, \mathrm{X}=0, \mathrm{I}=0$ )
Assembly Language Coding: CMMB 0, $\mathrm{X}^{\prime} 917^{\prime}$

| PSWR | GPR0 | GPR4 | Memory Byte 00917 |
| :--- | :--- | :--- | :--- |
| 10000800 | 000000 A1 | 000000F0 | A9 |
|  |  |  |  |
| PSWR | GPR0 | GPR4 | Memory Byte 00917 |
| 08000804 | 000000 A1 | 000000 F0 | A9 |

Note The contents of GPRO and memory byte 00917 are identical in those bit positions specified by the contents of GPR4. CC4 is set.


Note The contents of GPR2 and memory halfword 06292 are identical in those bit

## CONDITION CODE RESULTS

EXAMPLE
re Execution

After Execution

The halfword in memory specified by the Effective Halfword Address (EHA) is accessed, and the sign (bit 16) is extended 16 bits to the left to form a word. The resulting word is logically compared (Exclusive OR Function) with the word in the GPR specified by R. The resulting word is then masked (Logical AND Function) with the contents of the Mask register (R4). The masked result is tested and Condition Code bit 4 is set if all 32 bits equal zero. The word in the GPR specified by $R$ and the halfword specified by the EHA remain unchanged.
[ (R) $\square$ $\left.(E H L)_{S E}\right]$
\& (R4)
$\rightarrow \quad \mathrm{SCC}_{4}$

CC1: Always zero
CC2: Always zero
CC3: Always zero
CC4: ISI result is equal to zero

| EXAMPLE | Memory Location: Hex Instruction: Assembly Language Coding: |  | $\begin{aligned} & \text { 061B8 } \\ & 950062,93 \quad(R=2, X=0, I=0) \\ & \text { CMMH } 2, X^{\prime} 6293^{\prime} \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Before | PSWR | GPR2 | GPR4 | Memory Halfword | 06292 |
| Execution | 100061B8 | 09A043B6 | 00004284 | 46FC |  |
| After Execution | $\begin{aligned} & \text { PSWR } \\ & \text { 080061BC } \end{aligned}$ | $\begin{aligned} & \text { GPR2 } \\ & \text { 09A043B6 } \end{aligned}$ | $\begin{aligned} & \text { GPR4 } \\ & 00004284 \end{aligned}$ | Memory Halfword 46FC | Q6292 | positions specified by the contents of GPR4. CC4 is set.



DEFINITION The word in memory specified by the Effective Word Address (EWA) is accessed and logically compared (Exclusive OR Function) with the word in the GPR specified by R. The result of the comparison is then masked (Logical AND Function) with the contents of the Mask register (R4). The masked result is tested and Condition Code bit 4 is set if all 32 bits equal zero. The word in the GPR specified by $R$ and the word specified by the EWA remain unchanged.
SUMMARY
EXPRESSION
$[(R) \oplus(E W L)] \&(R 4) \rightarrow \mathrm{SCC}_{4}$

## CONDITION CODE

RESULTS

EXAMPLE

Before Execution

After Execution

CCl: Always zero
CC2: Always zero
CC3: Always zero
CC4: ISI result is equal to zero
Memory Location:
13A74
Hex Instruction
$97013 C 94$ ( $\mathrm{R}=6, \mathrm{X}=0, \mathrm{I}=0$ )
Assembly Language Coding: CMMW 6, X'3C94'
PSWR
08013A74
PSWR
00013A78
GPR
GPR6
Memory Word 13C94 132A1CO4 472A3D04

The contents of GPR6 and memory word $13 C 94$ are not equal within the bit positions specified by the contents of GPR4.



DEFINITION
The word in the GPR specified by $R_{D}$ is logically coripared (Exclusive OR Function) with the word in the GPR ${ }_{\text {specified by } R_{s} \text {. The result of the }}$ comparison is then masked (Logical AND function) with the contents of the Mask register (R4). The result is tested and Condition Code bit 4 is set if all 32 bits equal zero. The words specified by $R_{S}$ and $R_{D}$ remain unchanged.
$\left[\left(R_{D}\right) \oplus\left(R_{S}\right)\right] \&(R 4) \rightarrow \operatorname{SCC}_{4}$
CC1: Always zero
.CC2: Always zero
CC3: Always zero
CC4: ISI result is equal to zero
EXAMPLE
Memory Location: 05002
Hex Instruction: $\quad$ XXXX14 AO $\left(R_{D}=1, R_{S}=2\right)$ Assembly Language Coding: CMR 2,1

| Before | PSWR | GPR1 | GPR2 | GPR4 |
| ---: | :--- | :--- | :--- | :--- |
| Execution | 100050 D 2 | $583 C 94 A 2$ | 0C68C5F6 | AAAAAAA |
| After Execution | PSWR |  |  |  |
|  | 080050 D 4 | GPR1 | GPR2 | GPR4 |
|  |  | F3C94A2 | 0C68C5F6 | AAAAAAA |

Note The contents of GPR1 and GPR2 are identical within the bit positions specified by the contents of GPR4. CC4 is set.

LOGICAL INSTRUCTIONS

GENERAL DESCRIPTION

INSTRUCTION FORMATS MEMORY REFERENCE UTILIZATION

The Logical instruction group provides the capability of performing AND, OR, and Exclusive OR operations on bytes, halfwords, and doublewords in memory and General Purpose Registers. Provisions have also been made to allow the result of Register-to-Register OR and Exclusive OR operations to be masked with the contents of Mask register (R4) before final storage.

The Logical instruction group uses the following two instruction formats:


Bits 0-5 define the Operation Code.
Bits 6-8 designate a General Purpose Register address (0-7).
Bits 9-10 designate one of three index registers.
Bit 11 indicates whether an indirect addressing operation is to be performed.

Bits 12-31 specify the address of the operand when the $X$ and I fields are equal to zero.


Bits 0-5 define the Operation Code.
Bits 6-8 designate the register to contain the result of the operation.
Bits 9-11 designate the register which contains the source operand.
Bits 12-15 define the Augmenting Operation Code.
A Condition Code is set during execution of most Logical instructions to indicate whether the result of that operation was greater than, less than, or equal to zero.


| DEFINITION | The byte in memory specified by the Effective Byte Address (EBA) is accessed and logically ANDed with the least significant byte (bits 24-31) of the GPR specified by $R$. The result is transferred to bit positions $24-31$ of the GPR specified by $R$. Bit positions $0-23$ of the GPR specified by $R$ remain unchanged. |
| :---: | :---: |
| SUMMARY | $(E B L) \&\left(R_{24-31}\right) \rightarrow R_{24-31}$ |
|  | $\mathrm{R}_{0-23}$ Unchanged |
| CONDITION CODE RESULTS | CC1: Always zero <br> CC2: ISI $R_{24-31}$ is greater than zero |
|  | CC3: Always zero <br> CC4: ISI $\mathrm{R}_{24-31}$ is equal to zero |
| EXAMPLE | Memory Location: 00200 |
|  | Hex Instruction: $84880373(\mathrm{R}=1, \mathrm{X}=0, \mathrm{I}=0)$ |
|  | Assembly Language Coding: ANMB 1, X'373' |
| Before | PSWR GPR1 Memory Byte 00373 |
| Execution | 00000200 36AC718F C7 |
| After Execution | PSWR GPR1 Memory Byte 00373 |
|  | 20000204 36AC7187 C7 |
| Note | The contents of memory byte 00373 are ANDed with the right-hand byte of GPR1, and the result replaces the byte in GPR1. CC2 is set. |




DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before
Execution
After Execution

Note

The word in memory specified by the Effective Word Address (EWA) is accessed and logically ANDed with the word located in the GPR specified by R.
$(E W L) \&(R) \rightarrow R$

CC1: Always zero
CC2: ISI $R_{0-31}$ is greater than zero
CC3: ISI $R_{0-31}^{0-31}$ is less than zero
CC4: ISI $\mathrm{R}_{0-31}^{0-31}$ is equal to zero
Memory Location: 00F1C
Hex Instruction: $\quad 8780$ of DO ( $R=7, X=0, I=0$ )
Assembly Language Coding: ANMW 7, X'FDO'

| Before | PSWR | GPR7 | Memory Word 00FD0 |
| ---: | :--- | :--- | :--- |
| Execution | O8000F1C | FOFOFOF0 | 9ED13854 |
| After Execution | PSWR |  |  |
|  | 10000 GPR7 | 90D03050 | Memory Word 00FD0 <br> 9ED13854 |

10000F20
90D03050 9ED13854

The contents of memory word 00FDO are ANDed with the contents of GPR7, and the result replaces the contents of that register. CC3 is set.



| DEFINITION | The word in the GPR specified by $R_{D}$ is logically ANDed with the word in the GPR specified by $R_{S}$. The resulting word is transferred to the GPR specified by $R_{D}$. |
| :---: | :---: |
| SUMMARY EXPRESSION | $\left(R_{S}\right) \&\left(R_{D}\right) \rightarrow R_{D}$ |
| CONDITION CODE RESULTS | CC1: Always zero |
|  | CC2: ISI ( $R_{0}$ ) is greater than zero |
|  | CC3: ISI ( $R_{D}$ ) is less than zero |
|  | CC4: ISI ( $R_{D}$ ) is equal to zero |
| EXAMPLE | Memory Location: 03812 |
|  | Hex Instruction: $04 F 0\left(R_{D}=1, R_{S}=7\right)$ |
|  |  |
| Before | PSWR GPR1 GPR7 |
| Execution | 40003812 AC881101 000FFFFF |
| After Execution | PSWR GPR1 GPR7 |
|  | 2000381400081101 000FFFFF |
| Note | The contents of GPR1 and GPR7 are ANDed, and the result is transferred to GPR1. CC2 is set. |




DEFINITION The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and logically ORed with the least significant halfword (bits 16-31) of the GPR specified by R. The resulting halfword is transferred to bit positions 16-31 of the GPR specified by $R$. Bit positions $0-15$ of the GPR specified by $R$ remain unchanged.

SUMMARY EXPRESSION

## CONDITION CODE <br> RESULTS

EXAMPLE

Before Execution

After Execution

Note The contents of memory halfword 01944 are ORed with the right halfword from GPR6, and the result replaces that halfword in GPR6. CC3 is set.

8800


DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note
Before
Execution

The word in memory specified by the Effective Word Address (EWA) is accessed and logically ORed with the word in the GPR specified by R. The result is transferred to the GPR specified by $R$.
$(E W L) v(R) \rightarrow R$

CC1: Always zero
CC2: ISI $R_{0-31}$ is greater than zero
CC3: ISI $R_{0-31}$ is less than zero CC3: ISI $R_{0-31}^{0-31}$ is less than zero
CC4: ISI $R_{0-31}$ is equal to zero

Memory Location:
05000
Hex Instruction: 898052 OC ( $\mathrm{R}=3, \mathrm{X}=0, \mathrm{I}=0$ ) Assembly Language Coding: ORMV 3, X'520C'

PSWR
GPR
Memory Word 0520C 40005000 88888888 OEDC4657

PSWR GPR3
Memory Word 0520C 10005004 8EDCCEDF OEDC4657 the result is transferred to GPR3. CC3 is set.



0800


DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before
Execution
After Execution

Note

The word in the GPR specified by $R_{D}$ is logically ORed with the word in the GPR specified by $R_{S}$. The result is transferred to the GPR specified by $R_{D}$.
$\left(R_{S}\right) v\left(R_{D}\right) \rightarrow R_{D}$
CC1: Always zero
CC2: ISI ( $R_{D}$ ) is greater than zero
CC3: ISI ( $R_{D}$ ) is less than zero
CC4: ISI ( $R_{D}$ ) is equal to zero
Memory Location: 00F8A
$\begin{array}{ll}\text { Hex Instruction: } & 08 A 0\left(R_{D}=1, R_{S}=2\right) \\ \text { Assembly Language Coding: } & 0 R R 2,1 .\end{array}$
PSWR GPR1 GPR2

40000F8A 0001D63F 88880000
PSWR GPR1 GPR2
10000F8C 8889D635 88880000

The contents of GPR1 and GPR2 are ORed, and the result is transferred to GPR1. CC3 is set.


DEFINITION The word in the GPR specified by $R_{D}$ is logically ORed with the word in the GPR specified by $R_{S}$. The resulting word is then masked (Logical AND Function) with the contents of the Mask register (R4). The result is then transferred to the GPR specified by $R_{D}$.

SUMMARY EXPRESSION CONDITION CODE RESULTS

EXAMPLE Before Execution

After Execution
$\left(R_{S}\right) \vee\left(R_{D}\right) \&(R 4) \rightarrow R_{D}$

CC1: Always zero
CC2: ISI ( $R$ ) is greater than zero
CC3: ISI ( $R_{D}$ ) is less than zero
CC4: ISI ( $R_{D}$ ) is equal to zero
Memory Location: 03956 Hex Instruction: $\quad O B 58\left(R_{D}=6, R_{S}=5\right)$ Assembly Language Coding: ORRM $5,6^{D}$, $S$
PSWR GPR4 GPR5 GPR6 08003956 EEEEEEEE 37735814 2561CA95
PSWR GPR4 GPR5 GPR6 EEEEEEEE 37735814 2662CA84

Note The contents of GPR5 and GPR6 are ORed; the result is ANDed with the contents of GPR4 and transferred to GPR6. CC3 is set.

| $\begin{aligned} & \text { EOMB } \\ & d, \star_{m}, x \end{aligned}$ | EXCLUSIVE OR MEMORY BYTE |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  1 2 3 4 5 6 7 8 9 10 |  |
| DEFINITION | The byte in memory specified accessed and logically Exclu (bits 24-31) of the GPR spec positions 24-31 of the GPR s by R remain unchanged. | by the Effective Byte Address (EBA) is ive ORed with the least significant byte fied by R. The result is transferred to bit pecified by $R$. Bits $0-23$ of the GPR specified |
| SUMMARY EXPRESSION | $(E B L) \oplus\left(R_{24-31}\right) \rightarrow R_{24-31}$ |  |
| CONDITION CODE RESULTS | CC1: Always zero <br> CC2: ISI $R_{0-31}$ is greater than zero <br> CC3: ISI $R_{0-31}^{0-31}$ is less than zero <br> CC4: ISI $R_{0-31}^{0-31}$ is equal to zero |  |
|  |  |  |
|  |  |  |
|  |  |  |
| EXAMPLE | Memory Location: $012 F 8$ <br> Hex Instruction: $8 C$ 08 13 A1 $(R=0, X=0, I=0)$ <br> Assembly Language Coding: EOMB $0, X^{\prime} 13 A 1^{\prime}$ |  |
|  |  |  |
|  |  |  |
| Before | PSWR <br> GPRO | Memory Byte 013A1 |
| Execution | 000012 F 8 D396F458 | A9 |
| After Execution | PSWR GPRO | Memory Byte 013A1 |
|  | 100012FC D396F4F1 | A9 |
| Note | The contents of memory byte 013A1 are Exclusive ORed with the right-hand byte of GPRO; the result replaces that byte in GPRO. CC3 is set. |  |



DEFINITION The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and logically Exclusive ORed with the least significant halfword (bits 16-31) of the GPR specified by R. The result is transferred to bit positions 16-31 of the GPR specified by $R$. Bit positions $0-15$ of the GPR specified by $R$ remain unchanged.

| CONDITION CODE RESULTS | CC1: Always zero <br> CC2: ISI $R_{0-31}$ is greater than zero <br> CC3: ISI $R_{0-31}^{0-31}$ is less than zero <br> CC4: ISI $R_{0-31}$ is equal to zero |  |
| :---: | :---: | :---: |
| EXAMPLE | Memory Location: Hex Instruction: Assembly Language Coding: | $\begin{aligned} & 00958 \\ & 8 E 80 \text { OA } 41 \quad(R=5, X=0, I=0) \\ & \text { EOMH } 5, X^{\prime} A 40^{\prime} \end{aligned}$ |
| Before Execution | PSWR GPR5 <br> 40000958 96969696 | Memory Halfword 00A40 5 CAB |
| After Execution | PSWR GPR5 <br> 1000095 C 9696 CA3D | Memory Hal fword 00A40 5 САВ |
| Note | The contents of memory hal fword 00A40 are Exclusive ORed with the right halfword of GPR5, and the result replaces that halfword in GPR5. CC3 is |  | EXPRESSION

CONDITION CODE
RESULTS

After Execution

Note The contents of memory word 18694 are Exclusive PRed with the contents of GPR7. The result replaces the contents of GPR7. CC2 is set.

SUMMARY

EXAMPLE

Before Execution

EXCLUSIVE OR MEMORY WORD
8C00


The word in memory specified by the Effective Word Address (EWA) is accessed and logically Exclusive ORed with the word in the GPR specified by R. The result is transferred to the GPR specified by $R$.
(ENL)$(R) \rightarrow R$

CC1: Always zero
CC2: ISI $R_{0-31}$ is greater than zero
CCU: IS $R_{0-31}^{0-31}$ is less than zero
CCU: IS $R_{0-31}^{0-31}$ is equal to zero
Memory Location: 185BC
Hex Instruction: $\quad 8 \mathrm{~F} 818694$ ( $\mathrm{R}=7, \mathrm{X}=0, \mathrm{I}=0$ )
Assembly Language Coding: EDMW 7, X'18694'
PSWR GPR7 Memory Word 18694

010185BC 13579BDF 2222222
PSWR GPR7 Memory Word 18694
200185CO 3175B9FD 22222222


DEFINITION The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and logically Exclusive ORed with the doubleword in the GPR specified by $R$ and $R+1$. $R+1$ is the GPR one greater than specified by $R$. The result is transferred to the GPR specified by $R$ and $R+1$.


OCOO


| DEFINITION | The word in the GPR specified by $R_{D}$ is logically Exclusive ORed with <br> word in the GPR specified by $R_{S}$. The result is transferred to the GPR <br> specified by $R_{D}$. |
| ---: | :--- |
| SUMMARY | $\left(R_{S}\right) \oplus\left(R_{D}\right) \rightarrow R_{D}$ |
| EXPRESSION |  |$\quad$| CC1: Always zero |
| :--- | :--- |

EXCLUSIVE OR REGISTER AND REGISTER MASKED
EORM
0 C08


DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

The word in the GPR specified by $R_{D}$ is logically Exclusive ORed with the word in the GPR specified by $R_{S}$. The resulting word is then masked (Logical AND Function) with the contents of the Mask register (R4). The result is transferred to the GPR specified by $R_{D}$.
$\left(R_{S}\right) \oplus\left(R_{D}\right) \&(R 4) \rightarrow R_{D}$

CC1: Always zero
CC2: ISI ( $R_{D}$ ) is greater than zero
.CC3: ISI ( $R_{D}^{D}$ ) is less than zero
CC4: ISI ( $R_{D}$ ) is equal to zero

| EXAMPLE | Memory Location: <br> Hex Instruction: <br> Assembly Language Coding: |  | $\begin{aligned} & \text { 25A32 } \\ & \text { OF E8 }\left(R_{D}=7, R_{S}=6\right) \\ & \text { EORM } 6,7 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Before Execution | $\begin{aligned} & \text { PSWR } \\ & 00025 \text { A32 } \end{aligned}$ | GPR4 OOFEDFOO | $\begin{aligned} & \text { GPR6 } \\ & 9725 \text { A2C8 } \end{aligned}$ | $\begin{aligned} & \text { GPR7 } \\ & \text { 6C248237 } \end{aligned}$ |
| After Execution | $\begin{aligned} & \text { PSWR } \\ & 08025 \text { A34 } \end{aligned}$ | GPR4 OOFEDF00 | $\begin{aligned} & \text { GPR6 } \\ & 9725 \text { A2C8 } \end{aligned}$ | GPR7 00000000 |

Note The contents of GPR6 and GPR7 are Exclusive ORed. The result is ANDed with the contents of GPR4 and transferred to GPR7. CC4 is set.

GENERAL DESCRIPTION

INSTRUCTION FORMATS

SHIFT INFORMATION

INTERREGISTER

CONDITION CODE UTILIZATION

This group of instructions provides the capability to perform Arithmetic, Logical, and Circular Left or Right shift operations on the contents of words or doublewords in General Purpose Registers. Provisions have also been made to allow Normalize operations to be performed on the contents of words or doublewords in General Purpose Registers.

The following two instruction formats are used by the Shift instruction group:


Bits 0-5 define the Operation Code.
Bits 6-8 designate a General Purpose Register address (0-7).
Bit 9 designates direction.

```
D=1 designates shift left
D=0 designates shift right
```

Bit 10 unassigned.
Bits 11-15 define the number of shifts to be made.


Bits 0-5 define the Operation Code.
Bits 6-8 designate the register to contain the result of the operation.

Bits 9-11 designate the register which contains the source operand.
Bits 12-15 define the Augmenting Operation Code.
Most Shift instructions leave the Condition Code unchanged.

NORMALIZE
NOR


DEFINITION The word in the GPR specified by $R_{S}$ is shifted left, 4 bit positions at a time, until the contents are normalized for the base 16 exponent. The contents of $R_{S}$ are less than one or equal to or greater than $1 / 16$ $\left(1>\left(R_{S}\right) \geq 1 / 16\right.$.) The exponent is set to $40_{16}$ and is decremented once for each group of 4 shifts performed. When normalization is complete, the exponent is stored in bit positions 25-31 of the GPR specified by $R_{D}$. Bit positions $0-24$ of the GPR specified by $R_{S}$ are cleared to zeros. If the contents of the GPR specified by $R_{S}$ are equal to zero, the exponent stored in bit positions $25-31$ of the GPR specified by $R_{D}$ will equal zero and no shifting will be performed.

Note The normalized result must be converted to the format defined on page 6-171 prior to use by the floating-point arithmetic unit or standard FORTRAN floating-point subroutines. In addition, a test must be made for minus full scale ( $1 X X X X X X X 00000000--0000$ ) and a conversion made to (1YYY YYYY 11110000 --- 0000), where YYY YYYY is one less than XXX XXXX.

| CONDITION CODE | CC1: No change |
| ---: | :--- |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | CC4: No change |

EXAMPLE

Before
Execution

## After Execution

Note

00032
Memory Location: $6310\left(R_{S}=6, R_{D}=1\right)$
NOR 6,1 Assembly Language Coding:

PSWR 20000 D 32 PSWR 20000D34

GPRI
12345678 GPR1 0000003D

GPR6
0002E915
GPR6
2E915000

The content of GPR6 is normalized by three left shifts of four bits each. The exponent is determined by decrementing $40_{H}$ once for each shift and transferred to GPR1.



| DEFINITION | The doubleword in the GPR specified by $R_{S}$ and $R_{S}+1$ is shifted left, 4 bit positions at a time, until the contents are normalized for the base 16 exponent ( $\left.1>\left(R_{S}, R_{S}+1\right) \geq 1 / 16\right)$. The contents of $\mathrm{R}_{S}$ and $\mathrm{RS}_{\mathrm{S}}+1$ are less than one or equal to or greater than $1 / 16$. $\mathrm{RS}+1$ is the GPR one greater than specified by RS. The exponent of the doubleword is set to 4016 and is decremented once for each group of four shifts performed. When normalization is complete, the exponent is stored in bit positions 25-31 of the GPR specified by $R_{D}$. Bit positions 0-24 of the GPR specified by RD are cleared to zeros. If the contents of the doubleword specified by RS and RS +1 are equal to zero, the exponent stored in bit positions 25-31 of the GPR specified by $R_{D}$ will equal zero, and no shifting will be performed. |
| :---: | :---: |
| Note | The normalized result must be converted to the format defined on page 6-171 prior to use by the floating-point arithmetic unit or standard FORTRAN floating-point subroutines. In addition, a test must be made for minus full scale ( $1 X X X X X X X 00000000--0000$ ) and a conversion made to (1YYY YYYY 11110000 --- 0000), where YYY YYYY is one less than XXX XXXX. |
| CONDITION CODE RESULTS | CC1: No change <br> CC2: No change <br> CC3: No change <br> CC4: No change |
| EXAMPLE | Memory Location: 0046 E <br> Hex Instruction: $6710\left(\mathrm{R}_{S}=6, \mathrm{R}_{\mathrm{D}}=1\right)$ <br> Assembly Language Coding: NORD 6,1 |
| Before Execution | PSWR GPR1 GPR6 GPR7 <br> 1000046 E 9ABCDEF0 FFFFFFFF FF3AD915 |
| After Execution | PSWR GPR1 GPR6 GPR7 <br> 10000470 00000037 F3AD9150 00000000 |
| Note | The doubleword obtained from the contents of GPR6 and GPR7 is normalized by nine left shifts of four bit positions each. The result is returned to GPR6 and GPR7, and the exponent $\left(40_{H}-9\right)$ is transferred to GPR1. |

```
SHIFT AND COUNT ZEROS
    SCZ
6 8 0 0
```



DEFINITION

NOTES

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution
CONDITION CODE
RESULTS
EXAMPLE
Before
Execution

The word in the GPR specified by $R_{S}$ is shifted left, one bit position at a time, until the sign (bit 0) changes from zero to one. The contents are then shifted left one more bit position, and the total number of shifts minus one is placed in bit positions 27-31 of the GPR specified by $R_{D}$. Bit positions $0-26$ of the GPR specified by $R_{D}$ are set to zeros. The shift count specifies the most significant bit position ( $0-31$ ) of $R_{S}$ that was equal to one.


1. If the contents of the GPR specified by $R_{S}$ are equal to zero, the shift count placed in bit positions 27-31 of the GPR specified by $R_{D}$ is zero, and Condition Code bit 4 is set to one.
2. If the sign (bit 0 ) of the GPR specified by $R_{S}$ is equal to one, the shift count placed in bit positions 27-31 of the GPR specified by $R_{D}$ is zero, and Condition Code bit 4 is set to zero.

Note The content of GPR4 are left shifted 10 bits when bit 0 is equal to one. The contents are then shifted one more bit position, and the zero count of $10\left(A_{H}\right)$ is transferred to GPR2.



DEFINITION
The word in the GPR specified by $R$ is shifted left the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word.


| CONDITION CODE | CC1: No change |
| ---: | :--- |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | $C C 4:$ No change |

EXAMPLE
Memory Location: 00812
Hex Instruction: 73 D4 ( $\mathrm{R}=7$, Shift Count $=20_{10}$ ) Assembly Language Coding: SLL 7,20

Before
PSWR
GPR7
Execution
A0000812 12345678

After Execution
PSWR GPR7
A0000814 67800000


DEFINITION

Note The contents of GPR7 are shifted left circular for 16 bit positions.

## CONDITION CODE RESULTS

EXAMPLE Before Execution After Execution

The word in the GPR specified by $R$ is shifted left the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. Bits shifted out of bit position 0 are shifted into bit position 31.


| CONDITION CODE | CC1: No change |
| ---: | :--- |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | CC4: No change |

Memory Location: 001FA
$\begin{array}{ll}\text { Hex Instruction: } & 77 \text { CF ( } R=7, \text { Shift Field }=1610) \\ \text { Assembly Language Coding: } & \text { SLC } 7,16\end{array}$

| Before | PSWR | GPR7 |
| ---: | :--- | :--- |
| Execution | 000001 FA | 12345678 |
| After Execution | PSWR | GPR7 |
|  | $000001 F C$ | 56781234 |

SHIFT LEFT ARITHMETIC DOUBLE SLAD
7840


DEFINITION The doubleword in the GPR specified by $R$ and $R+1$ is shifted left the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. $R+1$ is the GPR one greater than specified by $R$. The sign (bit 0 ) of the GPR specified by R remains unchanged. Condition Code bit 1 is set to One if any bit shifted out of position 1 differs from the sign bit, position 0.


CONDITION CODE
RESULTS

CC1: ISI arithmetic exception
CC2: Always zero
CC3: Always zero
CC4: Always zero

EXAMPLE

Before Execution

After Execution

Note

02DF6
7A 58 ( $\mathrm{R}=4$, Shift Field $=24_{10}$ )
$\begin{array}{ll}\text { Hex Instruction: } & \text { 7A } 58(R=4 \\ \text { Assembly Language Coding: } & \\ \text { SLAD } 4,24\end{array}$
PSWR GPR4 GPR5
80002DF6 FFFFFFA3 9A178802
PSWR GPR4

GPR5
02000000

The doubleword obtained from the contents of GPR4 and GPR5 is left-shifted 24 bit positions, then zero-filled from the right. The result is returned to GPR4 and GPR5.
$7 C 40$


DEFINITION The doubleword in the GPR specified by $R$ and $R+1$ is shifted left the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. $\mathrm{R}+1$ is the GPR one greater than specified by $R$.


| CONDITION CODE | CC1: No change |
| ---: | :--- |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | CC4: No change |



Note The doubleword obtained from GPR6 and GPR7 is left-shifted 24 bit positions, then zero-filled from the right. The result is returned to GPR6 and GPR7.

SHIFT RIGHT ARITHMETIC SRA
6 COO


DEFINITION The word in the GPR specified by $R$ is shifted right the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. Bit position 0 (sign bit) is shifted into bit position 1 on each shift. The sign bit remains unchanged.


| CONDITION CODE | CC1: No change |
| ---: | :--- |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | $C C 4:$ No change |

EXAMPLE Memory Location: 00372
$\begin{array}{ll}\text { Hex Instruction: } & 6 D 0 A\left(R=4, \text { Shift Field }=10_{10}\right) \\ \text { Assembly Language Coding: } & \text { SRA } 4,10\end{array}$

## Before PSWR GPR4

Execution 10000372 B69825F1
After Execution PSWR GPR4
10000374 FFEDA609
Note The contents of GPR4 are shifted right 10 bit positions. Since that value is negative, a one is entered into bit position 1 with each shift.


DEFINITION

## CONDITION CODE RESULTS

EXAMPLE

Before Execution

## After Execution

Note The content of GPR4 is shifted right 10 bit positions, then zero-filled from the left.


DEFINITION
The word in the GPR specified by $R$ is shifted right the number of bit
positions specified by the shift field (bits 11-15) in the Instruction Word. Bits shifted out of bit position 31 are shifted into bit position 0.


| CONDITION CODE | $C C 1: ~ N o ~ c h a n g e ~$ |
| ---: | :--- |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | $C C 4: ~ N o$ change |

EXAMPLE
Memory Location: 00372
Hex Instruction: 76 OC ( $R=4$, Shift Field $=1210$ ) Assembly Language Coding: SRC 4,12

Before
PSW
2000
GPR4
Execution
PSW $20000374 \quad 56701234$

Note The contents of GPR4 are shifted right circular 12 bit positions and replaced in GPR4.

7800


DEFINITION The doubleword in the GPR specified by $R$ and $R+1$ is shifted right the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. $R+1$ is the GPR one greater than specified by R. The sign (bit 0) of the GPR specified by $R$ remains unchanged. Bit position 0 (sign bit) is shifted into bit position 1 with each shift.


| CONDITION CODE | CC1: No change |
| ---: | :--- |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | CC4: No change |


| EXAMPLE | Memory Location: Hex Instruction: Assembly Language Coding: |  | $\begin{aligned} & \text { O2B46 } \\ & \text { 7B } 18 \text { ( } R=6, \text { Shift Field=24 } 10 \text { ) } \\ & \text { SRAD } 6,24 \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| Before Execution | $\begin{aligned} & \text { PSWR } \\ & \text { 20002B46 } \end{aligned}$ | $\begin{aligned} & \text { GPR6 } \\ & \text { 8E2A379B } \end{aligned}$ | $\begin{aligned} & \text { GPR7 } \\ & \text { 58C1964D } \end{aligned}$ |
| After Execution | $\begin{aligned} & \text { PSWR } \\ & \text { 20002B48 } \end{aligned}$ | GPR6 <br> FFFFFF8E | $\begin{aligned} & \text { GPR7 } \\ & \text { 2A379B58 } \end{aligned}$ |

Note The doubleword obtained from the contents of GPR6 and GPR7 is shifted right 24 bit positions, with the sign extended 24 bits from the left. The result is transferred to GPR6 and GPR7.


DEFINITION The doubleword in the GPR specified by $R$ and $R+1$ is shifted right the number of bit positions specified by the shift field (bits 11-15) in the Instruction Word. $R+1$ is the GPR one greater than specified by R.


| CONDITION CODE | CC1: No change |
| ---: | ---: |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | CC4: No change |

EXAMPLE
Memory Location:
02B46
Hex Instruction: $\quad 7 \mathrm{~F} 18$ ( $\mathrm{R}=6$, Shift Field=24 ${ }_{10}$ )
Assembly Language Coding: SRLD 6,24

| Before | PSWR | GPR6 | GPR7 |
| ---: | :--- | :--- | :--- |
| Execution | 20002 B46 | 8E2A379B | 58C1964D |
| After Execution | PSWR |  |  |
|  | 20002 GPR6 | GPR | GPR7 |
|  |  |  | 2A379B58 |

Note The doubleword obtained from the contents of GPR6 and GPR7 is shifted right 24 bit positions, then zero-filled from the left. The result is transferred to GPR6 and GPR7.

BIT

## MANIPULATION

 INSTRUCTIONSGENERAL DESCRIPTION

INSTRUCTION FORMATS

The Bit Manipulation instruction group provides the capability to set, read, or add a bit to a specified bit location within a specified byte of a memory location or General Purpose Register. Provisions have also been made to test a bit in memory or a General Purpose Register by transferring the contents of that bit position to the Condition Code register.

The Bit Manipulation instruction group uses the following two instruction formats:

MEMORY REFERENCE


Bits 0-5 define the Operation Code.
Bits 6-8 specify a bit (0-7).
Bits 9-10 designate one of three index registers.
Bit 11 indicates whether an indirect addresssing operation is to be performed.

Bits 12-31 specify the address of the operand when the $X$ and $I$ fields are equal to zero.


Bits 0-5 define the Operation Code.
Bits 6-8 specify a bit (0-7).
Bits 9-11 designate a General Purpose Register address (0-7).
Bits 12-13 unassigned.
Bits $14-15$ specify a byte (0-3).

CONDITION CODE A Condition Code is set during execution of Set Bit, Zero Bit, and Test Bit operations, if the bit on which the operation is being performed is equal to one. During Add Bit operations, a Condition Code is set to indicate whether the execution of the instruction caused a result greater than zero, less than zero, equal to zero, or an arithmetic exception.

When two processors share memory and other resources, a simple positive method must be provided for dynamically reserving/releasing shared memory pages and the other shared resources. The Set Bit in Memory, Zero Bit in Memory, or Add Bit in Memory instructions (SBM, ZBM) are used for this purpose. If both processors attempt to set (or zero) the same semaphore bit at the same time, one processor will actually access the memory location before the other processor by virtue of the shared memory bus design. The first processor to access the bit will copy the previous contents of the bit into its Condition Code register before setting (or clearing) the bit. On the very next memory cycle, the other processor will copy the state of the bit as set by the first processor into its Condition Code register and then set (or clear) the bit again. Both processors then execute Branch on Condition Code instructions to test the status of the bit prior to changing it. The first processor will find the bit previously not set (or set), indicating that it was able to reserve the resource which the user has associated with the bit. The second processor will find the bit already set (or not set), indicating that the resource is currently reserved by the other processor and that subsequent attempts should be made.

- 

NOTE
SUMMARYEXPRESSION
CONDITION CODERESULTS
EXAMPLE
Before
Execution
After Execution

PSWR
Memory Byte 01403 the byte specified by the EBA is transferred to CC1. for a combined Conditional Branch test.


CC1: ISI EBL SBL is equal to one
CC2: ISI CC1 was one
CC3: ISI CC2 was one
CC4: ISI CC3 was one
Memory Location: 01000
Assembly Language Coding: SBi $1, \mathrm{X}^{\prime} 1403^{\prime}$
PSWR
Memory Byte 01403
20001000 1A 10001004 5A

Bit 1 of memory byte 01403 is set to one.

SET BIT IN MEMORY
9808


The byte in memory specified by the Effective Byte Address (EBA) is accessed, and the specified bit (bit field) within the byte set to one. All other bits within the byte remain unchanged. The resulting byte is replaced in the location specified by the EBA. Condition Code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the original status of the specified bit of

Since the contents of the Condition Code register are shifted to the next highest position before the specified bit is loaded into CC1, any 4 bits in memory or the GPR's can be stored in the Condition Code register

Hex Instruction: $\quad 98881403$ (bit field $=1$ )


| DEFINITION | The specified bit (bit field) of the specified byte (byte field) in the <br> GPR specified by is set to one. All other bits within the GPR specified <br> by R remain unchanged. Condition Code bit 3 (CC3) is transferred to CC4, |
| :--- | :--- |
|  | CC2 is transferred to CC3, CC1 is transferred to CC2, and the original |
| status of the specified bit in register $R$ is transferred to CC1. |  |

ZBM
c, *m,x
DEFINITION EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

ZERO BIT IN MEMORY
$9 C 08$


The byte in memory specified by the Effective Byte Address (EBA) is accessed and the specified bit (bit field) within the byte is set to zero. All other bits within the byte remain unchanged. The resulting byte is replaced in the location specified by the EBA. Condition Code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2 and the original status of the specified bit of the byte specified by the EBA is transferred to CC1.

NOTE Since the contents of the Condition Code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the GPR's can be stored in the Condition Code register for a combined Conditional Branch test.

| (CC3) | CC4 |
| :---: | :---: |
| (CC2) | CC3 |
| $(\mathrm{CC1}) \rightarrow$ | CC2 |
| (EBLSBL) |  |
| $0 \rightarrow$ | EBL |

$C C 1$ : ISI EBLSBL is equal to one

CC2: ISI CC1 was one

CC3: ISI CC2 was one

CC4: ISI CC3 was one

Memory Location:
1 F684
Hex Instruction: $9 E 8 A 0122$ (bit field=5)
Assembly Language Coding: ZMB 5, X'20122'
Before Execution

After Execution

PSWR Memory Byte 20122
1001F684 34
PSWR Memory Byte 20122
4801F688 30


DEFINITION The specified bit (bit field) of the specified byte (byte field) in the GPR specified by $R$ is set to zero. All other bits within the GPR specified by $R$ remain unchanged. Condition Code bit 3 (CC3) is transferred to CC2, and the original status of the specified bit of the specified byte in register $R$ is transferred to CC1.

NOTE Since the contents of the Condition Code register are shifted to the next highest position before the bit is loaded into CC1, any four bits in memory or the GPR's can be stored in the Condition Code register for a combined Conditional Branch test.
$\left.\begin{array}{ll}\begin{array}{ll}\text { SUMMARY } \\ \text { EXPRESSION }\end{array} & (C C 3) \\ (C C 2) & \rightarrow C C 4 \\ & (C C 1)\end{array}\right)$

| CONDITION CODE | CC1: ISI RSBL is equal to one |
| :--- | :--- |
|  | CC2: ISI CC1 was one |
|  | CC3: ISI CC2 was one |
|  | CC4: ISI CC3 was one |

EXAMPLE Memory Location: OOC56
$\begin{array}{ll}\text { Hex Instruction: } & \text { 1C51 (bit } \\ \text { Assembly Language Coding: } & \text { ZBR 5,8 }\end{array}$

| Before | PSWR | GPR5 |
| ---: | :--- | :--- |
| Execution | $10000 C 56$ | 76 A43B19 |
|  |  |  |
| After Execution | PSWR | GPR5 |
|  | $48000 C 58$ | $76243 B 19$ |



ADD BIT IN REGISTER ABR
2000


DEFINITION A one is added to the specified bit (bit field) of the specified byte (byte field) in the GPR specified by R. The addition is performed on the entire word of the GPR specified by R. Therefore, a carry may be propagated left to the sign bit. The result is then transferred to the GPR specified by R.
$(\mathrm{R})+1_{\mathrm{SBL}} \rightarrow \mathrm{R}$
CONDITION CODE
RESULTS

EXAMPLE

Before Execution

After Execution

Note A One is added to bit position $10_{10}$ of GPR6, and the result is replaced in GPR6. CC2 is set.

TEST BIT IN MEMORY
c, *m, x

DEFINITION

NOTE

SUIIMARY
EXPRESSION

CONDITION CODE
RESULTS

EXAMPLE

Before Execution

After Execution

Note
(CC3) $\rightarrow$ CC4
$(\mathrm{CC} 2) \rightarrow \mathrm{CC} 3$
$(\mathrm{CC1}) \rightarrow$ CC2
$\left(E_{S B L}\right) \rightarrow C C 1$

Memory Location:

After Execution
PSWR
10005A38 29

PSWR
48005A3C
29

A408


The specified bit in memory is transferred to the Condition Code register. Condition Code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the specified bit (bit field) of the byte specified by the Effective Byte Address (EBA) is transferred to CC1.

Since the contents of the Condition Code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the GPR's can be stored in the Condition Code register for a combined Conditional Branch test.

CC1: ISI RSBL is equal to one
CC2: ISI CC1 was equal to one
CC3: ISI CC2 was equal to one
CC4: ISI CC3 was equal to one
05A38
Hex Instruction: A6 08 5B 21 (bit field=4, $X=0, I=0$ )
Assembly Language Coding: TBM 4, $X^{\prime} 5 B 21^{\prime}$
Memory Byte 05B21

Memory Byte 05B21

Bit 4 of memory byte 05B21 is transferred to CC1. CC3 is transferred to CC4.


| DEFINITION | The specified bit in the GPR specified by $R$ is transferred to the Condition <br> Code register. Condition Code bit 3 (CC3) is transferred to CC4, CC2 is |
| :--- | :--- |
| transferred to CC3, CC1 is transferred to CC2, and the specified bit (bit |  |
| field) of the specified byte (byte field) in the GPR specified by R is |  |
| transferred to CC1. |  |

GENERAL DESCRIPTION

INSTRUCTION FORMATS

MEMORY REFERENCE

The Fixed-Point Arithmetic group is used to perform addition, subtraction, multiplication, division, and sign control functions on bytes, halfwords, words, and doublewords in memory and General Purpose Registers. Provisions have also been made to allow the result of a register-to-register addition or subtraction to be masked before final storage.

The Fixed-Point Arithmetic instructions use the following three instruction formats:


Bits 0-5 define the Operation Code.
Bits 6-8 designate a General Purpose Register address (0-7).
Bits 9-10 designate one of three index registers.
Bit 11 designates whether an Indirect Addressing operation is to be performed.

Bits 12-31 specify the address of the operand when the $X$ and $I$ fields are equal to zero.

IMMEDIATE


Bits 0-5 define the Operation Code.
Bits 6-8 designate a General Purpose Register address (0-7).
Bits 9-12 unassigned.
Bits 13-15 define Augmenting Operation Code.
Bits 16-31 contain the 16 -bit operand value.


| Bits $0-5$ | define the Operation Code. |
| :--- | :--- |
| Bits $6-8$ | designate the register to contain the result of the operation. |
| Bits $9-11$ | designate the register which contains the source operand. |
| Bits $12-15$ | define the Augmenting Operation Code. |

Data Formats
Byte
The Fixed-Point Arithmetic instructions use the following data formats:


## Hal fword

 (Sign Extended)

Word


## Doubleword


$\frac{\text { CONDITION CODE }}{\text { UTILIZATION }}$

TREATMENT OF SIGNED NUMBERS

Execution of most Fixed-Point Arithmetic instructions causes a Condition Code to be set to indicate whether the result of the operation was greater than, less than, or equal to zero. Arithmetic exceptions produced by an arithmetic operation are also reflected by the Condition Code results.

To perform logical operations, the hardware interprets operands as logical words. For fixed-point arithmetic operations, operands are treated as unsigned numbers. Logical and arithmetic operations can be performed on any of the data types available in the SEL 32 Series Computer bytes, 16-bit halfwords, 32-bit words, and 64-bit doublewords. A program executing on the SEL 32 Series Computer however, can interpret any of the available data types as a two's complement notation number. It is a property of two's complement arithmetic that operations on signed numbers using two's complement conversions are identical to operations on unsigned numbers; in other words, the hardware treats the sign as the most significant magnitude bit. Consider a General Purpose Register that contains:


As an unsigned number, this would be equivalent to:
$82=130$
$16 \quad 10$
Interpreted as a signed number using two's complement notation, it would be:

$$
7 E_{16}=126_{10}
$$

It makes no difference as to how the programmer interprets data as far as processor operation is concerned. However, the programmer is aided in the use of two's complement notation by the Condition Code (CC) bits of the Program Status Word (PSW), which are generally set based on two's complement notation.

Numbers in two's complement notation are symmetrical in magnitude around a zero representation, so all even numbers, both positive and negative, will end in zero, and all odd numbers will end in one (binary word containing all one's represents minus one).


If one's complement notation was used for negative numbers, a negative number could be read by attaching significance to the zeros instead of the one's.

In two's complement notation, each number is one greater than the complement of the positive number of the same magnitude, so a negative number can be read by attaching significance to the right-hand one and to the zeros to the left of it. (The negative number of the largest magnitude has a one only in the sign position.) Assuming a binary integer, one's may be discarded at the left in a negative integer in the same way that leading zeros may be dropped from a positive integer.

Associated with the Arithmetic/Logic Unit is a 4-bit Condition Code register which forms the CC portion of the PSW. These CC bits are altered during all Arithmetic/Logical operations and data transfers. The CC bits indicate such conditions as arithmetic exception, overflow, zero, and positive or negative magnitude.


DEFINITION The byte in memory specified by the Effective Byte Address (EBA) is accessed and 24 zeros are appended to the most significant end to form a word. This word is algebraically added to the contents of the GPR specified by R. The resulting word is then transferred to the GPR specified by R.

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution
$0_{0-23},(E B L)+(R) \rightarrow R$
CC1: ISI arithmetic exception
CC2: ISI $R_{0-31}$ is greater than zero CC3: ISI $R_{0-31}^{0-31}$ is less than zero CC4: ISI $R_{0-31}^{0-31}$ is equal to zero

Memory Location: 00800
Hex Instruction: $\quad$ BA 080915 ( $R=4, X=0, I=0$ )
Assembly Language Coding: ADMB 4; X'915' $^{\prime}$
PSWR GPR4 Memory Byte 00915
10000800 00000099 8A

GPR4 00000123 8A

Note The contents of memory byte 00915, with zeros prefixed, are added to the contents of GPR4, and the result is transferred to GPR4. CC2 is set.



ADMW d, *m, x

DEFINITION

SUMMARY EXPRESSION CONDITION CODE
RESULTS

EXAMPLE

Before
Execution
After Execution

Note

ADD MEMORY WORD
B800




DEFINITION The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and algebraically added to the contents of the GPR specified by $R$ and $R+1 . R+1$ is the GPR one greater than specified by $R$. The contents of the GPR specified by $R+1$ are added to the contents of the least significant word of the doubleword first. The contents of the GPR specified by R are added to the contents of the most significant word of the doubleword last. The resulting doubleword is transferred to the GPR specified by $R$ and $R+1$.

SUMMARY EXPRESSION
$(E W L+1)+(R+1) \rightarrow R+1+$ Carry
$(E W L)+(R)+$ Carry $\rightarrow R$

EXAMPLE

Before Execution

## CONDITION CODE RESULTS

CC1: ISI arithmetic exception
CC2: ISI ( $R, R+1$ ) is greater than zero
CC3: ISI $(R, R+1)$ is less than zero
CC4: ISI $(R, R+1)$ is equal to zero
Memory Location: 08E3C
Hex Instruction: $\quad$ BA $009252(R=4, X=0, I=0)$
Assembly Language Coding: ADMD $4, X^{\prime} 9250^{\prime}$
PSWR GPR4 GPR5
08008E3C 000298A1 815BC63E
Memory Word 09250 Memory Word 09254
3B69A07E 7F3549A4
After Execution PSWR GPR4 GPR5
20008E40 3B6C3920 00913FE2
Memory Word 09250
3B69A07E
Memory Word 09254
7F3579A4

Note The doubleword obtained from the contents of memory words 09250 and 09254 is added to the doubleword obtained from the contents of GPR4 and GPR5. The result is transferred to GPR4 and GPR5. CC2 is set.


DEFINITION

SUMMARY EXPRESSION CONDITION CODE
RESULTS EXAMPLE Before Execution After Execution

Note

The word in the GPR specified by $R_{D}$ is algebraically added to the word in the GPR specified by $R_{S}$. The resulting word is then transferred to the GPR specified by $R_{D}$.
$\left(R_{S}+R_{D}\right) \rightarrow R_{D}$

CC1: ISI arithmetic exception
CC2: ISI ( $R_{D}$ ) is greater than zero
CC3: ISI ( $R_{D}$ ) is less than zero
CC4: ISI ( $R_{D}^{D}$ ) is equal to zero



DEFINITION The word in the GPR specified by $R_{D}$ is algebraically added to the word in the GPR specified by RS. The sum of this addition is masked (Logical AND Function) with the contents of the Mask register (R4). The resulting word is then transferred to the GPR specified by $R_{D}$.
SUMMARY
EXPRESSION
CONDITION CODE
RESULTS
$\left(R_{S}\right)+\left(R_{D}\right) \&(R 4) \rightarrow R_{D}$

CC1: ISI arithmetic exception
CC2: ISI ( $R_{D}$ ) is greater than zero
CC3: ISI (R ${ }^{\text {) }}$ is less than zero
.CC4: ISI ( $R_{D}$ ) is equal to zero

EXAMPLE

Before Execution

After Execution

Note

16A9A
$3 B 78\left(R_{D}=6, R_{S}=7\right)$
ADRM 7,6
GPR6 GPR7

004FC276 0037C1F3
GPR6 GPR7
00078468 - 0037C1F3

The contents of GPR6 and GPR7 are added; the result is ANDed with the contents of GPR4 and transferred to GPR6. CC2 is set. EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note The contents of GPR6 and memory byte 01 A97 are added and the result is
ADD REGISTER TO MEMORY BYTE
E808


The byte in memory specified by the Effective Byte Address (EBA) is accessed and algebraically added to the contents of the GPR specified by R. Bits 24-31 of the result are then transferred to the memory byte location specified by the EBA. The GPR and the other three bytes in the word which contains the byte specified by the EBA remain unchanged.
$(R)+(E B L) \rightarrow E B L$

CC1: Undefined
CC2: Undefined
CC3: Undefined
CC4: ISI the 32-bit sum is equal to zero
Memory Location: 01A64
Hex Instruction: $\quad E B 081 A 97(R=6, X=0, I=0)$
Assembly Language Coding: ARMB 6, X'1A97'
PSWR GPR6 Memory Byte 01A97
00001A64 0000004A

39
$\begin{array}{lll}\text { PSWR } & \text { GPR6 } & \text { Mem } \\ 00001 \text { A68 } & 0000004 \mathrm{~A} & 83\end{array}$ transferred to memory byte 01A97.


DEFINITION The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and algebraically added to the least significant halfword (bits 16-31) of the GPR specified by R. The result is then transferred to the memory halfword location specified by the EHA. The other halfword of the word which contains the halfword specified by the EHA remains unchanged.

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note
$\left(\mathrm{R}_{16-31}\right)+(E H A) \rightarrow E H L$

CC1: Undefined
CC2: Undefined
CC3: Undefined
CC4: ISI (EHL) is equal to zero
Memory Location: 200B4
Hex Instruction: $\quad E A 820919$ ( $R=5, X=0, I=0)$ Assembly Language Coding: ARMH 5, X'20918'

PSWR GPR5 Memory Halfword 20918
000200B4
FFFF8C42 06C4

Memory Halfword 20918
000200B8

9306
GPR5
FFFF8C42

The contents of bits 16-31 of GPR5 and memory halfword 20918 are added and the result is transferred to memory halfword 20918.

ARIW s,*m,x

DEFINITION

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution After Execution

Note

ADD REGISTER TO MEMORY WORD
E800


The word in memory specified by the Effective Word Address (EWA) is accessed and algebraically added to the word in the GPR specified by $R$. The resulting word is then transferred to the memory word location specified by the EWA.
$(E)+(E W L) \rightarrow E W L$
CC1: ISI arithmetic exception
CC2: ISI (EWL) is greater than zero
CC3: ISI (EWL) is less than zero
CC4: ISI (EWL) is equal to zero

CC4. ISI (EWL) is equal to zero

| EXAMPLE | Memory Location: <br> Hex Instruction: <br> Assembly Language Coding: |  | $\begin{aligned} & 03000 \\ & \text { EB } 803100 \quad(R=7, \quad X=0, \quad I=0) \\ & \text { ARMW } 7, X^{\prime} 3100^{\prime} \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| Before Execution | $\begin{aligned} & \text { PSWR } \\ & 08003000 \end{aligned}$ | $\begin{aligned} & \text { GPR7 } \\ & 245 \mathrm{C} 6 \mathrm{E} 3 \mathrm{~F} \end{aligned}$ | Memory Word 03100 FF03C67D |
| After Execution | $\begin{aligned} & \text { PSWR } \\ & 20003004 \end{aligned}$ | $\begin{aligned} & \text { GPR7 } \\ & 245 \text { C } 6 E 3 F \end{aligned}$ | Memory Word 03100 236034BC |
| Note | The contents of GPR7 and memory word 03100 are added and the result is transferred to memory word 03100. CC2 is set. |  |  |



DEFINITION The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and algebraically added to the doubleword in the GPR specified by $R$ and $R+1$. $R+1$ is the GPR one greater than specified by $R$. The contents of the GPR specified by $R+1$ are added to the contents of the least significant word of the doubleword first. The resulting doubleword is transferred to the memory doubleword location specified by the EDA.
SUMMARY
EXPRESSION
$(R+1)+(E Q L+1) \rightarrow E W L+1+$ Carry
$($ R $)+($ EWL $)+$ Carry $\rightarrow$ EWL

CONDITION CODE

## RESULTS

EXAMPLE

Before
Execution

After Execution
PSWR
200081AO
Memory Word 083A8
3D0C3920
$0819 C$
EB 0083 AA $(R=6, X=0, I=0)$
ARMD 6,X'83A8'
GPR7
F15BC63E
Memory Word 083AC 7F3579A4

## GPR7

F15BC63E

The doubleword obtained from GPR6 and GPR7 is added to the doubleword from memory words 083A8 and 083AC. The result is transferred to memory words 083A8 and 083AC. CC2 is set.


DEFINITION The sign of the least significant bit (bit 16) of the Instruction Word is extended 16 bits to the left to form a word. This word is algebraically added to the word in the GPR specified by R. The resulting word is transferred to the GPR specified by R.

Note The immediate operand, sign extended, is added to the contents of the GPRO

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE Before Execution

After Execution
$\left(\mathrm{IW}_{16-31}\right)_{S_{E}}+(\mathrm{R}) \rightarrow \mathrm{R}$
CC1: ISI arithmetic exception
CC2: ISI $R_{0-31}$ is greater than zero
CC3: ISI $R_{0-31}$ is less than zero CC4: ISI $R_{0-31}^{0-31}$ is equal to zero
Memory Location: $000 \mathrm{D8}$
Hex Instruction: C8 0186 B2 ( $R=0$ )
Assembly Language Coding: ADI 0,X'86B2'
PSWR GPRO
20000 D88 0000794E
PSWR GPRO
08000D8C 00000000 and the result replaces the previous contents of GPRO. CC4 is set.


DEFINITION The byte in memory specified by the Effective Byte Address (EBA) is accessed and 24 zeros are appended to the most significant end to form a word. This word is algebraically subtracted from the word in the GPR specified by R. The resulting word is transferred to the GPR specified by R.

SUMMARY
EXPRESSION
CONDITION CODE
$(R)-\left[0_{0-23},(E B L)\right] \rightarrow R$

CC1: ISI arithmetic exception RESULTS

CC2: ISI $R_{0-31}$ is greater than zero
EC3: ISI $R_{0-31}^{0-31}$ is less than zero
CC4: ISI $R_{0-31}^{0-31}$ is equal to zero
EXAMPLE
Memory Location:
01000
Hex Instruction: $\quad B C 881201(R=1, X=0, I=0)$
Assembly Language Coding: SUMB 1,X'1201'

Before
Execution
After
Execution

PSWR
40001000
PSWR
20001004

GPR1
0194A7F2
GPR1
0194A758

Memory Byte 01201
9A
Memory Byte 01201 9A

Note The contents of memory byte 01201, with 24 zeros prefixed, are subtracted from the contents of GPR1. The result is transferred to GPR1. CC2 is set.

BCOO


DEFINITION The halfword in memory specified by the Effective Halfword Address is accessed and the sign bit (bit 16) is extended 16 bits to the left to form a word. This word is algebraically subtracted from the word in the GPR specified by R. The resulting word is then transferred to the GPR specified by $R$.


Note The contents of memory halfword 01876, sign extended, are subtracted from the contents of GPR6. The result is transferred to GPR6. CC2 is set.

```
SUBTRACT MEMORY WORD
    SUMW
BCOO
```



```
\(\begin{array}{lllllllllllllllllllllllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20 & 21 & 22 & 23 & 24 & 25 & 26 & 27 & 28 \\ 29 & 30 & 31\end{array}\)
DEFINITION The word in memory specified by the Effective Word Address is accessed and algebraically subtracted from the word in the GPR specified by R. The resulting word is then transferred to the GPR specified by R.
```

SUMMARY
EXPRESSION
CONDITION CODE
RESULTS

EXAMPLE

Before Execution

After Execution

Note

CC1: ISI arithmetic exception
CC2: ISI $R_{0-31}$ is greater than zero
CC3: ISI $R_{0-31}^{0-31}$ is less than zero
CC4: ISI $R_{0-31}^{0-31}$ is equal to zero
Memory Location: 6C208
Hex Instruction: $\quad \mathrm{BC} 86 \mathrm{~F} 914(\mathrm{R}=1, \mathrm{X}=0, \mathrm{I}=0)$
Assembly Language Coding: SUMW 1,X'6F914'
PSWR GPR1 Memory Word 6F914

PSWR GPR1
Memory Word 6F914 009EDA8A 00074BC3

00A6264D 00074BC3
$(R)-(E W L) \rightarrow R$

0406C208 2006C20C

```
The contents of memory word 6F914 are subtracted from the contents of GPR1 and the result is transferred to GPR1. CC2 is set.
```

| $\begin{aligned} & \text { SUMD } \\ & \mathrm{d}, \star_{\mathrm{m}}, \mathrm{x} \end{aligned}$ | SUBTRACT MEMORY DOUBLEWORD |  |  |
| :---: | :---: | :---: | :---: |
|  |  | - ${ }_{0}$ | 10 |
|  | $\begin{array}{llllllllllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11\end{array}$ |  | 3031 |
| DEFINITION | The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and algebraically subtracted from the doubleword in the GPR specified by $R$ and $R+1$. $R+1$ is the GPR one greater than specified by $R$. The word located in the GPR specified by $R+1$ is subtracted from the least significant word of the doubleword first. The resulting doubleword is transferred to the GPR specified by $R$ and $R+1$. |  |  |
| SUMMARY EXPRESSION | $(R+1)-(E W L+1) \rightarrow R+1$-Borrow |  |  |
| CONDITION CODE RESULTS | CC1: ISI arithmetic exception <br> CC2: ISI ( $R, R+1$ ) is greater than zero <br> CC3: ISI ( $R, R+1$ ) is less than zero <br> CC4: ISI ( $R, R+1$ ) is equal to zero |  |  |
| EXAMPLE | Memory Location: 03000 <br> Hex Instruction: $B F 003102(R=6, X=0, I=0)$ <br> Assembly Language Coding: SUMD $6, X \cdot 3100$ |  |  |
| Before Execution | PSWR GPR6 GPR7 <br> 10003000 5AD983B7 C833D509 |  |  |
|  | Memory Word 03100 Memory Hord 03104 <br> $153 B 0492$ 5BE87A16 |  |  |
| After Execution | PSWR GPR6 <br> 20003004 459E7F25 | $\begin{aligned} & \text { GPR7 } \\ & \text { 6C4B5AF3 } \end{aligned}$ |  |
|  | Memory Word 03100 153B0492 | Memory Word 03104 5BE87A16 |  |
| Note | The doubleword obtained from memory words 03100 and 03104 is subtracted from the doubleword in GPR6 and GPR7. The result is transferred to GPR6 and GPR7. CC2 is set. |  |  |



SUMMARY EXPRESSION

## CONDITION CODE

RESULTS

EXAMPLE


Before Execution

After Execution




DEFINITION The sign of the least significant halfword (bits 16-31) of the Instruction Word is extended 16 bits to the left to form a word. This word is algebraically subtracted from the word in the GPR specified by R. The resulting word is transferred to the GPR specified by R.

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

Note
$(R)-\left(W_{16-31}\right)_{S E} \rightarrow R$

CCI: ISI arithmetic exception
CC2: ISI $R_{0-31}$ is greater than zero
CC3: ISI $R_{0-31}^{0-31}$ is less than zero
CC4: ISI $R_{0-31}^{0-31}$ is equal to zero
Memory Location: 019B8
Hex Instruction: CB 8283 9A ( $R=7$ )
Assembly Language Coding: SUI 7,X'839A'
PSWR
GPR7
100019B8
FFFF839A
PSWR GPR7
080019BC 00000000
The immediate operand with sign extension is subtracted from the contents of GPR7. The result is transferred to GPR7. CC4 is set.

C008


DEFINITION The byte in memory specified by the Effective Byte Address (EBA) is accessed and 24 zeros are appended to the most significant end to form a word. This word is algebraically multiplied by the word in the GPR specified by $\mathrm{R}+1$. $R+1$ is the GPR one greater than specified by $R$. The double-precision result is transferred to the GPR specified by $R$ and $R+1$.

NOTES 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
2. GPR specified by $R$ must have an even address.



Note The contents of GPR3 are multiplied by the contents of memory halfword

## DEFINITION

NOTES

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE

Before Execution

After Execution

The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and the sign bit (bit 16) is extended 16 bits to the left to form a word. This word is algebraically multiplied by the word in the GPR specified by $R+1$. $R+1$ is the GPR one greater than specified by $R$. The double-precision result is transferred to the GPR specified by $R$ and $R+1$.

1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
2. GPR specified by $R$ must have an even address.
$(E H L) S_{S E}(R+1) \rightarrow R, R+1$

CCl: Always zero
CC2: ISI( $R, R+1$ ) is greater than zero
CC3: ISI $(R, R+1)$ is less than zero CC4: ISI ( $R, R+1$ ) is equal to zero

Memory Location: 096A4
Hex Instruction: $\quad C 1009 B 57$ ( $R=2, X=0, I=0$ )
Assembly Language Coding: MPMH 2,X'9B56'

| Before | PSWR | GPR2 | GPR3 | Memory Hal fword 09B56 |
| ---: | :--- | :--- | :--- | :--- |
| Execution | 080096A4 | 12345678 | 00000003 | FFFD |
| After Execution | PSWR |  |  |  |
|  | 100096 A8 | GPR2 | GFFFFFF | FFFFFFF7 | 09B56. The doubleword result is transferred to GPR2 and GPR3. CC3 is set.

COOO


DEFINITION The word in memory specified by the Effective Word Address (EWA) is accessed and algebraically multiplied by the word GPR specified by $R+1$. $R+1$ is the GPR one greater than specified by R. The double-precision result is transferred to the GPR specified by $R$ and $R+1$.

NOTES 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
2. GPR specified by $R$ must have an even address.

SUMMARY EXPRESSION

CONDITION CODE RESULTS

EXAMPLE
$(E W L) \times(R+1) \rightarrow(R, R+1)$

CC1: Always zero
CC2: ISI ( $R, R+1$ ) is greater than zero
CC3: ISI ( $R, R+1$ ) is less than zero CC4: ISI ( $R, R+1$ ) is equal to zero


Note The contents of GPR7 and memory word 04B1C are multiplied, and the result is transferred to GPR6 and GPR7. CC2 is set.

4000


CC1: Always zero
CC2: ISI ( $R_{D}, R_{D}+1$ ) is greater than zero CC3: ISI ( $R D, R_{D}+1$ ) is less than zero CC4: ISI ( $R_{D}, R_{D}+1$ ) is equal to zero

| EXAMPLE | Memory Location: Hex Instruction: Assembly Language Coding: |  | $\begin{aligned} & 0098 E \\ & 4010\left(R_{D}=0, R_{S}=1\right) \\ & \operatorname{MPR} 1,0 \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| Before Execution | PSWR $1000098 \mathrm{E}$ | $\begin{aligned} & \text { GPRO } \\ & 00000000 \end{aligned}$ | GPR1 0000000F |
| After Execution | $\begin{aligned} & \text { PSWR } \\ & 20000990 \end{aligned}$ | $\begin{aligned} & \text { GPRO } \\ & 00000000 \end{aligned}$ | $\begin{aligned} & \text { GPR1 } \\ & \text { 000000E1 } \end{aligned}$ |

Note The content of GPR1 is multiplied by itself, and the doubleword product is transferred to GPRO and GPR1. CC2 is set.

C803


| DEFINITION | The sign of the least significant halfword (bits 16-31) of the Instruction Word is extended 16 bits to the left to form a word. This word is algebraically multiplied by the word in the GPR specified by $R+1$. $R+1$ is the GPR one greater than specified by $R$. The result is transferred to the GPR specified by $R$ and $R+1$. |
| :---: | :---: |
| NOTES | 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register. |
|  | 2. The GPR specified by $R$ must have an even address. |
| SUMMARY <br> EXPRESSION | $\left(\mathrm{IW}_{16-31}\right)_{S E} \mathrm{x}(\mathrm{R}+1) \rightarrow \mathrm{R}, \mathrm{R+1}$ |
| CONDITION CODE | CC1: Always zero |
| RESULTS | CC2: ISI ( $R, R+1$ ) is greater than zero |
|  | CC3: ISI ( $R, R+1$ ) is less than zero |
|  | CC4: ISI ( $R, R+1$ ) is equal to zero |
| EXAMPLE | Memory Location: 00634 |
|  | Hex Instruction: CB 030100 ( $\mathrm{R}=6$ ) |
|  | Assembly Language Coding: MPI 6, $\mathrm{X}^{\prime} 010{ }^{\prime}$ |
| Before | PSWR GPR6 GPR7 |
| Execution | 2000063412345678 F37A9B15 |
| After Execution | PSWR GPR6 GPR7 |
|  | 10000638 FFFFFFF3 7A9B1500 |
| Note | The immediate operand, sign extended, is multiplied by the contents of GPR7 The result is transferred to GPR6 and GPR7. CC3 is set. |



DEFINITION

NOTES

SUMMARY EXPRESSION

CONDITION CODE

EXAMPLE

## RESULTS

The byte in memory specified by the Effective Byte Address (EBA) is accessed and 24 zeros are appended to the most significant end to form a word. This word is algebraically divided into the doubleword in the GPR specified by $R$ and $R+1$. $R+1$ is the GPR one greater than specified by $R$. The resulting quotient is then transferred to the GPR specified by $R+1$, and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by $R$ (remainder) is set to the original sign of the dividends. The sign of the GPR specified by $R+1$ (quotient) will be the algebraic product of the original signs of the dividend and the divisor except when the absolute value of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by $\mathrm{R}+1$ ) will be set to zero.

1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by $R$ and $R+1$.
2. GPR specified by $R$ must have an even address.
$(R, R 1) /\left[0_{0-23},(E B L)\right] \rightarrow R+1$
Remainder $\rightarrow R$
CC1: ISI arithmetic exception
CC2: ISI $\left(R+1_{0-31}\right)$ is greater than zero
CC3: ISI $\left(R+1_{0-31}\right)$ is less than zero
CC4: ISI $\left(R+1_{0-31}\right)$ is equal to zero


Note The doubleword contents of GPRO and GPR1 are divided by the content of memory byte 030BF with 24 zeros prefixed. The quotient is transferred to GPR1 and the remainder is transferred to GPRO. CC2 is set.

| EXAMPLE | Memory Location: Hex Instruction: Assembly Language Coding: |  | 05A94 <br> C7 00 5D 6B $(R=6, X=0, I=0)$ DVMH 6,X'5D6A' |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Before Execution | $\begin{aligned} & \text { PSWR } \\ & \text { 08005A94 } \end{aligned}$ | $\begin{aligned} & \text { GPR6 } \\ & 00000000 \end{aligned}$ | GPR7 $0000003 \mathrm{~B}$ | Memory Halfword FFF8 | 05D6A |
| After Execution | PSWR <br> 10005A98 | $\begin{aligned} & \text { GPR6 } \\ & 00000005 \end{aligned}$ | GPR7 <br> FFFFFFF9 | Memory Halfword FFF8 | $05 \mathrm{D} 6 \mathrm{~A}$ |
| Note | The doubleword contents of GPR6 and GPR7 are divided by the contents of memory halfword 05D6A with sign extension. The quotient is transferred to GPR7 and the remainder is transferred to GPR6. CC3 is set. |  |  |  |  |

## DVMH

 d,*m,xDEFINITION

NOTES

SUMMARY EXPRESSION

CONDITION CODE
RESULTS

EXAMPLE

After Execution

Note

DIVIDE BY MEMORY HALFWORD
C400


The halfword in memory specified by the Effective Halfword Address (EHA) is accessed, and the sign is extended 16 bits to the left to form a word. This word is algebraically divided into the doubleword in the GPR specified by $R$ and $R+1$. $R+1$ is the GPR one greater than specified by $R$. The resulting quotient is then transferred to the GPR specified by $R+1$ and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by $R$ (remainder) is set to the original sign of the dividend. The sign of the GPR specified by $R+1$ (quotient) will be the algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by $\mathrm{R}+1$ ) will be set to zero.

1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by $R$ and $R+1$.
2. The GPR specified by $R$ must have an even address.

$$
(R, R+1) /(E H L)_{S E} \rightarrow R+1
$$

Remainder $\rightarrow R$
CC1: ISI arithmetic exception
CC2: ISI R $+1_{0} 0-31$ is greater than zero
CC3: ISI $+1_{0}$ is less than zero
CC4: ISI R+1 $0-31$ is equal to zero

DEFINITION

SUMMARY EXPRESSION
SUMMARY
EXPRESSION

The word in memory specified by the Effective Word Address (EWA) is accessed and algebraically divided into the doubleword in the GPR specified by $R$ and $R+1$. $R+1$ is the GPR one greater than specified by $R$. The resulting quotient is then transferred to the GPR specified by $R+1$, and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by R (remainder) is set to the original sign of the dividend. The sign of the GPR specified by $R+1$ (quotient) will be the algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by $\mathrm{R}+1$ ) will be set to zero.
-1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by $R$ and $R+1$.
2. The GPR specified by $R$ must have an even address.

EXAMPLE

Before Execution

After Execution

Note
CONDITION CODE
RESULTS
$(R, R+1) /(E W L) \rightarrow R+1$
Remainder $\rightarrow R$
CC1: ISI arithmetic exception
CC2: ISI $R+1_{0-31}$ is greater than zero
CC3: ISI R+10-31 is less than zero
CC4: ISI $R+1_{0-31}^{0-31}$ is equal to zero
Memory Location: 078C0
Hex Instruction: $\quad C 6007 B 5 C \quad(R=4, X=0, I=0)$
Assembly Language Coding: DVMW 4, $\mathrm{X}^{\prime} 7 \mathrm{~B}^{\prime} \mathrm{C}^{\prime}$

| Before | PSWR | GPR4 | GPR5 | Memory Word 07B5C |
| ---: | :--- | :--- | :--- | :--- |
| Execution | 400078 C0 | 00000000 | 039A20CF | FC000000 |
| After Execution | PSWR | GPR4 | GPR5 | Memory Word 07B5C |
|  | $080078 C 4$ | 039A20CF | 0000000 | FC000000 |

The doubleword obtained from GPR4 and GPR5 is divided by the contents of memory word 07B5C. The quotient is transferred to GPR5, and the remainder is transferred to GPR4. CC4 is set.


DEFINITION

SUMMARY EXPRESSION

CONDITION CODE

EXAMPLE Before
Execution

After Execution

## RESULTS

The word in the GPR specified by $R_{S}$ is algebraically divided into the doubleword in the GPR specified by $R_{D}$ and $R_{D}+1 . R_{D}+1$ is the GPR one greater than specified by $R_{D}$. The resulting quotient is then transferred to the GPR specified by $R_{D^{+1}}$, and the remainder is transferred to the GPR specified by $R_{D}$. The sign of the GPR specified by $R_{D}$ (remainder) is set to the original sign of the dividend. The sign of the GPR specified by $R_{D}+1$ (quotient) will be the algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by $R_{D}+1$ ) will be set to zero.

1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by $R$ and $R+1$.
2. The GPR specified by $R_{D}$ must have an even address.
3. $R_{S}$ must not equal $R_{D}$ or $R_{D}+1$.
$\left(R_{D}, R_{D}+1\right) / R_{S} \rightarrow R_{D}+1$
Remainder $\rightarrow R_{D}$
CC1: ISI arithmetic exception
CC2: ISI $R^{+}+10-31$ is greater than zero
CC3: ISI $R_{D}+10-31$ is less than zero
CC4: ISI $R_{D}^{D}+10-31$ is equal to zero

| EXAMPLE | Hex Instruction: <br> Assembly Language Coding: |  | $\begin{aligned} & 4720\left(R_{D}=6, R_{S}=2\right) \\ & \operatorname{DVR} 2,6 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Before | PSWR | GPR2 | GPR6 | GPR7 |
| Execution | 10004136 | 0000000A | 00000000 | 000000FF |
| After Execution | PSWR | GPR2 | GPR6 | GPR7 |
|  | 20004138 | 0000000A | 00000005 | 00000019 |

Note The doubleword obtained from GPR6 and GPR7 is divided by the contents of GPR2. The quotient is transferred to GPR7, and the remainder is transferred to GPR6. CC2 is set.


EXAMPLE

## Before

 ExecutionAfter Execution

The sign of the least significant halfword (bits 16-31) of the Instruction Word is extended 16 bits to the left to form a word. This word is algebraically divided into the doubleword in the GPR specified by $R$ and $R+1$. $R+1$ is the GPR one greater than specified by $R$. The resulting quotient is then transferred to the GPR specified by $R+1$, and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by R (remainder) is set to the original sign of the dividend. The sign of the GPR specified by $R+1$ (quotient) will be the algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In that case, the resulting quotient (GPR specified by $R+1$ ) will be set to zero.

1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits. If an arithmetic exception occurs, the original dividend will be restored in the GPR specified by R and $\mathrm{R}+1$.
2. The GPR specified by $R$ must have an even address.

| SUMMARY EXPRESSION | $(R, R+1) /\left(W_{16-31}\right)_{S E} \rightarrow R+1$ |  |  |
| :---: | :---: | :---: | :---: |
|  | Remainder $\rightarrow$ R |  |  |
| CONDITION CODE RESULTS | CC1: ISI arithmetic exception |  |  |
|  | CC2: ISI $\mathrm{R}+1 \mathrm{l}_{0-31}$ is greater than zero |  |  |
|  | CC3: ISI $R+1_{0-31}^{0-31}$ is less |  | zero |
|  | CC4: | -31 is equa | zero |
| EXAMPLE | Memory Location: |  | 08000 |
|  | Hex Instruction: |  | C9 04 F |
|  | Assembly Language Coding: |  | DVI 2,-3 |
| Before | PSWR | GPR2 | GPR3 |
| Execution | 04008000 | 00000000 | 000001B |
| After Execution | PSWR | GPR2 | GPR3 |
|  | 10008004 | 00000001 | FFFFFF6 |

Note The doubleword obtained from GPR2 and GPR3 is divided by the immediate operand, sign extended. The quotient is transferred to GPR3, and the remainder is transferred to GPR2. CC3 is set.

0004


| DEFINITION | The sign (bit 0) of the contents of the GPR speci through all 32 bit positions of the GPR specified |
| :---: | :---: |
| SUMMARY EXPRESSION | $\left(\mathrm{R}+1_{0}\right) \rightarrow \mathrm{R}_{0-31}$ |
| CONDITION CODE RESULTS | CC1: Always zero |
|  | CC2: ISI $\mathrm{R}_{0-31}$ is greater than zero |
|  | CC3: ISI $\mathrm{R}_{0-31}^{0-31}$ is less than zero |
|  | CC4: ISI $\mathrm{R}_{0-31}^{0-31}$ is equal to zero |
| EXAMPLE | Memory Location: 0083A |
|  | Hex Instruction: 0084 ( $\mathrm{R}=1$ ) |
|  | Assembly Language Coding: ES 1 |
| Before | PSWR GPR1 GPR2 |
| Execution | 0800083A 0000B074 8000C361 |
| After Execution | PSWR GPR1 GPR2 |
|  | 1000083C FFFFFFFF 8000 C361 |
| Note | Bits 0-31 of GPR1 are set to one's. CC3 is set. |

ROUND REGISTER
RND
0005


DEFINITION The contents of the GPR specified by $R$ are incremented by one if bit position 0 of the GPR specified by $R+1$ is equal to one. $R+1$ is the GPR one greater than specified by R.

SUMMARY EXPRESSION

CONDITION CODE RESULTS
$(R)+1, i f\left(R+1_{0}\right)=1$

CC1: ISI arithmetic exception
CC2: ISI $R_{0-31}$ is greater than zero
CC3: ISI $R_{0-31}$ is less than zero
CC4: ISI $R_{0-31}$ is equal to zero
EXAMPLE

Before Execution

After Execution

Note The contents of GPR6 are incremented by one, and the result is returned to GPR6. CC2 is set.

GENERAL

MEMORY REFERENCE

CONDITION CODE UTILIZATION

The Floating-Point Arithmetic instructions provide the capability to add, subtract, multiply, or divide operands of large magnitude with precise results. A floating-point number is made up of three parts: a sign, a fraction, and an exponent. The sign applies to the fraction and denotes a positive or negative value. The fraction is a binary number with an assumed radix point between the sign bit and the most significant bit. The exponent is a 7-bit binary power to which the base 16 is raised. The quantity that the floating-point number represents is obtained by multiplying the fraction by the number 16 raised to the power represented by the exponent.

The following instruction format is used for all floating-point operations:


Bits 0-5 define the Operation Code.
Bits 6-8 designate a General Purpose Register address (0-7).
Bits 9-10 designate one of three index registers.
Bit 11 indicates whether an indirect addressing operation is to be performed.

Bits 12-31 directly specifies the address of the operand when the $X$ and I fields are equal to zero. If $X$ is not equal to zero, indirect addressing is specified. Bit 12 (F) is used as an augment bit by the Floating-Point instructions.

Execution of all Floating-Point Arithmetic instructions causes a Condition Code to be set to indicate whether the result of the operation was greater than, less than, or equal to zero. Arithmetic exceptions produced by a Floating-Point operation are $2 . l$ so reflected by the Condition Code results.

The meaning of the Condition Codes differ for the execution of the Floating-Point instructions. CC1 is set by an Arithmetic Exception condition (underflow or overflow). To differentiate between these exceptions, CC4 is also set when the overflow condition occurs. In both instances, either CC2 or CC3 is used to indicate the state of what would have been the sign of the resultant fraction had the arithmetic exception not occurred. The following table reflects the possible Condition Code settings:

| Condition Code |  |  |  | Definition |
| :---: | :---: | :---: | :---: | :---: |
| CC1 | CC2 | CC3 | CC4 |  |
| 1 | 0 | 0 | 0 | Arithmetic exception |
| 0 | 1 | 0 | 0 | Positive fraction |
| 0 | 0 | 1 | 0 | Negative |
| 0 | 0 | 0 | 1 | Zero fraction |
| 1 | 1 | 0 | 0 | Exponent Underflow, positive fraction |
| 1 | 0 | 1 | 0 | Exponent Underflow, negative fraction |
| 1 | 1 | 0 | 1 | Exponent Overflow, positive fraction |
| 1 | 0 | 1 | 1 | Exponent Overflow, negative fraction |

FLOATING-POINT
ARI THMETIC OPERANDS

A floating-point number can be represented in two different formats: word and doubleword. These two formats are the same except that the doubleword contains eight additional hexadecimal digits of significance in the fraction These two formats are shown below.


The floating-point number, in either format, is made up of three parts: a sign, a fraction, and an exponent. The sign bit (bit 0) applies to the fraction and denotes a positive or negative value. The fraction is a hexadecimal normalized number with a radix point to the left of the highest order fraction bit (bit 8). The exponent (bits 1-7) is a 7-bit binary number to which the base 16 is raised.

Negative exponents are carried in the two's complement format. To remove the sign and therefore enable exponents to be compared directly, both positive and negative exponents are biased up by $40_{16}$ (excess $64_{10}$ notation).
The quantity that a floating-point number represents is obtained by multiplying the fraction by the number $16{ }_{10}$ raised to the power of the exponent minus $40_{16}$.

A positive floating-point number is converted to a negative floating-point number by taking the two's complement of the positive fraction and the one's complement of the biased exponent. If the minus one case is ruled illegitimate, all floating-point numbers can be converted from positive to negative and from negative to positive by taking the two's complement of the number in floating-point format. Signed numbers in the floating-point format can then be compared directly, one with another, by using the Compare Arithmetic class of instructions.

All floating-point operands must be normalized before being operated on by a floating-point instruction. A positive floating-point number is normalized when the value of the fraction is less than one and greater than or equal to one-sixteenth ( $1>F \geq 1 / 16$ ). A negative floating-point number is normalized when the value of the fraction is greater than minus one and less than or equal to minus one-sixteenth $(-1<\mathrm{F} \leq-1 / 16)$. All floating-point answers are normalized by the CPU. If a floating-point operation results in a minus one of the form 1 XXX XXXX 0000...0000, the CPU will convert that result to a legitimate normalized floating-point number of the form 1 YYY YYYY $11110000 . .0000$, where $Y Y Y$ YYYY is one less than XXX XXXX.

A hexadecimal guard digit is appended to the least significant hexadecimal digit of the floating-point word operands by the CPU. This guard digit is carried throughout all floating-point word computations. The most significant bit of the guard digit is used as the basis for rounding by the CPU at the end of every floating-point word computation.

ADD FLOATING-POINT WORD
E008


The floating-point operand in memory is accessed. If either of the floatingpoint numbers is negative, the one's complement of the base 16 exponent (bits 1-7) is taken of the negative number. Both exponents are then stripped of their $40{ }_{16}$ bias and algebraically compared. If the two exponents are equal, the signed fractions of the two numbers are algebraically added. If the exponents differ, and the difference is greater than or equal to one, or less than or equal to six (1 exponent difference 6), the fraction of the operand containing the smaller exponent is shifted right one hexadecimal digit. After exponent equalization, the fractions are added algebraically. The normalized and rounded sum of the two fractions is placed in bit positions 0 and $8-31$ of GPR $d$. The resulting exponent is biased up by $40{ }_{16}$, and, if the resulting fraction is negative, the one's complement of the exponent is placed in bit positions 1-7 of GPR $d$.

1. If the resulting fraction equals zero, the exponent and fraction are set to zero in GPR $d$.
2. Operands are expected to be normalized.
3. If the exponent difference is greater than six, the operand having the larger exponent is normalized and placed in the GPR specified by R.
$(R)+(E W L) \rightarrow(R)$

CC1: ISI arithmetic exception
CC2: ISI R $R_{0,8-31}$ is greater than zero
CC3: ISI $R_{0}^{0,8-31}$ is less than zero
CC4: ISI $R_{0,8-31}^{0,8-31}$ is equal to zero


The floating-point operand in memory is accessed. If either of the floating-point numbers is negative, the one's complement of the base 16 exponent (bits 1-7) is taken of the negative number. Both exponents are then stripped of their $40_{16}$ bias and algebraically compared. If the two exponents are equal, the signed fractions of the two numbers are algebraically added. If the exponents differ, and the difference is greater than or equal to one, or less than or equal to six ( $1 \leq$ exponent difference $\leq 6)$, the fraction of the operand containing the smaller exponent is shifted right one hexadecimal digit. After exponent equalization, the fractions are added algebraically. The normalized and rounded sum of the two fractions is placed in bit positions 0 and $8-63$ of GPR $d+1$. The resulting exponent is biased up by $40_{16}$, and, if the resulting fraction is negative, the one's complement of the exponent is placed in bit positions 1-7 of GPR $d$.

1. If the resulting fraction equals zero, the exponent and fraction are set to zero in GPR $\mathrm{d}+1$.
2. Operands are expected to be normalized.
3. If the exponent difference is greater than 13 , the operand having the larger exponent is normalized and placed in the GPR specified by $R, R+1$.
$(R),(R+1)+(E W L),(E W L+1) \rightarrow(R),(R+1)$

CC1: ISI arithmetic exception
CC2: ISI $R_{0,8-31}$ is greater than zero
CC3: ISI $R_{0,8-31}$ is less than zero
CC4: ISI $R_{0,8-31}$ is equal to zero
Assembly Language Coding: ADFD R, $\mathrm{X}^{\prime}(\mathrm{DW}$ Op Addr)'

E000


The floating-point operand in memory is accessed. If either the floatingpoint number in the GPR or memory is negative, the one's complement of the base 16 exponent (bits 1-7) is taken. Both exponents are then stripped of their ${ }^{40}{ }_{16}$ bias and algebraically compared. If the two exponents are equal, the 24-bit signed fractions are algebraically subtracted (i.e., the memory operand is subtracted from the GPR or GPR s). If the exponents differ, and the difference is greater than one, or less than six ( $1 \leq$ exponent difference $\leq 6)$, the fraction of the operand containing the smaller exponent is shifted right one hexadecimal digit at a time until the exponents are equalized. The exponent of this operand is effectively incremented by one each time the fraction is shifted right one hexadecimal. After exponent equalization, the fractions are subtracted algebraically. The normalized and rounded difference between the two fractions is placed in bit positions 0 and 8-31 of GPR d. The resulting exponent is biased up by $40{ }_{16}$, and, if the resulting fraction is negative, the one's complement of the exponent is placed in bit positions 1-7 of GPR d.

1. If the resulting fraction is equal to zero, the exponent and fraction are set to zero in the GPR or GPR s.
2. Operands are expected to be normalized.
3. If the exponent difference is greater than six, the operand having the larger exponent is normalized and placed in the GPR specified by $R$.
$(R)-(E W L) \rightarrow(R)$

CC1: ISI arithmetic exception
CC2: ISI R
CC3:
O,
ISI
$R_{0,81}$ is greater than zero
is less than zero
CC4: ISI $R_{0,8-31}^{0,8-31}$ is equal to zero
Assembly Language Coding: SUFW R, X'(W Op Addr)'


DEFINITION The floating-point operand in memory is accessed. If either the floatingpoint number in the GPR or memory is negative, the one's complement of the base 16 exponent (bits 1-7) is taken. Both exponents are then stripped of their $40_{16}$ bias and algebraically compared. If the two exponents are equal, the $24-$ bit signed fractions are algebraically subtracted (i.e., the memory operand is subtracted from the GPR or GPR s). If the exponents differ, and the difference is greater than or equal to one, or less than or equal to six ( $1 \leq$ exponent difference $\leq 6$ ), the fraction of the operand containing the smaller exponent is shifted right one hexadecimal digit at a time until the exponents are equalized. The exponent of this operand is effectively incremented by one each time the fraction is shifted right one hexadecimal digit. After exponent equalization, the fractions are subtracted algebraically. The normalized and rounded difference between the two fractions is placed in bit positions 0 and $8-63$ of GPR $d+1$. The resulting exponent is biased up by $40_{16}$, and, if the resulting fraction is negative, the one's complement of the exponent is placed in bit positions 1-7 of GPR d.

NOTES 1. If the resulting fraction is equal to zero, the exponent and fraction are set to zero in the GPR or GPR $s$.
2. Operands are expected to be normalized.
3. If the exponent difference is greater than 13 , the operand having the larger exponent is normalized and placed in the GPR specified by $R, R+1$.

SUMMARY EXPRESSION

CONDITION CODE RESULTS
$(R),(R+1)-(E W L),(E W L+1) \rightarrow(R),(R+1)$

CC1: ISI arithmetic exception
CC2: ISI $R_{0,8-31}$ is greater than zero
CC3: ISI R $0,8-31$ is less than zero
CC4: ISI $R_{0,8-31}^{0,8-31}$ is equal to zero
Assembly Language Coding: SUFD R,X'(DW Op Addr)'

MULTIPLY FLOATING-POINT WORD


DEFINITION The floating-point operand fraction is multiplied by the fraction of GPR $d$. If either one or both of the floating-point numbers are negative, the exponent of the negative number is changed to its one's complement. Both exponents are then stripped of their 4016 bias and algebraically added. The normalized and rounded product of the multiplication is placed in bits 0 and $8-31$ of GPR d. The resulting exponent is biased up by 4016 , and, if the resulting fraction is negative, the one's complement of the resulting exponent is placed in bits 1-7 of GPR d.

NOTE
SUMMARY EXPRESSION

CONDITION CODE RESULTS

Operands are expected to be normalized.

$$
\begin{aligned}
& \left(E W L_{0,8-31}\right) \times\left(R_{0,8-31}\right) \rightarrow R_{0,8-31} \\
& \left(E W L_{1-7}\right)+\left(R_{1-7}\right) \rightarrow R_{1-7}
\end{aligned}
$$

CC1: ISI arithmetic exception
CC2: ISI R $0,8-31$ is greater than zero

CC3: ISI R $0,8-31$ is less than zero
CC4: ISI $R_{0,8-31}^{0,8-31}$ is equal to zero
Assembly Language Coding: MPFW R, X'(W Op Addr)'


DEFINITION The floating-point operand fraction is multiplied by the fraction of GPR $d+1$. If either one or both of the floating-point numbers are negative, the exponent of the negative number is changed to its one's complement. Both exponents are then stripped of their 4016 bias and algebraically added. The normalized and rounded product of the multiplication is placed in bits 0 and $8-63$ of GPR $d+1$. The resulting exponent is biased up by 4016 , and if the resulting fraction is negative, the one's complement of the resulting exponent is placed in bits 1-7 of GPR d.

NOTE
SUMMARY EXPRESSION

CONDITION CODE RESULTS

Operands are expected to be normalized.
$\left(\right.$ EWL $\left._{0,8-31}, E W L+1_{0-31}\right) \times\left(R_{0,8-31}, R+1_{0-31}\right)$
$\rightarrow R_{0,8-31}, R^{R+1} 0-31$
$\left(E_{1-7}\right)+\left(R_{1-7}\right) \rightarrow R_{1-7}$
CC1: ISI arithmetic exception
CC2: ISI R $0,8-31$ is greater than zero
CC3: ISI R $0,8-31$ is less than zero
CC4: ISI $R_{0,8-31}^{0,8-31}$ is equal to zero

Assembly Language Coding: MPFD R,X'(DW Op Addr)' RESULTS

DIVIDE FLOATING-POINT WORD
E400

$\begin{array}{llllllllllllllllllllllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20 & 21 & 22 & 23 & 24 & 25 & 26 & 27\end{array} 28 \quad 29 \quad 30 \quad 31$

The floating-point operand in memory (divisor) is accessed, and the fraction is divided into the fraction of GPR d. If either one or both of the floating-point numbers are negative, the one's complement of the exponent is taken. Both exponents are then stripped of their $40_{16}$ bias, and the exponent of the divisor is subtracted algebraically from the exponent of the dividend. The normalized and rounded quotient is placed in bit 0 and bit positions 8-31 of the GPR d. The resulting exponent is biased up by 4016 , and, if the resulting fraction is negative, the one's complement of the resulting fraction is placed in bits 1-7 of GPR d.

Operands are expected to be normalized.
$\left(R_{0,8-31}\right) /\left(\right.$ EWL $\left._{0,8-31}\right) \rightarrow R_{0,8-31}$
$\left(\mathrm{R}_{1-7}\right)-\left(\mathrm{EWL}_{1-7}\right) \rightarrow \mathrm{R}_{1-7}$
CC1: ISI arithmetic exception
CC2: ISI R $0,8-31$ is greater than zero
CC3: ISI $R_{0,8-31}^{0,8}$ is less than zero
CC4: ISI $R_{0,8-31}^{0,8-31}$ is equal to zero
Assembly Language Coding: DVFW R,X'(W Op Addr)'


DEFINITION The floating-point operand in memory (divisor)is accessed and the fraction is divided into the fraction of GPR d+1. If either one or both of the floating-point numbers are negative, the one's complement of the exponent is taken. Both exponents are then stripped of their $40_{16}$ bias, and the exponent of the divisor is subtracted algebraically from the exponent of the dividend. The normalized and rounded quotient is placed in bit 0 and bit positions $8-63$ of the GPR $d+1$. The resulting exponent is biased up by 4016 , and, if the resulting fraction is negative, the one's complement of the resulting fraction is placed in bits 1-7 of GPR d.

NOTE Operands are expected to be normalized.

SUMMARY EXPRESSION

CONDITION CODE RESULTS

Operands are expected to be nomalized.
$\left(R_{0,8-31}, R^{+1} 1_{0-31}\right) /\left(E W L_{0,8-31}, E W L+1_{0-31}\right)$
$\rightarrow R_{0,8-31},{ }^{R+1} 1_{0-31}$
$\left(R_{1-7}\right)-\left(E W L_{1-7}\right) \rightarrow R_{1-7}$
CC1: ISI arithmetic exception
CC2: ISI R $0,8-31$ is greater than zero
CC3: ISI R R $0,8-31$ is less than zero
CC4: ISI R0,8-31 is equal to zero
Assembly Language Coding: DVFD R,X'(DW Op Addr)'

## INSTRUCTIONS

GENERAL DESCRIPTION

INSTRUCTION FORMATS

MEMORY REFERENCE

INTERREGISTER

CONDITION CODE UTILIZATION

This group of instructions allows the mainframe to perform Execute, No Op, Halt, and Wait operations.

Control instructions use the Memory Reference and Interregister instruction formats. Several of the Control instructions vary the basic Interregister format in that certain portions are not used and are left blank.


Bits 0-5 define the Operation Code.
Bits 6-8 designate a General Purpose Register address (0-7).
Bits 9-10 designate one of three index registers.
Bit 11 indicates whether an indirect addressing operation is to be performed.

Bits 12-31 specify the address of the operand when the $X$ and I fields are equal to zero.


Bits 0-5 define the Operation Code.
Bits 6-8 designate the register to contain the result of the operation.

Bits 9-11 designate the register which contains the source operand.
Bits 12-15 define the Augmenting Operation Code.
Condition Code results for Execute operations will be dependent on the instruction that was performed. All other control operations leave the current Condition Code unchanged.


DEFINITION This instruction resets the highest active interrupt level and branches to the address indicated.

When coded indirect, this instruction causes the target PSW or PSD to be loaded into the CPU, resets the highest active interrupt level, and branches to the address in the PSW or PSD.

CONDITION CODE RESULTS

CC1: ISI if (I) is equal to one and (EWL ${ }_{1}$ ) is equal to one.
CC2: ISI if (I) is equal to one and (EWL ${ }_{2}$ ) is equal to one.
CC3: ISI if (I) is equal to one and (EWL $3_{3}^{2}$ ) is equal to one.
CC4: ISI if (I) is equal to one and ( $\mathrm{EWL}_{4}^{3}$ ) is equal to one.
Assembly Language Coding: BRI X'(Branch Addr)'

1. Used only with interrupts operating in Active mode.
2. Privileged instruction.
3. If granularity of PSD is MAP, the contents of the MAP are changed in accord with the instructions in PSS word 2.
4. This instruction cannot be used with Post-indexing.

DEFINITION Causes the PSD addressed by the instruction to be loaded into the Program
Status Doubleword Registers.
CC1: Changed by the PSD being loaded
CC2: Changed by the PSD being loaded
CC3: Changed by the PSD being loaded
CC4: Changed by the PSD being loaded
Assembly Language Coding: LPSD X'(PSD Addr)'
NOTES 1. Privileged instruction.
5. Causes system to go Mapped or Unmapped in accordance with codes in PSD that is being loaded.
6. This instruction does not modify contents of the MAP.
7. Attempt to execute this instruction in PSW mode will result in an undefined instruction trap.
8. The Block External Interrupts will be changed in accord with bits 48 and 49 of the PSD.


DEFINITION Causes the PSD addressed by the instruction to be loaded into the Program
Status Doubleword Registers, and the MAP to be loaded in accord with the
BPIX and CPIX contents of the PSD. If the PSD defines the mapped condition,
this instruction will cause the CPU to go mapped.

(MIDL) $\rightarrow$ Map Registers
SUMMARY
RESSION
SUMMARY
RESSION
CONDITION CODE ..... RESULTS
NOTES

CC1: Changed by the PSD being loaded
CC2: Changed by the PSD being loaded C3: Changed by the PSD being loaded CC4: Changed by the PSD being loaded

Assembly Language Coding: LPSDCM X'(PSD Addr)'
NOTES 1. Privileged instruction.
2. The Block External Interrupts will be changed in accord with bits 48 and 49 of the PSD.
3. Attempt to execute this instruction in $P S W$ mode will result in an undefined instruction trap.

LOAD CONTROL SWITCHES
0003


| DEFINITION | The contents of Control Switches (CSW) 0-15 are transferred to bit pos $0-15$ of the GPR specified by R. Bit positions 16-31 of the GPR specif by R are cleared to zeros. |
| :---: | :---: |
| SUMMARY EXPRESSION | $\left(\mathrm{CS}_{0-15}\right) \rightarrow \mathrm{R}_{0-15}$ |
|  | $0 \rightarrow \mathrm{R}_{15-31}$ |
| CONDITION CODE RESULTS | CC1: Always zero |
|  | CC2: ISI ( $\mathrm{R}_{0-31}$ ) is greater than zero |
|  | CC3: ISI ( $R_{0-31}^{0-31}$ ) is less than zero |
|  | CC4: ISI ( $\mathrm{R}_{0-31}$ ) is equal to zero |
| EXAMPLE | Memory Location: 06002 |
|  | Hex Instruction: 0383 ( $\mathrm{R}=7$ ) |
|  | Assembly Language Coding: LCS 7 |
| Before | PSWR GPR7 Control Switches 0, 6 set |
| Execution | 00006002 FFFFFFFF |
| After Execution | PSWR GPR7 |
|  | 1000600482000000 |
| Note | Bit positions 0 and 6 of GPR7 are set and all other bits are cleared. |

CC3 is set.
 RESULTS

The word in the GPR specified by $R$ is transferred to the Instruction register to be executed as the next instruction. If this instruction is not a Branch, the next instruction executed (following execution of the instruction in register R) is in the sequential memory location following the EXR instruction. If the GPR specified by $R$ does contain a Branch instruction, the Program Status Word Register (PSWR) is changed accordingly.

1. If two halfword instructions are in the GPR specified by $R$, only the left halfword instruction is executed.
2. An Unimplemented Instruction trap is generated if an EXR instruction attempts to execute an Unimplemented instruction or another Execute instruction.
3. The "PSD mode only" instructions cannot be targets of EXR, EXRR, or EXM.
$(R) \rightarrow I$

Defined by the executed instruction.
Assembly Language Coding: EXR R


The contents of the least significant halfword (bits $16-31$ ) of the GPR specified by $R$ are transferred to the most significant halfword position (bits 0-15) of the Instruction register to be executed as the next instruction. If this halfword instruction is not a Branch, the next instruction executed (following execution of the halfword instruction transferred to the Instruction register) is in the sequential memory location following the EXRR instruction. If the instruction transferred to the Instruction register is a Branch instruction, the Program Status Word Register (PSWR) is changed accordingly.

1. An unimplemented Instruction trap is generated if an EXRR instruction attempts to execute an Unimplemented instruction or another Execute instruction.
2. The "PSD mode only" instructions cannot be targets of EXR, EXRR, or EXM.

$$
\left(R_{16-31}\right) \rightarrow I_{0-15}
$$

Defined by the executed instruction.
Assembly Language Coding: EXRR R


DEFINITION

NOTES

SUMMARY EXPRESSION

CONDITION CODE RESULTS

The word in memory specified by the Effective Address (EA) is accessed and executed as the next instruction. If this instruction is not a Branch, the next instruction executed (following execution of the instruction specified by the EA) is in the next sequential memory location following the EXM instruction. If the instruction in memory specified by the EA is a Branch instruction, the Program Status Word Register (PSWR) is changed accordingly.

1. If two halfword instructions are in the memory location specified by the EA, bit 30 of the EA determines which halfword instruction is executed. When bit 30 equals zero, the left halfword is executed. When bit 30 equals one, right halfword is executed.
2. An Unimplemented Instruction trap is generated if an EXM instruction attempts to execute an Unimplemented instruction or another Execute instruction.
3. The "PSD mode only" instructions cannot be targets of EXR, EXRR, or EXM.
$\left(E W L_{0-31}\right) \rightarrow$ I, if $E A_{30}=0$
(EWL $16-31$ ) $\rightarrow$ I, if $E A_{30}=1$
Defined by the executed instruction.
Assembly Language Coding: EXM X'(Op Addr)'

$\begin{array}{lllllllllllllllllllllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20 & 21 & 22 & 23 & 24 & 25 & 26 \\ 27 & 28 & 29 & 30 & 31\end{array}$

| DEFINITION | The execution of this instruction causes computer operation to be stopped. This includes input/output transfers and the servicing of priority interrupts. I/O in progress will be completed, but no interrupts will be serviced. Leaving a HALT condition requires depressing the RUN/HALT switch on the Systems Control Panel. |
| :---: | :---: |
| CONDITION CODE | CC1: No change |
| RESULTS | CC2: No change |
|  | CC3: No change |
|  | CC4: No change |
|  | Assembly Language Coding: HALT |
| NOTE | This is a privileged instruction. |

0001


DEFINITION The execution of this instruction causes the CPU to enter the Ide mode and lights the Wait indicator on the System Control Panel. Input/output transfers and priority interrupt servicing continue. If an interrupt occurs during a Wait condition, a return to the wait occurs after the interrupt is serviced.

CONDITION CODE RESULTS

CC1: No change
CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: WAIT

NOTE If there is an attempt to execute a WAIT with interrupts blocked, a Block Mode Timeout Trap will be generated.


DEFINITION The Assembler uses the No Operation instruction to pad a halfword instruction which forces the next instruction to start on a word boundary, if the next instruction is a word instruction. It is also used whenever there is a need for an executable instruction that does not alter the machine status.

CONDITION CODE RESULTS

CC1: No change
CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: NOP

## 000A



DEFINITION INTRODUCTION

START IPU

STOP IPU TRAP 2F4

This instruction is a control class unprivileged instruction used to start and stop the operation of the Internal Processing Unit. When the SIPU instruction is executed, this instruction functions as a START IPU instruction in the CPU and a STOP IPU instruction in the IPU.

To start IPU processing, the CPU stores the new Program Status Doubleword (PSD) into words 3 and 4 of the Start IPU Trap Context Block which is pointed to by the address contained in the Start IPU trap vector location 2E4. The CPU then executes the SIPU $X^{\prime} 000 A^{\prime}$ instruction which sends a start signal to the IPU and informs the IPU that a new PSD is available for execution. The IPU.stores the old PSD into words 1 and 2 of the Start IPU Trap Context Block and IPU Status into word 5. The IPU then fetches the new PSD words 3 and 4 from the context block and begins to execute the instructions in memory as directed by the new PSD.

To stop the IPU processing, the CPU stores a new PSD in words 3 and 4 of the Stop IPU Trap Context Block (TCB) which is pointed to by the address contained in the Stop IPU Trap vector location 2F4. The Stop IPU Trap Context Block (TCB) is used when the IPU then executes an SIPU ( $X^{\prime} 000 A^{\prime}$ ) instruction which is imbedded in the IPU software code. The IPU stores the old PSD into words 1 and 2 of the context block and the IPU Status into word 5 of the context block. The IPU then traps the CPU at location $2 E 0$ which indicates that the IPU execution of the SIPU instruction has taken place. The IPU then fetches the new PSD from words 3 and 4 of the context block which can point to a privileged HALT or WAIT instruction to stop the IPU.

The new PSD in the STOP IPU context block may direct the IPU to execute code other than a HALT or WAIT instruction. This utilization of the Stop Trap allows the IPU to signal the CPU at milestones without stopping IPU execution. In either use of this stop IPU trap, the old PSD is stored into words 1 and 2 of TCB and the ending IPU status into word 5. The IPU DONE signal is sent to the CPU after storage of the old PSD and IPU status word and before vectoring to the new PSD address.

No change.


DEFINITION The execution of this instruction causes an interrupt request signal to be applied to interrupt priority $27_{16}$. Bit positions $6-15$ of the Instruction Word may be used to contain program flags which can be examined by the interrupt seryice routine.

CONDITION CODE CC1: No change
CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: CALM PROGRAM. FLAGS
NOTES 1. Interrupt level 27 must be enabled prior to execution of this instruction.
2. This instruction must not be executed with a higher priority level active.

C806


DEFINITION The execution of this instruction causes a pseudo-trap to the trap/interrupt vector for relative priority level 6. Bits $16-19$ may be used to index the interrupt vector (location 180) with up to 16 locations. This index vector address will point to a SVC vector table whose content will point to the trap subroutine.

Bits 20-31 are used for the call number. This call number serves as an identifier parameter for the software use.


| CONDITION CODE | CC1: | zero |
| ---: | :--- | :--- |
| RESULTS | CC2: | zero |
|  | CC3: | zero |
|  | CC4: | zero |

Assembly Language Coding: SVC IND, CALL\#
NOTE The CPU must have previously been set to PSD mode. Otherwise, an Undefined Instruction Trap will occur.


- DEFINITION The execution of this instruction causes the operating characteristic of the CPU to change to the mode specified by the contents of $R$.

The contents of R will be:


Bits 0-13 Must be zeros and reserved for future use.
Bit 14 Enable Block Mode Timeout Trap.
Bit 15 Enable PSD Traps ( $\mathrm{m} / \mathrm{c}$ halts if not enabled)
Bit 16-18 Reserved (must be zero).
Bit $190=$ PSW mode 55
1=PSD mode 75
CONDITION CODE CCl: No change
CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: SETCPU S
NOTE The PSD mode of operation must be enabled (allowed) by way of a hardware jumper on the C Board, or an Undefined Instruction Trap will occur.


DEFINITION
This instruction places the CPU Status Word into Register $R_{D}$. The source of the CPU Status Word is location $91_{H}$ in the CPU Scratchpad. After reporting status, bits 00-23 of the Status Word (in the Scratchpad) are set to zero. Bits 24-31 of the Scratchpad Status Word remain unchanged. The CPU Status Word in Register $R_{D}$ is defined as follows:

## Bit

$0=0$, CLASS $0,1,2$, OR E ERROR
$=1$, CLASS F (EXTENDED I/O) ERROR
. $1=0$, I/O PROCESSING ERROR
=1, INTERRUPT PROCESSING ERROR
2 FINAL BUS TRANSFER ERROR
3 BUS NO RESPONSE ERROR
4 I/O CHANNEL BUSY OR BUSY STATUS BIT ERROR
5 READY TIMEOUT ERRO
6 I/O DRT TIMEOUT ERROR
7 RETRY COUNT EXHAUSTED ERROR
8 OPERAND FETCH PARITY ERROR
9 INSTRUCTION FETCH PARITY ERRO
10 OPERAND NONPRESENT ERROR
11 INSTRUCTION NONPRESENT ERROR
12 UNDEFINED PSD MODE INSTRUCTION ERROR
13 MEMORY FETCH DRT TIMEOUT ERROR
14 RESET CHANNEL ERROR
15 CHANNEL WCS NOT ENABLED ERROR
16 MAP NOT FOUND
MAP REGISTER ADDRESS OVERFLOW (MAP
CONTEXT SWITCH)
17 UNEXPLAINED MEMORY ERROR
18 BRI I/O ERROR
19 UNDEFINED INSTRUCTION PSW MODE ONLY
20 MAP INVALID ACCESS OR MAP MODE RESTRICTION ERROR
21 IPL I/O OR MEMORY ERROR FLAG
22 CPU WCS NOT PRESENT ERROR
23 NOT USED
24 ENABLE ARITHMETIC EXCEPTION TRAP
25 DISABLE PSD MODE TRAPS
26 BLOCK MODE IS ACTIVE
27 CPU POWER FAIL UP MEMORY ERROR
28 NOT USED
29 NOT USED
30 NOT USED
$31=0$, CPU MODE PSW 55
=1, CPU MODE PSD 75

| CONDITION CODE | CC1: Not used |
| ---: | :--- |
| RESULTS | CC2: ISI PSD mode |
|  | CC3: ISI interrupts are blocked |
|  | CC4: ISI RD bits $0-23$ equal zero |
|  | Assembly Language Coding: RDSTS $R_{D}$ |



DEFINITION Sets bit 7 of PSD to enable Arithmetic Exception Trap.
CC1: No change
CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: EAE
NOTES 1. Halfword Instruction.
2. Attempt to execute this instruction in PSW mode will result in an Undefined Instruction Trap.

| $00$ |  | $\left\|\begin{array}{llllll} 0 & 0 & 0 & 0 & 0 & 0 \end{array}\right\|$ | 1110 |
| :---: | :---: | :---: | :---: |
| 123 |  |  |  |

## DEFINITION <br> Resets bit 7 of PSD to disable Arithmetic Exception Trap.

CC1: No change
CC2: No change
CC3: No change
CC4: No change
Assembly Language Coding: DAE
NOTES 1. Hal fword Instruction.
2. Attempt to execute this instruction in 55 mode will result in an Undefined Instruction Trap.

## INTERRUPT

 INSTRUCTIONSGENERAL
DESCRIPTION

INSTRUCTION FORMATS

INTERRUPT CONTROL

The Interrupt Control instruction group provides the availability to permit selective Enable, Disable, Request, Activate, and Deactivate operations to be performed on any addressed interrupt level. These instructions can only be executed when bit 0 of the PSWR equals one (Privileged State).

The following instruction format is used for all Interrupt Control operations: (Trap/Interrupt priorities are shown in Table 6-3.)


Bits 0-5 define the Operation Code.
Bits 6-12 define the binary priority level number of the interrupt being commanded.

Bits 13-15 define the Augmenting Operation Code.
Bits 16-31 unassigned.
All Interrupt Control instructions leave the current Condition Code unchanged.

Table 6-3. 32/70 Series Relative Trap/Interrupt Priorities

| INTERRUPT AND TRAP RELATIVE PRIORITY | INTERRUPT LOGICAL PRIORITY | INTERRUPT VECTOR LOCATION (IVL) | TCW ADDRESS ** | $\begin{aligned} & \text { IOCD } \\ & \text { ADDRESS } \\ & * * \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 |  | OF4 |  |  | Power Fail Safe Trap |
| 01 |  | OFC |  |  | System Override Trap (Not Used) |
| 02 |  | 0E8* |  |  | Memory Parity Trap |
| 03 |  | 190 |  |  | Nonpresent Memory Trap |
| 04 |  | 194 |  |  | Undefined Instruction Trap |
| 05 |  | 198 |  |  | Privilege Violation Trap |
| 06 |  | 180 |  |  | Supervisor Call Trap |
| 07 |  | 184 |  |  | Machine Check Trap |
| 08 |  | 188 |  |  | System Check Trap |
| 09 |  | 18C |  |  | Map Fault Trap |
| OA |  |  |  |  | Not Used |
| OB |  |  |  |  | Not Used |
| OC |  |  |  |  | Not Used |
| OD |  |  |  |  | Not Used |
| OE |  | 0 E 4 |  |  | Block Mode Timeout Trap |
| OF |  | 1A4* |  |  | Arithmetic Exception Trap |
| 10 | 00 | OFO |  |  | Power Fail Safe Interrupt |
| 11 | 01 | 0F8 |  |  | System Override Interrupt |
| 12 | 12 | 0E8* |  |  | ***Memory Parity Trap |
| 13 | 13 | OEC |  |  | Attention Interrupt |
| 14 | 14 | 140 | 100 | 700 | I/0 Channel 0 Interrupt |
| 15 | 15 | 144 | 104 | 708 | I/0 Channel 1 Interrupt |
| 16 | 16 | 148 | 108 | 710 | I/0 Channel 2 Interrupt |
| 17 | 17 | 14C | 10 C | 718 | I/0 Channel 3 Interrupt |
| 18 | 18 | 150 | 110 | 720 | I/0 Channel 4 Interrupt |
| 19 | 19 | 154 | 114 | 728 | I/0 Channel 5 Interrupt |
| 1A | 1A | 158 | 118 | 730 | I/0 Channel 6 Interrupt |
| 1 B | 1B | 15 C | 11 C | 738 | I/0 Channel 7 Interrupt |
| 1 C | 1 C | 160 | 120 | 740 | I/0 Channel 8 Interrupt |
| 1 D | 10 | 164 | 124 | 748 | I/0 Channel 9 Interrupt |
| 1 E | 1 E | 168 | 128 | 750 | I/0 Channel A Interrupt |
| 1 F | 1 F | 16 C | 12 C | 758 | I/0 Channel B Interrupt |
| 20 | 20 | 170 | 130 | 760 | I/0 Channel C Interrupt |
| 21 | 21 | 174 | 134 | 768 | I/O Channel D Interrupt |
| 22 | 22 | 178 | 138 | 770 | I/O Channel E Interrupt |
| 23 | 23 | 17 C | 13 C | 778 | I/O Channel F Interrupt |
| 24 | 24 | 190* |  |  | ***Nonpresent Memory Trap |
| 25 | 25 | 194* |  |  | ***Undefined Instruction Trap |
| 26 | 26 | 198* |  |  | ***Privilege Violation Trap |
| 27 | 27 | 19 C |  |  | Call Monitor Interrupt |
| 28 | 28 | 1 AO |  |  | Real-Time Clock Interrupt |
| 29 | 29 | 1A4* |  |  | ***Arithmetic Exception Interrupt |
| 2 A | 2A | 1 A8 |  |  | External/Software Interrupts |
| 2 B | 2B | 1 AC |  |  | External/Software Interrupts |
| 2 C | 2 C | 1 BO |  |  | External/Software Interrupts |

Table 6-3. 32/70 Series Relative Trap/Interrupt Priorities (Cont'd)

| INTERRUPT <br> AND TRAP <br> RELATIVE <br> PRIORITY | $\begin{aligned} & \text { INTERRUPT } \\ & \text { LOGICAL } \\ & \text { PRIORITY } \end{aligned}$ | INTERRUPT VECTOR LOCATION (IVL) | $\begin{gathered} \text { TCW } \\ \text { ADDRESS } \end{gathered}$ | $\begin{aligned} & \text { IOCD } \\ & \text { ADDRESS } \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2D | 2 D | $1 \mathrm{B4}$ |  |  | External/Software Interrupts |
| 2 E | 2 E | 1B8 |  |  | External/Software Interrupts |
| 2 F | 2 F | 1BC |  |  | External/Software Interrupts |
| 30 | 30 | 1 CO |  |  | External/Software Interrupts |
| 31 | 31 | $1 \mathrm{C4}$ |  |  | External/Software Interrupts |
| THROUGH | THROUGH | THROUGH |  |  | THROUGH |
| 77 78 | 77 | $\begin{aligned} & \text { 2DC } \\ & 2 E 0^{* * * *} \end{aligned}$ |  |  | External/Software Interrupts Ending of IPU Processing Trap (Used by CPU) |
| 79 |  | 2E4**** |  |  | Start IPU Processing Trap (Used by IPU) |
| 7 A |  | 2E8**** |  |  | Supervisor Call Trap (Used by IPU) |
| 7 B |  | 2EC**** |  |  |  |
| 7 C |  | 2FO**** |  |  | Call Monitor Trap (Used by IPU) |
| 70 | 70 | 2F4**** |  |  | Stop IPU Processing Trap (Used by IPU) |
| 7 E | 7 E | $2 F 8$ |  |  | External/Software Interrupts |
| 7F | 7F | 2FC |  |  | External/Software Interrupts |

* Vector Locations Shared With Traps
** For Nonextended I/O Devices
*** PSW Function - Now External/Software Interrupts - For PSD Mode.
**** IPU Related Traps (See Section II)
All Interrupts Are Externally Generated


DEFINITION

INSTRUCTION PRIORITY LEVEL FIELD

## CONDITION CODE

 RESULTSASSEMBLY LANGUAGE CODING

If bit position 0 of the PSWR is equal to one (Privileged State), the priority interrupt level specified by the priority level field (bits 6-12) in the Instruction Word (IW) is conditioned to respond to an interrupt signal. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation trap.

1. This instruction does not operate with priority levels $2_{16}-11_{16}$.
2. Any stored requests for the specified level are eligible to become active.
3. In the PSD mode, traps are always enabled.
4. This instruction has no affect on levels assigned to Class F I/O and is treated as NOP.
5. For levels 0 and 1 , the RTOM jumpers provide either constant enable or software enable/disable.

| Bits 6 through 12 | Priority Level (Hex) |
| :---: | :---: |
| 0010010 | 12 |
| 0010011 | 13 |
| 0010100 | 14 |
| - | - |
| - | - |
| - | - |
| 1111110 | $7 E$ |
| 1111111 | $7 F$ |

$$
\begin{array}{ll}
\text { CC1: } & \text { No change } \\
\text { CC2: } & \text { No change } \\
\text { CC3: } & \text { No change } \\
\text { CC4: }
\end{array}
$$

EI ,LEVEL

NOTE
Any stored requests for the specified level are eligible to become active.


DEFINITION

## NOTES

INSTRUCTION
PRIORITY

## LEVEL FIELD

## CONDITION CODE

 RESULTSASSEMBLY
LANGUAGE CODING

If bit position 0 of the PSWR is equal to one (Privileged State), an interrupt request signal is applied to the interrupt level specified by the priority level field (bits 6-12) in the Instruction Word (IW). This signal simulates the signal generated by the internal or external condition connected to the specified level. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation Trap. The interrupt request signal is stored in the specified level whether or not it is enabled and/or active.

1. This instruction does not operate with priority levels $2_{16}-11_{16}$.
2. For RI's on levels 0 or 1 , the RTOM jumpers select either that levels 0 and 1 are enabled, or that software enables are required.
3. This instruction has no affect on levels assigned to Class F I/O and is treated as NOP.

| Bits 6 through 12 | Priority Leve1 (Hex) |
| :---: | :---: |
| 0000000 | 00 |
| 0000001 | 01 |
| 0010010 | 12 |
| - | - |
| - | - |
| 1111110 | $7 E$ |
| 1111111 | $7 F$ |

CC1: No change
CC2: No change
CC3: No change
CC4: No change
RI LEVEL

| $\begin{array}{lllllll} 1 & 1 & 1 & 1 & 1 & 1 \\ \hline \end{array}$ | PRIORITY LEVEL |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |

DEFINITION

INSTRUCTION
PRIORITY
LEVEL FIELD

If bit position 0 of the PSWR is equal to one (Privileged State), a signal is applied to set the active condition in the priority interrupt level specified by the priority level field (bits 6-12) in the Instruction Word (IW). The active level is set in the specified level whether or not that level is enabled. This condition prohibits this level and any lower levels not already in service from being serviced until this level is deactivated. However, request signals occurring at this or lower levels are stored for subsequent servicing. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation Trap.

NOTES 1. This instruction does not operate with priority levels $2_{16}-11_{16}$.
2. This instruction has no affect on levels assigned to Class F I/O and is treated as NOP.

| Bits 6 through 12 | Priority Leve1 (Hex) |
| :---: | :---: |
| 0000000 | 00 |
| 0000001 | 01 |
| 0010010 | 12 |
| - | - |
| - | - |
| 1111110 | $7 E$ |
| 1111111 | $7 F$ |

## CONDITION CODE RESULTS

$$
\begin{array}{ll}
\text { CC1: } & \text { No change } \\
\text { CC2: No change } \\
\text { CC3: No change } \\
\text { CC4: No change }
\end{array}
$$

ASSEMBLY LANGUAGE CODING

FCO1


DEFINITION

INSTRUCTION
PRIORITY LEVEL FIELD

## CONDITION CODE RESULTS

ASSEMBLY LANGUAGE CODING

If bit position 0 of the PSWR is equal to one (Privileged State), the priority interrupt level specified by the priority level field (bits 6-12) in the Instruction Word (IW) is disabled and will not respond to an interrupt signal. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation Trap. The active state of the interrupt is not affected.

1. Any unserviced request signal at this level is cleared by execution of this instruction.
2. This instruction does not operate with priority levels $2_{16}-11_{16}$.
3. In the PSD mode, traps are always enabled.
4. This instruction has no affect on levels assigned to Class F I/O and is treated as NOP.
5. For levels 0 and 1 , the RTOM jumpers provide either constant enable or software enable/disable.

| Bits 6 through 12 | Priority Level (Hex) |
| :---: | :---: |
| 0010010 | 12 |
| 0010011 | 13 |
| 0010100 | 14 |
| - | - |
| - | - |
| 1111110 | $7 E$ |
| 1111111 | $7 F$ |

CC1: No change

CC2: No change

CC3: No change

CC4: No change

DI LEVEL


$$
\begin{array}{llllllllllllllllllllllllllllll}
0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20 & 21 & 22 & 23 & 24 & 25 & 26 & 27 & 28 & 29 \\
30 & 31
\end{array}
$$

DEFINITION

INSTRUCTION PRIORITY LEVEL FIELD

If bit position 0 of the PSWR is equal to one (Privileged State), a signal is applied to reset the active condition for the priority interrupt level specified by the priority level field (bits 6-12) in the Instruction Word. The specified level is set inactive whether the level is enabled or disabled. Execution of the Deactivate Interrupt instruction does not clear any request signals on the specified level or any other level. If bit position 0 of the PSWR is equal to zero (Unprivileged State), execution of this instruction will generate the Privileged Violation Trap.

1. This instruction does not operate with priority levels $\mathbf{2}_{16}-11_{16}$.
2. This instruction has no affect on levels assigned to Class F I/O and is treated as a NOP.
3. In PSD mode, DAI and the following instruction are executed as an uninterruptible pair.
4. Using a Deactivate Interrupt and then LPSD (Load Program Status Doubleword) or a Deactivate Interrupt and then LPSDCM, is preferable to using a BRI (faster)

| Bits 6 through 12 | Priority Level (Hex) |
| :---: | :---: |
| 0000000 | 00 |
| 0000001 | 01 |
| 0010010 | 12 |
| - | - |
| - | - |
| - | $7 E$ |
| 1111110 | $7 F$ |

CONDITION CODE
RESULTS

ASSEMBLY
LANGUAGE
CODING
$\begin{array}{ll}\text { CC1: No change } \\ \text { CC2: No change } \\ \text { CC3: No change } \\ \text { CC4: } & \text { No change }\end{array}$
DAI LEVEL


## DEFINITION

CONDITION CODE RESULTS

ASSEMBLY LANGUAGE CODING

The Activate Channel Interrupt will cause the addressed channel to begin actively contending with other interrupt levels, causing a blocking of its level, and all lower priority levels, from requesting an interrupt. If a request is currently pending in the channel, the request interrupt is removed but the interrupt level remains in contention.

Bits 0-5 specify the operation code, octal 77.
Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress field to form the logical channel and subaddress.

Bits 9-12 specify the operation as an ACI, hex $E$.
Bits 13-15 specify the augment code, octal 7.
Bits 16-31 specify a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If $R$ is zero only, constant will be used to specify the logical channel and subaddress.
$C C 1,2,3$, and $4=(0000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class $F$ Condition Codes on page 6-214 of this manual.

ACI R,'(Constant)'

NOTES

1. Condition Codes, after execution of the ACI, will be set and can be tested by a subsequent BCT or BCF to determine if the ACI was accepted by the channel.
2. If this instruction is executed for a Non-Class $F$ channel, an Undefined Instruction Trap will occur.

FC67


DEFINITION The Enable Channel Interrupt causes the addressed channel to be enabled to request interrupts from the CPU.

Bits 0-5 specify the operation code, octal 77.
Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress field to form the logical channel and subaddress.

Bits 9-12 specify the operation as ECI, hex $C$.
Bits 13-15 specify the augment code, octal 7.
Bits 16-31 specify a constant that will be added to the contents of R to form the logical channel and subaddress. If $R$ is zero only constant will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

ASSEMBLY LANGUAGE CODING

CC1, 2, 3, and $4=(0000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations, refer to the Class F Condition Codes on Page 6-214 of this manual.

ECI R,'(Constant)'

NOTES 1. Condition Codes after execution of the ECI will be set and can be tested by a subsequent BCT or BCF to determine if the ECI was accepted by the channel.
2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.


DESCRIPTION

CONDITION CODE RESULTS

ASSEMBLY LANGUAGE CODING

NOTES

The Disable Channel Interrupt causes the addressed channel to be disabled from requesting interrupts from the CPU.

Bits 0-5 specify the operation code, octal 77.
Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress field to form the logical channel and subaddress.

Bits 9-12 specify the operation as DCI, hex $D$.
Bits 13-15 specify the augment code, octal 7.
Bits 16-31 specify a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If $R$ is zero, only constant will be used to specify the logical channel and subaddress.
CC1, 2,3 , and $4=(0000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class $F$ Condition Codes on page 6-214 of this manual.

DCI R,'(Constant)'

1. Condition Codes after execution of the DCI will be set and can be tested by a subsequent BCT or BCF to determine if the DCI was accepted by the channel.
2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

DEACTIVATE CHANNEL INTERRUPT
FC7F



DEFINITION

CONDITION CODE

ASSEMBLY
LANGUAGE
CODING
NOTES

The Deactivate Channel Interrupt will cause the addressed channel to remove its interrupt level from contention. If a request interrupt is currently queued, the deactivate will cause the queued request to actively request if the channel is enabled.

| Bits 0-5 | specify the operation code, octal 77. <br> Bits 6-8 |
| :--- | :--- |
| specify the General Purpose Register, when nonzero, <br> whose contents will be added to the channel and <br> subaddress fields to form the logical channel and <br> subaddress. |  |
| Bits 9-12 13-15 | specify the operation as DACI, hex F. <br> specify the augment code, octal 7. |
| Bits 16-31 $\quad$specify a constant that will be added to the contents <br> of R to form the logical channel and subaddress. If R <br> is zero, only constant will be used to specify the logical <br> channel and subaddress. |  |

$\mathrm{CC1}, 2,3$, and $4=(0000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations, refer to the Class F Condition Codes on page 6-214 of this manual.

DACI R,'(Constant)'

1. Condition Codes after execution of the DACI will be set and can be tested by a subsequent BCT or BDF to determine if the DACI was successfully executed.
2. On PSD mode, the DACI and following instructions are executed as an uninterruptible pair.
3. Using Deactivate Channel Interrupt and LPSD or Deactivate Channel Interrupt and LPSDCM is preferable to using a BRI.
4. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.
5. All DACI instruction abnomalities or $1 / 0$ protocol violations are connected to the System Check Trap unless an initial channel nonpresent or inoperable condition is found.

0006


DEFINITION The execution of this instruction prevents the CPU from sensing all interrupt requests generated by the I/O channel and RTOM.

## CONDITION CODE RESULTS

CC1: No change
CC2: No change
CC3: No change
CC4: No change
ASSEMBLY
BEI LANGUAGE CODING

NOTE The CPU must have previously been set to PSD mode.


DEFINITION The execution of this instruction causes the CPU to sense all interrupt requests generated by the I/O channel and RTOM.

CONDITION CODE
RESULTS

ASSEMBLY LANGUAGE CODING

CC1: No change
CC2: No change
CC3: No change
CC4: No change
UEI

NOTE

The CPU must have previously been set to PSD mode.

## INPUT/OUTPUT

## INSTRUCTIONS

GENERAL DESCRIPTION

INSTRUCTION FORMATS

INPUT/OUTPUT

CONDITION CODE UTILIZATION

The Input/Output instructions provide the capability to perform Command or Test operations to attached peripheral devices. Both the Command Device and the Test Device instructions cause a 16 -bit function code to be sent to the device specified by the instruction.

The following instruction format is used by both Input/Output instructions.



Bits 0-5 define the Operation Code.
Bits 6-12 designate the device number.
Bits 13-15 define the Augmenting Operation Code.
Bits 16-31 contain the 16-bit function code.
The Condition Code is set during execution of a Test Device instruction to indicate the result of the test being performed. The Command Device instruction leaves the current Condition Code unchanged.

I NSTRUCTION FORMAT

All Class F I/O instructions will be in the following format:


Op Code bits 0-5 and Aug Code bits 13-15 must contain ones. The R field (bits 6-8), if nonzero, specifies the general register whose contents will be added to the channel and subaddress field bits $16-31$ to form the logical channel and subaddress. If $R$ is specified as zero, only the channel and subaddress fields will be used. The format of the computed logical channel and subaddress is:


The subaddress will be ignored by the channel if the operation does not apply to a controller or device.

The sub op field bits 09-12 specify the type of operation that is to be performed as described below:

BITS 09-12 SUB OP
$0000-X^{\prime} 0^{\prime} \quad$ Unassigned
0001 - X'1' Unassigned
0010 - X'2' START I/0 (SIO)
$0011-X^{\prime} 3^{\prime} \quad$ TEST I/0 (TIO)
0100 - X'4' STOP I/O (STPIO)
0101 - X'5' RESET CHANNEL (RSCHNL)
0110 - X'6' HALT I/O (HIO)
0111 - X'7' GRAB CONTROLLER (GRIO)
$1000-x^{\prime} 8$ R $\quad$ RESET CONTROLLER (RSCTL)
1001 - X'9' ENABLE WRITE CHANNEL WCS (ECWCS)
1010 - X'A' Unassigned
1011 - X'B' WRITE CHANNEL WCS (WCWCS)
$1100-X^{\prime} C^{\prime} \quad$ ENABLE CHANNEL INTERRUPT (ECI)
1101 -X'D' DISABLE CHANNEL INTERRUPT (DCI)
1110 - X'E' ACTIVATE CHANNEL INTERRUPT (ACI)
1111 -X'F' DEACTIVATE CHANNEL INTERRUPT (DACI)
NOTES

1. Channel must be ICL'd as Class F.
2. EXR, EXRR, and EXM may not be used.
3. Must be in PSD mode.
4. CCs must be tested after each instruction.
5. CD, TD, EI, DI, AI, DAI, and RI cannot be executed to Class $F$ channel.

The condition codes will be set for the execution of all Class F I/O instructions and indicate the successful or unsuccessful initiation of an I/O instruction. The condition codes can be set by the CPU, for channel busy and inoperable or undefined channel, or by the information passed directly from the channel. The assignments for the condition codes are:
CC1 CC2 CC3 CC4

| 0 | 0 | 0 | 0 | REQUEST ACTIVATED, WILL ECHO STATUS |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | CHANNEL BUSY |
| 0 | 0 | 1 | 0 | CHANNEL INOPERABLE OR UNDEFINED |
| 0 | 0 | 1 | 1 | SUBCHANNEL BUSY |
| 0 | 1 | 0 | 0 | STATUS STORED |
| 0 | 1 | 0 | 1 | UNSUPPORTED TRANSACTION |
| 0 | 1 | 1 | 0 | UNASSIGNED |
| 0 | 1 | 1 | 1 | UNASSIGNED |
| 1 | 0 | 0 | 0 | REQUEST ACCEPTED AND QUEUED, NO ECHO STATUS |
| 1 | 0 | 0 | 1 | UNASSIGNED |
| 1 | 0 | 1 | 0 | UNASSIGNED |
| 1 | 0 | 1 | 1 | UNASSIGNED |
| 1 | 1 | 0 | 0 | UNASSIGNED |
| 1 | 1 | 0 | 0 | UNASSIGNED |
| 1 | 1 | 1 | 0 | UNASSIGNED |
| 1 | 1 | 1 | 1 | UNASSIGNED |

Although 16 encoded condtions are possible, only the assigned patterns will occur.


| DEFINITION | The contents of the Command Code field (bits 16-31) are transferred to the Device Controller Channel specified by the device address contained in bit positions 6-12 of the Instruction Word. |
| :---: | :---: |
| CONDITION CODE RESULTS | CCI: No change <br> CC2: No change <br> CC3: No change <br> CC4: No change |
| ASSEMBLY EXAMPLE | Dev Comm Command Add Code |
|  | CD X'7A', ${ }^{\prime} 8000{ }^{\prime}$ Output data to device 7A |
|  | CD $\mathrm{X}^{\prime} 78^{\prime}, \mathrm{X}^{\prime} 9000{ }^{\prime} \quad$ Input data from device 78 |
| NOTES | 1. Class $0,1,2,3$, and E I/O Processor instruction only. |
|  | 2. If the CPU is in the PSW mode and a CD instruction to a Class F channel is attempted, a No Operation (NOP) will be executed instead. |
|  | 3. If the CPU is in the PSD mode and a CD instruction to a Class $F$ channel is attempted, a System Check Trap will occur. |



DEFINITION

NOTE

CONDITION CODE RESULTS

ASSEMBLY EXAMPLE

NOTES

The contents of the Test Code field (bits 16-27) are transferred to the Device Controller Channel (DCC) specified by the device address contained in bit positions 6-12 of the Instruction Word. The device test defined by the Test Code is performed in the DCC, and the test results are stored in Condition Code bits 1-4 ( $\left.C C_{1-4}\right)$.

A TD having a unique Test Code is available with most peripheral devices. Execution of a TD with this code causes a snapshot of all device and DCC status to be stored in memory. The individual peripheral device reference manuals define the operation of this instruction with each device.

Test results defined for specific peripheral device.

TD $X^{\prime} 10^{\prime}, X^{\prime} 8000^{\prime} \quad$ Request the Controller Status for unit 10
TD $\quad X^{\prime} 10^{\prime}, X^{\prime} 2000^{\prime} \quad$ Request the Device status for unit 10

1. Class $0,1,2,3$, and $E I / 0$ Processor instruction only.
2. If the CPU is in the PSW mode and a TD instruction to a Class $F$ channel is attempted, the following Condition Codes will be set:
```
a. TD 8000 - CC3 (Channel Error)
b. TD 4000 - CC3 (Program Violation
c. TD 2000 - CC2 (Status Transfer Not Performed)
```

3. If the CPU is in the PSD mode and a $T D$ instruction to a Class $F$ channel is attempted, a System Check Trap will occur.

START I/0
FC17


DEFINITION Start I/O will be used to begin I/O execution or to return appropriate Condition Codes and status if I/O execution could not be accomplished.

Bits 0-5 specify the operation code, octal 77.
Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.

Bits 9-12 specify the operation as an SIO, hex 2.
Bits 13-15 specify the augment code, octal 7.
Bits 16-31 specify a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If $R$ is zero, only bits $16-31$ will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

ASSEMBLY LANGUAGE CODING
$\mathrm{CC1}, 2,3$, and $4=\left(000 \mathrm{O}_{2}\right)$ or $\left(100 \mathrm{O}_{2}\right)$

This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on page 6-214 of this manual.

SIO R,'(Constant)'

NOTES

1. Condition Codes, after execution of an SIO, will be set and can be tested by a subsequent BCT or BCF to ascertain if the I/O was accepted.
2. If this instruction is executed for a Non-Class $F$ channel, an Undefined Instruction Trap will occur.

TEST I/O
FC1F


ASSEMBLY LANGUAGE CODING

NOTES 1. Condition Codes, after execution of the TIO, will be set and can be tested by a subsequent BCT or BCF to ascertain channel/controller/device state.
2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.


DEFINITION
The STOP I/O (STPIO) is used to terminate the current I/O operation after the completion of the current IOCD. The STOP I/O applies only to the addressed subchannel, and the only function is to suppress command and data chain flags in the current IOCD.

Bits 0-5 specify the operation code, octal 77.
Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.

Bits 9-12 specify the operation as a STPIO, hex 4.
Bits 13-15 specify the augment code, octal 7.
Bits 16-31 specify a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If $R$ is zero, only bits $16-31$ will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

ASSEMBLY LANGUAGE CODING

NOTES

CC1, 2, 3, and $4=(0000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class $F$ Condition Codes on page 6-214 of this manual.

STPIO R,'(Constant)'

1. Condition Codes, after execution of an STPIO, will be set and can be tested by a subsequent BCT or BCF to ascertain the channel/controller/ device state.
2. If this instruction is executed for a Non-Class F channel, an Undefined Instruction Trap will occur.

FC2F


DEFINITION
The Reset Channel (RSCHNL) causes the addressed channel to cease and reset all activity and to return to the idle state. The channle will also reset all subchannels. No controller or device will be affected. Any requesting or active interrupt level will be reset.

Bits 0-5 specify the operation code, octal 77.
Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.

Bits 9-12 specify the operation as a RSCHNL, hex 5.
Bits 13-15 specify the augment code, octal 7.
Bits 16-31 specify a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If $R$ is zero, only bits $16-31$ will be used to specify the logical channel and subaddress.
$\mathrm{CCL}, 2,3$, and $4=(0000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class $F$ Condtion Codes on page 6-214 of this manual.

RSCHNL R,'(Constant)'

NOTES 1. Condition Codes, after execution of a RSCHNL, will be set and can be tested by a subsequent BCT or BCF to ascertain the channel/controller/ device state.
2. If this instruction is executed for a Non-Class $F$ channel, an Undefined Instruction Trap will occur.

HALT I/O

DEFINITION

CONDITION CODE RESULTS

ASSEMBLY LANGUAGE CODING

FC37


Halt I/O (HIO) is used to cause an immediate but orderly termination in the controller. The Device End condition will notify the software of the actual termination in the controller; thus, indicating its availability for new requests. If the Halt I/O caused the generation of status relating to the terminated I/O operation, then the Device End condition for the termination of the I/O operation will be the only Device End condition generated.

Bits 0-5 specify the operation code, octal 77.
Bits 6-8 specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.

Bits 9-12 specify the operation as a HIO, hex 6 .
Bits 13-15 specify the augment code, octal 7.
Bists 16-31 specify a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If $R$ is zero, only bits $16-31$ will be used to specify the logical channel and subaddress.

CC1, 2, 3, and $4=(0000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class $F$ Condition Codes on page 6-214 of this manual.

HIO R,'(Constant)'

1. Condition Codes after execution of the HIO, will be set and be tested by a subsequent BCT or BCF to ascertain if the HIO was successfully executed.
2. If this instruction is executed for a Non-Class $F$ channel, an Undefined Instruction Trap will occur.


| DEFINITION | The Grab Controller (GRIO) will cause the addressed controller to release itself from the currently assigned channel and to reserve itself for the grabbing channel. |
| :---: | :---: |
|  | Bits 0-5 specify the operation code, octal 77. |
|  | Bits 6-8 <br> specify the General Purpose Register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress. |
|  | Bits 9-12 specify the operation as GRIO, hex 7. |
|  | Bits 13-15 specify the augment code, octal 7. |
|  | Bits $16-31$ specify a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If R is zero, only bits $16-31$ will be used to specify the logical channel and subaddress. |
| ONDITION CODE RESULTS | CC1, 2, 3, and $4=(0000)_{2}$ or (1000) 2 |
|  | This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class $F$ Codes on page 6-214 of this manual. |
| ASSEMBLY LANGUAGE CODING | GRIO R,'(Constant)' |
| NOTES | 1. Condition Codes, after execution of the GRIO, will be set and can be tested by a subsequent BCT or BCF to determine if the GRIO was successfully executed. |
|  | 2. If this instruction is executed for a Non-Class $F$ channel, an Undefined Instruction Trap will occur. |

ASSEMBLY LANGUAGE CODING

RESET CONTROLLER
FC47


This instruction causes the addressed controller to be completely reset. In addition, the subchannel and all pending and generated status conditions are cleared.

Bits 0-5 specify the operation code, octal 77.
Bits 6-8 specify the General Purpose Register ( $R$ ), when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.

Bits 9-12 specify the operation as RSCTL, hex 8.
Bits 13-15 specify the augment code, octal 7.
Bits 16-31 specifies a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If $R$ is zero, only bits 16-31 will be used to specify the logical channel and subaddress.
$\mathrm{CCl}, 2,3$, and $4=(000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on page 6-214 of this manual.

RSCTL R,'(Constant)'

NOTE Instruction Trap will occur.

3 FFF TOP ADDRESS


The Enable Channel WCS Load (ECWCS) sets an interlock within the CPU to enable the loading of WCS. The ECWCS must be the first of a 2-instruction sequence.

Bits 0-5 Specify the operation code, octal 77.
Bits 6-8 Specify the general register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.

Bits 9-12 Specify the operation as an ECWCS, hex 9.
Bits 13-15 Specify the augment code, octal 7.
Bits 16-31 Specify a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If $R$ is zero, only bits $16-31$ will be used to specify the logical channel and subaddress.

CC1, 2, 3, and $4=(0000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations, refer to the Class F Condition Codes on page 6-214 of this manual.

ECWCS R,'(Constant)'

1. Condition Codes after the execution of the ECWCS instruction will be

ASSEMBLY
LANGUAGE
CODING
NOTES set and can be tested by a subsequent BCT or BCF to ascertain whether the ECWCS instruction was successfully executed.
2. If this instruction is executed for a Non-Class $F$ channel, an Undefined Instruction Trap will occur.

ASSEMBLY LANGUAGE CODING

WRITE CHANNEL WCS
FC5F


The Write Channel WCS (WCWCS) causes the loading of the channel WCS. The WCWCS must be the second instruction executed to the Class F I/O controller, the first being ECWCS, without any intervening I/O instructions to the Class F I/O controller to be loaded.

Bits 0-5 Specify the operation code, octal 77.
Bits 6-8 Specify the general register, when nonzero, whose contents will be added to the channel and subaddress fields to form the logical channel and subaddress.

Bits 9-12 Specify the operation as a WCWCS, hex B.
Bits 13-15 Specify the augment code, octal 7.
Bits 16-31 Specify a constant that will be added to the contents of $R$ to form the logical channel and subaddress. If $R$ is zero, only bits $16-31$ will be used to specify the logical channel and subaddress.
$\mathrm{CCl}, 2,3$, and $4=(0000)_{2}$ or $(1000)_{2}$
This indicates that the instruction was accepted. For other Condition Code combinations refer to the Class F Condition Codes on page 6-214 of this manual.

WCWCS R,'(Constant)'

1. The information that is required by the WCS load will be passed to the Class FI/O controller by a parameter list. The IOCD address location specified for this controller will be initialized by software prior to the execution of this instruction. The subaddress field will be ignored.
2. If this instruction is executed for a Non-Class $F$ channel, an Undefined Instruction Trap will occur.
3. If the WCWCS instruction is not preceded by an ECWCS instruction, a System Check Trap will occur.

$\begin{aligned} & \text { Real Data Address: } \text { Bits } 8-31 \text { (MSW) will contain the address of the } \\ & \text { memory location for the first word to be loaded. }\end{aligned}$
Start WCS Address: Bits $0-15$ (LSW) will contain the address of WCS where the first word is to be loaded.

Byte Count: Bits $16-31$ (LSW) will contain the number of bytes to be loaded.

## SECTION VII

## CONTROL PANEL

## INTRODUCTION

PANEL LOCK

POWER

RUNALT

SYSTEM RESET

ATTENTION

INITIAL PROGRAM LOAD

CLOCK OVERRIDE

This section describes the function and operation of the Serial System Control Panel of the $32 / 70$ Series Computer. Figure 7-1 shows the controls, keyboards, and displays of the Serial System Control Panel.

The PANEL LOCK switch is a two-position rotary key switch having an unlocked and locked position. The turnkey can be removed in either position. When the switch is in the unlocked position, all panel keys on the Serial System Control Panel are operational. In the locked position, all panel keys are disabled except for the ATTENTION key and those panel keys for write/read of control switches on the Hexadecimal Keyboard and the Function Keyboard which remain operational at all times.

The POWER switch is a two-position latching pushbutton which provides the capability to power the system on or off. The state of the power is determined by the RUN and HALT indicators. When the power is on, either the RUN or HALT indicator is on. When the power is off, all indicators on the panel will be off.

Depressing the RUN/HALT key while the CPU is in the Halt mode causes the CPU to enter the Run mode and begin executing instructions from the location specified in the Program Status Word.

Depressing the RUN/HALT key while the CPU is in the Run mode causes the CPU to enter the Halt mode. In the Halt mode, the CPU no longer executes instructions from memory; instead, it is placed in a microroutine which monitors selected panel support functions.

Depressing the ATTENTION key causes an interrupt to occur at the Attention Interrupt level, priority level $13_{16}$.

Depressing the INITIAL PROGRAM LOAD key when the CPU is in the Halt mode puts the CPU in the Initial Program Load mode. This initiates the microprogram loading sequence which consists of reading a dedicated device address and then reading from the specified device. The device number is entered through the Serial System Control Panel.

Depressing the CLK OVRD key activates the override condition; no further interrupts from the Real-Time Clock or the Interval Timer will be permitted. A second depression of this key deactivates the clock override condition.

## OPERATION/MODE INDICATORS

The Operation/Mode indicators consist of single-bit, light-emitting diodes. These indicators display either the operational mode of the CPU or a conditioned interruption in computer operation. ERROR

INTERRUPT
ACTIVE

PARITY The PARITY ERROR display, when lit, indicates that a memory parity error has occurred during a CPU memory access.

The INTERRUPT ACTIVE display is on if any interrupt (I/0 or external) is in the active state.


## STSMENES

| $\substack{\text { PARITY } \\ \text { ERRob }}$ | $\substack{\text { interaupt } \\ \text { active }}$ | clock <br> override | run | halt | wait |
| :--- | :--- | :--- | :--- | :--- | :--- |



CLOCK The CLOCK OVERRIDE display is on when the clock override condition is

HALT The HALT display is on when the CPU is in the Halt mode. In this mode, no instructions are executed.

WAIT The WAIT display is on when the CPU is in the Wait state: that is, no instructions are being executed. However, I/O operations continue to completion. active (The CLK OVRD key is depressed.)

The RUN display is on when the CPU is in the Run mode. While in the Run mode, the CPU is executing instructions.

## KEYBOARDS

HEXADECIMAL KEYBOARD

The Hexadecimal keyboard and the Function keyboard operate in conjunction with the panel displays as a unified Input/Output device to the CPU. Operation of the keyboards provides the capability to selectively store and/or read data in memory or in registers.

The Hexadecimal keyboard, referred to as the "Hex keyboard," is used to either enter data into the B-Display or to enter the source/destination of the panel function to be performed. The dual function of each Hex keyboard key is indicated by the upper and lower case values printed on each key.

The upper case values are used when data is entered into the B-Display. The upper case values are enabled by first depressing the Function keyboard KEYBOARD key. The Function keyboard KEYBOARD key causes the B-Display to be cleared and the KEYBOARD indicator to illuminate. When the KEYBOARD indicator is illuminated, all entries from the Hex keyboard are interpreted as data and are entered into the B-Display by a 4-bit left shift of the contents of the B-Display and insertion of the hex value of the depressed key into the four least significant bit positions (hex digit) of the B-Display. If the 32-bit capacity of the B-Display is exceeded, the most significant four bits of the B-Display are shifted out of the display and lost, and the new digit is loaded into the least significant bit positions.

The lower case values of the Hex keyboard are used to specify the source/destination of a function to be performed by the Serial System Control Panel. The lower case values are enabled by first depressing the Function keyboard $\frac{\text { WRITE }}{X}$ key or the $\frac{\text { READ }}{X}$ keys, causing the subsequent entry from the Hex keyboard to be interpreted as the source/destination of the Write or Read function. When a source/destination is entered in the Hex keyboard, it causes a corresponding indicator to illuminate on the Serial System Control Panel. The Hex keyboard keys that cause an indicator to illuminate are listed as follows:

1. The $\frac{0}{\text { REG }}, \frac{2}{\text { REG }}, \frac{4}{\text { REG }}$, and $\frac{6}{\text { REG }}$ keys cause the EVEN register Hex indicator to indicate the hexadecimal value of the even register addressed.
2. The $\frac{1}{\text { REG }}, \frac{3}{\text { REG }}, \frac{5}{\text { REG }}$, and $\frac{7}{\text { REG }}$ keys cause the ODD REGISTER Hex indicator to indicate the hexadecimal value of the odd register addressed.
3. The $\frac{8}{M A}$ key causes the MEMORY ADDRESS indicator to illuminate.
4. The $\frac{9}{P S W}$ key causes the PSW (Program Status Word) indicator to illuminate.
5. The $\frac{A}{P C}$ key causes the PROGRAM COUNTER indicator to illuminate.
6. The $\frac{B}{C S W S}$ key causes the CONTROL SWITCHES indicator to illuminate.
7. The $\frac{C}{M D}$ key causes the MEMORY DATA indicator to illuminate.
8. The $\frac{D}{E A}$ key causes the EFFECTIVE ADDRESS indicator to illuminate.
9. The $\frac{E}{\text { PSD2 }}$ key causes the second word of the PSD to be displayed in the B-Display.
10. The $\frac{F}{\text { CONV }}$ key causes a logical address in the $A-D i s p l a y$ to be converted to a 24-bit physical address and be displayed in the $B$ Display.

FUNCTION KEYBOARD
$\frac{\text { WRITE }}{X}$ KEY

INC ' $A$ ' \& READ KEY

The Function keyboard sets the function to be performed by the Control Panel according to the key that is depressed. The functions that can be selected by the Function keyboard keys are as follows:
Depressing the $\frac{\text { WRITE }}{X}$ key causes the operand in the B-Display to be stored in the destination specified by a subsequent depression of a Hex keyboard key. The lower case value of the Hex keyboard key describes the destination of the operand and the function indicator that will illuminate. The use of the Hex keyboard $\frac{D}{E A}$ key is prohibited for the destination of a Write function. If the Hex keyboard $\frac{C}{M D}$ is depressed, the contents of the A-Display (which must contain a valid memory address, PSW, or Program Counter Value) are used to address memory. The operand in the B-Display is stored at that memory address.

Depressing the $\frac{R E A D}{X}$ key causes the operand specified by a subsequent depression of a Hex keyboard key to be loaded into either the A- or B-Display. The lower case value of the Hex keyboard key describes the source of the operand and the function indicator that will illuminate. The use of the Hex keyboard $\frac{8}{M A}$ key is prohibited as a source of a Read function.
If the Hex keyboard $\frac{C}{M D}$ key is depressed, the contents of the A-Display (which must contain a valid memory address, PSW, or Program Counter Value) are used to address memory. The contents of the addressed memory location are loaded into the B-Display.

Depressing the WRITE \& INC 'A' key causes the operand in the B-Display to be stored in the memory location addressed by the A-Display. The A-Display is then incremented by four (one memory word). The A-Display must contain a valid memory address, and the B-Display must contain the operand to be stored in memory. The WRITE \& INC 'A' key is used for Write functions to sequential memory locations.

The INC ' $A$ ' \& READ key causes the address in the A-Display to be incremented by four (one memory word), and the updated address is used to address memory. The contents of the addressed memory location are then loaded into the B-Display. The A-Display must contain a valid memory address. The INC ' $A$ ' \& READ Key is used for Read functions of sequential memory locations.

The EXT FUNCT key is used for extended functions, such as a lamp test routine.

Depressing the INSTR STOP key causes the Instruction Stop function to become active or inactive. If the Instruction Stop function was active, and the INSTR STOP indicator was illuminated, depressing the Function keyboard INSTR STOP key would deactivate the Instruction Stop function and turn off the indicator. If the Instruction Stop function was inactive, and the INSTR STOP indicator was off, depressing the Function keyboard INSTR STOP key would activate the Instruction Stop function, illuminate the INSTR Stop indicator and load the memory address from the B-Display into the Address Compare register. When the CPU fetches an instruction from the memory location specified by the Address Compare register, the STOP indicator illuminates, and the CPU halts. The B-Display must be loaded with the instruction address by way of the Hex keyboard before depressing the Function keyboard INSTR STOP key.

Depressing the OPRND R STOP key causes the Operand Read Stop function to become active or inactive. If the Operand Read Stop function was active, and the OPERAND READ STOP indicator was illuminated, depressing the Function keyboard OPRND R STOP key would deactivate the Operand Read Stop function and turn off the indicator. If the Operand Read Stop was inactive, depressing the Function keyboard OPRND R STOP key would activate the Operand Read Stop function and load the memory address from the B-Display into the Address Compare register. When the CPU reads an operand from the specified memory location, the STOP indicator illuminates, and the CPU halts. The B-Display must be loaded with the operand memory address by way of the Hex keyboard before depressing the OPRND R STOP key. The address in the B-Display for Compare Halt must be entered in a 24-bit physical address format.

Depressing the OPRND W STOP key causes the Operand Write Stop function to become active or inactive. If the Operand Write Stop function was active, and the OPERAND WRITE STOP indicator was illuminated, depressing the function keyboard OPRND $W$ STOP key would deactivate the Operand Write Stop function and turn off the indicator. If the Operand Write Stop was inactive, depressing the Function keyboard OPRND W STOP key would activate the Operand Write Stop function, illuminate the OPERAND WRITE STOP indicator, and load the memory address from the B-Display into the Address Compare register. When the CPU stores an operand in the specified memory location, the STOP indicator illuminates, and the CPU halts. The B-Display must be loaded with the operand memory address by way of Hex keyboard before depressing the OPRND W STOP key. The address in the B-Display for Compare Halt must be entered in a 24-bit physical address format.

Depressing the INSTR STEP key causes both the A- and B-Displays and all function indicators, except the Instruction and Operand STOP indicators, to be cleared. It then causes the CPU to execute one software instruction that is addressed by the CPU Program Status Word Register. After one instruction has been executed, the CPU halts, the A-Display will indicate the next Program Status Word, and the B-Display will indicate the new Instruction word.

Depressing the KEYBOARD key causes the B-Display to be cleared, the KEYBOARD indicator to illuminate, and any subsequent Hex keyboard entries to be interpreted at their upper case values and inserted into the four rightmost bit positions of the B-Display. The KEYBOARD key is normally used to clear the B-Display before entering an operand into the B-Display from the Hex keyboard.

PANEL
DISPLAYS
A-DISPLAY

The A-Display consists of 32 binary indicators that are divided into eight 4-bit fields for easy hexadecimal read-out. When the Hex Display option is included in the Serial Control Panel, a hex display indicator above each 4-bit field provides a direct hexadecimal read-out of the contents of the field.

The contents of the A-Display are described by the function indicators directly to the right of the A-Display or by the EVEN REGISTER hex display indicator to the left of the A-Display. The contents of the A-Display can be any of the following:

1. A memory address in bit positions 8-31.
2. The contents of the CPU Program Status Word Register.
3. The Program Counter bits from the CPU Program Status Word Register in bit positions 8-31.
4. The most significant word of the Program Status Doubleword.
5. The contents of any of four even-numbered CPU general purpose registers.

The A-Display can be loaded in either a Write or a Read function, as specified by the corresponding keys of the Function keyboard. In a Write function, the A-Display is loaded as follows:

1. The B-Display is loaded with an operand or address by way of the Hex keyboard.
2. The Function keyboard $\frac{\text { WRITE }}{X}$ key is depressed to specify the Write function.
3. The Hex keyboard lower case value (operand destination) is specified by depressing one of the even-numbered register keys on the MA, PSW, or PC keys.

In a Read function, the A-Display is loaded as follows:

1. The Function keyboard $\frac{\text { READ }}{X}$ key is depressed to specify the Read function.
2. The Hex keyboard lower case value (operand source) is specified by depressing one of the even-numbered register keys, the PSW or the PC key.

When the Read function is complete, the operand specified by the Hex keyboard will be loaded into the A-Display, and the corresponding function indicator will illuminate to define the contents of the A-Display. The exception being the E key which will load PSD word 2 into the B-Display.

When the A-Display contains a memory address, Program Status Word, or Program Counter, the contents of the A-Display can be used to address memory during memory Read or Write functions. In these types of functions, the WRITE \& INC ' $A$ ' and the INC ' $A$ ' \& READ keys of the Function keyboard can be used to access memory and increment the contents of the A-Display to the next sequential memory word address.

The B-Display consists of 32 binary indicators that are divided into eight 4-bit fields for easy hexadecimal read-out. When the Hex Display option is included in the Serial System Control Panel, a hex display indicator above each 4-bit field provides a direct hexadecimal read-out of the contents of the field.

The contents of the B-Display are described by the function indicators to the right of the B-Display or by the ODD REGISTER hex display indicator to the left of the B-Display. The contents of the B-Display can be any of the following:

1. Keyboard data being entered from the Hex keyboard.
2. A memory data word.
3. An Effective Address of the instruction addressed by the PSW or PC in the A-Display.
4. An instruction addressed by the PSW or PC in the A-Display.
5. The contents of the CPU Control Switches in bit positions $0-11$.
6. The contents of any of four odd-numbered CPU General Purpose Registers.
7. The least significant word of the Program Status Doubleword (PSD).
8. The physical address in an address conversion operation.

The B-Display can be loaded in either a Write or Read function, as specified by the corresponding keys of the Function keyboard. In a Write function, the B-Display is loaded as follows:

1. An operand is loaded from the Hex keyboard.
2. The Function keyboard $\frac{\text { WRITE }}{X}$ key is depressed to specify the Write function.
3. The contents of the B-Display can be transferred to the A-Display by depressing any even-numbered register key, the MA key, the PSW key, or the PC key to specify the operand destination.
4. The contents of the B-Display can be transferred directly to an odd-numbered register, the CPU Control Switch register, or to the memory location addressed by the A-Display by depressing one of the odd-numbered register keys, the CSWS key, or the MD key, respectively, to specify the operand destination.

In a Read function, the B-Display is loaded as follows:

1. The Function keyboard $\frac{R E A D}{X}$ key is depressed to specify a Read function.
2. The Hex keyboard lower case value (operand source) is specified by depressing an odd-numbered register key, the CSWS key, the MD key, the EA key, or the PSD2 key.

When the Read function is complete, the corresponding indicator will illuminate to define the contents of the B-Display.

EVEN REGISTER INDICATOR

ODD REGISTER INDICATOR

The EVEN REGISTER indicator consists of a hexadecimal display (optional) indicator that provides a direct read-out of the even-numbered register being addressed by the Serial System Control Panel. The contents of this register are displayed to the left of the A-Display. The EVEN REGISTER indicator will be illuminated only when the A-Display contains the contents of an even-numbered register.

The four binary indicators directly below the EVEN REGISTER indicator correspond to the even register address.

The ODD REGISTER indicator consists of a hexadecimal display (optional) indicator that provides a direct read-out of the odd-numbered register being addressed by the Serial System Control Panel. The contents of this register are displayed in the B-Display. The ODD REGISTER indicator will be illuminated only when the B-Display contains the contents of an odd-numbered register.

The four binary displays directly below the ODD REGISTER indicator correspond to the odd register address.

MISCELLANEOUS INDICATORS

MEMORY ADDRESS INDICATOR

PROGRAM
COUNTER INDICATOR

OPERATOR FAULT INDICATOR

The MEMORY ADDRESS indicator is a 1-bit display that defines the contents of the A-Display as a memory address. The memory address can only be loaded into the into the A-Display with a Write function. The memory address is primarily used for memory addressing in subsequent memory read or write operations.

The PSW indicator is a 1-bit display that defines the contents of the A-Display as the CPU Program Status Word Register. The PSW can be used for changing the contents of the CPU PSW and for memory addressing in subsequent memory read or write operations. In PSD mode, the A-Display represents the most significant word of the PSD.

The PROGRAM COUNTER indicator is a 1-bit display that defines the contents of the A-Display as the current value of the CPU Program Counter portion of the Program Status Word Register. The Program Counter can be loaded into the A-Display with either a Write or a Read function. The Program Counter can be used for changing the Program Counter portion of the Program Status Word Register and for memory addressing in subsequent memory read or write operations.

The OPERATOR FAULT indicator is a 1-bit display that indicates that an operator fault has occurred on the Serial System Control Panel. Two types of Operator Faults can normally occur:

1. The function selected by the Function keyboard was illogical with respect to the operand source/destination selected by the Hex keyboard.
2. The function selected by the Function keyboard combined with the operation and source/destination specified by the Hex keyboard cannot be performed because the CPU is in a Run mode and the specified function is not is not allowed.

The specific type of Operator Fault that has occurred must be determined by the Serial System Control Panel operator.

EFFECTIVE ADDRESS INDICATOR

ERROR INDICATOR

CONTROL
SWITCHES
INDICATOR

KEYBOARD INDICATOR

INSTRUCTION INDICATOR

The MEMORY DATA indicator is a 1-bit display that defines the contents of the B-Display as memory data from the memory location addressed by the A-Display. For the MEMORY DATA indicator to be illuminated, the A-Display must contain a memory address and the MEMORY ADDRESS indicator must be illuminated. Memory data can be manually loaded into the B-Display and the addressed memory location in a Write function or read into the B-Display from the addressed memory location in Read function.

The EFFECTIVE ADDRESS indicator is a 1-bit display that defines the contents of the B-Display as an effective address of a software memory reference instruction that is addressed by the contents of the A-Display. The A-Display must contain either a PSW or Program Counter Value, which is used by the CPU to access the software memory reference instruction. The CPU then computes the instruction's effective address based on any indexed or indirect addressing specified by the instruction. When the addressing is complete, the effective address can only be loaded into the B-Display by a Read function.

The ERROR indicator is a 1-bit display that defines the contents of the B-Display as an internal error code. The internal errors exclude operator errors and include Serial System Control Panel errors, CPU acknowledge errors, SelBUS transmission errors, and memory errors.

The CONTROL SWITCHES indicator is a l-bit display that defines the contents of the B-Display as the CPU Control Switches. The Control Switches can be loaded into the B-Display in either a Write or a Read function. In a Write function, the B-Display is loaded from the Hex keyboard. The contents of the B-Display (Control Switches) are then loaded into a dedicated memory location. In a Read function, the Serial System Control Panel reads the dedicated memory location and transfers its contents (Control Switches) to the B-Display.

The specific dedicated memory address used for storage of the Control Switches is a function of the computer system configuration and CPU firmware.

The KEYBOARD indicator is a 1-bit display that indicates when the upper case values (hex digits 0 through F) can be loaded into the B-Display from the Hex keyboard. The KEYBOARD indicator illuminates in response to the KEYBOARD switch on the Function keyboard.

The INSTRUCTION indicator is a l-bit display that defines the contents of the B-Display as an instruction addressed by a PSW or Program Counter Value in the A-Display. An instruction can be manually loaded into the B-Display and addressed memory location in a Write function or read into the B-Display from the addressed memory location in a Read function. The Serial System Control Panel defines the contents of any memory location as an instruction if the A-Display contains a PSW or Program Counter Value. If the A-Display contains a memory address (the MEMORY ADDRESS indicator is illuminated), the contents of the addressed memory location is defined as memory data, which illuminates the MEMORY DATA indicator.

STOP
The STOP indicator is a 1-bit display that indicates when the CPU has been halted by the Instruction Stop, Operand Read Stop, or Operand Write Stop logic. In addition to the STOP indicator, one or more of the INSTR STOP, OPERAND READ STOP, or OPERAND WRITE STOP indicators should also be illuminated indicating the type of stop logic that is active. When the STOP indicator illuminates and CPU halts, the A-Display will contain the current contents of the CPU PSW, and the B-Display will contain the instruction addressed by the Program Counter portion of the PSW (A-Display).

OPERAND
READ STOP INDICATOR

OPERAND
WRITE STOP INDICATOR

OPERATOR
FAULT
INDICATOR

ERROR INDICATOR

The INSTR STOP indicator is a l-bit display that defines the active condition of the Instruction Stop logic. When the Instruction Stop is active, a memory address is in the Address Compare register. When the CPU fetches an instruction from that memory location, the CPU will halt and the STOP indicator will illuminate.

The OPERAND READ STOP indicator is a 1-bit display that defines the active condition of the Operand Read Stop logic. When Operand Read Stop is active, a memory address is in the Address Compare register. When the CPU performs a memory read from that memory location, the CPU will halt and the STOP indicator will illuminate.

The OPERAND WRITE STOP indicator is a 1-bit display that defines the active condition of the Operand Write Stop logic. When the Operand Write Stop is active, a memory address is in the Address Compare register. When the CPU performs a memory write to that location, the CPU will halt and the STOP indicator will illuminate.

The Serial System Control Panel is equipped with an OPERATOR FAULT indicator that illuminates when the panel detects an operator fault condition. When the OPERATOR FAULT indicator lights, the rightmost digit of the B-Display will indicate the source of the fault as follows:

Fault
Number
Description

1. Does not Apply to the Serial Panel
2. Operation Not Allowed - Run on Lock Restrictions
3. Invalid Operand Source or Destination
4. A-Display Not Valid for Operation to be Performed
5. Invalid Extended Function
6. Special Extended Function Not Enabled
7. Does not Apply to the Serial Panel

The Serial System Control Panel is equipped with an ERROR indicator that illuminates when a panel error is detected. When the ERROR indicator lights, the rightmost digit of the B-Display will indicate the source of the fault as follows:

Fault
Number

## Description

1. CPU Uart Error
2. Transmission Error other than CPU Uart
3. No Response from Memory
4. Nonpresent Memory
5. Parity Error in Memory
6. Write/Read Compare Error in Memory
7. Bus Interchange or Memory is Broken

LOAD ADISPLAY

Several indicators are available to the operator when the computer, while in the PSD mode, enters the Halt mode or when the PSW is read by the panel switches. They are as follows:

1. Bit 6 indicates last instruction executed was a right halfword.
2. Bit 7 indicates Arithmetic Exception.
3. Bit 8 indicates PSD mode if set or PSW mode if zero.
4. Bit 9 indicates Mapped if set or Unmapped if zero.
5. Bit 32 indicates Interrupts Blocked if set.

The following discussions provide step-by-step instructions for using the controls and indicators of the Serial System Control Panel. Each heading designates a specific function to be performed and the sequential steps necessary to complete the function. Each discussion includes two significant conditions necessary for each function: Panel Lock position and CPU mode.

Description of the Load B-Display from Hex keyboard and description of the Load A-Display provide the primary functions of the Serial System Control Panel that are necessary for all other functions. After these descriptions are initially presented, they are referred to by title only in subsequent descriptions.

1. The Panel Lock must be in the Unlocked mode.
2. The CPU can be in the Run or Halt mode.
3. Depress the KEYBOARD key on the Function keyboard.
4. Observe that the B-Display clears and the KEYBOARD indicator illuminates.
5. Enter the operand into the B-Display by depressing the correct hex digit key on the Hex keyboard, one digit at a time.
6. Observe that the last digit entered from the Hex keyboard is loaded into the four least significant bit positions of the B-Display and that any previous contents of the B-Display is left-shifted by four bit positions.
7. When the B-Display is full, or the complete operand has been entered into the B-Display, the operation is complete.
8. If the 32-bit capacity of the B-Display is exceeded, the four most significant bit positions of the B-Display will be lost as each new digit is entered into the B-Display.
9. If a mistake is made while entering the operand, depress the KEYBOARD key on the Function keyboard and return to step 4.

The Load A-Display function can be divided into seven subfunctions that described separately in the following descriptions. The seven subfunctions are:

1. Write Memory Address
2. Write PSW (Program Status Word)
3. Read PSW (Program Status Word)
4. Write PSD2
5. Read PSD2
6. Write Program Counter
7. Read Program Counter
8. The Panel Lock must be in the Unlocked mode.
9. The CPU can be in the Run or Halt mode.
10. Enter the memory address into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.)
11. Depress the $\frac{\text { WRITE }}{X}$ key on the Function keyboard.
12. Depress the $\frac{8}{M A}$ key on the Hex keyboard.
13. Observe that the memory address is transferred from the B-Display to the A-Display and that the MEMORY ADDRESS indicator illuminates.
14. The operation is complete. If a mistake was made during the sequence, return to Step 3.
15. The Panel Lock must be in the Unlocked mode
16. The CPU must be in the Halt mode.
17. Enter the PSW operand into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.)
18. Depress the $\frac{\text { WRITE }}{\mathrm{X}}$ key on the Function keyboard.
19. Depress the $\frac{9}{\text { PSW }}$ key on the Hex keyboard.
20. Observe that the PSW operand is transferred from the B-Display to the A-Display and that PSW indicator illuminates. At this time, the PSW operand has also been loaded into the CPU Program Status Word Register.
21. The operation is complete. If a mistake was made during the sequence, return to Step 3.
22. The Panel Lock must be in the Unlocked mode.
23. The CPU must be in the Halt mode.
24. Depress the $\frac{R E A D}{X}$ key on the Function keyboard.
25. Depress the $\frac{9}{\text { PSW }}$ key on the Hex keyboard.
26. Observe that the Program Status Word is transferred from the CPU Program Status Word Register to the A-Display and that the PSW indicator illuminates.
27. The operation is complete. If a mistake was made during the sequence, return to Step 3.

WRITE PSD2

1. The Panel Lock must be in the Unlocked mode.
2. The CPU must be in the Halt mode.
3. Enter the PSD2 (least significant word of the PSD) operand into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard).
4. Depress the $\frac{\text { WRITE }}{X}$ key on the Function keyboard.
5. Depress the $\frac{E}{P S D 2}$ key on the Hex keyboard.
6. The operation is complete. If a mistake was made during the sequence, return to Step 3.
7. The Panel Lock must be in the Unlocked mode.
8. The CPU must be in the Halt mode.
9. Depress the $\frac{R E A D}{X}$ key on the Function keyboard.
10. Depress the $\frac{E}{\text { PSD2 }}$ key on the Hex keyboard.
11. The operation is complete. If a mistake was made during the sequence, return to Step 3.
12. The Panel Lock must be in the Unlocked mode.
13. The CPU must be in the Halt mode.
14. Enter the Program Counter Value into bits $8-31$ of the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.)
15. Depress the $\frac{\text { WRITE }}{X}$ key on the Function keyboard.
16. Depress the $\frac{A}{P C}$ key on the Hex keyboard.
17. Observe that bits 13-31 of the B-Display are transferred to the A-Display and that the PROGRAM COUNTER indicator illuminates. At this time, the Program Counter Value has been loaded into the Program Counter portion of the CPU Program Status Word Register.
18. The operation is complete. If a mistake was made during the sequence, return to Step 3.
19. The Panel Lock must be in the Unlocked mode.
20. The CPU must be in the Halt mode.
21. Depress the $\frac{R E A D}{X}$ key on the Function keyboard.
22. Depress the $\frac{A}{P C}$ key on the Hex keyboard.
23. Observe that the Program Counter Value is transferred from the CPU Program Status Word Register and transferred to bits 13-31 of the A-Display and that the PROGRAM COUNTER indicator illuminates.
24. The operation is complete. If a mistake was made during the sequence, return to Step 3.

WRITE
MEMORY
SINGLE ADDRESS)

READ
MEMORY
(SINGLE
ADDRESS)

The Write Memory sequence is dependent on a valid address (Memory Address, PSW, or Program Counter Value) in the A-Display. This value can be set in the A-Display by using any of the subfunctions described in the Load A-Display discussion.

1. The Panel Lock must be in the Unlocked mode.
2. Enter a Memory Address, PSW, or Program Counter Value into the A-Display as described in the Load A-Display discussion.
3. Enter the operand to be stored in memory into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.)
4. Depress the $\frac{\text { WRITE }}{X}$ key on the Function keyboard.
5. Depress the $\frac{C}{M D}$ key on the Hex keyboard.
6. Observe that the operand in the B-Display remains unchanged and that either the MEMORY DATA or INSTRUCTION indicator illuminates as follows:
a. If the A-Display contains a memory address, the MEMORY DATA indicator should illuminate.
b. If the A-Display contains either a PSW or Program Counter Value, the INSTRUCTION indicator should illuminate.
7. The operation is complete. If a mistake was made during the sequence, return to Step 3.

The Read Memory sequence is dependent on a valid address (Memory Address, PSW, or Program Counter Value) in the A-Display. This value can can be set in the A-Display by using any of the subfunctions described in the Load A-Display discussion.

1. The Panel Lock must be in the Unlocked mode.
2. Enter a Memory Address, PSW, or Program Counter Value into the A-Display as described in the Load A-Display discussion.
3. Depress the INC ' $A$ ' \& READ key on the Function keyboard.
4. Observe that the A-Display is incremented by four to the next sequential memory address.
5. Observe that the MEMORY DATA or INSTRUCTION indicator illuminates as follows:
a. If the A-Display contains a memory address, the MEMORY DATA indicator should illuminate.

6. Depress the $\frac{D}{E A}$ key on the Hex keyboard.
7. Observe that the EFFECTIVE ADDRESS indicator illuminates and the effective address is loaded into the B-Display.
8. The operation is complete. If a mistake occurred, return to Step 3.

The Convert Address sequence causes conversion of a logical address in the A-Display to a 24-bit physical address in the B-Display.

The Convert Address sequence is as follows:

1. The Panel Lock must be in the Unlocked mode.
2. The CPU must be in the Halt mode.
3. The CPU must be in the PSD mode.
4. Enter a PSW, Program Counter Value, or memory address in the ADisplay as described in the Load A-Display discussion.
5. Depress the $\frac{R E A D}{X}$ key on the Function keyboard.
6. Depress the $\frac{F}{C O N V}$ key on the Hex keyboard.
7. The operation is complete. If a mistake occurred, return to Step 4.

The Stop sequence includes the Instruction Stop, Operand Read Stop, and Operand Write Stop functions. Each function has its own key. on the Function Keyboard and its own indicator to indicate when that function is active.

The sequence for the Stop functions is as follows:

1. The Panel Lock must be in the Unlocked mode.
2. The CPU must be in the Halt mode.
3. Enter the memory stop address into the B-Display from the Hex keyboard.
4. Depress the INSTR STOP, OPRND R STOP, or OPRND W STOP key on the Function keyboard.
5. Observe that the indicator for the Stop function selected by the Function keyboard illuminates.
6. If the CPU is in the Run mode and the specified memory location is accessed in the correct operating mode (Instruction Fetch, Operand Read, or Operand Write), the following events should occur.
a. The PANEL HALT indicator should illuminate.
b. The STOP indicator should illuminate.
c. The current contents of the CPU PSWR should appear in the A-Display, and the PSW indicator should illuminate.

CONTROL SWITCHES SEQUENCE

WRITE CONTROL SWITCHES

READ CONTROL SWITCHES
d. The instruction addressed by the Program Counter portion of the PSW should appear in the B-Display, and the INSTRUCTION indicator should illuminate.
7. To clear any active Stop function, perform the following steps:
a. Depress the Function keyboard key that corresponds to the function to be cleared.
b. Observe that the corresponding Stop function indicator turns.

When using the Stop function, multiple Stop functions can be set by entering the Stop functions sequentially; however, if a different Stop address is entered with each Stop function, the most recently entered Stop address will be used for all active Stop functions.

The Control Switches sequence is used to set or monitor the CPU Control Switches that are stored in a dedicated memory location. The Control Switches sequence is divided into the Write Control Switches function that sets the Control Switches in the dedicated memory location and the Read Control Switches function that reads the contents of the dedicated memory location.

1. The Panel Lock must be in the Unlocked mode.
2. Enter the Control Switch configuration into bit positions 0-12 of the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard).
3. Depress the $\frac{\text { WRITE }}{X}$ key on the Function keyboard.
4. Depress the $\frac{B}{C S W S}$ key on the Hex keyboard.
5. Observe that the CONTROL SWITCHES indicator illuminates. At this time, the contents of the B-Display have been transferred to the control switches dedicated memory location.
6. The operation is complete. If a mistake was made, return to Step 3.
7. The Panel Lock must be in the Unlocked mode.
8. The CPU can be in the Run or Halt mode.
9. Depress the $\frac{R E A D}{X}$ key on the Function keyboard.
10. Depress the $\frac{B}{\text { CSWS }}$ key on the Hex keyboard.
11. Observe that the CONTROL SWITCHES indicator illuminates, and the contents of the control switches dedicated memory location are transferred to the B-Display.
12. The operation is complete. If a mistake was made, return to Step 3.

INITIAL The Initial Program Load (IPL) sequence is a function of the Serial

PROGRAM
LOAD

## System Control Panel and CPU firmware. The IPL sequence is as follows:

1. The Panel Lock must be in the Unlocked mode.
2. The CPU must be in the Halt mode.
3. Depress the SYSTEM RESET key.
4. Enter the peripheral device address of the IPL device into the B-Display from the Hex keyboard. (See Load B-Display from Hex keyboard.) Note: If an all-zeros device address is entered into the B-Display, the CPU firmware will default to a firmware-specified IPL device address.
5. Depress the INITIAL PROGRAM LOAD key.
6. When the IPL sequence is complete, the CPU will be in the Halt mode. Any changes in the software program can be made at this time.
7. The operation is complete. Refer to the software description of the Bootstrap program for operating instructions of the Bootstrap program.

## SECTION VIII

## SYSTEM INITIALIZATION

## INITIAL PROGRAM LOAD (IPL)

Initialization and configuration of a 32/70 Series System is accomplished through the use of the Initial Program Load (IPL) sequence. This sequence initializes the system, sets up the I/O configuration, and boots in the operating system. The usual method of initializing the system is through the use of the card reader to read in a deck of cards containing the $\mathrm{I} / 0$ device configuration and assigned interrupt organization. The IPL sequence is initiated by placing the Initial Configuration Load (ICL) deck of cards in the card reader, setting up of the address of the card reader on the system front panel, and depressing the IPL button on the system front panel.

It should be noted that if the mode jumper on the CPU is set up for the PSD mode, the CPU will come up in the PSD mode. If, when placing the address of the IPL device in the B-Display of the front panel, additional information is added, then the CPU can be made to come up in the PSW mode of operation. The procedure for establishing the PSW mode of operation is as follows:

1. If using either the parallel or serial front panel for data entry, add 8000 to the device address (sets bit 16 to One). For example, if the address of the card reader is 7800 , then by the setting of bit 16 to One (or adding 8000), the resultant address becomes F800.
2. If using the serial front panel, entering a 55 plus the card reader address results in the CPU coming up in the PSW mode. The resultant address in the B-Display is then 00557800.

After the cards are read into the system, the SYSTEM RESET button is depressed, the address of the device (disc) containing the operating system is entered on the front panel, and the IPL button is again depressed, thereby booting in the operating system.

The Initial Configuration Load (ICL) deck of cards contains three basic record formats. The following sections provide descriptions for each format.

Initial Configuration Load (ICL) records are read from a default or selected peripheral device. The ICL records are converted into in formation that is used to initialize the 256- x 32-bit Configuration RAM (CR) contained in the 32/70 Series Central Processor Unit (CPU). Information contained in the CR is used by the CPU to address and maintain the status of the 128 possible devices and the 112 possible interrupts.

Initial Configuration Load records must be in the following ASCII or Hollerith formats:
*DEV defines that the record contains a controller definition entry.

XX is the hexadecimal address that will be used by macro level input/output instructions to address the controller.
$=\quad$ is a necessary delimiter. Each letter to the right of this delimiter represents one hexadecimal digit (four binary bits).

F flags used by the CPU for input/output emulation. Presently, this field is always zero.

C defines the class of controller being emulated. Presently, this field can contain one of the following values:
$0=$ LINE PRINTER
$1=$ CARD READER
$2=$ TELETYPE
$3=$ INTERVAL TIMER
4 = PANEL
5 to $D=$ Unassigned
$E=A L L$ OTHERS
$F=$ EXTENDED $I / 0$
IL is the hexadecimal interrupt priority level of the Service Interrupt (i.e., priority levels $14_{16}$ through $23_{16}$ ) for the defined controller.

CA is the hexadecimal controller address as defined by the hardware switches on the IOM.

SA is the lowest hexadecimal device subaddress used by the controller. This field is normally zero when more than one device is configured.
( ) denotes optional parameter.
1 is a delimiter that must be used when more than one device is configured.

NN is a 2-digit hexadecimal number that specifies the number of devices configured on the controller.

NOTE 1: The subaddress (SA) field must reflect the following for the Teletype, Line Printer, Card Reader (TLC) controller:

1. Card Reader is subaddress $0_{16}$.
2. Teletype is subaddress $1_{16}$.
3. Line Printer is subaddress 216 .
*INTXX RS
where:
*INT defines that the record contains an interrupt definition entry.
$X X \quad$ is the hexadecimal interrupt priority level that is to be emulated.
$=\quad$ is a necessary delimiter. Each letter to the right of this delimiter represents one hexadecimal digit (four binary bits).
$R \quad$ is the hexadecimal RTOM board number to which the interrupt XX is assigned.

S is the hexadecimal subaddress on the RTOM board to which the interrupt XX is assigned.

NOTE 1: RTOM physical controller address $79_{16}$ is RTOM board number 1, address $7 \mathrm{~A}_{16}$ is RTOM board number 2, etc.

NOTE 2: Real-Time Clock hardware is connected to subaddress $6_{16}$ on the RTOM board.

NOTE 3: Interval Timer hardware is connected to subaddress $\mathbf{4}_{16}$ on the RTOM board.

NOTE 4: RTOM physical controller addresses must be $79_{16}$ or above. This convention allows a maximum of seven RTOM boards to be defined on a single 32/70 Series system. Seven RTOM boards will support $\mathbf{1 1 2}_{10}$ interrupt levels.
*END

## where:

*END is the last record of an Initial Configuration Load (ICL) deck. This record signifies the end of the load process.

A device entry:
*DEV04=0E140100,04
The device entry above specifies the following information:

1. The $32 / 70$ series input/output commands will address the controller as $04_{16}$.
2. The ",04" is an optional parameter that specifies that there are $4_{16}$ devices on the controller. There will be four entries defined in the Configuration RAM (CR). The input/output commands (i.e., CD and TD) will address the devices as $4_{16}, 5_{16}, 6_{16}$, and $7_{16}$.
3. The controller is an "E" class controller.
4. The priority of the Service Interrupt (SI) is $14_{16}$.

Assigning a priority to a controller has the following implications:
a. The Transfer Interrupt location for priority $14_{16}$ is $100_{16}$.
b. The Service Interrupt vector location for priority $14_{16}$ is $14016^{16}$.
c. The emulation IOCD will be stored at location $700_{16}$.
d. The interrupt control instructions (i.e., DI, EI, RI, AI, DAI) will control the interrupt on the controller by addressing priority $\mathbf{1 4}_{16}$.
5. The physical address of the controller is $01_{16}$.

An interrupt entry (RTOM):
*INT28=16
The interrupt entry above specifies the following information:

1. The $32 / 70$ Series interrupt control instructions (i.e., DI, EI, RI, AI, DAI) will control the interrupt on the RTOM by addressing priority $28_{16}$.
2. The number of the RTOM board is 1 .
3. The subaddress on the RTOM board is $\mathbf{6}_{16}$ (jumpered logic subaddress is 9).

A sample Initial Configuration Load (ICL) Deck is given in Figure 8-1.

| EXAMPLE | COMMENTS |
| :---: | :---: |
| (SEE NOTE) | READ ASCII CARD READER IOCD |
| *DEV04=0E150400,02 | CARTRIDGE DISC WITH TWO PLATTERS |
| *DEV08=0E160800,04 | MOVING-HEAD DISC |
| *DEV10=0E181000,04 | 9-TRACK MAG TAPE |
| *DEV20=0E1A2000,10 | GPMC |
| *DEV60=0E1E6000,08 | ADS |
| *DEV78=01207800 | PRIMARY CARD READER |
| *DEV7A $=00217802$ | PRIMARY LINE PRINTER |
| *DEV7E=02237801 | PRIMARY TELETYPE |
| *INTOO $=1 \mathrm{~F}$ | POWER FAIL/AUTO RESTART |
| *INTO1=1E | SYSTEM OVERRIDE |
| *INT12=1D | MEMORY PARITY TRAP |
| *INT13=1C | CONSOLE INTERRUPT |
| *INT24 $=1 \mathrm{~B}$ | NONPRESENT MEMORY |
| *INT25=1A | UNDEFINED INSTRUCTION TRAP |
| *INT26=19 | PRIVILEGE VIOLATION |
| *INT27=18 | CALL MONITOR |
| *INT28=16 | REAL-TIME CLOCK |
| *INT29 $=17$ | ARITHMETIC EXCEPTION |
| *INT2A $=15$ | EXTERNAL INTERRUPT |
| *INT28=14 | EXTERNAL INTERRUPT |
| *INT2C=13 | EXTERNAL INTERRUPT |
| *INT2D=12 | EXTERNAL INTERRUPT |
| *END | LAST CARD |

NOTE: THE FIRST RECORD IS DEVICE DEPENDENT AND REPRESENTS TWO 32-BIT WORDS, THE FIRST BEING ALL ZEROS AND THE SECOND A VALID IOCD TO READ THE FOLLOWING RECORDS.

Figure 8-1. System Initial Configuration Load (ICL) Deck

## APPENDIX A

## INSTRUCTION SET

(FUNCTIONALLY GROUPED)

The $32 / 70$ Series instructions are listed alphabetically by mnemonic code within one of the following functional groupings:

- Load/Store Instructions
- Branch Instructions
- Compare Instructions
- Logical Instructions
- Register Transfer Instructions
- Shift Operation Instructions
- Bit Manipulation Instructions
- Fixed-Point Arithmetic Instructions
- Floating-Point Arithmetic Instructions
- Control Instructions
- Interrupt Instructions
- Input/Output Instructions
- Memory Management
- Writable Control Storage

Each entry includes the following information:

- Instruction Mnemonic
- Operand Format
- Operation Code
- Instruction Function

The following symbols are used to denote required entries for operand formats:

```
b - Bit Number In General Register (0-31)
c - Bit Number In Memory Byte
d - Destination General Register (0-7)
f - Function
m - Memory Address
n - Channel Or Device Number
p - Protect Register Number
s - Source General Register (0-7)
v - Value of Operand For Immediate, Shift, and Condition Code Instructions
x - Index Register (1-3)
* - Indirect Addressing
z - Register Address Field for Special Instructions
```

Halfword instructions are denoted by \# preceding the instruction mnemonic. The halfword instructions are all interregister (except TRP and TPR) instructions: CALM, WAIT, HALT, and NOP.

| Mnemonic | Operand <br> Format | Op Code | Page | Instruction Function |
| :---: | :---: | :---: | :---: | :---: |
| LB | d,*m, $x$ | AC08 | 6-10 | Load Byte |
| LD | d, *m, $x$ | ACOO | 6-13 | Load Doubleword |
| LH | d, ${ }^{\text {m, }}$, $x$ | ACOO | 6-11 | Load Hal fword |
| LW | d, *m, $x$ | ACOO | 6-12 | Load Word |
| LF | d,*m, $x$ | CCOO | 6-28 | Load File |
| LEA | d, ${ }^{\text {m, }}$, $x$ | D000 | 6-23 | Load Effective Address |
| LEAR | d, ${ }^{\text {m, }}$, $x$ | 8000 | 6-24 | Load Effective Address Real |
| LA | d,*m, $x$ | 3400 | 6-25 | Load Address |
| LI | d,v | C800 | 6-22 | Load Immediate. |
| LMB | d, *m, $x$ | B008 | 6-14 | Load Masked Byte |
| LMD | d, *m, $x$ | B000 | 6-17 | Load Masked Doubleword |
| LMH | d, *m, $x$ | B000 | 6-15 | Load Masked Halfword |
| LMW | d, *m, $x$ | B000 | 6-16 | Load Masked Word |
| LNB | d, ${ }^{\text {m, }}$, $x$ | B408 | 6-18 | Load Negative Byte |
| LND | d,*m, $x$ | B400 | 6-21 | Load Negative Doubleword |
| LNH | d,*m, $x$ | B400 | 6-19 | Load Negative Hal fword |
| LNW | d,*m, $x$ | B400 | 6-20 | Load Negative Word |
| STB | $\mathrm{s},{ }^{\text {\% }}$, x | D408 | 6-29 | Store Byte |
| STD | s, ${ }^{\text {m, }}$, x | D400 | 6-32 | Store Doubleword |
| STH | $s,{ }^{\text {m }}$,,$x$ | D400 | 6-30 | Store Hal fword |
| STW | s,*m, $x$ | D400 | 6-31 | Store Word |
| STF | s,*m, ${ }^{\text {c }}$ | DCOO | 6-37 | Store File |
| STMB | $s, * m, x$ | D808 | 6-33 | Store Masked Byte |
| STMD | s,*m, x | D800 | 6-36 | Store Masked Doubleword |
| STMH | s,*m,x | D800 | 6-34 | Store Masked Hal fword |
| STMW | s,*m,x | D800 | 6-35 | Store Masked Word |
| ZMB | *m, x | F808 | 6-39 | Zero Memory Byte |
| ZMD | *m, ${ }^{\text {m }}$ | F800 | 6-42 | Zero Memory Doubleword |
| ZMH | *m, $x$ | F800 | 6-40 | Zero Memory Halfword |
| ZMW | *m, x | F800 | 6-41 | Zero Memory Word |
| \#ZR | d | OCOO | 6-43 | Zero Register |

MEMORY MANAGEMENT INSTRUCTIONS

| Mnemonic | Operand Format | Op |
| :---: | :---: | :---: |
| \#SEA |  | 000 |
| \#CEA |  | 000 |
| LMAP | d | 2 CO |
| \#TMAPR | s,d | 2CO |

## BRANCH INSTRUCTIONS

| Mnemonic | Operand Format | Op Code | Page | Instruction Function |
| :---: | :---: | :---: | :---: | :---: |
| BCF | $v,{ }^{*} \mathrm{~m}, \mathrm{x}$ | F000 | 6-73 | Branch Condition False |
| BCT | v , *m, x | ECOO | 6-74 | Branch Condition True |
| BFT | * $\mathrm{m}, \mathrm{x}$ | F000 | 6-75 | Branch Function True |
| BIB | d,m | F400 | 6-77 | Branch After Incrementing Byte |
| BID | d,m | F460 | 6-80 | Branch After Incrementing Doubleword |
| BIH | d,m | F420 | 6-78 | Branch After Incrementing Halfword |
| BIW | d,m | F440 | 6-79 | Branch After Incrementing Word |
| BL | $*_{\text {m, }}$ x | F880 | 6-76 | Branch and Link |
| BU | ${ }^{\text {m, }}$, | ECOO | 6-72 | Branch Unconditionally |

COMPARE INSTRUCTIONS

|  | Operand <br> Mnemonic | Format | Op Code |  |
| :--- | :--- | :--- | :--- | :--- |
| Page |  |  |  |  |

LOGICAL INSTRUCTIONS

| Mnemonic | Operand Format | Op |
| :---: | :---: | :---: |
| ANMB | d, * ${ }^{\text {m,x }}$ | 8408 |
| ANMD | d, ${ }^{\text {m, }}$, $x$ | 8400 |
| ANMH | d, *m, $x$ | 8400 |
| ANMW | d, *m, $x$ | 8400 |
| \#ANR | s,d | 0400 |
| EOMB | d, *m, $x$ | 8 CO |
| EOMD | d, ${ }^{\text {d, }}$, $x$ | 8 COO |
| EOMH | d, *m, $x$ | 8 COO |
| EOMW | d, *m, ${ }^{\text {d }}$ | 8C00 |
| \#EOR | s,d | 0 COO |
| \#EORM | s,d | 0 CO |
| ORMB | d, *m, $x$ | 8808 |
| ORMD | d, ${ }^{\text {m }}$, $x$ | 8800 |
| ORMH | d, *m, $x$ | 8800 |
| ORMW | d, *m, $x$ | 8800 |
| \#ORR | s,d | 0800 |
| \#ORRM | s,d | 0808 |
| \# Indicates Halfword In |  |  |
| * Indicat | irect Ad | g |

## REGISTER TRANSFER INSTRUCTIONS

| Mnemonic | Operand <br> Format | Op Code |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| \#age |  |  | Instruction Function |  |  |

## SHIFT OPERATION INSTRUCTIONS

| Mnemonic | Operand Format | Op Code | Page | Instruction Function |
| :---: | :---: | :---: | :---: | :---: |
| \#NOR | d, s | 6000 | 6-113 | Normalize |
| \#NORD | d, s | 6400 | 6-114 | Normalize Double |
| \#SCZ | d, s | 6800 | 6-115 | Shift and Count Zeros |
| \#SLA | d,v | $6 \mathrm{C40}$ | 6-116 | Shift Left Arithmetic |
| \#SLAD | d, v | 7840 | 6-119 | Shift Left Arithmetic Double |
| \#SLC | d, v | 7440 | 6-118 | Shift Left Circular |
| \#SLL | d, v | 7040 | 6-117 | Shift Left Logical |
| \#SLLD | d,v | $7 \mathrm{C40}$ | 6-120 | Shift Left Logical Double |
| \#SRA | d, v | 6 COO | 6-121 | Shift Right Arithmetic |
| \#SRAD | d, v | 7800 | 6-124 | Shift Right Arithmetic Double |
| \#SRC | d,v | 7400 | 6-123 | Shift Right Circular |
| \#SRL | d,v | 7000 | 6-122 | Shift Right Logical |
| \#SRLD | d,v | 7 COO | 6-125 | Shift Right Logical Double |

BIT MANIPULATION INSTRUCTIONS

| Mnemonic | Operand Format | Op Code | Page | Instruction Function |
| :---: | :---: | :---: | :---: | :---: |
| ABM | c, ${ }^{*} \mathrm{~m}, \mathrm{x}$ | A008 | 6-132 | Add Bit in Memory |
| \#ABR | d, b | 2000 | 6-133 | Add Bit in Register |
| SBM | c, *m, x | 9808 | 6-128 | Set Bit in Memory |
| \#SBR | d, b | 1800 | 6-129 | Set Bit in Register |
| TBM | c, *m, x | A408 | 6-134 | Test Bit in Memory |
| \#TBR | d, b | 2400 | 6-135 | Test Bit in Register |
| ZBM | c, *m, x | $9 \mathrm{CO8}$ | 6-130 | Zero Bit in Memory |
| \#ZBR | d, b | 1 COO | 6-131 | Zero Bit in Register |

\# Indicates Halfword Instruction

* Indicates Indirect Addressing

|  | Operand <br> Mnemonic | Format | Op Code |  | Page |
| :--- | :--- | :--- | :--- | :--- | :--- |

## FLOATING-POINT ARITHMETIC INSTRUCTIONS

| Mnemonic | Operand <br> Format | Op Code | Page |  | Instruction Format |
| :--- | :--- | :--- | :--- | :--- | :--- |

[^1]CONTROL INSTRUCTIONS

| Mnemonic | Operand <br> Format |  | Op Code |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Page |  |  | Instruction Function |  |

INTERRUPT INSTRUCTIONS

| Mnemonic | Operand Format | Op Code | Page | Instruction Function |
| :---: | :---: | :---: | :---: | :---: |
| ACI | S,V | FC77 | 6-207 | Activate Channel Interrupt |
| AI | $v$ | FCO3 | 6-204 | Activate Interrupt |
| \#BEI |  | 0006 | 6-211 | Block External Interrupts |
| DACI | s,v | FC7F | 6-210 | Deactivate Channel Interrupt |
| DAI | $v$ | FCO4 | 6-206 | Deactivate Interrupt |
| DCI | s,v | FC6F | 6-209 | Disable Channel Interrupt |
| DI | $v$ | FCO1 | 6-205 | Disable Interrupt |
| ECI | s,v | FC67 | 6-208 | Enable Channel Interrupt |
| EI | $v$ | FCOO | 6-202 | Enable Interrupt |
| RI | v | FCO2 | 6-203 | Request Interrupt |
| \#UEI |  | 0007 | 6-212 | Unblock External Interrupts |

INPUT/OUTPUT INSTRUCTIONS

| Mnemonic | Operand <br> Format | Op Code | Page | Instruction Function |
| :---: | :---: | :---: | :---: | :---: |
| CD | $n, f$ | FCO6 | 6-216 | Command Device |
| TD | $n, f$ | FCO5 | 6-217 | Test Device |
| SIO | S,V | FC17 | 6-218 | Start I/0 |
| TIO | s,v | FC1F | 6-219 | Test I/0 |
| STPIO | s,v | FC27 | 6-220 | Stop I/0 |
| RSCHNL | s,v | FC2F | 6-221 | Reset Channel |
| HIO | $s, v$ | FC37 | 6-222 | Halt I/O |
| GRIO | $s, v$ | FC3F | 6-223 | Grab Controller |
| RSCTL | S,V | FC47 | 6-224 | Reset Controller |
| ECWCS | s,v | FC4F | 6-225 | Enable Channel WCS Load |
| WCWCS | s,v | FC5F | 6-226 | Write Channel WCS |

WRITABLE CONTROL STORAGE INSTRUCTIONS

| Mnemonic | Operand Format | Op Code | Page | Instruction Function |
| :---: | :---: | :---: | :---: | :---: |
| \#WWCS | s,d | O00C | 6-65 | Write WCS |
| \#RWCS | s,d | 000B | 6-66 | Read WCS |
| \#JWCS | *m, x | FAOO | 6-67 | Jump WCS |

\# Indicates Halfword Instruction

* Indicates Indirect Addressing


## APPENDIX B

## HEXADECIMAL-DECIMAL CONVERSION TABLE

The following table contains the necessary information for direct conversion of decimal and hexadecimal numbers in these ranges:

## Hexadecimal

00000 to 01FFF

## Decimal

000000 to 008191

To convert a hexadecimal number to a decimal value, locate all but the last digit of the hexadecimal value in the leftmost column of the table, then follow that.line of figures to the right to the column under the last digit of the hexadecimal value. At this intersection is the decimal value of the hexadecimal number.

Example: Convert hexadecimal 3EC to decimal.


For decimal to hexadecimal conversion as in the example, first find the decimal value (1004) in the table, then construct the hexadecimal value from the hexadecimal characters above the column and in the left-most column.

For numbers outside the range of the table, add the following values to the table figures:

| Hexadecimal | Decimal |
| :---: | :---: |
|  |  |
| 3000 | 12288 |
| 4000 | 16384 |
| 5000 | 20480 |
| 6000 | 24576 |
| 7000 | 28672 |
| 8000 | 32768 |
| 9000 | 36864 |
| A000 | 40960 |
| B000 | 45056 |
| C000 | 49152 |
| D000 | 52248 |
| E000 | 57344 |
| F000 | 61440 |


| 0000 | 000000 | 000001 | 000002 | 000003 | 000004 | 000005 | 000006 | 000007 | 000008 | 000008 | 009010 | 000011 | 000012 | 000013 | 000014 | 060015 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 | 000016 | 000017 | 000018 | 000019 | 000020 | 000021 | 000022 | 000023 | 000024 | 000025 | 000026 | 000027 | 000026 | 000029 | 000030 | 040031 |
| 0002 | 000032 | 000033 | 000034 | 000035 | 000036 | 000037 | 000038 | 000039 | 000040 | 000041 | 000042 | 000043 | 00004 | 000045 | 000006 | 000047 |
| 0003 | 000048 | 600049 | 000050 | 00035 1 | 000052 | 000053 | 000054 | 000055 | 000056 | 000057 | 000058 | 000059 | 000060 | 000061 | 000062 | 000033 |
| 0004 | 000054 | 000065 | 000066 | 000067 | 000068 | 000069 | 000010 | 000071 | 000072 | 000073 | 000074 | 000075 | 000076 | 000071 | 000078 | 000076 |
| 0005 | 000000 | 000081 | 000082 | 000093 | 000084 | 000085 | 000086 | 000081 | 000088 | 000089 | 000090 | 000091 | 000092 | 000093 | 000694 | 000085 |
| 0008 | 0000s6 | 000097 | 000098 | 000099 | 000100 | 000101 | 000102 | 000103 | 000104 | 000105 | 000106 | 000107 | 000108 | 000109 | 000112 | 000111 |
| 0001 | 000112 | 000113 | 000114 | 000115 | 006116 | 000117 | 000118 | 000119 | 000120 | 000121 | 000122 | 000123 | 000124 | 000125 | 000128 | 009127 |
| 0008 | 000128 | 000129 | 000130 | 000131 | 000132 | 000133 | 000134 | 000135 | 000136 | 000137 | 000138 | 000139 | 000140 | 000141 | 000142 | 000143 |
| 0009 | 000144 | 000145 | 000146 | 000147 | 000148 | 000149 | 000150 | 000151 | 000152 | 000153 | 000154 | 000155 | 000156 | 000157 | 000158 | 000159 |
| cosa | c00160 | 000:61 | 000162 | 000163 | 000164 | 000265 | 000166 | 000167 | 000168 | 000169 | 000170 | 000171 | 000172. | 000173 | 050174 | 000175 |
| 0008 | 000176 | 00017 | 000178 | 000179 | 000180 | 000181 | 000182 | 000183 | 000184 | 000185 | 000186 | 000187 | 000188 | 000199 | 000180 | 000191 |
| 000 C | 000192 | 000193 | 000194 | 000195 | 000196 | 000197 | 060198 | 600199 | 000200 | 000201 | 000202 | 000203 | 000204 | 000205 | 000208 | 000207 |
| 0000 | 000708 | 000209 | 000210 | 000211 | 000212 | 000213 | 000214 | 000215 | 000216 | 000217 | 000218 | 000219 | 050220 | 000221 | 000222 | 000223 |
| 0006 | 000224 | 000225 | 000226 | 600227 | 000228 | 000229 | 000230 | 000231 | 000232 | 000233 | 000234 | 000233 | 000236 | 000231 | 000238 | 00023 |
| 000\% | 000240 | 000241 | 000262 | 000243 | 000244 | 000245 | 000246 | 000247 | 000248 | 000240 | 000250 | 000231 | 000252 | 000253 | 000354 | 000258 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 1 | 8 | $\bigcirc$ | A | 8 | c | 0 | $E$ | $F$ |
| 0010 | 000256 | 000257 | 000258 | 000259 | 000260 | 050251 | 000262 | 000263 | 000264 | 000285 | 000266 | 000267 | 000268 | 000260 | 000270 | 000271 |
| 0011 | 000272 | 000273 | 000274 | 000275 | 000276 | 000277 | 000278 | 000279 | 000280 | 000281 | 000282 | 000283 | 000284 | 000285 | 000286 | 000237 |
| 0012 | 000288 | 000789 | 000290 | 000291 | 000292 | 000293 | 000294 | 000295 | 000296 | 000297 | 000298 | 000799 | 000300 | 000301 | 000302 | 000303 |
| 0013 | 000304 | 000305 | 000306 | 000307 | 000308 | 000309 | 000310 | 000311 | 000312 | 000313 | c00314 | 000315 | 000316 | 000317 | 000318 | 000319 |
| 0014 | 000320 | 000321 | 00032? | 000323 | 000324 | 000325 | 000326 | 000327 | 000328 | 000329 | 0003304 | 000331 | 000332 | 000333 | 000334 | 000335 |
| 0015 | 000336 | 000337 | 000338 | 000339 | 000340 | 000341 | 000342 | 000343 | 000344 | 000345 | 000346 | 000347 | c00348 | 000349 | 000350 | 000351 |
| 0016 | 000352 | 000353 | 000354 | 000355 | 000356 | 000357 | 000358 | 000359 | 000350 | 000361 | 000382 | 000363 | 000384 | 000365 | 000366 | 00036 ? |
| 0017 | 000368 | 000369 | 000370 | 000371 | 000372 | 000373 | 000374 | 000375 | 000378 | 000371 | 000378 | 060379 | 000390 | 000381 | 000382 | 000333 |
| 0018 | 000384 | 000385 | 000386 | 400387 | C00388 | 000389 | 050390 | 000391 | C00382 | 000393 | C00394 | 000395 | 000396 | 000397 | 060398 | 000389 |
| 0019 | 000400 | 000401 | 000502 | 000403 | 000404 | 000405 | 000408 | 000407 | 000408 | 000409 | 000810 | 000411 | 000412 | 000413 | 000414 | 000415 |
| Cola | 000416 | 200017 | 000818 | 000419 | 000420 | 000421 | 000422 | 000423 | 00042 | 000425 | 000426 | 000427 | 000428 | 000429 | 000430 | 000431 |
| 0018 | 000432 | 000433 | 000434 | 000435 | 000436 | 000437 | 000438 | 003039 | c00440 | c00e4 1 | 00042 | 000443 | 00044 | 000445 | 00046 | 000447 |
| Colc | 000428 | 000449 | 000450 | 000451 | 000452 | 000453 | 000454 | 000455 | 000456 | 000457 | 000458 | 000459 | 000460 | 000461. | 000462 | 000663 |
| 0010 | 000464 | 000465 | 000466 | 000467 | 000468 | 000469 | $0004 \%$ | 000471 | 000472 | 000473 | 000474 | 060475 | 000476 | 000477 | 006478 | 400479 |
| COIE | 000480 | 000481 | 000482 | 000483 | 000484 | 000485 | 000466 | 000487 | 000488 | 000489 | c00490 | 000491 | 000492 | 000493 | 000494 | 000095 |
| 0015 | 200096 | 000497 | 000498 | 000099 | 000500 | 000501 | c00502 | 000503 | 000504 | 000505 | 000606 | 000507 | 000508 | 000509 | 000510 | 000511 |


| 0020 | 000512 | 000513 | 000514 | 000515 | 000516 | 000517 | 000518 | 000510 | 000520 | 000521 | 000522 | 000523 | 000524 | 000525 | 000526 | 000527 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0021 | 000528 | 000529 | 000530 | 000531 | 000532 | 000533 | 000534 | 000535 | 000536 | 000537 | 000538 | 000530 | 000540 | 000541 | 000542 | 000543 |
| 0022 | 000544 | 000545 | 000546 | 000547 | 000548 | 000549 | 000550 | 000551 | 000552 | 000553 | 000554 | 000555 | 000556 | 000557 | 000558 | 000558 |
| 0023 | 000500 | 000561 | 000562 | 000563 | 000564 | 000565 | 000566 | 000567 | 000568 | 000569 | 000570 | 000571 | 000572 | 000573 | 000574 | 000575 |
| 0024 | 000516 | 000511 | 000578 | 000579 | 000560 | 000581 | 000582 | 000583 | 1000584 | 000585 | 000586 | 000587 | 000588 | 000569 | 000590 | 000591 |
| 0075 | 000592 | 000593 | 000594 | 000595 | 00059 | 000597 | 000598 | 000599 | 000600 | 000601 | 000602 | 000603 | 000604 | 000605 | 000606 | 000607 |
| 0076 | 000609 | 000609 | 000610 | 000611 | 000612 | 000613 | 000614 | 000615 | 000616 | 000617 | 000618 | 000619 | 000620 | 000621 | 000622 | 000623 |
| 0071 | 000624 | 000625 | 000626 | 000627 | 000628 | 000629 | 000630 | 000631 | 000632 | 000633 | 000634 | 000635 | 000636 | 000637 | 000638 | 000639 |
| 0028 | 000640 | 000681 | 000642 | 000643 | 000644 | 000645 | 000646 | 000647 | 000668 | 000649 | 000650 | 000651 | 000652 | 000653 | 000654 | 000655 |
| 0029 | 000556 | 000657 | 000658 | 000659 | 000680 | 000661 | 000662 | 000663 | 000664 | 000665 | 000666 | 000667 | 000668 | 000669 | 000670 | 000671 |
| 002A | 000672 | 000673 | 000674 | 000675 | 000676 | 000677 | 000678 | 000679 | 000680 | 000881 | 000682 | 000683 | 000684 | 000585 | 000686 | 000637 |
| 0028 | 000688 | 000689 | 000690 | 000691 | 000692 | 000693 | 000694 | 000695 | 000696 | 000697 | 000688 | 000699 | 000700 | 000701 | 000702 | 000703 |
| 002C | 000704 | 000705 | 000706 | 000707 | 000708 | 000709 | 000710 | 000711 | 000712 | 000713 | 000714 | 000715 | 000716 | 000717 | 000718 | 000719 |
| 0020 | 000120 | 000721 | 000122 | 006723 | 000724 | 000725 | 000726 | 000727 | 000728 | 000729 | 000730 | 000731 | 000732 | 000733 | 000736 | 000135 |
| 002 E | 000136 | 000737 | 000738 | 000739 | 000740 | 000741 | 000742 | 000743 | 000744 | 000745 | 000746 | 000741 | 000748 | 000749 | 000750 | 000751 |
| 002F | 000752 | 000753 | 000154 | 000755 | 000756 | 000757 | 000758 | 000759 | 000760 | 000761 | 000762 | 000783 | 000764 | 000765 | 000766 | 000767 |


| 0030 | 000768 | 000769 | 000770 | 000771 | 000172 | 000773 | 000774 | 000775 | 000776 | 00077 | 000778 | 000779 | 000780 | 000781 | 000782 | 000783 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0031 | 000784 | 000785 | 000786 | 000787 | 000788 | 000789 | 000790 | 000791 | 000792 | 000793 | 000794 | 000795 | 000796 | 000797 | 00079 | 00079 |
| 0032 | 000800 | 000801 | 000802 | 000003 | 000804 | 000805 | 000006 | 000807 | 000808 | 000809 | 003810 | 000811 | 000812 | 000813 | 000814 | 000815 |
| 0033 | 000816 | 000817 | 000818 | 000819 | 000820 | 000821 | 000822 | 000623 | 000824 | 000825 | 000826 | 000821 | 000828 | 000829 | 000830 | 000831 |
| 0030 | 000832 | 000833 | 000834 | 000835 | 000836 | 000837 | 000830 | 000839 | 000840 | 000841 | 000842 | 000843 | 000844 | 000845 | 000836 | 000837 |
| 0035 | 000848 | 000849 | 000850 | 000851 | 000852 | 000853 | 000854 | 000855 | 000856 | 000857 | 000858 | 000859 | 000860 | 000861 | 000862 | 00086 |
| c036 | 000864 | 000865 | 000866 | 000867 | 000868 | 000869 | 000870 | 000871 | 000872 | 000873 | 000874 | 000875 | 000876 | 000877 | 000878 | 000879 |
| 0031 | 000880 | 000881 | 000882 | 000883 | 000884 | 000885 | 000886 | 000887 | 000888 | 000889 | 000890 | 000891 | 000892 | 000893 | 000894 | 000895 |
| 0031 | 000096 | 000897 | 000898 | 000899 | 000900 | W0901 | 000902 | 000903 | 000904 | 000905 | 000906 | 000907 | 000908 | 000909 | 000910 | 000911 |
| 0039 | 000912 | 000913 | 000914 | 000915 | 000918 | 000917 | 000918 | 000919 | 000920 | 000921 | 000922 | 000923 | 000924 | 000925 | 000926 | 000927 |
| 0034 | 000928 | 000929 | 000930 | 000931 | 000932 | 000933 | 000934 | 000935 | 000936 | 000937 | 000938 | 000939 | 000940 | 000941 | 000942 | 000943 |
| 0036 | 000944 | 000945 | 000946 | 000947 | 000948 | 000949 | 000950 | 000951 | 000952 | 000953 | 000954 | 000955 | 000956 | 000957 | 000958 | 000959 |
| 00x | 000960 | 000961 | 000962 | 000963 | 000964 | 000965 | 000966 | 000967 | 000968 | 000969 | 000970 | 000971 | 000972 | 000973 | 000974 | 000975 |
| 0030 | 000976 | 000917. | 000978 | 000979 | 000980 | 000981 | 000982 | 000983 | 000984 | 000985 | 000996 | 000987 | 000988 | 000989 | 000990 | 000991 |
| c03E | 000992 | 000993 | 000994 | 000995 | 000996 | 000997 | 000998 | 000999 | 0010000 | 001001 | 001002 | 001003 | 001004 | 001005 | 001005 | 001007 |
| ${ }^{0035}$ | 001008 | 001009 | 001010 | 00101 | 001012 | 00101 | 001014 | 001015 | 001016 | 001017 | 001018 | 001019 | 001020 | 001021 | 001022 | 001023 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | 8 | c | 0 | E | F |
| 0000 | 001024 | 001025 | 001026 | 001027 | 001028 | 001029 | 001030 | 001031 | 001032 | 001033 | 001034 | 001035 | 001036 | 601037 | 001033 | 001030 |
| 0041 | 00100 | 001041 | 001042 | 001043 | 001044 | 001045 | 001046 | 001047 | 001048 | 001009 | 001050 | 001051 | 001052 | 001063 | 001054 | 001055 |
| 0042 | 001056 | 00108 | 001058 | 001059 | 001060 | 001061 | 001062 | 001063 | 001054 | 001055 | 001065 | 001067 | 001068 | 001080 | 001070 | c01071 |
| 0043 | 001072 | 001073 | 001074 | 001075 | 001076 | 001077 | 001078 | 001079 | 001080 | 001081 | 001082 | 001083 | 001084 | 001005 | 001086 | color |
| 0004 | 001088 | 001089 | 001090 | 001091 | 001092 | 001093 | 001094 | 001095 | 001096 | 001097 | 001038 | 001099 | 001100 | 001101 | 001102 | 001103 |
| 0003 | 001108 | 001105 | 001106 | 001107 | 001108 | 001109 | 001110 | 00111 | 001112 | 001713 | 001114 | 001115 | 001116 | 001117 | 001118 | 001118 |
| 0046 | 001120 | 021121 | 001122 | 001123 | 001124 | 001125 | 001126 | 001121 | 001128 | 001129 | 001130 | 001131 | 001138 | 001133 | 001130 | 001136 |
| 0091 | 001136 | 001137 | 001138 | 001139 | 001140 | 001141 | 001142 | 001143 | 001144 | 001145 | 001146 | 001147 | 001148 | 001149 | 201150 | 001151 |
| 0048 | 001152 | 201153 | 201154 | 001155 | 001156 | 001157 | 001158 | 001159 | 001160 | 001161 | 001162 | 001163 | 001164 | 001165 | 001168 | 001467 |
| 0049 | 001168 | 001169 | 00110 | 00117 | 001172 | 001173 | 001174 | 001175 | 001176 | 00117 | 001178 | 001179 | colre | 001181 | 001182 | 001183 |
| cosa | 201180 | 001185 | 001186 | 001187 | 001188 | 001189 | 001190 | 001191 | 001192 | 001193 | 001194 | 001195 | 001196 | 001197 | 001198 | 001198 |
| 0030 | 001200 | 001201 | 001207 | 001203 | 001204 | 001205 | 001706 | 001207 | 001208 | 001209 | 001210 | 001211 | 001212 | 001213 | 001214 | 001215 |
| 005 C | 001216 | 001217 | 001718 | 001219 | 001220 | 001721 | 001222 | 001223 | 001224 | 001225 | 001226 | 001227 | 001228 | 001229 | 001230 | 001231 |
| 0060 | 001238 | 001233 | 001234 | 001735 | 001236 | 001237 | 00123 | 001239 | 001240 | 001241 | 001242 | 001243 | 001244 | 001245 | 001246 | 001247 |
| ceak | 001380 | 001249 | 001750 | 00175: | 00175 | 001253 | 001254 | 001755 | 001256 | 001257 | 001258 | 001259 | 001250 | 001261 | 001262 | 001263 |
| 0en | 20185 | 001265 | 001266 | $\infty$ | - | 0123 |  | 0175 | col236 | 001273 | 001274 | 001275 | 001276 | 001287 | 001278 | 001279 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | 8 | c | 0 | E | $F$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| coso | 061780 | 001281 | 001782 | 001783 | 001784 | 001285 | 001286 | 00128 | 001288 | 00：289 | 001290 | 201791 | 201292 | 001293 | 001294 | 001895 |
| 0051 | 001296 | 001297 | 001798 | 001299 | 001300 | 001301 | 001302 | 001303 | Dil 304 | 001305 | 001306 | 001301 | 001308 | 001309 | 001310 | 001311 |
| 0052 | 001312 | 001313 | 001314 | 001315 | 00：316 | oni3il | 001318 | 001319 | 00：320 | 001321 | 001322 | 001323 | 00：324 | 001325 | 001378 | 001327 |
| 0053 | 001323 | 001329 | 001330 | 001331 | 001332 | 001333 | 001334 | 00：335 | a： 336 | 001331 | 001338 | 001339 | 001340 | 001341 | 00132 | 201343 |
| cos 4 | 001346 | $00 \cdot 1305$ | 001366 | 001347 | 001343 | 201349 | 00：350 | 001551 | 001352 | 00：33 3 | 001354 | 001355 | 001356 | 001357 | 001358 | 001359 |
| 0055 | 00＇160 | 001361 | 001362 | 001363 | 001364 | 001365 | 101366 | 001367 | 001358 | 001369 | 001370 | 001311 | 001312 | 001313 | 001374 | 001376 |
| 0056 | 001375 | 001371 | （0）1378 | 001319 | 001380 | 00138. | 001382 | 001383 | 00184 | 001385 | 001386 | 001387 | 001388 | 001389 | 201390 | 001391 |
| 0057 | 001392 | 001393 | 001394 | 001395 | 00：396 | $00^{1391}$ | 00：398 | 001399 | 001400 | c ： 401 | 00140 ？ | 001403 | 001404 | 001405 | 001406 | 001407 |
| nose | 001408 | 001609 | 00：410 | 001411 | 001412 | 00：413 | 001414 | 001415 | 001416 | 00：417 | 001418 | 001419 | 001420 | 001421 | 001422 | 001423 |
| 0059 | 001424 | 001425 | 001426 | 00：427 | 001428 | 00：429 | 001430 | 001431 | 061432 | 001433 | ${ }^{0} 1434$ | 001435 | 001436 | 001437 | 001438 | 001439 |
| cose | 001440 | 901461 | $0 \times 1442$ | 001443 | 001446 | 001445 | 00：446 | 001447 | 001448 | 001449 | 001450 | 001451 | 001452 | 001453 | 001454 | 001455 |
| 2058 | 001456 | 001457 | 00：453 | 001459 | 001460 | D－6et | 001462 | 001463 | 001464 | 001465 | 001466 | 001467 | 001468 | 001469 | 001470 | 001471 |
| cosc | 001472 | 001413 | 001414 | 001415 | 001476 | 001417 | 001478 | 00：419 | 001480 | 001481 | $0 ¢ 1462$ | 001483 | 001484 | 001485 | 001486 | 001487 |
| coso | 001488 | 001489 | 001490 | 001491 | 001492 | 001493 | 001494 | 001495 | 001496 | 00149） | 00：8．9 | $00^{1499}$ | 001500 | 001501 | 001502 | 001503 |
| Cose | 001504 | 001505 | 001506 | 001507 | 001508 | OC1509 | 001510 | 001511 | 001512 | 00：513 | 001514 | notsis | 001516 | 001517 | 001518 | 001519 |
| Oosf | 001520 | 001521 | 001522 | 001523 | 001524 | 001575 | 001526 | 001527 | 001528 | 001579 | 001530 | 001531 | 001532 | 001533 | 001534 | 001535 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | 8 | c | 0 | E | F |
| 0050 | 001536 | 001537 | 00：538 | 001579 | 001540 | 00154 | 001542 | OC：543 | 001544 | 201545 | 00：546 | 001547 | 001548 | 001549 | 001550 | 001551 |
| 0061 | 001552 | 001553 | 001554 | 001555 | ${ }^{(1556}$ | 00155］ | 001558 | 00：559 | 001560 | 001561 | 20：562 | 001563 | 001564 | 001565 | 001566 | 001567 |
| 0062 | 001563 | 001569 | 0015：0 | 001571 | 00：572 | 0015：3 | 00：574 | 0015 | 061576 | 001511 | 00.578 | 001579 | 001580 | 001581 | 001582 | 001583 |
| 0063 | $001584^{\text {．}}$ | 001585 | 001586 | 00：587 | 00：583 | 001589 | 001590 | 00：591 | 001592 | 001593 | 001594 | 001595 | 001596 | 001597 | 001598 | 001599 |
| 0054 | 001600 | 061601 | 001602 | 001603 | 001504 | 001605 | 001606 | 00160 ？ | 001608 | 001609 | 001610 | 001611 | 001612 | 001613 | 001614 | 001615 |
| 0065 | 001616 | 001617 | 001618 | 001619 | 001620 | 001621 | 001622 | 001623 | 00：624 | 00：525 | 1001626 | 001627 | 001628 | 001629 | 001630 | 9C1631 |
| 0066 | 001632 | 001633 | 001634 | 001635 | 001636 | 001637 | 001638 | 001639 | 001640 | 001641 | 001642 | 001643 | 001644 | 001645 | 001646 | 001687 |
| 0061 | 001648 | 001643 | 001650 | 00：65．1 | 001652 | 001653 | 001654 | 001655 | 001656 | 00：65］ | doless | 001659 | 001660 | 001661 | 001662 | 001663 |
| 0068 | 001664 | D016es | $001650^{\circ}$ | 001607 | 001668 | 001669 | 001670 | 0016／1 | 001672 | 00.673 | 001674 | 001675 | 001676 | 001677 | 001678 | 001679 |
| 0069 | 001680 | 001681 | 001682 | 001683 | 00：684 | 001685 | 001686 | 201687 | 001688 | 00：689 | 001630 | 001691 | 001692 | 001693 | 001694 | 001695 |
| 0064 | 001696 | 001697 | 001608 | 001699 | 001100 | 00170： | 001702 | 001703 | 001704 | 001705 | 001706 | 001707 | 001708 | 001709 | 001710 | 00171 |
| 0068 | 001112 | 001713 | 001714 | 001715 | 0017：6 | $0 \times 1717$ | 001718 | 001719 | 001720 | 001721 | 001122 | 001723 | 001124 | 001725 | 001726 | 001721 |
| 0056 | 001728 | 001749 | 001130 | 001731 | 001732 | 001733 | 001734 | 001735 | 001736 | 001737 | 201738 | 001739 | 001740 | 001741 | 001742 | 001743 |
| 0060 | 001744 | 001745 | 001746 | 001747 | 001748 | 00174 | 001750 | 001751 | 001752 | 001753 | 001154 | 001755 | 001756 | 001757 | 001758 | 001759 |
| 0068 | 001760 | 001761 | C01762 | 001753 | 001／64 | 001765 | 0 0．1766 | 001767 | 001768 | 001769 | 001770 | 00177 | 001772 | 001773 | 001774 | 001775 |
| 006 | 001716 | 00117 | 001778 | 001719 | 001780 | 001781 | 001782 | 001783 | 001784 | 001785 | 001786 | 001787 | 001788 | 001789 | 001790 | 001791 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | $\wedge$ | B | c | 0 | E | $F$ |
| 0070 | 201792 | 001793 | 001794 | 201795 | 001796 | 001797 | 001798 | 00：199 | 00i800 | 001801 | 001802 | 00：803 | 001804 | 001805 | 001806 | 001807 |
| 0011 | 001408 | 001809 | 001810 | 001811 | $0018: 2$ | 001813 | 00：814 | 001815 | 001816 | 001817 | 001818 | 001819 | 001820 | 001821 | 001822 | 001823 |
| 0012 | 001824 | 001825 | 001826 | 001821 | 01828 | 001879 | 001830 | 001831 | 001832 | 001833 | 001834 | 001835 | 001836 | 001837 | 001838 | 001839 |
| 0013 | 001840 | 001841 | 00：842 | 001843 | 001844 | $0 C 1845$ | 001846 | 001847 | 001843 | 001849 | 001850 | 001851 | 001852 | 001853 | 001854 | 001855 |
| 0014 | 001856 | 001857 | 001858 | 001859 | 00：860 | 001861 | 051862 | 001863 | 001864 | 001865 | 001866 | 001867 | 001868 | 001869 | 001870 | 001871 |
| 0075 | 001812 | 001813 | 001814 | 001875 | 001876 | 001877 | 001878 | 001879 | 00：880 | 001881 | 001882 | 001883 | 001884 | 001885 | 001886 | 001881 |
| 0076 | 001888 | 001889 | 001890 | 001831 | 0 c：892 | 00：193 | 001894 | 001895 | 001836 | 001897 | 001898 | 001899 | 001900 | 001901 | 001902 | 001903 |
| 0071 | 001904 | c01903 | 001906 | 001901 | 001908 | 001903 | 001910 | 001911 | 001912 | 001913 | 001914 | 001915 | 201916 | 001917 | 001918 | 001919 |
| 0078 | 001920 | 001921 | 001922 | 001923 | 001924 | 001725 | 001926 | 001927 | 001928 | 001929 | 001930 | 001931 | 001932 | 001933 | 001934 | 001935 |
| 0019 | 001936 | 001931 | 001938 | 001938 | 001940 | 001981 | 001942 | 001943 | 001944 | 001945 | 001946 | 001947 | 001948 | 001949 | 001950 | 001751 |
| cola | 001952 | 001953 | 001954 | 001955 | 001956 | 001957 | 001958 | 001959 | 001960 | 001961 | 001962 | 001963 | 001964 | 001965 | 001966 | 001967 |
| 0078 | 001968 | 001969 | 001970 | 001971 | 0 Cl 1972 | 00：973 | 001974 | 001975 | 001976 | 001977 | 001978 | 001979 | 001980 | 001981 | 001982 | 001983 |
| 007C | 001984 | 001985 | 001986 | 001987 | 001988 | 06：989 | 001990 | 001991 | 001992 | 001993 | 001994 | 001995 | 00：996 | 001997 | 001908 | 001993 |
| 0070 | 002000 | 002001 | 002002 | 002003 | 007504 | 002005 | 002006 | 002007 | 002008 | 002009 | 0020：0 | 002011 | 002012 | 002013 | 002014 | 002015 |
| 007 E | 002016 | 002011 | 002018 | 002019 | 00.2020 | 002021 | 002022 | 002023 | 002024 | 002025 | 002026 | 002027 | 002028 | 002029 | $0 \times 2030$ | 002031 |
| 0075 | 002032 | 002033 | 002034 | 062035 | 002036 | 002037 | $0 \times 2038$ | 002039 | 002040 | 002 c 41 | 202042 | 002043 | $00: 2044$ | 002045 | 002046 | 002047 |


| 0000 | 002048 | 002049 | 002050 | 002051 | 007052 | 002053 | 002054 | 002055 | 002056 | 002057 | 002058 | 002059 | 002060 | 002061 | 002062 | 002063 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 008. | 002064 | 002065 | 002056 | 002061 | 002068 | 002069 | 002070 | 002071 | 002012 | 002673 | 002074 | 002075 | 002015 | 002011 | 002078 | 00：079 |
| 0082 | 002000 | 002081 | 002082 | 002083 | 002984 | $0 \times 2085$ | 002086 | 002087 | C02788 | 002089 | 002090 | 002091 | 002092 | 002093 | 002094 | 0020ss |
| 0083 | 002096 | 002097 | 002098 | 0 02099 | 002：00 | 002101 | 002102 | 002103 | 002104 | 002105 | 002106 | 002107 | 002108 | 002109 | 022110 | 008111 |
| 0084 | 002112 | 002113 | 002114 | 002115 | 002116 | 002117 | 002118 | 002119 | 002120 | 002121 | OC2122 | 002：23 | 002124 | 002125 | 002126 | 102121 |
| 0085 | 002128 | 002129 | 002130 | 002131 | 002132 | 002133 | 002134 | 002135 | 002136 | 002137 | 002：38 | 002139 | 002140 | 002141 | UC2142 | 002143 |
| 0086 | 002144 | 002145 | 002146 | 002141 | 002；${ }^{\text {c }}$ | 002149 | 002150 | 002151 | 002152 | $002: 53$ | 002154 | 002155 | 002156 | 002157 | 002158 | 002159 |
| 0081 | 002160 | 002161 | 002162 | 002163 | 002：64 | 002163 | 002166 | 002167 | 002158 | 002169 | 002170 | 002171 | 002112 | 0021／3 | 002174 | 002175 |
| 008 | 002116 | 002111 | 062178 | 002179 | 002180 | 002181 | 002182 | 002183 | 002184 | 002185 | 002186 | 002187 | 002：88 | 002189 | 002190 | 002191 |
| 0009 | 002192 | 002193 | 002194 | 002195 | 0 C 2196 | 002197 | 002198 | 002199 | 002200 | 002201 | 002202 | 002203 | 002204 | 002205 | 002206 | 02201 |
| 008A | 002208 | 002209 | 002210 | 002211 | 02212 | 2213 | 02214 | 002215 | 002216 | 002217 | 002218 | 0221 | 00222 | 002721 | 02272 | 2223 |
| 8 | 002224 | 00222 | 0022 | 022 | 22 | C222 | $00^{2} 23$ | 0072 | 002232 | 00223 | 022 | 0022 | 0022 | 0022 | 002238 | 22 |
| C | 002240 | 00224 | 00224 | 0622 | C22 | C：245 | 0224 | 00224 | 002248 | 0 C 224 | $0^{0} 725$ | 00225 | 00225 | 00225 | 00225 | 00225 |
| 080 | 002256 | 002251 | 002258 | 00225 | 0 c．22 | C22E1 | $0 \times 2762$ | 002263 | 002264 | 0．228 | 00226 | 00226 | 00226 | 00226 | 00227 | 0022 |
| COBE | 002272 | 002213 | 002274 | 0022 | 002276 | 002211 | 002278 | 002219 | 002280 | 002281 | 00328 | 00228 | 002.8 | 002285 | 00228 | 002281 |
| 008F | 002280 | 00228 | 00279 | 00229 | $0 \cdot 229$ | 0：293 | mi29 | 00273 | $0 \times 229$ | 00229 | ${ }^{0} \mathbf{C} 29$ | 0 C 22 | 00230 | 0023 | 002 | 002303 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | ， | 8 | 9 | A | $\theta$ | c | 0 | E | F |
| 0090 | 002304 | 002305 | 002306 | 002301 | 002308 | 0c： 199 | 002310 | 002311 | 002312 | 002313 | 002314 | 6023：5 | 002316 | 002317 | 002318 | 002319 |
| 0091 | 00250 | 002321 | 002322 | 002323 | 002324 | C252s | 002326 | 00：321 | 002328 | 002329 | 002330 | 002331 | 002332 | 002333 | 002334 | 007335 |
| 0092 | 062336 | 002331 | 002338 | 002339 | 0 C 230 | OC234： | 00\％ 342 | 002343 | 002344 | 002345 | C2346 | 002347 | 002348 | 002349 | 002350 | 002351 |
| 0093 | 002352 | 002353 | 002354 | 007355 | 0 C 2355 | C235 ${ }^{\text {］}}$ | OC2 258 | 00.359 | © 62360 | $00^{2}$ ？${ }^{\text {，}}$ | 00 こ7c2 | 0c：363 | 0603664 | 002365 | 002356 | 00236： |
| 0094 | 002368 | 002363 | 002370 | 002371 | 002312 | DC23i3 | 002374 | 002375 | 002376 | 0 0．2377 | 00238 | 002379 | 002380 | 002381 | 002382 | 002383 |
| 0095 | 002384 | 062365 | 002386 | 002381 | 00： 388 | C2383 | 00.230 | 002391 | de： 392 | 002393 | $0 \times 2394$ | 00.395 | 002396 | 002391 | 002398 | 002300 |
| 0096 | 002400 | 002401 | 002402 | 002403 | $0 \times 2504$ | 0 C 2405 | $0 \times 2406$ | $0 \times 2401$ | 062408 | $0 \times 24 \mathrm{C9}$ | $0 \times 24$ | 002411 | $0024: 2$ | 002413 | 002414 | 002415 |
| 0007 | 002416 | 002417 | 0024：8 | 002419 | 002423 | $00^{0421}$ | OC：242 | 002473 | 002424 | $0 \times 2425$ | $0824: 6$ | 002421 | 002428 | 002429 | 002430 | 032431 |
| 0098 | 0 C 2432 | 002433 | 002434 | 002435 | 002436 | 002437 | 002428 | 002439 | 062440 | 0 C2441 | $\bigcirc 2442$ | $0 \times 2443$ | 002444 | 002445 | 00：446 | 002447 |
| 0099 | 002448 | 0 C 2443 | 002450 | 002451 | $0 \times 2452$ |  | 002454 | 002455 | 002456 | 90245 7 | 0.9453 | 002459 | 002450 | 002461 | 002462 | 002463 |
| 0098 | 002454 | 502465 | 002466 | $00^{2467}$ | DC：468 | C． 463 | $0 \times 2410$ | C：471 | 902472 | $0^{(2473}$ | c．is ${ }^{14}$ | $0074 / 5$ | 062476 | 092417 | $0 \times 2413$ | 207479 |
| 0098 | 000480 | 0.2481 | 002482 | 002423 | 92484 | 0.2485 | $00^{4486}$ |  | 062483 | C2483 | $0 \cdot 245$ | か¢ 431 | 002492 | 0 C 2493 | $0 C^{2} 494$ | 002495 |
| 009 C | 002496 | 00：49］ | 002438 | 0c：49 | $0 \times \leq 0$ | x2s．${ }^{\text {c }}$ | －${ }^{\text {ase }} 2$ | 0cres | $0 C^{2504}$ | 002505 | $0 \times 155$ | Ci591 | octroe | 202509 | $0 \times 2510$ | 002511 |
| 0090 | 002512 | 002513 | 0.2514 | OCas： 5 | OCss 5 | 0．25．； | 0．s．8 | 0 C 2517 | 002520 | 0 C 2521 | xis：2 | $0 \times 323$ | 002524 | 002523 | $0 \times 2528$ | 007527 |
| 0095 | 002528 | 002529 | 002530 |  | $C^{0} \times 5$ | $x$－5：3 | $0 \mathrm{C} \times 2 \mathrm{c} 4$ | 002515 | $00^{25} 36$ | 0 C2537 | $x<388$ | $\boldsymbol{x}: 539$ | $0 \times 2540$ | 00254 | 002542 | 00754 |
| 0095 | 002544 | 002545 |  | $0 \mathrm{C}, 54$ | $\propto_{i \leq 48}$ | 006549 | 0 | 00 | 25 S | 0 C2s5 3 | 0 Oこ5 | 02555 | 002556 | 0025s7 | 00255 | 0025 |


| cono | 000560 | corss | 000562 | 002583 | corsen | 002508 | 002568 | 002587 | 002568 | 002560 | 002570 | 002571 | 002572 | 002573 | 002574 | 000578 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tomi | 000516 | 002517 | 002578 | 008879 | 007500 | 00751 | 002582 | 007513 | 002584 | 002585 | 0025e8 | 008567 | 00258 | 00958 | 002590 | 90estil |
| cand | 000502 | 007503 | cozsen | 0075es | 002508 | 002507 | 003508 | cozsea | 002000 | 002601 | 002002 | 002603 | 002008 | 002605 | 002808 | 602007 |
| 0031 |  | 00260 | 002510 | 002611 | 002612 | 002613 | 002614 | 002815 | 002516 | 002617 | 002618 | 002619 | 002620 | 002621 | 002622 | 00803 |
| coas | 002524 | 00868 | 002620 | 002827 | 002628 | 002679 | 007630 | 002631 | 002632 | 002633 | 002634 | 002635 | C02636 | 002637 | 00263 | 00283 |
| 0045 | 002010 | 008381 | 00242 | 007833 | 00284 | 002ses | 003646 | 003647 | 002548 | 002848 | 002850 | 002651 | 002362 | 00263 | 032854 | 000458 |
| come | 0020060 | 00285 | 002ese | 002859 | 002680 | 002681 | 003662 | 002663 | 002664 | 002868 | 002658 | 002667 | 002603 | 002850 | 002670 | 002971 |
| cony | 2026 2 | 007873 | 002874 | 002575 | 002876 | 002677 | 002678 | 002678 | 002680 | 002681 | 002682 | 002883 | 002834 | 002035 | ${ }^{102935}$ | 002627 |
| cons | 008880 | 00880 | 00260 | 0081 | 002892 | 00263 | 002694 | 002605 | 002605 | 002607 | 002608 | 002000 | 002700 | C92701 | 002702 | 002703 |
| come | 003704 | 002705 | 008708 | 002707 | 002708 | 002700 | 002710 | 002711 | 002712 | 002713 | 002714 | 002715 | 002716 | 002717 | 002718 | 002718 |
| 3004 | 002720 | 002721 | 002722 | 002123 | 002724 | 002725 | 002728 | 002727 | 002788 | 002729 | 002730 | 002731 | 002732 | 002733 | 002734 | 00273 |
| cone | 002730 | 002137 | 002738 | 00273 | 002740 | 002741 | 003742 | 002743 | 002744 | 002745 | 002746 | 002747 | 002748 | 002789 | 002750 | 00251 |
| conc | 002732 | 002733 | c02754 | 002755 | 002756 | 002757 | 002758 | 002759 | 002760 | 002761 | 002762 | 002763 | 002798 | 002765 | 002788 | 003707 |
| como | 00270 | 00270 | 002770 | 00271 | 002712 | 002713 | 002774 | 002775 | 002776 | 002771 | 002778 | 003779 | 002780 | 002781 | 002782 | c027e3 |
| cone | 202780 | 00270 | 002786 | 002787 | 002785 | 00278 | 002790 | 002791 | 002792 | 002763 | 002794 | 002795 | 002796 | 002781 | 00278 | 00278 |
| coas | 003800 | 008501 | 002802 | 008603 | 008304 | 002605 | 008308 | 002807 | 002008 | 002300 | 002810 | 002811 | 002812 | 002313 | 002814 | c07318 |
|  | 0 | 1 | 2 | 3 | 4 | $\checkmark$ | 3 | 7 | $\bullet$ | 9 | A | 8 | c | 0 | E | F |
| 0000 | 003816 | 007817 | 002818 | 002819 | 002820 | 002821 | 002622 | 002823 | 002824 | 002825 | 002828 | 002827 | 002828 | 002829 | c02a30 | c02331 |
| cose 1 | 003838 | 002833 | 007836 | 28835 | 28838 | 002837 | 002838 | 002838 | 002840 | 002841 | 002842 | 002843 | 002844 | 002845 | 002346 | 002647 |
| 0082 | 002948 | 002848 | cozeso | 2851 | 20285 2 | 002853 | 002854 | 002855 | 002856 | 002857 | 002858 | 002859 | 002850 | 002861 | 002662 | 007963 |
| 0083 | 002635 | cozees | 002366 | 002867 | 002888 | 002860 | 007870 | 002871 | 002872 | 002873 | 002874 | 002875 | 002876 | 002877 | 002878 | 002379 |
| coel | 007820 | 002831 | 002882 | 002883 | 002884 | 002885 | 002886 | 002886 | 002888 | 002888 | 007890 | 002891 | 002892 | 002883 | 002804 | 002608 |
| coes | 002896 | 00289) | coz8e8 | 002809 | 002900 | 002901 | 002902 | 002903 | 002904 | 007905 | 002908 | 002907 | 002908 | 002909 | 002910 | 002911 |
| 0008 | 002812 | 002813 | 002914 | 002915 | 002916 | 002917 | 002918 | 002919 | 002920 | 002921 | 002922 | 002923 | 002924 | 002925 | 002926 | 002927 |
| 008 | C02828 | 002929 | 002930 | c0293) | 002932 | 002833 | 002934 | 002935 | 002935 | 002937 | 002938 | 002938 | 002940 | 002961 | 002342 | 002943 |
| coba | 002944 | 002945 | 002948 | 002947 | 00294 | 002909 | 002950 | 002951 | 002952 | 002953 | c02958 | 002965 | 002966 | 002957 | 002958 | 007958 |
| 0080 | 002980 | 002981 | 002962 | 002983 | 00296 | 002965 | 002966 | 002967 | 002988 | 002969 | 002970 | 002971 | 002972 | 002973 | 002974 | 002975 |
| 208A | 002976 | 002877 | 002978 | 002979 | 002800 | 008931 | 002982 | 002983 | 002984 | 002985 | 002968 | 002987 | c02988 | 002989 | 002990 | 002901 |
| c0es | 003902 | 002903 | 002994 | 002905 | 002908 | 002997 | 002908 | 002998 | 003000 | 003001 | 003002 | 003003 | 003064 | 003005 | 003006 | 003007 |
| 0085 | 003008 | 003009 | 003010 | 003011 | 003012 | 003013 | 003014 | 003015 | 003016 | 003017 | 003018 | 003019 | c03020 | c03c3: | 003022 | 003623 |
| 000 | 003024 | 00302 | 003026 | 003027 | 003028 | 003029 | 003030 | 003031 | 003032 | 003033 | 003034 | 003035 | 003036 | 003037 | 003038 | 00303 |
| $008 E$ | 003040 | 003041 | 003042 | 003043 | 003044 | c030s5 | 003036 | 003047 | 003048 | 003049 | 003050 | 003051 | 003052 | 003033 | c0305 6 | 003055 |
| 003\% | 000058 | 003087 | 00305 | 003059 | 003000 | 003081 | 003082 | 003083 | 003094 | 003065 | 003086 | 003067 | 003058 | 003030 | 003080 | 003071 |
|  | 0 | 1 | 2 | 3 | 4 | 8 | - | 7 | 8 | 9 | A | 8 | $c$ | 0 | $E$ | $F$ |
|  | 503072 | 003073 | 003074 | 003075 | 003076 | 003077 | 003078 | 003079 | 003080 | 003081 | 003082 | 003083 | 003084 | c03005 | 003086 | 003087 |
| coc: | cosos | co303 | 003000 | 003031 | 003082 | 003003 | 003004 | 003005 | 003006 | 003097 | 003098 | 00369 | 003100 | 003101 | 003102 | 003103 |
| 0002 | 003108 | 003105 | 003108 | 003107 | 003108 | 003109 | 003110 | 003111 | 003112 | 003113 | 003114 | 003115 | 003116 | 003117 | 003118 | 003118 |
| ascs | 003120 | 003121 | 003122 | 003123 | 003124 | 003125 | 003128 | 003127 | 003128 | 003129 | 003130 | 003131 | 003132 | 003133 | 003134 | c03135 |
| aoce | co3130 | ${ }^{0} 03137$ | 003138 | 003139 | 003140 | 003141 | 003142 | 003143 | 003144 | 003195 | 003146 | 003147 | 003148 | 003149 | 003150 | 003151 |
| 0008 | 003152 | 003153 | 003154 | 003155 | 003158 | 003157 | 003158 | 003159 | 003180 | 003161 | 003162 | 003163 | 003164 | 003105 | 003186 | 003167 |
| 00ce | couste | 003100 | 003170 | 003171 | 003172 | 003173 | 003174 | 003175 | 003178 | 003177 | 003178 | 003179 | 003180 | 003181 | 003182 | 003183 |
| $0 \times 1$ | 003184 | 003185 | 003106 | 003187 | 003188 | 003189 | 003180 | 003191 | 003192 | 003193 | 003194 | 003195 | 003196 | 003197 | 003188 | 003190 |
| 00 cs | 003700 | 003201 | 003202 | 003203 | 003204 | 003205 | 003206 | 003207 | 003208 | 003209 | 003210 | 003211 | 003212 | 003213 | 003214 | 003215 |
| 0008 | 003216 | 003217 | 003218 | 003219 | 003220 | 003221 | 003222 | 003223 | 003224 | 003225 | 003226 | 003227 | 003228 | 003229 | 003230 | 003231 |
| Doca | 003232 | 003233 | 003234 | 003235 | C03238 | 003237 | 003238 | 003239 | 003240 | c03241 | 003242 | 003243 | 003244 | 003245 | 003246 | 003247 |
| socs | 003248 | 003248 | 003250 | 003251 | 003252 | 003253 | 003254 | 003255 | 003256 | 003257 | 003258 | 003258 | 003280 | 003261 | 003262 | 003283 |
| aoce | 003264 | C01235 | 003268 | 003287 | 003268 | 003200 | 003270 | 003271 | 003272 | 003273 | 003274 | 003275 | 003276 | 003277 | 003278 | 003279 |
| 00co | 003880 | 00325 : | 003282 | 003283 | 003284 | 003235 | 003286 | 003287 | 003c88 | 003288 | 003290 | 003291 | 003292 | 003293 | 003294 | 0032\% |
| OOCE | 003296 | 00329, | 003898 | 003290 | 003300 | 003301 | 003302 | 003303 | 003304 | 003305 | 003305 | 003307 | 003308 | 003308 | 003310 | 003318 |
| coc: | 003312 | 003313 | 003314 | 003315 | 003318 | 003317 | 003318 | 003319 | 003320 | 003321 | 003322 | 003323 | 003324 | 003325 | 003326 | 003321 |


| 0000 | 003328 | 000389 | 003330 | 003331 | 003332 | 003733 | 003334 | 003335 | 003336 | 003337 | 003338 | 003330 | 003340 | 003341 | 003342 | 003343 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 | 003344 | 003346 | 003346 | 003347 | 00334 | 003309 | 003350 | 003351 | 003352 | 003353 | 003354 | 003365 | 003356 | 003357 | 003358 | 003359 |
| 0002 | 003300 | 203361 | 003362 | 003363 | 003364 | 003186 | 003366 | 003361 | 003358 | 003369 | 003370 | 003371 | 003372 | 003373 | 003374 | 003375 |
| $0 \times 3$ | 003376 | 003371 | 003378 | 003379 | 003380 | 003361 | 003382 | 003383 | 003354 | 003385 | 003306 | 003381 | c0330s | 003389 | 003380 | 003391 |
| 0004 | co3se2 | 003303 | 003304 | C0330\% | 00?396 | 003387 | 003308 | 003309 | 003400 | 003401 | 003402 | 003403 | 003404 | 003405 | 003005 | 003407 |
| 3008 | 003408 | 003400 | 003610 | 003611 | 0034:2 | 203413 | 003614 | 003415 | 003616 | 003417 | 003418 | 003419 | 003420 | 003621 | 003422 | 003423 |
| 000 | 003424 | 003625 | 003628 | 003421 | 003623 | 003429 | CO3430 | 003431 | 003432 | 003433 | 003434 | 003635 | 003438 | 003437 | 003038 | c03438 |
| 0001 | 50340 | 003451 | 003442 | 003463 | c03444 | 003445 | 003446 | 003687 | 003448 | 003449 | 003450 | 003451 | 003452 | 003453 | 00345 | 003456 |
| 0008 | 003368 | 003457 | 003656 | 003459 | 003460 | 002461 | 003462 | 003463 | 003464 | 003465 | 003466 | 003467 | 003468 | 003460 | 003470 | 003411 |
| 0008 | 003672 | 003413 | 003474 | 003475 | 003476 | 003617 | 003478 | 003479 | 003480 | 003481 | 003482 | 003483 | 003486 | 003485 | 003456 | 003487 |
| 2504 | c0340 | 003400 | 003480 | 003481 | 003492 | 003693 | 003494 | 003495 | 003496 | 003497 | 003488 | 003499 | 003500 | 003501 | 003502 | 003503 |
| 0008 | 003804 | 003505 | 003608 | 003501 | 003508 | 003509 | 003510 | 003511 | 003512 | 003513 | 003514 | 003515 | 003516 | c035 17 | 003518 | 003518 |
| 000C | 003520 | Co352: | 003622 | 003523 | 003624 | 003575 | 003526 | 003527 | 003528 | 003529 | 003530 | 003531 | 003532 | 003533 | 003534 | 003536 |
| 2000 | 000338 | 003517 | 003638 | 003530 | 003840 | 003541 | 003542 | 003543 | 003544 | 003545 | 003546 | 003547 | 003648 | 003549 | 003550 | 003551 |
| $000 \%$ | 003362 | 003853 | 003554 | 003565 | 003558 | 003557 | 003658 | 003558 | 003560 | 003581 | 003562 | 003563 | 003564 | 003565 | 003566 | 003567 |
| ceof | co3ses | 0800 | $0036 \%$ | 003571 | 003572 | 003673 | 003874 | 003575 | 003576 | 003577 | 003578 | 003579 | 003500 | 003581 | 003512 | 003503 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | * | 7 | 6 | 9 | A | - | c | 0 | $E$ | $F$ |
| 2000 | cosse4 | 2035e8 | 003506 | 1205397 | 003508 | 00369 | 003580 | 003591 | 003592 | 003593 | 003594 | 003595 | 003596 | 003587 | 003598 | 00358 |
| 0001 | 003800 | \$03601 | 003602 | 003003 | 003004 | 003605 | 003605 | 003607 | 003608 | 003609 | 003610 | 003611 | 003612 | 003613 | 003614 | 003615 |
| CoE? | 003816 | 03611 | C03618 | 003818 | 003620 | 003621 | 003622 | 003623 | 003624 | 003625 | 003628 | 003627 | 003628 | 003629 | 0036 m | 003631 |
| Com 3 | 003832 | 003633 | 003634 | C03635 | 003836 | 003837 | 003638 | 003630 | 003640 | 003641 | 003642 | 003643 | 003644 | 003645 | 003646 | 003847 |
| $0 \times 1$ | cosene | 003649 | Oc3050 | $\infty \times 351$ | 003652 | 003053 | 003854 | 003655 | 003666 | 003657 | 003658 | 003659 | 003660 | 003661 | 003662 | 003663 |
| coes | cxest | 003066 | co 2806 | ${ }^{\text {acjusel }}$ | 003868 | 003609 | 003870 | 003671 | 003672 | 003673 | 003674 | 003675 | 003676 | 003677 | 003978 | 003679 |
| Oes: | $0 \times 1080$ | coses | 003682 | 003883 | 003694 | 003895 | 003086 | 003687 | 003888 | 003689 | 003690 | 00369 | 003802 | 003693 | 003694 | 0036\% |
| cost | 003606 | 00017 | coseen | 003009 | 003700 | 003701 | 003702 | 003703 | 003704 | 003705 | 003706 | 003707 | 003708 | 003709 | 003710 | 003711 |
| 90\% | 023112 | 003113 | 00314 | co371s | 003718 | 003717 | 003718 | 003719 | 003720 | 003121 | 003722 | 003723 | 003724 | 003125 | 003725 | 003727 |
| 0089 | 003778 | 203170 | 003150 | co3731 | 003732 | 003733 | 003734 | 003735 | 003736 | 003137 | 003738 | 003739 | 003140 | 003741 | 00.3747 | 003743 |
| 006a | 90374 | 003745 | colvis | 203741 | 003748 | 003749 | 003750 | 003751 | 003752 | 003753 | 003754 | 003755 | 003756 | 003757 | 003750 | 003759 |
| cote | 201700 | O3131, | 003762 | 003783 | 003784 | cos7es | 003766 | 003767 | 003768 | 003769 | 003770 | 00317 | c03717 | 003113 | 003774 | 003775 |
| cotc | 003176 | かull | 203178 | 003719 | 003730 | 003781 | 003782 | 003183 | 003784 | 003785 | 003786 | 003717 | 0037er | 003785 | 003796. | 003791 |
| cos | 003782 | 003193 | 003104 | c0374 | 003708 | 003787 | 003798 | 003 ¢9\% | C0380C. | $0 \times 3801$ | 003802 | 003603 | c03804 | 003805 | 003805 | 003201 |
| 30\% | 00008 | 00300 | 20310 | cosel1 | ${ }^{0} 01812$ | ${ }^{003813}$ | 003214 | 003815 | Lis 81 | C0331: | co3818 | 003819 | C03820 | 00382. | 003822 | 003823 |
| 00: | 24 | acmis | coser | (>132 | 003828 | 003120 | 00380 | 003831 | 003832 | 003833 | 003834 | 003835 | cose3z | 00323 : | 003138 | 00393 |


| 00\% 0 | 003840 | 00384 | 003842 | 00384 | 00304 | 0034 | 003546 | cosent | 00384 | awesp | 003050 | 003851 | 003052 | coses 3 | 007054 | 003ess |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 | 003856 | 003057 | 003858 | 003859 | 003680 | 003631 | 003862 | 003003 | 003934 | 003085 | 003066 | 00386 | 003860 | 003060 | 00.10 | (0)311 |
| 0052 | c03172 | 003173 | 003814 | 003875 | 003876 | 003871 | 003178 | 003878 | 003030 | co3es 1 | 003082 | 003883 | 003684 | Onsees | 0038 | 00347 |
| 0063 | cosest | co3ees | 003090 | 003831 | 003802 | 003003 | 003034 | carees | 003006 | ${ }^{003097}$ | co3098 | 003099 | 003000 | 003801 | 003902 | coseas |
| 0054 | 003304 | 003905 | 003906 | 003907 | 003000 | 003909 | 003910 | 003911 | 003912 | 003013 | 003914 | 003915 | 003918 | 003017 | 00.3818 | 003018 |
| cofs | 003920 | 003921 | 003922 | 003023 | 003924 | 003925 | 003928 | 003927 | 003928 | 003929 | 003830 | $00393{ }^{\circ}$ | 00393 | 003033 | 003030 | 003035 |
| OOF 6 | 003936 | 003937 | 003938 | 003938 | 003940 | 003041 | 003942 | 003043 | 00394 | 003905 | 003948 | 00391 | 003948 | 003009 | $00 \times 50$ | 003051 |
| 0051 | 003952 | 003953 | 003954 | 003955 | 003956 | 003957 | 003958 | 003058 | 003900 | 003961 | 003963 | 003963 | 003964 | 003005 | couses | coses |
| OOF | c0386 | 003969 | 003970 | 003971 | 003872 | 003073 | 003974 | 003975 | 003976 | 00.3017 | $003978{ }^{\text { }}$ | 003978 | 003960 | 003981 | 003082 | 003083 |
| cors | 003984 | 003985 | 0039es | 003981 | 003008 | 003989 | 003900 | 003091 | 003992 | 003093 | 003904 | 003995 | 003996 | 00989 | 003098 | 00300 |
| 000 A | 004000 | 00+601 | 004002 | 004003 | 006004 | 004005 | 004006 | 004007 | 004008 | 004000 | 0040 0 | 004011 | 004012 | 004013 | 004014 | 004015 |
| OOF 8 | c00016 | acmoll | 004018 | 004018 | 004020 | 004025 | 004022 | 004023 | 004024 | 004025 | 004026 | 004027 | 004028 | 004029 | 004030 | 004031 |
| cofe | 004032 | 004033 | 006034 | 004035 | 00033 | 004037 | 000038 | 004030 | 004040 | 004041 | 004042 | 004013 | 00404 | 004045 | 004046 | 006047 |
| CoFo | 004048 | 004019 | 004050 | 004051 | 004052 | 004053 | 004054 | 004055 | 004056 | 004057 | 004058 | 004059 | 004060 | 004081 | 000062 | 004063 |
| OOFE | c04084 | 004065 | 004056 | 004067 | 004058 | 004069 | 004070 | 004071 | 004072 | 004073 | 004074 | 004075 | 004076 | 004071 | $00 \times 078$ | 008070 |
| cofer | 00400 | 004001 | 004062 | 004003 | 0040es | 0040es | 004086 | 004017 | 004083 | 00408 | 004000 | 004001 | 004092 | 004683 | anapen | 00400 |
|  | 0 | 1 | 2 | 3 | - | 5 | $\checkmark$ | 1 | - | $\bullet$ | A | ${ }^{8}$ | c | 0 | k | * |
| 0100 | 006036 | 004097 | 004088 | 006000 | 004100 | 004101 | 004102 | 004103 | 004104 | 004105 | 004108 | 004107 | 004108 | 008109 | 000:10 | 004111 |
| 0101 | 004112 | 004113 | 000114 | 004115 | 004116 | 004117 | 004118 | 004119 | 004120 | 004121 | 004122 | 004123 | 004:24 | 004125 | 006126 | 004127 |
| 0102 | 000128 | 006129 | 004130 | 004131 | 004132 | 008133 | 004134 | 004135 | 004138 | 004137 | 004138 | 004139 | 006140 | 004141 | 004142 | 004143 |
| 0103 | 001144 | 000145 | 004146 | 004147 | 004148 | 006140 | 004150 | C05151 | 004152 | 004153 | 006154 | 004155 | 004158 | 004157 | 004150 | 004150 |
| 0104 | 001100 | 004181 | 004162 | 004163 | 004154 | 001165 | 004168 | 004167 | 004168 | 004169 | 004170 | 00411 | 004172 | 004173 | 204174 | 004175 |
| 010s | 008176 | 00417 | 004178 | 004170 | 004150 | 004181 | 004182 | 004183 | 000184 | 004185 | 004186 | 004187 | 004188 | 004189 | 004190 | 003191 |
| 0105 | 004192 | 004193 | 006190 | 004195 | 004196 | 004197 | 004198 | 004189 | 004200 | 008201 | 004202 | 004203 | 002204 | 004705 | 004206 | 004707 |
| 0107 | 004288 | 004200 | 004210 | 004211 | 004212 | 004213 | 004214 | 004215 | 004216 | 004217 | 004218 | 004219 | 008220 | 004221 | 00422 | 004223 |
| 0100 | 004224 | 004225 | 004278 | 000227 | 004228 | 002220 | 004230 | 004231 | 004232 | 004233 | 004230 | 004235 | 004236a | 004231 | 004238 | 004230 |
| 0109 | 004240 | 004241 | 004242 | 004243 | 004244 | 002245 | 004246 | 004247 | 004248 | 004249 | 004250 | 004251 | 004252 | 004253 | 004254 | 004255 |
| 0104 | 004258 | 004251 | 004258 | 004259 | 004260 | 002261 | 004262 | 004283 | 004264 | 004265 | 006266 | 004267 | 004288 | 004269 | 004270 | 004271 |
| 0100 | 004272 | 004273 | 004274 | 004275 | 004276 | 004277 | 004278 | 004279 | 004280 | 004781 | 000282 | 004283 | 004784 | 004785 | 004786 | 004287 |
| 0:0c | 00323e | 004209 | 004290 | 004291 | 002292 | 004293 | 004294 | 004795 | 004796 | 004297 | 004298 | 004299 | 004300 | 004301 | 004302 | 004303 |
| 0100 | 004304 | 004305 | 004308 | 004307 | 004308 | 004309 | 004310 | 001317 | 006312 | 004313 | 004314 | 004315 | 004316 | 004317 | 004318 | 000319 |
| 0106 | 004320 | 004321 | 004322 | 004323 | 004324 | 004325 | 004326 | 004327 | 004328 | 004329 | 004330 | 004331 | 004332 | 004333 | 004334 | 004335 |
| 010\% | 004338 | 004337 | 004331 | 004330 | 004340 | 004301 | 004342 | 004343 | 004364 | 004345 | 004306 | 004347 | 004348 | 004309 | 004350 | 004351 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 1 | 1 | $\bigcirc$ | A | 8 | c | 0 | $\varepsilon$ | $F$ |
| 9110 | 004352 | 004353 | 004354 | 000355 | 004336 | 004367 | 004358 | 004359 | 004300 | 004381 | 004382 | 004363 | 000354 | 004365 | 000356 | 00431 |
| 0171 | 004369 | 004369 | 004370 | 004371 | 004372 | 004373 | 004374 | 004375 | 004376 | 004377 | 004378 | 004379 | 004380 | 1043) | 004382 | 004383 |
| 0112 | 004384 | 004305 | 004366 | 004387 | 004388 | 004389 | 004300 | 004391 | 004302 | 004393 | 004304 | 004385 | 004396 | 004397 | 004398 | 004390 |
| 013 | 004000 | 004401 | 004402 | 004403 | 004408 | 004405 | 004406 | 004407 | 004408 | 004450 | 004410 | 004411 | 004412 | 004413 | 004414 | 00415 |
| 0114 | 004416 | 004617 | 004418 | 000419 | 004620 | 004421 | 004422 | 004423 | 004424 | 00425 | 004426 | 00422 | 004478 | 004479 | 000430 | 004431 |
| oins | 004432 | 004633 | 004434 | 004435 | 004436 | 004437 | 004438 | 004439 | 00440 | 00441 | 00442 | 004443 | 00444 | 004445 | 004446 | 00444 |
| 0116 | 004448 | 004249 | 204450 | 004251 | 004452 | 004453 | 004954 | 004455 | 004458 | 004457 | 004658 | 004450 | 004460 | 004461 | 004462 | 004463 |
| 0117 | 008464 | 004465 | 008466 | 004467 | 004468 | 004469 | 004670 | 004471 | 004472 | 004473 | 004674 | 006475 | 004476 | 004477 | 004478 | 004419 |
| 0118 | 009480 | 004491 | 004882 | 004483 | 004484 | 004485 | 004486 | 004487 | 004488 | 004889 | 00469 | 004491 | 004492 | 004093 | 004494 | (0)4495 |
| 0119 | 004496 | 004691 | 004438 | 004439 | 000500 | 004501 | 004592 | 004503 | 004504 | 004505 | 000505 | 004501 | 004508 | 004509 | 005510 | 004511 |
| 0114 | 004512 | 004513 | 004514 | 004515 | 000516 | 004517 | 004518 | 004519 | 005520 | 004521 | 004522 | 004523 | 004524 | 004525 | 004528 | Ha527 |
| 0118 | 004578 | 004529 | 004530 | 004531 | 004532 | 004533 | 004534 | 004535 | 004538 | $00 \times 537$ | 000538 | 004539 | 004540 | 204541 | 0004542 | 204543 |
| 0110 | 000544 | 004545 | 004546 | 004547 | 004548 | 004549 | 004550 | 004551 | 000552 | 004553 | 000554 | 004555 | 004558 | 004557 | 004558 | 004550 |
| 0110 | 004560 | 004561 | 004562 | 004563 | 004564 | 004565 | 000566 | 004561 | 004568 | 001569 | 004570 | 004511 | $00 \times 572$ | 001573 | asesil | - 2575 |
| Olis | 004576 | 00457 | 004578 | 004579 | 004580 | 004581 | 004582 | 004583 | 004584 | coas85 | 004586 | 004507 | 004588 | 204500 | 004590 | - 64591 |
| $011 \%$ | 000592 | 004593 | 004596 | 004595 | 004596 | 004597 | 004598 | couse9 | 004600 | 004601 | 004002 | 004603 | 004804 | 004505 | 004606 | 104607 |


| 0120 | 004608 | 004609 | 004610 | 004611 | 008612 | 004613 | 004614 | 004615 | 004618 | 004617 | 004618 | 004619 | 00462 | 004621 | 004622 | 004623 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0121 | 000624 | 004625 | 004626 | 004621 | 009628 | 004629 | 004630 | 004631 | 004632 | 004633 | 004634 | 004835 | 004636 | 006637 | rowse | M4630 |
| 0122 | 006640 | 004641 | 004642 | 004643 | 004644 | 004645 | 004646 | 003647 | 004648 | 004649 | 004650 | 004651 | 004652 | 504653 | 2, 2854 | 74.655 |
| 0123 | 004656 | 006651 | 004658 | 004659 | 004660 | 006661 | 004662 | 004663 | 004664 | 004685 | 004686 | 004667 | 004688 | 0n46s9 | Cater | xomer |
| 0124 | 0056/2 | 004673 | 004614 | 004675 | 004676 | 004671 | 004678 | 000679 | 004680 | 004681 | 004682 | 004683 | 004684 | cances |  | cacss: |
| 0125 | 004688 | 004609 | 004690 | 004601 | 004692 | 006603 | 004694 | 004695 | 004606 | 004697 | 004698 | 004609 | 004700 | 000101 | maraz | OMion |
| 0126 | 004704 | 004706 | 004706 | 004707 | 004708 | 004709 | 004710 | 004711 | 004712 | 004713 | 004714 | 004715 | 004716 | 00411) | $004 \cdot 18$ | matiy |
| 0121 | 004120 | 004721 | 004722 | 004723 | 004724 | 004725 | 004728 | 004727 | 006728 | 004729 | 004730 | 004131 | 004132 | (004733 | 006134 |  |
| 0128 | 004136 | 204737 | 004738 | 004739 | 004740 | 004741 | 004762 | 006743 | 004744 | 004745 | 004746 | 004747 | 004148 | xal 149 | 004150 | (as) |
| 012 | 004752 | 004753 | 004754 | 004755 | 004756 | 004757 | 004758 | 004759 | 004760 | 004761 | 004162 | 004763 | 004180 | 00618 | 004, 0 | x-40) |
| 0124 | 004768 | 004769 | $0047 \%$ | 006171 | 004172 | 004173 | 004774 | 004175 | 004176 | 004771 | 504778 | 004179 | 004780 | $0 \times 4.81$ | $504 \times 2$ | [04783 |
| 0128 | 004784 | 00478 | 004786 | 004787 | 004788 | 004789 | 004790 | 004191 | 004792 | 004793 | 206794 | 004795 | 00479 | (004197 | -0198 |  |
| cisc | 004800 | 004801 | 004802 | 004803 | 004804 | 004805 | 004805 | 004807 | 004808 | 004809 | 004810 | 004811 | 004812 | 0048.3 | о0.4.4 | (x)ay |
| 0120 | 004816 | 004817 | 004818 | 004819 | 004820 | 004821 | 004822 | 004823 | 004824 | 004825 | 004826 | 004827 | 004828 | coucis | 204830 | oneai: |
| 012 E | 004832 | 004633 | 004834 | 004835 | 004836 | 004837 | 004838 | 004839 | 004840 | 004841 | 004842 | 004843 | 00484 | 004845 | 904846 | (FMCA) |
| 0128 | covest | 006849 | cos850 | 008851 | 004852 | 004853 | 004854 | 004855 | 004856 | 004857 | 00485 | 004859 | 004860 | 008861 | 0 C4862 | 004863 |


|  | 013 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0180 | 008120 | Cos 121 | cos 122 | 005123 | 005124 | 005125 | 005126 | 005127 | 005128 | 005129 | 005130 | 005131 | 005132 | 005133 | 005134 | 005135 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0161 | 005136 | C05131 | 005138 | 005139 | 005140 | 005141 | 005142 | 005143 | 005144 | 005145 | 005146 | 005147 | 005148 | 005149 | cos 150 | 005151 |
| 0102 | 005152 | cos 153 | 005154 | 005155 | 005156 | 005157 | 005158 | 005159 | 005160 | 005161 | 005162 | 005163 | 005164 | 005165 | 005168 | 005161 |
| 0143 | cos 160 | 005 160 | 005170 | 005111 | 005112 | 005173 | 005174 | 005175 | 005176 | cos 177 | 005178 | 005179 | 005 180 | 005181 | 005182 | 005:83 |
| 014 | 005184 | 005185 | 005186 | 005187 | 005188 | 005189 | 005190 | 005191 | 005192 | 005193 | 005194 | 005195 | 005196 | 005197 | 005198 | 005199 |
| oles | 005 200 | 005201 | 005202 | 005203 | 005204 | 005205 | 005206 | 005201 | 005208 | 005209 | 005210 | 005211 | 005212 | 005213 | 005214 | 005215 |
| 0148 | 005216 | 005211 | 005218 | 005219 | 005220 | 005221 | 005222 | 005223 | 005224 | 005225 | 005226 | 005227 | 005228 | 005229 | 005230 | 005231 |
| 014 | $\cos 212$ | 005233 | ${ }^{005} 234$ | 005235 | 005236 | 005 231 | 005238 | 005239 | 005240 | 005241 | 005242 | 005243 | 005244 | 005245 | 005246 | 005247 |
| 0140 | 005248 | 005249 | 005250 | 005251 | 005252 | 005253 | 005254 | 005255 | 005256 | 005257 | 005258 | 005259 | 005260 | 005761 | 005262 | 005263 |
| 0160 | cos 284 | 005265 | 005266 | 005267 | 005268 | 005269 | 005270 | 005271 | 005272 | 005273 | 005274 | 005275 | 005276 | 005277 | 005278 | 005279 |
| 0164 | 005280 | 005281 | Cos282 | 005283 | 005284 | 005285 | 005286 | 005287 | 005288 | 005289 | 005290 | 005291 | 005292 | 005293 | 005294 | 005295 |
| 0148 | 005296 | 005797 | 005298 | 005299 | 005300 | 005301 | 005302 | 005303 | 005304 | 005305 | 005306 | 005307 | 005308 | 005309 | 005310 | 0053:1 |
| 0140 | 005312 | 005313 | 005314 | 005315 | 005316 | 005317 | 005318 | 005319 | Cos320 | 005321 | 005322 | 005323 | 005324 | 005325 | 005376 | 005327 |
| 0140 | 005328 | 005329 | Cos 330 | 005331 | 005332 | 005333 | 005334 | 005335 | 005336 | 005337 | 005338 | 005339 | 005340 | 005341 | 005362 | 005343 |
| 0146 | 005344 | 005345 | 005346 | cos 34] | 005348 | 005349 | $\underline{005350}$ | 005351 | 005362 | 005353 | 005354 | 005355 | 005358 | 005367 | 005358 | 005359 |
| 0145 | 006350 | 005361 | 005362 | 006363 | 005364 | 005365 | 005366 | 005367 | 005368 | 005369 | 005370 | 005371 | 005372 | 005313 | 005374 | 005375 |
|  | 0 | , | 2 | 3 | 4 | 5 | 6 | 1 | 8 | 9 | * | 8 | c | 0 | $E$ | F |
| 0150 | 005378 | 005377 | 005378 | 005379 | 005300 | cos3e1 | 005382 | 005383 | 005384 | 005385 | 005386 | 005397 | 005388 | 005389 | 005300 | cos301 |
| 0151 | 005392 | 005393 | 005394 | 005395 | 005396 | 005397 | 005398 | 005399 | 005400 | 005401 | 005402 | 005403 | 005404 | 005405 | 005406 | 005407 |
| 0152 | 005408 | 005408 | 005410 | 005411 | 005412 | 005413 | 005414 | 005415 | 005416 | 005417 | 005418 | 005419 | 005420 | 005421 | 005427 | 005423 |
| 0153 | 005424 | 005475 | 005428 | 008427 | 005428 | 005429 | 005430 | 005431 | 005432 | 005433 | 005434 | 005435 | 005436 | 005437 | 005438 | 005430 |
| 0154 | 005440 | 005441 | 005442 | 005443 | 005444 | 005445 | 005446 | 005467 | 005448 | 005449 | 005450 | cos 451 | 005452 | 005453 | 005454 | 005455 |
| 0155 | 005468 | 005457 | 005458 | 005459 | 005460 | 005461 | 005462 | 005463 | 005464 | 005465 | 005466 | 005467 | 005468 | 005469 | 005470 | 005471 |
| 0156 | 005472 | 005473 | 005474 | 005475 | 005476 | 005477 | 005478 | 005479 | 005480 | 005481 | 005482 | 005483 | 005484 | 005485 | 005486 | 005687 |
| 0157 | 005483 | 005489 | 005490 | 005491 | 005492 | 005493 | 005494 | 005495 | 005496 | 005497 | 005498 | 005499 | 005500 | 005501 | 005502 | 005503 |
| 0158 | 005504 | 006505 | 005506 | 005507 | 005508 | 005509 | 005510 | 005511 | 005512 | 005513 | 005514 | 005515 | 005516 | 005517 | 005518 | 005519 |
| 0159 | 005520 | 006521 | 005522 | 005523 | 005524 | 005525 | 005526 | 005521 | 005528 | 005529 | 00550 | 005531 | 005532 | 005533 | 005534 | 005535 |
| 015A | 005530 | 005537 | 005538 | 005530 | 005540 | 006541 | 005542 | 0055.3 | 005544 | 005545 | 005546 | 005547 | 005548 | 005549 | 005550 | 00555 1 |
| 0158 | 005552 | 005553 | 005554 | 005555 | 005556 | 005557 | 005558 | 005559 | 005560 | 005561 | 005562 | 005563 | ${ }^{205564}$ | 005565 | 005566 | 005567 |
| 015c | 005568 | 005569 | 005570 | 005571 | 005572 | cos573 | 005574 | 005575 | 005576 | 005517 | 005578 | 005579 | 005580 | 005581 | 005582 | 005583 |
| 0150 | 005584 | 005585 | 006506 | 005587 | 005588 | 005589 | 005590 | 005591 | 005592 | 005593 | 005594 | 005595 | 005596 | 005597 | 00559e | 005599 |
| 0156 | 005600 | 005601 | 005602 | 005603 | 006604 | 005605 | 005606 | 005607 | 005608 | 005609 | 005610 | 005611 | 005612 | 005613 | 005614 | 005615 |
| 015F | 005816 | 005617 | 005818 | 005619 | 006620 | 005621 | 005622 | 005623 | 005624 | 005625 | 005626 | 005627 | 005628 | 005629 | 005630 | 005631 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | 0 | $\varepsilon$ | F |
| 0180 | 005632 | 005633 | 005634 | 005835 | 005638 | 006637 a | 005638 | 005639 | 005640 | 005641 | 005642 | 005643 | 005644 | 005845 | 0056469 | 005647 |
| 0181 | 005646 | 00684 | 005050 | 005es 1 | 006852 | 005653 | 005654 | 005655 | 005656 | 005687 | 005658 | 005659 | 005660 | 005661 | 005662 | 005663 |
| 0162 | 005604 | 005665 | 005686 | 005687 | 005658 | 005669 | 005670 | 005671 | 005672 | 005673 | 005674 | 005675 | 005676 | 005671 | 005678 | 005679 |
| 0183 | 005650 | 005681 | 005682 | 005683 | 005684 | C05685 | 005688 | 005687 | 005688 | 005689 | 005690 | 005691 | 005692 | 005693 | 005694 | 005695 |
| 0184 | 005600 | 005607 | 005698 | 005699 | 005700 | 005701 | 005702 | 005703 | 005704 | 005705 | 005706 | 005707 | C05708 | 005705 | 005110 | 005711 |
| 0165 | 006712 | 005713 | 005714 | 005715 | 005718 | 005717 | 005718 | 006718 | 005720 | 005121 | 005722 | 005723 | 005724 | 005725 | 005726 | 005727 |
| 0166 | 005728 | $\cos 729$ | 005730 | 005731 | 005732 | 005733 | 005134 | 005735 | 005738 | 005137 | 005738 | 005739 | 005740 | 005741 | 005742 | 005743 |
| 0181 | 005744 | 005745 | 005746 | 005747 | 005748 | 005748 | 005750 | 005751 | 005752 | 005753 | 005754 | 005755 | 005756 | 005757 | 005758 | 005759 |
| 0100 | 005760 | 005761 | 005762 | 008763 | 005764 | 005768 | 005766 | 005767 | 005768 | 005769 | 005770 | 005711 | 005772 | 005173 | 005774 | 005775 |
| 0100 | 005776 | 005171 | 005778 | 005779 | 005780 | 005781 | 005782 | 005783 | 005788 | 005785 | 005786 | 005787 | 005788 | 005789 | 005790 | 005791 |
| 018A | 005792 | 005793 | 005794 | 005795 | 005796 | 005797 | 005798 | 005799 | 005800 | 005801 | 005802 | 005803 | 005804 | 005805 | 005806 | 005807 |
| 0160 | 005808 | 005809 | 005810 | 005811 | 005812 | 005813 | 005814 | 005815 | 005816 | 005817 | 005818 | COS819 | 005820 | 005821 | 005822 | 005823 |
| 010. | 005824 | 005825 | 005826 | 005827 | 005828 | 005829 | 005830 | 005831 | 005832 | 005833 | 005834 | 005835 | 005836 | 005837 | 005838 | 005839 |
| 0160 | 005840 | 005841 | 005842 | 005843 | 005844 | 005845 | 005846 | 005847 | 005848 | 005849 | 005850 | 005851 | 005852 | 005853 | 005854 | 005855 |
| 0166 | 005858 | 006857 | 005858 | 005859 | 005860 | 005861 | 005852 | 005863 | 005854 | 005865 | 005866 | 005867 | 005868 | 005869 | 005870 | 005871 |
| 0168 | 00512 | 005873 | 006874 | 005875 | 005876 | 005871 | 005878 | 005879 | 005880 | 005881 | 005882 | 005883 | 005884 | 005885 | 005865 | 005867 |


| 0170 | cosess | 005889 | 005090 | 005891 | 005802 | 005893 | 005894 | 005895 | 005896 | 005897 | 005898 | 005899 | 005900 | cos901 | cos902 | 005903 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 017 | 005904 | 005005 | 005000 | 005907 | 005908 | 005909 | 005910 | 005911 | 005912 | 005913 | 005914 | 005915 | 005916 | 005917 | 005918 | 505919 |
| 0172 | 005820 | 005921 | 005922 | 005923 | 005924 | 005925 | 005926 | 005927 | 005928 | 005929 | 005930 | 005931 | 005932 | 005933 | 005934 | 005935 |
| 0173 | 005936 | 005937 | 005938 | 005939 | 005960 | 005901 | 005942 | 005943 | 005944 | 005945 | 005946 | 005947 | 005948 | 005949 | 005950 | cos95 : |
| 0174 | cos952 | 005953 | 005954 | 005955 | 005056 | 005957 | 005958 | 005959 | 005960 | 005961 | 005962 | 005963 | 005964 | 005965 | 005966 | 005967 |
| 0173 | 005968 | 005969 | 005970 | 005971 | 005972 | 005973 | 005974 | 005975 | 005976 | 005977 | 005978 | 005979 | 005980 | 005981 | 005982 | 005883 |
| 0176 | 00594 | 005805 | 005986 | 005987 | C05988 | 005989 | 005990 | 005991 | 005992 | 005993 | 005994 | 005995 | 005996 | 005997 | 005998 | 005999 |
| 017 | 006000 | 006001 | 006002 | 006003 | 008004 | 006005 | 006008 | 006007 | 006008 | 006009 | 006010 | 006011 | 006012 | 006013 | 006014 | 005015 |
| 0178 | 005016 | 006017 | 006018 | 006019 | 006020 | 006021 | 006022 | 006023 | 006024 | 006025 | 006026 | 006027 | 006028 | 006029 | 006030 | 006031 |
| 0178 | 008032 | 005033 | 000034 | 006035 | 008036 | 006037 | 005038 | 006039 | 006040 | 006041 | 006042 | 006043 | 006044 | 006045 | 006046 | 006047 |
| 0174 | 006048 | 006049 | 006050 | 006051 | 006052 | 006083 | 006054 | 006055 | 006056 | 006057 | 006058 | 006059 | 006060 | 006061 | 006062 | 006063 |
| 0178 | 00604 | 006065 | 006066 | 008067 | 006068 | 006069 | 006070 | 00607? | 006072 | 006073 | 006074 | 006015 | 006076 | 006071 | 006078 | 006079 |
| Oirc | 006080 | 006081 | 006082 | 006083 | 00608. | 006085 | 006088 | 008087 | 006088 | 006089 | 006090 | 006091 | 006092 | 006093 | 006094 | 0000es |
| 0170 | 008096 | 006097 | 006038 | 006099 | 008100 | 006101 | 006102 | 006103 | 006104 | 006105 | 006106 | 006107 | 006108 | 006109 | 006110 | 006111 |
| OUE | 008112 | 006113 | 006114 | 006115 | 006118 | 006117 | 006118 | 006119 | 006120 | 006121 | 006122 | 006123 | 006124 | 006125 | 006126 | 006127 |
| 0175 | 006128 | 006129 | 008130 | 006131 | 006132 | 006133 | 006134 | 006135 | 006136 | 006137 | 006138 | 006139 | 006140 | 006141 | 006142 | 006143 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | $\wedge$ | 8 | 6 | 0 | $\varepsilon$ | $F$ |
| 0180 | 008144 | 005145 | 005146 | 006147 | 006148 | 006149 | 006150 | 006151 | 006152 | 006153 | 006154 | 006155 | 006156 | 006157 | 006158 | 006 159 |
| 0181 | 006180 | 006161 | 006162 | 006163 | 006164 | 006165 | 006166 | 006167 | 006168 | 006169 | 006170 | 006111 | 006172 | 006173 | 006174 | 006175 |
| 0182 | 006176 | 006177 | 006178 | 006179 | 005180 | 006181 | 006182 | 006183 | 006184 | 006185 | 008186 | 006187 | 006188 | 006189 | 006190 | 006191 |
| 0183 | 006192 | 006193 | 006194 | 006195 | 006136 | 006197 | 006198 | 006199 | 006200 | 006201 | 006202 | 006203 | 006204 | 006205 | 006206 | 006207 |
| 0184 | 006208 | 006209 | 006210 | 006211 | 006212 | 006213 | 006214 | 006215 | 006216 | 006217 | 006218 | 006219 | 006220 | 006221 | 006222 | 006223 |
|  | 006224 | 006225 | 006726 | 006227 | 006228 | 006229 | 006230 | 006231 | 006232 | 006233 | 006234 | 006235 | 006236 | 006237 | 006238 | 006239 |
| 0185 | 006240 | 006241 | 0062.42 | 006243 | 006244 | 006245 | 006246 | 006247 | 006248 | 006249 | 006250 | 006251 | 006252 | 006253 | 006254 | 006255 |
| 018 | 006256 | 006257 | 006258 | 006259 | 006260 | 006261 | 006262 | 006283 | 006264 | 006265 | 006266 | 006267 | 006268 | 006269 | 006270 | 006271 |
| 0188 | $0062 \%$ | 006213 | 006274 | 006215 | 006276 | 006277 | 006278 | 006279 | 006280 | 006281 | 006282 | 006283 | 006284 | 006285 | 006286 | 006287 |
| 0169 | 008208 | 006289 | 006290 | 306291 | 006292 | 006293 | 006294 | 006295 | 006296 | 006297 | 006298 | 006299 | 006300 | 006301 | 006302 | 006303 |
| 018a | 006304 | 006305 | 006306 | 005337 | 006308 | 006309 | 006310 | 006311 | 006312 | 0063:3 | 006314 | 006315 | $00631 E$ | 006317 | 006318 | 006319 |
| 0180 | 008320 | 006331 | 006322 | 006323 | 006324 | 006325 | 006326 | 006321 | 006328 | 006329 | 006330 | 006331 | 006332 | 006333 | 006336 | 006335 |
| O18C | 006336 | 006331 | 006338 | 006339 | 006340 | 006311 | 006342 | 056363 | 006344 | 006345 | 006346 | 006337 | 006348 | 006349 | 006350 | 00635 : |
| 0180 | 006357 | 006153 | 006754 | 006355 | 006356 | 006357 | 006358 | 006359 | 006360 | 006361 | 006362 | 006363 | 006354 | 006365 | 006366 | 006367 |
| $0 \cdot 8$ | 006364 | 006369 | 008370 | 006371 | 006312 | 0063/3 | 006314 | 006375 | 006376 | 006371 | 006378 | 006379 | 006380 | 00638 ) | 006382 | 005383 |
| $0 \cdot 35$ | 006304 | 006385 | 006386 | 006381 | 006388 | 006389 | 006390 | 006391 | 006392 | 006393 | 006394 | 006395 | 006396 | 006397 | 006398 | 006399 |

## HEXADECIMAL-DECIMAL NUMBER CONVERSION TABLE (Cont'd)

| 0180 | 000400 | coseor | 008008 | 008003 | 008404 | 008508 | 008403 | 006107 | 008008 | 006400 | 000810 | 00811 | 000412 | 00813 | 00314 | csears |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0181 | covals | 606817 | 000118 | 006319 | 008020 | 006421 | 005422 | 005123 | 006424 | 009425 | 006428 | 008127 | 00942 | 00642 | c00430 | 008031 |
| 0182 | coens2 | 000033 | 006434 | 000435 | 009436 | 006137 | 008338 | 006439 | 00840 | 008451 | 00842 | 000443 | 00044 | 00045 | 00840 | 00809 |
| 0163 | ccere | 003649 | 008450 | 00851 | 000452 | 006463 | 006454 | 003156 | 003460 | 00445 | 006458 | 005450 | 003400 | 008451 | 00842 |  |
| 0194 | cosces | 083085 | 000408 | 008467 | 0084 | 008460 | 008470 | 008471 | 006472 | 004473 | 003074 | 006475 | 000476 | 00317 | 000478 |  |
| 0185 | 00600 | 009481 | 00642 | Cosess | 005484 | 006495 | 006486 | 006487 | 00948 | 006409 | 005460 | 003491 | 000402 | 006103 | cceus |  |
| 0185 | c0enss | 000401 | 00845 | 008199 | 000500 | 006501 | 006502 | 008503 | 006504 | 004503 | 000506 | 008607 | 600501 | 00500 | 008510 |  |
| 0987 | coss 12 | 000513 | 005814 | 006515 | 005516 | 006617 | 008518 | 000819 | 208320 | 008521 | 005622 | 008523 | 000624 | 000325 | Dess34 |  |
| 0180 | 000585 | 000529 | 006530 | 005331 | 008532 | 006533 | 000534 | 006535 | 000636 | 006531 | 000638 | 005530 | 000540 | 00651 | 000342 |  |
| 0160 | 000564 | 000515 | 00536 | 008547 | 00554 | 008549 | 006550 | 005551 | 000562 | 000553 | 000564 | 006556 | 00536 | 005657 | 00056 |  |
| 0194 | 008560 | 005561 | 005562 | 008563 | 00058 | 008565 | 006566 | 006561 | 005688 | 00669 | 006570 | 008571 | 000572 | 000573 | 008574 |  |
| 0188 | 000576 | 006517 | 006578 | 008579 | 008580 | 008501 | 006582 | 006589 | cosse4 | 000585 | 008580 | 005887 | 00556 | 00056 | 00050 |  |
| OISC | 008592 | 008503 | 006504 | 006595 | 006506 | 00650: | 00659 | 006699 | 005600 | 000601 | 006802 | 006003 | 006804 | 003008 | 000903 |  |
| 0180 | 005008 | 006609 | ${ }^{\text {cosestio }}$ | 006811 | 008612 | 00661 1: | 005814 | 005615 | 008616 | 005617 | 006618 | 005019 | 006020 | 006621 | 008022 |  |
| 018E | 000624 | 005625 | 005624 | 006627 | 00062 | 005628 | 005830 | 003831 | 000632 | 006633 | 000634 | 008635 | 008638 | 000937 | 00038 |  |
| 019F | 000810 | 00561 | 005842 | 00693 | 0058 | 005645 | 00838 | 008007 | 00564 | 00564 | 006050 | 008051 | 005052 | 00003 | 00003 |  |
|  | 0 | 1 | 2 | 3 | 4 | 8 | 6 | 7 | 8 | $\bigcirc$ | $\wedge$ | 8 | c | 0 | $E$ | F |
| 0140 | 008036 | 000657 | 000650 | 008050 | 006800 | 008681 | 006062 | 00863 | 008684 | 006863 | 000863 | 008087 | 00868 | 00000 | 008370 | covest |
| 01al | 006672 | 006673 | 008574 | 006675 | 005676 | 008677 | 006678 | 000679 | 00868 | 006881 | 006038 | 006833 | 006834 | 00635 | 006ess | cover |
| 0ial | 006ese | 06eese | 008590 | 008391 | 008692 | 005803 | 008504 | 008605 | 008038 | 008697 | 005096 | 008009 | 006700 | 006701 | 008702 | 005703 |
| 0143 | 008704 | 008705 | 008708 | 006707 | 008700 | 006700 | 005710 | 008711 | 008712 | 008713 | 008714 | 008715 | 005716 | 008717 | 006714 | 008710 |
| oras | 005720 | 006721 | 008722 | 006723 | 0003724 | 003725 | 008728 | 006727 | 008728 | 008729 | 008730 | 006731 | 006732 | 003733 | 005734 | c08735 |
| dias | 008730 | 008737 | 008738 | 008739 | 008740 | 008741 | 008742 | 008743 | 00874 | 008745 | 008748 | 008747 | 008740 | 008749 | 008750 | 008751 |
| 01as | 003752 | 006753 | 008754 | 006756 | 000750 | 008737 | 00875 | 008750 | 008760 | 006761 | 008782 | 006783 | 008764 | 008765 | 008788 | 608787 |
| 01a) | 005768 | 008700 | 008770 | 006771 | 000772 | 003773 | 008774 | 008775 | 00873: | 008777 | 008778 | 008779 | 008780 | 008781 | 008782 | 00470 |
| Olas | 0087es | 008769 | 00676 | 00871 | 006781 | 008780 | 00878 | 008791 | 008792 | 000793 | 006794 | 008798 | 008706 | 008797 | 00879 | 00676 |
| 0140 | 000000 | 006801 | 008402 | 000803 | 008504 | 008503 | cosses | 008307 | 008308 | 008809 | 006810 | 008311 | 008812 | 008313 | 00814 | comels |
| O1A | cosels | 008en 7 | cosels | 003819 | 005820 | 008321 | 006322 | 008323 | 008824 | cosezs | 008328 | 00382 | 000888 | 008829 | 00830 | come31 |
| dias | 000332 | 008035 | 008334 | 008335 | 008338 | 008837 | cose3s | 008839 | 008640 | 00831 | 00632 | 00363 | 005844 | 00535 | 00534 | cosent |
| diac | 00834 | cosens | 008350 | 005351 | 008352 | 008653 | 008354 | 003635 | 006856 | 006857 | 008358 | 000059 | 006300 | coses 1 | 005062 | 3 |
| OIAD | coser | 00635 | 00385 | 005051 | $\infty$ | 008300 | 008870 | 008871 | 008872 | 008373 | 008874 | 00387 | 009876 | 008077 | 009378 | 0000 |
| diaf | -000eo | coces | 003802 | 00538 | 00884 | 008006 | 000836 | 006887 | 008688 | 00888 | 008850 | 008081 | 000832 | 000003 | coseel |  |
| diaf | cceees | 008007 | 0080e | cosere | 006800 | 008001 | 000002 | 008003 | 000004 | 008905 | 008008 | 008907 | 000808 | 000000 | 008010 | 11 |


| 016 | 00001 | 008013 | 000014 | 008915 | 005016 | 008017 | 008318 | 000919 | 008020 | 000921 | 006022 | 000023 | 000924 | 008025 | 008028 | 00003 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0181 | 008024 | 000978 | 008930 | 008931 | 006832 | 008933 | 006334 | 008035 | 000638 | 008837 | 006038 | 008039 | 000940 | 000911 | 000062 |  |
| 0182 | 00094 | 008045 | 006986 | 000037 | 006948 | 006939 | 008050 | 008951 | 000952 | 008963 | 005054 | 003055 | 006058 | 000957 | 006956 |  |
| 0183 | 008890 | 006051 | 006062 | 005063 | 008984 | 008985 | 008988 | 00697 | 008888 | 000939 | 008970 | 000971 | 008972 | 008073 | 008974 |  |
| 0184 | 006076 | 00097 | 006078 | 006879 | 006800 | 0083: | 000982 | 008383 | 008ces | 0008 | 0008 | com | 006838 | 00090 | 0 | 181 |
| 185 | 008092 | 008993 | 005004 | 050985 | 005908 | 008097 | 006098 | 008900 | 007000 | 007001 | 007002 | 007003 | 00700 | 00700 | 007008 | 07007 |
| Ies | 007008 | 00700 | 007010 | 0070: | 007012 | 007013 | 007014 | 007015 | 057016 | 007017 | 00701 | 007018 | 00702 | 0070:1 | 007022 | 07023 |
| 101 | 007024 | 007025 | 007026 | 007027 | 00702 | 007039 | 007030 | 007031 | 007032 | 00703 | 00703 | 007036 | 007036 | 007037 | 007038 | + |
| 0183 | 007080 | c070, 1 | 007012 | 007043 | 007044 | 007045 | 007048 | 007047 | 007048 | 007068 | 007050 | 007051 | 007052 | 007053 | 007054 | \$ |
| 0180 | 007056 | 007051 | 007069 | 007053 | 007050 | 007061 | 007082 | 007033 | c070en | 007005 | 007036 | 007087 | 007008 | 007000 | 007070 | 027071 |
| 018a | 007072 | 007073 | 007074 | 007075 | 007076 | 007077 | 007078 | 007079 | 007000 | 007031 | 007082 | 007083 | 007084 | 007085 | 007008 | 007087 |
| 0185 | corceet | 007089 | 007000 | 007091 | 007092 | 007003 | 007004 | 007005 | 007008 | 007097 | 007008 | 007009 | 007100 | 007101 | 007108 | 00719 |
| $018 C$ | 007104 | 007105 | 007108 | 007107 | 007108 | 007100 | 007110 | 007111 | 007112 | 007113 | 007114 | 007115 | 007116 | 007117 | 007118 | 007119 |
| 0180 | 007120 | 067121 | 007122 | 007123 | 007124 | 007125 | 007128 | 007127 | 007128 | 007129 | 007130 | 007131 | 007132 | 007133 | 007134 | 007135 |
| 018E | 00713 | 007137 | 001138 | 007130 | 007140 | 007141 | 007142 | 007143 | 007146 | 007145 | 007140 | 007147 | 007148 | 007149 | 007150 | 007161 |
| 018F | 0071 | 007 | 0071 | $\infty 071$ | 007 | 00715 | 0 | 00 | $\omega$ | 0 | 0071 | 00716 | 007.1 | 0071 | 001 | 0071 |


|  | 0071 | 0071 | 007 | 007171 | 007172 | 007173 | 007174 | 007 | 007178 | 007177 | 00717 | 007170 | 007180 | 007181 | 007182 | 0078 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oicl | 007184 | 007185 | 007158 | 007187 | 007188 | 007189 | 007190 | 007191 | 007192 | 007183 | 007194 | 007185 | 007196 | 007197 | 007188 | 00719 |
| 01C2 | 007200 | 007201 | 007208 | 007203 | 007204 | 007205 | 007208 | 207207 | 007208 | 007200 | 007210 | 007211 | 007212 | 007213 | 007214 | 007215 |
| 0163 | 007216 | 007217 | 007218 | 007219 | 007220 | 007221 | 007222 | 007223 | 007224 | 007225 | 007228 | 007227 | 007228 | 007229 | 007230 | 007231 |
| O1CA | 007232 | 007233 | 007234 | 007235 | 007236 | 007237 | 007238 | 007239 | 007240 | 007241 | 007242 | 007243 | 00724 | 007245 | 007246 | 007247 |
| 01cs | 007248 | 007249 | 007250 | 007251 | 007252 | 007253 | 007254 | 007255 | 007256 | 007257 | 007258 | 007250 | 007200 | 007281 | 007262 | 00723 |
| 01ce | 607264 | 007285 | 007288 | 007287 | 00726 | 007238 | 007270 | 007271 | 007272 | 007273 | 007274 | 007276 | 007276 | 00727 | 00727 | 00727 |
| 0167 | 007280 | 007281 | 007282 | 007283 | 007284 | 007285 | 007236 | 007281 | 007258 | 007230 | 007290 | 00729 | 007292 | 007293 | 00729 | 007201 |
| 016 | 007296 | 007281 | 001258 | 007299 | 007300 | 007301 | 067302 | 007303 | 007304 | 007305 | 007300 | 007307 | 007308 | 007300 | 007310 | 007311 |
| 016 | 007312 | 007313 | 007314 | 007315 | 007316 | 007317 | 007318 | 007319 | 007320 | 007321 | 007322 | 007323 | 007324 | 007328 | 007326 | 00138 |
| 01ca | 007328 | 001329 | 007330 | 007331 | 007332 | 007333 | 007334 | 007335 | 007336 | 007337 | 007338 | 007330 | 007340 | 007341 | 007342 | 007309 |
| 016 | 007344 | 007305 | 007346 | 007347 | 00734 | 007349 | 007350 | 007351 | 007352 | 007353 | 007354 | 007356 | c07356 | 007357 | 007358 | crise |
| OICC | 007360 | 007361 | 007362 | 007363 | 007384 | 007365 | 007368 | 007387 | 007383 | 007380 | 007370 | 007371 | 007372 | 007373 | 007374 | con 3\% |
| 01CD | 007376 | 007377 | 007378 | 007379 | 007300 | 007381 | 007382 | 007383 | 007304 | 007308 | 007386 | 007387 | 007308 | 007300 | 007300 | 007301 |
| O1CE | 007302 | 007303 | 007394 | 007395 | 007308 | 001397 | 001388 | 007300 | 007400 | 007401 | 007402 | 007403 | 007404 | 007405 | 007408 | 008407 |
| OicF | 00740 | 007400 | 007410 | 007411 | 007412 | 007413 | 007414 | 007415 | 007416 | 007417 | 007418 | 007419 | 007420 | 007421 | 007422 | 007423 |


| 0100 | 007424 | 007425 | 007428 | 007427 | 007428 | 007429 | 007430 | 007431 | 007432 | 007433 | 007434 | 007435 | 007436 | 007437 | 007 | 00740 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0101 | 001450 | 007481 | 007462 | 007443 | 007484 | 007445 | 007446 | 00744 | 00748 | 1007449 | 007450 | 007451 | 007482 | 007463 | 007454 | 0 |
| 0102 | c07456 | 007457 | 007458 | 007459 | 007460 | 007461 | 007462 | 007463 | 007464 | 007468 | 007468 | 007467 | 007463 | 007400 | 007470 | 007471 |
| 0103 | 007472 | 007473 | 007474 | 007475 | 007476 | 061477 | 007478 | 007479 | 007480 | 007481 | 007482 | 007483 | 007484 | 007486 | 007480 | 007407 |
| 0104 | c074es | 007489 | 007490 | 007431 | 007492 | 007493 | W7494 | 007495 | 00748 | 00749 | 00748 | 00740 | 007500 | Cc750 | 007508 | $\infty$ |
| 010 | 007504 | 007505 | 007508 | 007507 | 007508 | 007500 | 007510 | 007511 | 00751 | 00751 | 007514 | 007515 | 007518 | 007517 | 007518 | 007510 |
| 0106 | 007520 | 007521 | 007522 | 007523 | 007524 | 007525 | 007526 | 007527 | 00752 | 00752 | 007530 | 007531 | 007532 | 00753 | 00753 | 0743 |
| 0107 | c07538 | 007537 | 007538 | 00753 | 007540 | 00754 | 007542 | 007543 | 0075 | 0075 | 0075 | C0754 | 00734 | 00754 | 00755 | c07561 |
| 0108 | 007552 | 007553 | corssa | 001555 | 007556 | $0 \times 7551$ | corsse | 007559 | 007560 | 007581 | 00756 | 00756 | 00736 | 0075 | conse | 00784 |
| 0109 | 007568 | 007569 | 007570 | 207571 | 007572 | 007513 | 007574 | 007575 | 007578 | 007577 | 00757 | 007578 | 00758 | 00750 | 00756 | 007843 |
| 0104 | c07564 | corses | 007508 | 001587 | 00758 | 007589 | 007590 | 007591 | 007592 | 007583 | 007504 | 007505 | 007598 | 00750 | 00750 | corsen |
| 0108 | 001600 | 007601 | 007602 | 007603 | 007804 | 007605 | 007608 | 007807 | 007608 | 007609 | 007810 | 007811 | 007812 | 007813 | 007814 | 0070ts |
| 010 C | 007616 | 007617 | 067618 | 00:613 | 007820 | 007621 | 007622 | 007623 | 007624 | 007825 | 007628 | 007627 | 007628 | 00762 | 007630 | 007631 |
| 0100 | 007632 | 007633 | 007634 | 007635 | 007836 | 007637 | 007638 | 007639 | 007640 | 007641 | 007642 | 007643 | 007844 | 007645 | 007846 | 00761 |
| OIDE | 0 | coren9 | 007030 | $007$ | $007$ | $007$ | $\infty$ | 007655 | 00765 | 00765 | 00768 | 8 | \% | 007681 | 007088 | 007603 |


|  | - | 1 | 2 | 3 | 4 | 5 | 1 | 7 | * | - | 4 | t | c | 0 | $E$ | $F$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -1E0 | 00760 | corem | 007802 | 00763 | 007est | 00763 | co7ex | cover | 007cse | 007839 | 007600 | 00709: | corse2 | 007693 | c07604 | carces |
| OIE 1 | coreve | 00768 | 007609 | 007680 | 007700 | 007701 | 007102 | 007703 | 007708 | 001705 | 007706 | 001707 | 00770 | 00770 | 007710 | 037711 |
| O1E2 | 001712 | 007713 | 007114 | 007715 | 007716 | 007117 | 007710 | 007719 | 001720 | 007721 | 007122 | 007223 | 007124 | 007725 | 007726 | 007727 |
| 0183 | 001128 | 00172 | 007130 | 007731 | 00713 | 007733 | c07r30 | 007735 | 007138 | 00731 | 097730 | 001739 | 207740 | 007741 | 607743 | C07743 |
| Ores | 007146 | 007745 | 007148 | 007747 | 407740 | 007709 | 007750 | 007751 | 007752 | 007753 | 007754 | 007755 | 007rs | 007157 | 00775 | 00175 |
| 0165 | 00770 | 007781 | 001762 | 007733 | c077en | 007r* | 00778 | 007761 | 007788 | 007189 | 007170 | 00717 | 007712 | 007173 | 007774 | 007778 |
| O1Es | carlise | 00717 | c0173 | 007179 | 007750 | 007781 | 00715 | 007783 | 00778 | 007785 | coltes | 007787 | 007788 | 007769 | 007790 | 00771 |
| OLE 7 | 001782 | 007793 | 007784 | 00778 | 00778 | 007797 | 00778 | 007798 | 007800 | 007801 | 007802 | 007803 | 007804 | 007805 | 007808 | 207807 |
| dice | 007808 | 007809 | 007810 | 007811 | 007812 | 007813 | 007814 | 007815 | 007816 | 007817 | 007818 | 007819 | 007820 | 007821 | 007822 | c07823 |
| 016 | 007824 | c07375 | 007838 | 007237 | 007828 | 007829 | 007830 | 207831 | 007832 | 007833 | 007834 | 007835 | 007836 | 307837 | $0_{0} 083$ | 307430 |
| OVEA | 007640 | 207861 | 007842 | 007843 | 007844 | 007845 | 00785 | 00731 | 007848 | 007840 | 001850 | 007851 | 007852 | 007853 | 207854 | c074st |
| OIES | c07ese | 00761 | c0785 | 00785 | 007850 | 007861 | 007862 | 007853 | 007854 | 007865 | 007838 | 007867 | 007868 | 007669 | 007870 | c07371 |
| 01EC | 007872 | 007873 | 007374 | 007875 | 007878 | 007877 | 007878 | 007878 | 007800 | 0078) | 007882 | 007883 | 507esa | c0783 | 007608 | c07e3) |
| 0150 | corem | 00760 | 00785 | 007801 | 007892 | 007633 | 007804 | 007605 | 007808 | c07897 | 00783 | 00760 | 007600 | 007801 | 201902 | 007000 |
| OIEE | 007809 | 007808 | 007808 | 007807 | 007908 | 007800 | 007910 | 007811 | 007812 | 007013 | 007014 | 007315 | 007916 | 007917 | 001918 | 007919 |
| DIEF | 007020 | 007821 | 001822 | 007923 | 007924 | 00783 | 007828 | 007927 | 007628 | 007828 | 007830 | 007931 | 007932 | 007933 | c07934 | 007935 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | - | 7 | - | $\bigcirc$ | 4 | 8 | c | 0 | $E$ | F |
| 0170 | 607038 | 007937 | c07933 | 007939 | 007940 | 00791 | 007942 | 007943 | 007944 | 007945 | 007948 | 007947 | 00794 | 007909 | 007950 | 007651 |
| Oif 1 | 007652 | 007863 | 007854 | 007855 | 007956 | 007957 | 007958 | 007959 | 007960 | 007981 | 007962 | 00798 | 007884 | 007985 | 007968 | 007687 |
| 01F2 | 007838 | 007808 | 007970 | 007971 | 007872 | 007973 | 007974 | 007875 | 007976 | 007971 | 007978 | 007979 | 007980 | 007981 | 007932 | 007883 |
| 0153 | 007804 | corses | 0074 | 007987 | 07785 | 007809 | 007989 | 007991 | 007902 | 007093 | 007994: | 007995 | 007906 | 007897 | 007808 | 007809 |
| 0184 | 000000 | 008001 | 008002 | 006003 | 008004 | 008005 | 008008 | 008007 | 000008 | 008009 | 008010 | 008011 | 008012 | 008013 | 008014 | 008015 |
| 0ifs | 008018 | 008017 | C03018 | 008019 | 008020 | 008021 | 008022 | 008023 | 000024 | 008025 | 008088 | 000027 | 008088 | 008029 | 00030 | 000031 |
| 0150 | 000032 | 008033 | 000034 | 008035 | 000038 | 008037 | 008038 | 008030 | 008040 | 008041 | 008042 | 008043 | 008024 | 009045 | 00964 | 003047 |
| 0157 | 008048 | 00803s | 008080 | 008051 | 008057 | 008053 | 008054 | 008055 | 008058 | 006057 | 008068 | 008059 | 005090 | 008081 | 008062 | 008083 |
| 01Fe | 008084 | 008085 | 008085 | 008031 | 008088 | 008089 | 008070 | 008071 | 008072 | 008073 | 008074 | 000075 | 005076 | 000071 | 008078 | 000078 |
| 0150 | 008000 | 008081 | cesses 2 | 008053 | 008084 | 008005 | 008ces | 008087 | 008083 | 008089 | 003000 | 008001 | 008082 | 008003 | 008004 | 008008 |
| 01FA | 00803s | 008097 | 008088 | 000000 | 008100 | 008101 | 008108 | 008103 | 008104 | c03 105 | 008108 | 008107 | 008108 | 008100 | 008110 | 00811 |
| Oife | 008112 | 008113 | 008114 | 009115 | 008116 | 008117 | 008118 | 009119 | 008120 | 008121 | 008122 | 008123 | 008128 | 008125 | 008128 | 008127 |
| Oifc | 008120 | 008129 | 008130 | 008131 | 008132 | 009133 | 008134 | 008135 | 008136 | 008137 | ${ }^{0} 008136$ | 008139 | 008150 | 008141 | 000142 | 008143 |
| Oifo | 008145 | 008145 | 008146 | 008147 | 008148 | 008149 | 008150 | 008151 | 008152 | 008153 | 004154 | 000155 | 008156 | 008157 | 008150 | 003150 |
| OIFE | 008180 | 008161 | 008162 | 008163 | 00816 | 008105 | 008106 | 000187 | 008168 | 008160 | 008170 | 008171 | 008172 | 008173 | 008174 | 008175 |
| 01Fs | 008176 | 008177 | 008178 | 008178 | 000180 | 008181 | 03182 | 008183 | 00818 | 008185 | 008186 | 008187 | 008188 | 008180 | 008180 | 0819 |

## APPENDIX C

HEXADECIMAL CONVERSION TABLE

## Converting to hexadecimal may be simplified by using the following table.

To convert (61275) 10 to hexadecimal, using the table: the table entry closest to, but not greater than, $(61275)_{10}$ is $(61184)_{10}$, which equals (EFOO) ${ }_{16}$ from the table. Subtracting 61,184 from the original number $(61275-61184)_{10}$ leaves a remainder of $(91)_{10}$, which equals $(5 B)_{16}$. Therefore, $(61275)_{10}=(E F 5 B)_{16}$.


## APPENDIX D

## HEXADECIMAL ADDITIONS

In the following Hexadecimal Addition Table, all values represent the result of an addition of a hexadecimal character from the column across the top and the column down the left side. The result of the addition is found where the two characters to be added intersect within the table. All values above the slanted line represent the result of an addition with no carry generated; all those values below the slanted line represent the result of an addition with a carry of one generated into the next character position of the hexadecimal result.

| HEXADECIMAL ADDITION TABLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | $F$ |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 0 |
| 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 0 | 1 |
| 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 0 | 1 | 2 |
| 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 0 | 1 | 2 | 3 |
| 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 0 | 1 | 2 | 3 | 4 |
| 6 | 7 | 8 | 9 | A | B | C | D | E | F | 0 | 1 | 2 | 3 | 4 | 5 |
| 7 | 8 | 9 | A | B | C | D | E | F | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| 8 | 9 | A | B | C | D | E | F | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 9 | A | B | C | D | E | F | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| A | B | C | D | E | F | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| B | C | D | E | F | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A |
| C | D | E | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B |
| D | E | F | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C |
| E | F | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D |
| F | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E |

## APPENDIX E

## NUMERICAL INFORMATION

[^2]
## APPENDIX F

## table of powers of sixteen

|  |  |  | $16^{n}$ | n |  |  | $16^{-n}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 0 | 0.10000 | 00000 | 00000 | $00000 \times$ | 10 |  |
|  |  |  | 16 | 1 | 0.62500 | 00000 | 00000 | $00000 \times$ | $10^{-1}$ |  |
|  |  |  | 256 | 2 | 0.39062 | 50000 | 00000 | $00000 \times$ | $10^{-2}$ |  |
|  |  |  | 4096 | 3 | 0.24414 | 06250 | 00000 | $00000 \times$ | $10^{-3}$ |  |
|  |  |  | 65536 | 4 | 0.15258 | 78906 | 25000 | $00000 \times$ | $10^{-4}$ |  |
|  |  | 1 | 048576 | 5 | 0.95367 | 43164 | 06250 | $00000 \times$ | $10^{-6}$ |  |
|  |  | 16 | 777216 | 6 | 0.59604 | 64477 | 53906 | $25000 \times$ | $10^{-7}$ |  |
|  |  | 268 | 435456 | 7 | 0.37252 | 90298 | 46191 | $40625 \times$ | $10^{-8}$ |  |
|  | 4 | 294 | 967296 | 8 | 0.23283 | 06436 | 53869 | 62891 x | $10^{-9}$ |  |
|  | 68 | 719 | 476736 | 9 | 0.14551 | 91522 | 83668 | $51807 \times$ | $10^{-10}$ |  |
|  | 1099 | 511 | 627776 | 10 | 0.90949 | 47017 | 72928 | $23792 \times$ | $10^{-12}$ |  |
|  | 17592 | 186 | 044416 | 11 | 0.56843 | 41886 | 08080 | $14870 \times$ | $10^{-13}$ |  |
|  | 281474 | 976 | 710656 | 12 | 0.35527 | 13678 | 80050 | $09294 \times$ | $10^{-14}$ |  |
| 4 | 503599 | 627 | 370496 | 13 | 0.22204 | 46049 | 25031 | 30808 x | $10^{-15}$ |  |
| 72 | 057594 | 037 | 927936 | 14 | 0.13877 | 78780 | 78144 | $56755 \times$ | $10^{-16}$ |  |
| 11.52 | 921504 | 606 | 846976 | 15 | 0.86736 | 17379 | 88403 | $54721 \times$ | $10^{-18}$ |  |
|  |  |  |  | LE OF | FERS OF TEI |  |  |  |  |  |
|  |  |  | $10^{n}$ | n |  | $10^{-}$ |  |  |  |  |
|  |  |  | 1 | 0 | 1.0000 | 0000 | 0000 | 0000 |  |  |
|  |  |  | A | 1 | 0.1999 | 9999 | 9999 | 999 A |  |  |
|  |  |  | 64 | 2 | 0.28 F 5 | C28F | 5 C 28 | F5C3 |  | $16^{-1}$ |
|  |  |  | 3E8 | 3 | 0.4189 | 374 B | C6A7 | EF9E |  | $16^{-2}$ |
|  |  |  | 2710 | 4 | 0.68 DB | 8 BAC | 710 C | C 8296 | $x$ | $16^{-3}$ |
|  |  | 1 | 86 A0 | 5 | $0 . A 7$ C5 | AC47 | 1B47 | 8423 | $\times$ | $16^{-4}$ |
|  |  | F | 4240 | 6 | 0.10 C 6 | F7A0 | B 5 E D | 8D37 | $\times$ | $16^{-4}$ |
|  |  | 98 | 9680 | 7 | 0.1 AD7 | F29A | BCAF | 4858 |  | $16^{-5}$ |
|  |  | 5 F 5 | E 100 | 8 | 0.2 AF 3 | IDC4 | 6118 | 738 F |  | $16^{-6}$ |
|  |  | 389A | CAOO | 9 | 0.4488 | 2 FAO | 9 B 5 A | 52 CC | $\times 16$ | $16^{-7}$ |
|  | 2 | 540 B | E400 | 10 | 0.6 DF 3 | 7F67 | 5 EF6 | E ADF | $\times$ | $16^{-8}$ |
|  | 17 | 4876 | E 800 | 11 | O.AFEB | FFOB | CB 24 | AAF F | $\times$ | $16^{-9}$ |
|  | E 8 | D4 A5 | 1000 | 12 | 0.1197 | 9981 | 2 DEA | 1119 | $x$ | $16^{-9}$ |
|  | 918 | 4E72 | A000 | 13 | $0.1 \subset 25$ | C268 | 4976 | 8162 | $\times 1$ | $16^{-10}$ |
|  | 5 AF 3 | 107A | 4000 | 14 | J.2009 | 3700 | 4257 | 3604 | $\times$ | $16^{-11}$ |
| 3 | 8D7E | A4C6 | 8000 | 15 | 0.480 E | BE7B | 9 D5 8 | 566 D | $\times 1$ | $16^{-12}$ |
| 23 | $86 F 2$ | 6 FCl | 0000 | 16 | 0.734 A | CA5 F | 6226 | FOAE | $\times 1$ | $16^{-13}$ |
| 16.3 | 4578 | 5D8A | 0000 | 17 | 0.8877 | AA3 2 | 36 A4 | B449 | $\times 1$ | $16^{-14}$ |
| Dr | B6B3 | A764 | 0000 | 18 | 0.1272 | 5001 | 0243 | ABA. 1 | $\times 1$ | $16^{-14}$ |
| 8 AC7 | 2304 | 89E8 | 0000 | 19 | 0.1033 | C94F | B6D2 | AC3 5 | $\times 1$ | $16^{-15}$ |



| ASCII | IBM 029 |
| :---: | :---: |
| $!$ | 1 |
| 1 | $\vdots$ |
| 1 | $\vdots$ |

Control Characters:

| NUL | - | Null |
| :--- | :--- | :--- |
| SOH | - | Start of Heading (CC) |
| STX | - | Start of Text (CC) |
| ETX | - | End of Text (CC) |
| EOT | - | End of Transmission (CC) |
| ENQ | - | Enquiry (CC) |
| ACK | - | Acknowledge (CC) |
| BEL | - | Bell (audible or attention signal) |
| BS | - | Backspace (FE) |
| HT | - | Horizontal Tabulation (punch card skip) (FE |
| LF | - | Line Feed (FE) |
| VT | - | Vertical Tabulation (FE) |
| FF | - | Form Feed (FE) |
| CR | - | Carriage Return (FE) |
| SO | - | Shift Out |
| SI | - | Shift In |
| DLE | - | Data Link Escape (CC) |
| DC1 | - | Device Control 1 |
| DC2 | - | Device Control 2 |


| DC3 | - | Device Control 3 |
| :--- | :--- | :--- |
| DC4 | - | Device Control 4 (stop) |
| NAK | - | Negative Acknowledge (CC) |
| SYN | - | Synchronous Idle (CC) |
| ETB | - | End of Transmission Block (CC) |
| CAN | - | Cancel |
| EM | - | End of Medium |
| SS | - | Start of Special Sequence |
| ESC | - | Escape |
| FS | - | File Separator (IS) |
| GS | - | Group Separator (IS) |
| RS | - | Record Separator (IS) |
| US | - | Unit Separator (IS) |
| DEL | - | Delete |
| SP | - | Space (normally nonprinting) |
| (CC) | $-\quad$ Communication Control |  |
| (FE) | $-\quad$ Format Effector |  |
| (IS) | - | Information Separator |

32/70 SERIES INSTRUCTIONS BY OP CODE
ลิร






[^3]$\square$

## Reader's Comment Form

$\qquad$
Manual Title: $\qquad$
Publication Number $\qquad$

- How do you use this publication?
$\square$ As an introduction to the subject.
$\square$ Emergency Maintenance.
$\square$ Other $\qquad$
- Is the material: Yes No

Easy to read? $\square$
Well organized? _ _ _ _ _ _ _ _ _ _ _ _
Complete? _ _ _ _ _ _ _ _
Well illustrated? $\quad \square$
Accurate? _ _ _ $\square$
$\square$
Suitable for its intended use? $\quad \square$

- Please check the items that describe your position:

| $\square$ Customer Personnel | $\square$ Technician | $\square$ Instructor |
| :--- | :--- | :--- |
| $\square$ SYSTEMS Personnel | $\square$ Field Service | $\square$ Trainee |
| $\square$ Engineer | $\square$ Operator | $\square$ Other |
| $\square$ Sales Representative | $\square$ Programmer |  |

- Please check specific criticism(s), give page number(s), and explain below:
$\square$ Clarification on page(s) $\qquad$ $\square$ Deletion on page(s) $\qquad$
$\square$ Addition on page(s) $\qquad$ $\square$ Error on page(s) $\qquad$
Explanation:


## Your Name:

$\qquad$
Your Company: $\qquad$

## May we have your comments?

This publication is one of a series of SYSTEMS Engineering Laboratories technical documents written to serve each of a wide variety of users. Your completion of the attached form will aid SYSTEMS in the continued production of complete, easily referenced material in each of these variou's technical publications.

Thank You


Fold and Staple for Mailing


[^0]:    I = INTERIM REVISION
    F = FORMAL REVISION
    R = REISSUE
    A = ADDENDUM

[^1]:    \# Indicates Halfword Instruction

    * Indicates Indirect Addressing

[^2]:    N
    10
    $2 \quad 0.5$
    $4 \quad 2 \quad 0.25$
    30.125
    1640.0625

    8
    7
    $\square$
    10
    11
    400
    8192
    1638
    32768
    65536
    13107
    26214
    524288
    1048576
    2097152
    4194304
    8388600
    16777216
    33554432
    67108864 134217728

    288435456
    536870912 1073741824
    2147483648
    4294987296
    858993459
    1717986918
    3435973836
    68719476736 137438953472 274877906944 549755813888
    1099511627776
    2199023255552
    4398046511104
    8796093022208
    17592186044416
    35184372088832
    70368744177684
    140737488355328
    281474978710668
    562949953421312
    1125899906842624 2251790813685248

    4503590627370496 - 007199254740992 18014398509481984 36028797018963968

    72057594037927936 144115188075855872 208230378151711744 578460752303423488
    1152921504606846976 2305843008213693952 461168018427387904 - 223372036854775808
    $2^{-n}$
    0
    0.5
    0.25
    0.125
    0.0625
    0.03125
    0.015625
    0.0078125
    0.00390625
    0.001953125
    0.0009765625
    0.00048828125
    0.00024140625 TABLE OF POWERS OF TWO
    0.0001220703125
    0.00006103515625
    0.000030517578125
    0.0000152587890625
    0.00000762939453125
    0.000003814697265625
    0.0000019073486328125
    0.00000095367431640625
    0.000000476837158203125
    0.0000002384185791015625
    0.00000011920928955078125
    0.000000059604644775390625
    0.000000059604644775390625
    0.0000000298023223876953125
    0.00000001490116119384765625
    0.000000007450530596923828125
    0.0000000037252902984619140625
    0.00000000186264514923095703125
    0.000000000931322574615478515625
    0.0000000004656612873077392578125
    0.00000000023283064365386962890625
    0.000 000000116415321826934814453125
    0.0000000000582076609134674072265625
    0.00000000002910383045673370361328125
    0.000000000014551915228366851806640625
    0.0000000000072759576141834259033203125
    0.0000000000072759576141834259033203125
    0.00000000000363797880709171295166015625
    0.000000000001818989403545856475830078125
    0.0000000000009094947017729282379150390625
    0.00000000000045474735088646411895751953125
    0.000000000000227373675443232059478759765625
    0.0000000000001136868377216160297393798828125
    0.00000000000005684341886080801486968994140625
    0.000000000000028421709430404007434844970703125
    0.0000000000000142108547152020037174224853515625
    0.00000000000000710542735760100185871124267578125
    0.000000000000003552713678800500929355621337890625
    0.0000000000000017763568394002504648778106689453125
    0.00000000000000088817841970012523233890533447265625
    0.000000000000000444089209850062616169452667236328125
    0.0000000000000002220446049250313080847263336181640625 0.00000000000000011102230246251565404236316680908203125
     0.0000000000000000277555756156289135105907917022705078125
    0.00000000000000001387778780781445675529539585113525390625 0.000000000000000006938893903907228377647697925567626953125 0.0000000000000000034694469519536141888238489627838134765625 0.00000000000000000173472347597680709441192448139190673828125
    0.000000000000000000867361737988403547205962240695953369140625 0.0000000000000000004336808689942017736029811203479766845703125 0.00000000000000000021684043449710088680149056017398834228515625 0.000000000000000000108420217248550443400745380086994171142578125

[^3]:    凯

