# INTERCEPT JR. TUTORIAL SYSTEM FROM INTERSIL 

## OWNER'S HANDBOOK



Rev. A-November 15، 1976


Intersil cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Intersil product. No other circuit patent licenses are implied. Intersil reserves the right to change without notice at any time the circuitry and specifications.
CHAPTER PAGE
1 INTRODUCTION ..... 1-1
2 WORKING WITH THE INTERCEPT JR. MODULE ..... 2-1
INTERCEPT JR. START-UP ..... 2-1
RESET SWITCH ..... 2-2
ENTERING THE CONTROL MODE ..... 2-2
SELECTING A FUNCTION ..... 2-2
SHIFT ..... 2-3
SETPC ..... 2-3
DECREMENT PC, DECPC ..... 2-3
DEPOSIT DATA INTO MEMORY, MEM ..... 2-3
RUN ..... 2-4
HALT ..... 2-4
RESET ..... 2-4
SIN ..... 2-5
DIS ..... 2-5
BIN LOADER ..... 2-5
MICRO ..... 2-5
MICROINTERPRETER FUNCTIONS ..... 2-5
MEMORY REFERENCE INSTRUCTIONS ..... 2-6
INPUT/OUTPUT TRANSFER (IOT) INSTRUCTIONS ..... 2-6
OPERATE INSTRUCTIONS ..... 2-6
LEAVING MICRO MODE ..... 2-7
PROGRAM EDITING AND CORRECTION ..... 2-7
TABLE OF INSTRUCTION CODES ..... 2-9
3 INTERCEPT JR. PROGRAMMING EXAMPLES ..... 3-1
EXAMPLE 1 - INCREMENTING MEMORY DATA ..... 3-1
EXAMPLE 2 - DECREMENTING MEMORY DATA ..... 3-1
EXAMPLE 3 - PROGRAMMING TIME DELAYS ..... 3-2
EXAMPLE 4 - ADDRESSING MODES ..... 3-2
EXAMPLE 5 - INDIRECT ADDRESSING USED IN TABLE MANIPULATION ..... 3-3
EXAMPLE 6 - THE JMS INSTRUCTION AND INDIRECT ADDRESSING ..... 3-5
EXAMPLE 7 - AUTOINDEXING ..... 3-6
EXAMPLE 8 - ADDRESS FIELD MODIFICATION ..... 3-7
EXAMPLE 9 - USING CONDITIONAL SKIPS ..... 3-8
EXAMPLE 10 - FLOWCHARTING A PROGRAM ..... 3-10
EXAMPLE 11 - BIT MANIPULATION ..... 3-13
EXAMPLE 12 - LOGICAL OPERATIONS ..... 3-14
EXAMPLE 13 - I/O PROGRAMMING ..... 3-14
EXAMPLE 14 - TELETYPE I/O USING MONITOR CALLS ..... 3-16
EXAMPLE 15 - PRINTING UNDER KEYPAD CONTROL ..... 3-17
EXAMPLE 16 - PROGRAM TO DEMONSTRATE I/O USING THE 6957 AUDIO MODULE ..... 3-18INTERCEPT JR. MODULE4-1
INTRODUCTION ..... 4-1
TYING ON TO THE DX BUS ..... 4-1
ADDRESS DEMULTIPLEXING ..... 4-2
DATA DEMULTIPLEXING ..... 4-2
KEYBOARD INPUT ..... 4-3
DIGITAL DISPLAY OUTPUT ..... 4-3
IOT PROCESSING ..... 4-4
OPTIONS ..... 4-7
SCHEMATIC ..... 4-8JR. RAM MODULE5-1
INTRODUCTION ..... 5-1
DISCUSSION ..... 5-1
SCHEMATIC ..... 5-4
6 JR. P/ROM MODULE ..... 6-1
INTRODUCTION ..... 6-1
DISCUSSION ..... 6-2
SCHEMATIC ..... 6-4
7 JR. PIEART SERIAL I/O MODULE ..... 7-1
INTRODUCTION ..... 7-1
DISCUSSION ..... 7-1
SCHEMATIC ..... 7-9
8 INTERCEPT JR. TUTORIAL SYSTEM MONITOR PROGRAM ..... 8-1
INITIALIZATION OF RAM ..... 8-1
REFSH - DISPLAY REFRESH ..... 8-6
SWDB - SWITCH DEBOUNCE ..... 8-6
CLKPD - CLEAR KEYPAD ..... 8-7
HEX ..... 8-7
EXIT ..... 8-7
INCAC - INCREMENT ACCUMULATOR ..... 8-8
DECPC - DECREMENT PROGRAM COUNTER ..... 8-8
HALT ..... 8-8
RUN ..... 8-8
RESET ..... 8-8
MEM - DEPOSIT INTO MEMORY ..... 8-8
DIS - BLANK FLAG TOGGLE ..... 8-9
SETPC - SET PROGRAM COUNTER ..... 8-9
MICRO - MICROINTERPRETER ..... 8-10
SIN - SINGLE INSTRUCTION EXECUTE ..... 8-12
INPIE - INITIALIZE PIE ..... 8-15
TALK - PRINT TO TELETYPE ..... 8-15
LISN - RECEIVE FROM TELETYPE KEYBOARD/PRINTER ..... 8-15
BIN - BINARY LOADER ..... 8-15
DUMP - MEMORY DUMP ..... 8-15
MONITOR PROGRAM LISTING ..... 8-17
9 INTERCEPT JR. AUDIO CARD ..... 9-1
INTRODUCTION ..... 9-1
DISCUSSION ..... 9-2
SCHEMATIC ..... 9-3
APPENDICES
APPENDIX A INTERCEPT JR. PROGRAMMING FUNDAMENTALS ..... A-1
NUMBERING SYSTEMS ..... A-1
BINARY ..... A-1
OCTAL ..... A-4
HEXIDECIMAL ..... A-4
TWO'S COMPLEMENT ..... A-4
ARITHMETIC PROGRAMMING EXAMPLE \#1 - ADDITION ..... A-6
ARITHMETIC PROGRAMMING EXAMPLE \#2 - TWO'S COMPLEMENT ..... A-9
ARITHMETIC PROGRAMMING EXAMPLE \#3 - LINKING PROGRAMS ..... A-10
BINARY AND OCTAL ADDITION AND MULTIPLICATION TABLES ..... A-12
APPENDIX B INTRODUCTION TO LOGIC ..... B-1
APPENDIX C OCTAL-DECIMAL INTEGER CONVERSION TABLE ..... C-1
APPENDIX D INSTRUCTION SUMMARY AND BIT ASSIGNMENTS ..... D-1
APPENDIX E GLOSSARY ..... E-1
APPENDIX F ASCII CHARACTER CODES ..... F-1
CHARACTER CODES ..... F-1
CONTROL CODES ..... F-3
APPENDIX G LOADING CONSTANTS INTO THE ACCUMULATOR ..... G-1
APPENDIX H KEYBOARD TENNIS PROGRAM WITH THE INTERCEPT JR. ..... H-1
DESCRIPTION ..... H-1
PROGRAM LISTING ..... H-2

## FIGURES

1-1 INTERCEPT JR. TUTORIAL SYSTEM ..... 1-2
2-1 INTERCEPT JR. MODULE ..... 2-1
2-2 MEMORY REFERENCE INSTRUCTION FORMAT ..... 2-10
2-3 IOT INSTRUCTION FORMAT ..... 2-11
2-4 GROUP 1 MICROINSTRUCTION FORMAT ..... 2-14
2-5 GROUP 2 MICROINSTRUCTION FORMAT ..... 2-16
2-6 GROUP 3 MICROINSTRUCTION FORMAT ..... 2-17
5-1 JR. RAM MODULE ..... 5-1
6-1 JR. P/ROM MODULE ..... 6-1
7-1 JR. SERIAL I/O MODULE ..... 7-1
7-2 IM6402 UART TIMING USING THE ICM7213 ..... 7-9
8-1 MEMORY ALLOCATION MAP ..... 8-1
8-2 INTERCEPT JR. MAIN FLOWCHART ..... 8-2
8-3 STATUS WORD ..... 8-4
8-4 CONTROL STATE KEY SELECTION/CONNECTIONS KEY - DX BUS ..... 8-5
8-5 LED DISPLAY WORD FORMAT ..... 8-6
TABLES
2-1 TABLE OF INSTRUCTION CODES ..... 2-9
3-1 PAGE VS MEMORY LOCATIONS ..... 3-5
5-1 JUMPER CONNECTIONS FOR MAPPING ..... 5-2
6-1 ADDRESS RANGE IN OCTAL IM5623/IM5624 ..... 6-2
7-1 CONTROL REGISTER A CONSTANTS ..... 7-2
7-2 CONTROL REGISTER B CONSTANTS ..... 7-3
7-3 VECTOR REGISTER ..... 7-3
7-4 UART CONTROL REGISTER BIT ..... 7-4
7-5 20 mA LOOP/EIA RS232-C CONNECTOR PINOUTS ..... 7-6
7-6 PIE-UART INSTRUCTIONS ..... 7-7

The theoretical principles underlying digital computers were first enunciated by Charles Babbage in 1833, but the technology available at the time was not equal to the task of actually building a working machine. John Von Neumann developed the stored program concept at the Institute for Advanced Studies at Princeton University and, since then electronic computers have undergone several reiterations from the early vacuum tube machines to transistorization to integrated circuit systems, and now the age of LSI is evident. Architectural advances from the first use of hardware index registers, microprogrammed control, interrupt processing, direct memory access channels, and distributed processing have been numerous, but the history of digital computers has yet to be fully written.

In the late 1930's and early 1940's, wartime requirements and the development of vacuum tubes led to the construction of extremely expensive and complex digital computers used mainly to speed up numerical calculations. As the technology progressed, computers became faster, smaller and less expensive. Advances in hardware architecture and programming languages evolved rapidly. As a result, the 1960's saw significant increases in the application of business and data processing computers.

The first minicomputer, the PDP-8*, was introduced by Digital Equipment Corporation in 1965 and made dedicated applications for digital computers possible. This first minicomputer, costing approximately $\$ 50,000$, was considered so inexpensive that it found itself being used in universities, laboratories, and in numerous process control applications. Many versions of this machine were brought out in succeeding years.

Computers, big and small, must all have a processor, main memory and input/output. Decreasing hardware costs and increasing sophistication of processing technology led to multiplicity of computer architecture. The early 1970's saw the microprocessor, the heart of a computer, enter the scene. Its function is to accept data from the user, process it according to instructions provided by the user, and stored in memory, and return usable results to the user in some convenient fashion.

LSI techniques, with their high density capability, have enabled semiconductor manufacturers to produce processing units and memory devices on single monolithic silicon chips. Input and output devices which constitute the man/machine interface, have remained relatively bulky.

[^0]

FIGURE 1-1

The INTERCEPT JR. TUTORIAL SYSTEM, pictured in Figure 1-1, recognizes the instruction set of Digital Equipment Corporation's PDP-8/E and is designed with a modular concept to enable the user to purchase only those modules which meet his requirements. The design permits the user to participate in the future of digital computers by yielding an understanding of the microprocessor and related component functions as well as programing fundamentals.

Large Scale Integration (LSI) of Intersil's digital CMOS components results in the system being battery operable and, thereby, yields the flexibility of a portable system. Experience can be gained wịth the components required for a classical computer architecture--a processor, or central processing unit (CPU), memory and input/output. The IM6100 microprocessor serves as the CPU and memory is available in the form of CMOS RAM, ROM and bipolar P/ROM. Input/output can be experienced in its simplest form via the keyboard and LED displays or can be studied in greater detail by utilizing the JR. SERIAL I/O MODULE.

This Owner's Handbook presents a step-by-step learning experience for the INTERCEPT JR. TUTORIAL SYSTEM. Chapter 2 entitled "Working With The Intercept Jr. Module" instructs the user in the fundamentals of the basic module--the start-up and the selection of a function. The console control, or keyboard, is discussed in detail. Chapter 3, "Programming Fundamentals", presents the user with simple programming examples and the ability to progress to more complex problems. Chapters 4, 5, 6 and 7 explain the hardware aspects of the four modules via pictorial representation, text and the corresponding schematics. Chapter 8 discusses the monitor ROM program, presents the flow chart and listing, and, thereby, gives the user a greater degree of programming insight. The Appendices contain fundamental information on number systems, two's complement arithmetic, an introduction to logic, and other miscellaneous information that will be of interest to the user.

It is Intersil Incorporated's opinion that the INTERCEPT JR. TUTORIAL SYSTEM will enable you to embark upon a truly rewarding educational experience. The microprocessor has resulted in a natural evolutionary step in electronic circuitry design. This is only the beginning. We sincerely wish that your participation in this evolution will be rewarding to you.

CHAPTER 2
WORKING WITH THE INTERCEPT JR. MODULE


FIGURE 2-1

Figure 2-1 provides a pictorial representation of the INTERCEPT JR. MODULE with the pertinent components discussed in this chapter highlighted.

INTERCEPT JR. START-UP
Turn the module "ON" with the "ON-OFF" power switch. Power is provided by the four (4) D-Cell batteries which must be inserted, with the sleeve, in the module. When facing the module, with the keyboard in front and connectors on the far side, the left hand
battery clip is positive and the right hand battery clip is negative. BATTERY REVERSAL WILL DAMAGE THE SYSTEM. The module does a powerup RESET so that it will always come up halted with the Program Counter, PC (ADDRESS) equal to 7777. The CONSOLE CONTROL timer will be active so that the ADDRESS and MEMORY displays will be valid provided a "BLANK DISPLAY" is not in effect. The information displayed will be PC $=7777$ in the ADDRESS and the MEMORY data in that location will be 5366. This instruction branches the microprocessor to routines which save registers, initialize the RAM stack and search for keyboard depressions. If the display does not illuminate, press


RESET SWITCH
The RESET SWITCH does a complete hardware reset of the microprocessor and can be used at any time for this purpose. Therefore, it is not necessary to turn power off to reset the microprocessor. When switching the module OFF it is recommended that the RESET SWITCH be depressed while the power is turned off. This keeps the microprocessor from running during the power down process thereby eliminating the possibility of writing bad data into the RAM as the voltage level goes lower than the minimum specified. If the RAM data is not required to be preserved, use of the RESET SWITCH is not required during power-off.

## ENTERING THE CONTROL MODE



The operator will now enter the control mode by pressing the control key, CNTRL, on the KEYBOARD. This key will cause the module to enter what is referred to as an undefined control mode when the CONSOLE CONTROL timer is enabled, or at any point during the execution of a control function. This state is referred to as undefined as we have not yet chosen a CONSOLE CONTROL function to be performed. We may leave this state, without choosing any function, by pressing what we will
 refer to as the SHIFT key, S, or the key designated IAC REV IND. This will take the module out of the control mode and place it in the user mode, be it running, or halted. In the user mode, the module is either waiting for or executing user programs.

## SELECTING A FUNCTION

After pressing the CNTRL key, we are now ready to choose a function to be performed. This is accomplished by pressing any of the ten (10) function keys which are described below.

## SHIFT

As SHIFT, this is not a function key and pressing it will cause the module to return to the user mode. This key also has special meaning for certain functions and its use is described with each of those functions. This key is color-coded yellow.

## SETPC

This function allows the user to control the Program Counter, PC, in the module for purposes of depositing words, or examining words or conditions. Following the activation of this key, the user will load an octal number into the PC by entering the digits on keys 0-7. The digits will be displayed in ADDRESS and will be entered from the right, shifting the previously entered digits to the left. Any number of digits may be entered until the display contains the value desired. Then the SHIFT key is pressed to indicate that the value is entered and that we wish to return to user mode. A CNTRL key will enter the value displayed into the PC and will return the state to undefined control mode. Note that leading zeros may be needed to clear the display before entering the desired octal numbers.

## DECREMENT PC, DECPC

This function will decrement the value of the PC by one and return the module to user mode. This function is useful when examining sequences of memory locations.

DEPOSIT DATA INTO MEMORY, MEM


This function allows the user to enter instructions and data in the RAM as well as set the values of the internal registers of the module by depositing the data into memory locations used by the monitor program to save and update the data in these registers. After a closure of the MEM key, the user will proceed to enter digits on to MEMORY with keys $0-7$ as he did for SETPC. The new digits will be displayed on MEMORY, entering from the right and shifting to the left. When the MEMORY display contains the desired value, the user will deposit it in the RAM by pressing either DECPC, or MEM. If

DECPC is pressed, the MEMORY display will be deposited into RAM in the memory location addressed by the ADDRESS display. The ADDRESS display will be decremented and the RAM information in the decremented address will be displayed in MEMORY. If MEM is pressed, the value shown in the MEMORY display will be deposited into the RAM in the memory location addressed by the ADDRESS display, the ADDRESS display will be incremented and the next word in RAM will be displayed in MEMORY. Successive depressions of MEM will increment the memory ADDRESS. Digits can now be entered from the right, as before. If the user wishes to skip a location, he presses MEM again. This will retain the value of that location in RAM and the ADDRESS will move to the next location. By pressing SHIFT, the user will deposit the value of MEMORY into the location specified by ADDRESS, the module will exit the control mode and enter the user mode. If the user presses CNTRL, the value shown in MEMORY will be deposited and the module will enter the undefined control mode. RAM locations 0000 and 0140-0177 are reserved for the MONITOR and should not be modified (see Chapter 8).


This function will set the microprocessor Run flip flop to RUN and will exit the control mode. The module will come out in the user mode at the PC point specified during control mode, running.

## HALT



This function will clear the RUN flip flop in the microprocessor so that the module will come out of the control mode halted.

RESET
This function will be a complete software RESET of the module. All internal microprocessor flags are initialized, the accumulator and link are cleared and the PC is set to 7777. It will also remove a BLANK DISPLAY status.

This function, referred to as Single Instruction, will cause the module to perform, in the user mode, a single instruction. Following this, the possible changes of state can be observed by inspecting the contents of the appropriate memory locations. Due to the MONITOR program structure, the user can not single step through ROM-P/ROM locations or JMP.-1 instruction (see Chapter 8). SIN may be successively depressed to single step through a program.

DIS
This function will BLANK and RESTORE the ADDRESS and MEMORY display thereby conserving power. The BLANK/RESTORE function is achieved by depressing CNTRL followed by DIS to BLANK the display and then CNTRL followed by DIS to RESTORE the display. A blanked display will carry over from a power-down but will be cleared by a software RESET (depression of CNTRL and RESET). The RESET switch does not affect display status.

BIN LOADER
This function will activate the firmware loader which will load BINary tapes using the 6953PIEART, JR. SERIAL I/O MODULE. This loader will return to the halted user mode when data has finished loading.

MICRO


This function will place the CONSOLE CONTROL at the control of the MICROINTERPRETER in the MONITOR ROM. The MICROINTERPRETER functions are elaborated on in the next section.

## MICROINTERPRETER FUNCTIONS

Pressing CNTRL followed by MICRO causes INTERCEPT JR. to execute the microinterpreter routines which are resident in the MONITOR ROM. These routines will interpret key closures as opcode bits, relative address bits, page bits, address mode bits, and microinstruction bits according to the specific sequence in which the keys are depressed.

This enables the user to rapidly enter programs via the keyboard without constantly referring to the instruction format listings. The user should be familiar with the use of the instructions and the rules for combining microinstructions in order to make the most efficient use of the microinterpreter.

## MEMORY REFERENCE INSTRUCTIONS

In the MICRO mode, if any of the keys marked AND, TAD, ISZ, DCA, JMS, or JMP are pressed, the MEMORY display at the current memory ADDRESS will show 0000, 1000, 2000, 3000, 4000, or 5000, respectively.

All the following key closures are interpreted as address bits. The numerical keys may be depressed as many times as desired, entering octal address digits from right to left. If the resulting relative address is outside the page boundary ( $0-1778$ is the allowable relative addressing range), the displays will flash. Depression of the SHIFT key will stop the flashing and clear the address field. The user should again attempt to enter a valid address.

At any time after the opcode is entered and the display is not flashing, thereby representing a valid address, depression of the SHIFT key will set the indirect bit of the instruction (add 4 to the next-to-most significant octal digit). After entering the instruction, depressing CNTRL will advance the ADDRESS counter. SHIFT may be pressed repeatedly to advance the ADDRESS counter.

## INPUT/OUTPUT TRANSFER (IOT) INSTRUCTIONS

In the MICRO mode, depression of the IOT key will cause 6000 to be entered into the currently addressed memory location. Subsequent numeric key depressions are performed to enter the required device address and control bits into the IOT instruction.

Depressing CNTRL will advance the ADDRESS counter to the next location. Depressing SHIFT will cause the ADDRESS counter to step.

OPERATE INSTRUCTIONS
Operate instructions are divided into three groups of operate microinstructions. Thus, in the MICRO mode, the desired microinstruction group is selected by depressing the keys marked OPR1, OPR2 or OPR3. This will enter 7000, 7400 or 7401, respectively, into the MEMORY
display. If no additional keys are depressed and the address counter is advanced, these instructions, which are all NO OPERATION, NOP, will be entered. Further key depressions will set various bits in the instruction enabling the user to select valid microinstruction combinations. The microinterpreter does not check for illegal microinstruction combinations so the user must be careful about the combinations being selected. The tables show the more useful combinations. The user should become familiar with the rules of combinations and logical execution sequence in order to create microinstructions not shown in the tables.

On the CONSOLE CONTROL, in general, the designations in red are associated with OPR1 microinstructions, and the designations in green, except for $-Q A$ and $-Q L$, are associated with OPR2 microinstructions. The -QA and -QL designations stand for MQA and MQL which are OPR3 microinstructions.

Conditional skip microinstructions in the OPR2 group may have their skip condition inverted by pressing the REV key while setting the microinstruction bits.

Rotate instructions in the OPR1 group may be changed from a single bit rotate to a two bit rotate by pressing the key with T/BSW designation on it. (This key is used for both two bit rotates as well as Byte SWap.)

The CLA command is used in all the operate microinstruction groups and the key may be pressed in any of these groups.

LEAVING MICRO MODE
Depressing the CNTRL key twice puts the user back into the undefined control state and free to choose the next function.

## PROGRAM EDITING AND CORRECTION

If an instruction is entered incorrectly, the user must exit MICRO by depressing CNTRL twice. This will result in advancing the ADDRESS counter by one. Decrementing the ADDRESS counter by one is achieved by pressing DECPC. The user must then reenter the MICRO mode by pressing CNTRL and MICRO. Now the correct instruction is reentered in full.

The program may be examined location by location by successively pressing DECPC or MEM from the undefined control state. DECPC results in stepping backward through memory, and MEM results in stepping forward. These two keys may be pressed without going through the undefined control state in order to go backwards and forwards through the program in any sequence.

Memory data may be changed at will while stepping back and forth through the program simply by depressing the numeric keys in any desired fashion.

When editing in the MICRO mode, an instruction may be changed by entering a new sequence of keys. If an instruction is correct, the address counter may be stepped simply by pressing the yellow SHIFT key (immediately after CNTRL has been pressed to step the address) as many times as desired.

KEYS DEPRESSED
LEFT TO RIGHT

MEMORY
OCTAL CODE

KEYS DEPRESSED
LEFT TO RIGHT

nn.....n

04nn or 05nn

TAD
1000

ISZ
2000

Depress IND key if INDirect MRI is required

Advances ADDRESS counter to next location
00 nn or
07 nn

Depress numeric keys as required for valid address

Binary ADD

Increment and Skip if Zero

* The sequence of key depressions required to enter the opcode, address field, indirect bit (if necessary) and advance the address counter is shown in full for this case. The same sequence is true for the other memory reference instructions, but only the initial operation of entering the opcode is shown for the remainder to avoid duplication


## MEMORY REFERENCE

 INSTRUCTION FORMATJMS 4000

$$
\begin{aligned}
& \text { Deposit and Clear } \\
& \text { Arcumulator }
\end{aligned}
$$

DCA $3000 \quad \begin{aligned} & \text { Deposit and Clear } \\ & \text { Accumulator }\end{aligned}$
DCA $3000 \quad \begin{aligned} & \text { Deposit and Clear } \\ & \text { Accumulator }\end{aligned}$

JMP 5000


FIGURE 2-2

## MICROPROCESSOR INPUT/OUTPUT TRANSFER (IOT) INSTRUCTIONS

MEMORY OCTAL CODE

SKON 6000
Skip if Interrupt on

ION
6001
Interrupt Turn on

IOT
6002
Interrupt Turn off

SRQ
6003
Skip if INT Request

GTF
6004
Get Flags
RTF 6005 Return Flags
SGT
6006
Operation is Determined by External Device，if Any
CAF
6007

IOT INSTRUCTION FORMAT
FIGURE 2－3

〈EYS DEPRESSED
LEFT TO RIGHT

RESET
嫘醋
$n, n, n, n \ldots n$

促
LEFT TO RIGHT
$6 n n n$
Depress numeric keys as required to enter specific address and control bits
GROUP 1 OPERATE MICROINSTRUCTIONS

MEMORY
OPERATION OCTAL CODE
No operation
IAC
7001
Increment Accumulator


CLL


Complement and Increment Accumulator Logical execution sequence is CMA, IAC, but keys may be pressed in IAC, CMA order.

Clear Link


CLL RAL 7104
Clear Link-Rotate Accumulator Left
Logical sequence first clears link, then rotates.


Example of microprogrammed instruction to set accumulator to octal six.

Logical sequence: CLA CLL CML IAC RTL

Octal instruction: 7327


GROUP 1 MICROINSTRUCTION FORMAT
FIGURE 2-4

GROUP 2 OPERATE MICROINSTRUCTIONS

KEYS DEPRESSED LEFT TO RIGHT

MNEMONIC

NOP

> HLT

OSR

SKP
7410

SNL

SZL
7430

SZA

7402
MEMORY OCTAL CODE

$$
7400 \quad \text { No operation }
$$

Halt



SNA SZL
7470

SMA
7500

SPA
7510

SMA SNL
7520

SPA SZL
7530

SMA SZA
7540

SPA SNA
7550

SMA SZA
7560
SZA SNL 7460

SPA

SPA SZL


SA SNL

Skip on Zero Accumulator, or Skip on Non-Zero Link, or both OR'ed skip conditions.

Skip on Non-Zero Accumulator, and Skip on Zero Link AND'ed skip conditions.

Skip on Minus Accumulator

Skip on Positive Accumulator

Skip on Minus Accumulator, or Skip on Non-Zero Link, or both OR'ed skip conditions.

Skip on Positive Accumulator and Skip on Zero Link AND'ed skip conditions.

Skip on Minus Accumulator or Skip on Zero Accumulator or both.
OR'ed skip conditions.
Skip on Positive Accumulator and Skip on Non-Zero Accumulator AND'ed skip conditions.

Skip on Minus Accumulator or Skip on Zero Accumulator or Skip on Non-Zero Link or all OR'ed skip conditions.


Skip on Positive Accumulator and Skip on Non-Zero Accumulato and Skip on Zero Link REV AND'ed skip conditions.

Clear Accumulator Common to all groups.

Load Accumulator with Switch Register Logical sequence clears AC then loads it with switch register.

Skip on Zero Accumulator then Clear Accumulator

Skip on Non-Zero Accumulator then Clear Accumulator Order of key depression is irrelevant.

Skip on Minus Accumulator then Clear Accumulator

Skip on Positive Accumulator then Clear Accumulator

Skip on Positive Accumulator and Skip on Non-Zero Accumulato and Skip on Zero Link, then clear accumulator and load accumulator with the content of the switch register

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | CLA | $\frac{\text { SMA }}{\text { SPA }}$ | $\frac{\text { SZA }}{\text { SNA }}$ | $\frac{\mathrm{SNL}}{\mathrm{SZL}}$ | 0 | OSR | HLT | 0 |

LOGICAL SEQUENCES:
1 (Bit 8 is Zero) - SMA or SZA or SNL
(Bit 8 is One) - SPA and SNA and SZL
$\begin{array}{ll}2 & \text {-CLA } \\ 3 & \text { - OSR, HLT }\end{array}$
GROUP 2 MICROINSTRUCTION FORMAT

FIGURE 2-5

KEYS DEPRESSED LEFT TO RIGHT

MNEMONIC

NOP
7401

MQL
7421


MQA
7501
MQ Register into Accumulator


CLA
7601
Clear Accumulator Common to all groups.


CAM
7621
Clear Accumulator and MQ Register


Swap Accumulator and MQ Register

| MEM SMA-QA OPR3 | $\begin{gathered} \text { SEFRC } \\ \text { CKA } \\ \text { ORR2 } \end{gathered}$ |
| :---: | :---: |

SWP 7521

## CHAPTER 3

INTERCEPT JR. PROGRAMMING EXAMPLES

## INTRODUCTION

The reader who is not familiar with elementary programming techniques, two's complement arithmetic and octal coding, should study Appendix A and the IM6100 brochure for a description of the instruction set before continuing with this section. The MONITOR program will be used to illustrate the use of various techniques.

## EXAMPLE 1 - INCREMENTING MEMORY DATA

\(\left.$$
\begin{array}{cccc}\vdots & & & \\
6400 & 2140 & \text { INCAC, } & \text { ISZ SAVAC }\end{array}
$$ \begin{array}{l}/Increment data in <br>

01408, location SAVAC\end{array}\right]\)| /In case location contained |
| :--- |
| 6401 |

This technique uses the ISZ instruction to directly increment memory data without needing to bring it into the AC first. Note the use of the NOP in case the data was 7777 and a skip was performed. In applications where the programmer knows this cannot happen, the NOP could be omitted.

EXAMPLE 2 - DECREMENTING MEMORY DATA


| 6403 | 7340 | DECPC, | CLA CLL CMA |
| :---: | :---: | :---: | :---: |
| 6404 | 1000 |  | /Set AC to -1 <br> TAD SAVPC |
| /Add data in SAVPC <br> (1ocation 0000) |  |  |  |
| 6405 | 3000 |  | DCA SAVPC |

Note the use of the microinstruction combination CLA CLL CMA to clear the $A C$ and the link and then to complement the $A C$, resulting in 7777 in the $A C$ and 0 in L. By adding the contents of location SAVPC to the AC in two's complement arithmetic, a decrement is effectively performed. Note that the logical sequence of microinstruction execution is chosen for usefulness. It would be of no value to complement the AC first and then to clear it.

EXAMPLE 3 - PROGRAMMING TIME DELAYS


| 6203 | 3145 | DCA | SAVE | /Store AC in SAVE and clear AC |
| :---: | :---: | :--- | :--- | :--- |
| 6204 | 1233 | TAD | TK1 | /Get Time constant \#1 |
| 6205 | 3144 | DCA | TIME | /Store in timer |
| 6206 | 2144 | ISZ | TIME | /Time out 4 ms at 3.33 MHz |
| 6207 | 5206 | JMP. -1 |  | /Jump back one location |
| $\vdots$ |  |  |  |  |
| 6233 | 7400 | TK1, | 7400 | /-256 |

This sequence is part of SWDB, the switch debounce routine described in Chapter 8. The AC is cleared (incidentally while depositing in SAVE), and the constant TK1 is fetched from the current page address 6233. It is stored in the page 0 location 0144 and ISZ instructions are successively executed until the timer goes to zero and the jump-back instruction is skipped. The delay produced may be calculated by counting the number of major states in each instruction executed and multiplying by the state time. Thus, ISZ requires 16 states and JMP requires 10, so these 26 states are gone through a total of 256 times, for a total of 6656 states. Adding in the states for the DCA, TAD and DCA $(11+10+11=32)$ we have 6688 states. With a 3.3 MHz clock rate, the state timer is 600 ns so the delay is ( $0.6 \times 6688$ ) microseconds $=4012.8$ microseconds or approximately 4 milliseconds. At 4 MHz , if the constant is not changed, the delay will be reduced by the factor $5 / 6$ to 3.33 ms .

It is also instructive to note that the location TIME is in page 0 , whereas the constant TK1 is stored in the current page (page 31). In this case, RAM happens to be available only in page 0 and 1 and by keeping TIME in page 0 , the ISZ instruction in page 31 was able to directly reference the location TIME in page 0. Obviously, ISZ instructions may only reference RAM locations.

EXAMPLE 4A - ADDRESSING MODES
The user should note that a characteristic of page addressing results in the octal coding for two memory reference instructions on different pages being identical when their operands are in the same relative location on the respective pages.

/JMP to location 25 on current
page, for example to 0025
/JMP to location 25 on current
page, for example to 0225

The user should enter these instructions. By using the SIN, single instruction key, to execute the instruction, the user will see how the addresses are referenced.

Note that memory reference instructions can reference 4008 locations directly, 2008 on page 0 , and 2008 on the page containing this instruction. If the instruction happens to be on page 0 , then only locations 0 to 1778 are directly addressable.

EXAMPLE 4B - ADDRESSING MODES

| 0020 | 5625 | /JMP indirect via 0025 |
| :---: | :--- | :--- |
| $\vdots$ |  |  |
| 0025 | 0010 | /Pointer to 00108 |
| $\vdots$ |  |  |
| 0220 | 5625 | /JMP indirect via 0225 |
| $\vdots$ |  |  |
| 0225 | 0010 | /Pointer to 00108 |
| $\vdots$ |  |  |

Now, by using the single step key at locations 0020 or 0220 , the address should change to 0010 showing that an indirect reference has been made.

The pointer (location containing the effective address) can contain a full 12 bits of address, so the program can branch anywhere in the 4 K address space by jumping indirect.

When constants and pointer addresses are stored in page 0 , references may be made to them from any page, avoiding the necessity of storing them on each page that needs them.

EXAMPLE 5 - INDIRECT ADDRESSING USED IN TABLE MANIPULATION
This example is taken from the UDCS routine described in Chapter 8. It is a common technique of passing program control to one of several possible sequences by adding an index to a base address.

At the point that the following sequence is entered, the accumulator contains an octal number from 0 to 13 which stands for the routines MICRO, BIN, BLK, SIN, RUN, HALT, RESET, SETPC, DECPC, DEP, INCAC and UDCS respectively.

| 6123 | 1330 |  | TAD GOTO | /add base address to constant |
| :---: | :---: | :---: | :---: | :---: |
| 6124 | 3147 |  | DCA POINT | /store pointer in POINT |
| 6125 | 1547 |  | TAD I POINT | /get routine starting address |
| 6126 | 3147 |  | DCA POINT | /phase starting address in POINT |
| 6127 | 5547 |  | JMP I POINT | /go to the routine |
| 6130 | 6131 | GOTO, | GOTO +1 | /base address |
| 6131 | 6633 |  | MICRO | ) |
| 6132 | 7600 |  | BIN | ) |
| 6133 | 6566 |  | BLK | ) |
| 6134 | 7301 |  | SIN | ) |
| 6135 | 6411 |  | RUN | TABLE OF ROUTINE |
| 6136 | 6407 |  | HALT | STARTING ADDRESSES |
| 6137 | 6414 |  | RESET | ) |
| 6140 | 6600 |  | SETPC | ) |
| 6141 | 6403 |  | DECPC | ) |
| 6142 | 6524 |  | DEP | ) |
| 6143 | 6400 |  | INCAC | ) |
| 6144 | 6117 |  | UDCS | ) |

Note that location 6130, labeled GOTO contains base address 6131, so by adding a number from 08 to 138 to 6131 , a number from 6131 to 6144 is obtained. This number is stored in POINT.

Now, the effective starting address is obtained by executing a TAD indirect through POINT, for example contents of POINT used as operand address. Thus, is AC contained 38, then 6134 would be stored in POINT, and TAD I POINT would place 7301 in the AC to be again stored in POINT. This time an indirect jump through POINT loads 7301 into the program counter.

Of course, POINT had to be stored in RAM and since pages 0 and 1 are in RAM, POINT was chosen to be in page 0 , in order that the upper ROM pages could reference it. It can be seen that indirect addressing makes writing programs easier in mixed RAM-ROM memory where memory references cannot be easily confined to small relative address displacements. See Table 3-1 for a list of pages and their memory locations.

| PAGE | MEMORY LOCATIONS |
| :---: | :---: |
| 0 | $0-177$ |
| 1 | $200-377$ |
| 2 | $400-577$ |
| 3 | $600-777$ |
| 4 | $1000-1177$ |
| 5 | $1200-1377$ |
| 6 | $1400-1577$ |
| 7 | $1600-1777$ |
| 10 | $2000-2177$ |
| 11 | $2200-2377$ |
| 12 | $2400-2577$ |
| 13 | $2600-2777$ |
| 14 | $3000-3177$ |
| 15 | $3200-3377$ |
| 16 | $3400-3577$ |
| 17 | $3600-3777$ |
| 20 | $400-4177$ |
| 21 | $4200-4377$ |
| 22 | $4400-4577$ |
| 23 | $4600-4777$ |
| 24 | $5000-5177$ |
| 25 | $5200-5377$ |
| 26 | $5400-5577$ |
| 27 | $5600-5777$ |
| 30 | $6000-6177$ |
| 31 | $6200-6377$ |
| 32 | $6400-6577$ |
| 33 | $6600-6777$ |
| 34 | $7000-7177$ |
| 35 | $7200-7377$ |
| 36 | $7400-7577$ |
| 37 | $7600-7777$ |

EXAMPLE 6 - THE JMS INSTRUCTION AND INDIRECT ADDRESSING
A very important use of indirect addressing is in returning to a main program from a subroutine. Appendix A shows how two programs may be linked using JMP instructions. The JMS instruction's usefulness lies in the fact that only one copy of a subroutine need be stored, for example in page 0, and a program anywhere in main memory may call it. INTERCEPT JR. uses a "last-in-first-out" (LIFO) or "pushdown" stack in page 0 to store subroutine return addresses. This allows nesting of subroutines and calling subroutines stored in the MONITOR ROM by linking through RAM. For further details refer to INTERSIL Applications Bulletin M008.

Our example will demonstrate the use of the JMS instruction in RAM, and the use of indirect addressing to return.

To enter the program, use the microinterpreter as described in Chapter 2.

| 0020 | 7240 | CLA CMA | /AC set to 7777 |
| :---: | :---: | :---: | :---: |
| 0021 | 4100 | JMS 0100 | /Jump to subroutine starting at 0100 |
| 0022 | 7240 | CLA CMA | /AC set to 7777 |
| 0023 | 7402 | HLT |  |
| $\vdots$ |  |  |  |
| 0100 | 0000 |  | /This location will contain return address |
| 0101 | 7200 | CLA | /AC set to 0000 |
| 0102 | 5500 | JMP I 0100 | /Return to main program |

Single step through this program (by successive depressions of SIN key after initial "CNTRL" "SIN" sequence at program starting address) and the program sequencing will be seen to go from 0020 0021 - 0100-0101-0102-0022-0023. In between, it will be instructive to look at location 0140 where the AC is saved by the MONITOR. The AC will initially be set to 7777, then the subroutine clears it, and then the main program again sets it to 7777. The JMS instruction stores the return address, namely 0022 in location 0100 so that upon executing the JMP indirect via 0100, the main program can be rejoined in sequence.

If a lK RAM option card is available, the user could relocate the main program in an upper page and execute the same program provided the subroutine remained in page 0 . The subroutine could be moved to a page different from page 0 or the main program's page but then an indirect JMS would have to be executed. We can illustrate this in page 0 as follows:

| 0020 | 7240 | CLA CMA /AC $=7777$ |  |
| :---: | :--- | :--- | :--- |
| 0021 | 4424 | JMS I O024 $/$ Jump via pointer in 0024 |  |
| 0022 | 7240 | CLA CMA /AC $=7777$ |  |
| 0023 | 7402 | HLT | /pointer address |
| 0024 | 0100 |  |  |
| $\vdots$ |  |  |  |
| 0101 | 7200 | CLA | /AC $=0000$ |
| 0102 | 5500 | JMP I 0100 /Return |  |

An extra location to store the pointer is needed.

## EXAMPLE 7 - AUTOINDEXING

Example 3 showed how a simple loop could be programmed using the ISZ and JMP instructions.

The IM6100 treats memory locations 0010 through 0017, in page 0, in a unique manner. Whenever an instruction makes an indirect reference to any of these locations, the content of the location is incremented before it is used as an operand. These locations can, therefore, be used in indexing applications. The incrementation is done automatically, provided the location was referenced indirectly, without needing ISZ or TAD and IAC instructions, so this feature is known as autoindexing. When these locations are addressed directly, they act as any other location.

Since the autoindex location is incremented before it is used as an operand, it must be set to one less than the first value desired.

| 0010 |  | /Autoindex location |
| :---: | :--- | :--- |
| $\vdots$ |  |  |
| 0200 | 7200 | CLA |

Note that the autoindex location supplies successive memory address pointers until the counter goes to zero and the program halts. The program will clear locations 0300 to 0377.

## EXAMPLE 8 - ADDRESS FIELD MODIFICATION

Instructions and program data may be stored in the same memory. Thus, it is possible to treat instructions as data or data as instructions if this would be of any use.

A powerful programming technique involves performing arithmetic on memory reference instructions in order to alter the location being referenced. In this case, the instruction is treated as an operand and incremented, decremented, etc. Logical operations such as masking certain bits may also be useful. Such techniques are useful when manipulating large data tables. Example 5 has shown one technique of manipulating jump address pointers.

Consider the following example:

| 0200 | 7300 | CLA CLL | /Clear AC and L |
| :---: | :---: | :---: | :---: |
| 0201 | 1213 | TAD 0213 | /Get \# of data items |
| 0202 | 7041 | CMA IAC | /2's complement of constant |
| 0203 | 3213 | DCA 0213 | /Store TALLY |
| 0204 | 7240 | CLA CMA | /AC $=7777$ |
| 0205 | 0300 | AND 0300 | /AND contents of 0300 with AC |
| 0206 | 7450 | SNA |  |
| 0207 | 5215 | JMP 0215 |  |
| 0210 | 2205 | ISZ 0205 | /Increment address field |
| 0211 | 2213 | ISZ 0213 | /Increment TALLY |
| 0212 | 5204 | JMP 0204 | /Jump back to check next item |
| 0213 | 0100 | TALLY | /Constant giving \# of items to be checked |
| 0214 | 0777 | MASK | /Used to mask off opcode bits |
| 0215 | 1205 | TAD 0205 | /Get instruction referencing zero data item |
| 0216 | 0214 | AND 0214 | /Zero opcode bits |
| 0217 | 3221 | DCA 0221 | /Store address of zero item |
| 0220 | 7402 | HALT | /Halt |
| 0221 |  |  | /Address of zero item |

This program checks data stored in locations 03008 to 03778, when it encounters a zero data item in the list, it stores the address of this item in 0221 and stops.

Location 0213 initially contains the number of items stored starting in location 0300. The program replaces this number with its negative by two's complementing it. Successive data items are then read, AND'ing with 7777 in the AC. Note that if the AND leaves a non-zero AC, the AND instruction is incremented, stepping to the next item. A logical operation is done with this instruction to strip off the opcode bits when and if a zero data item is eventually detected. For this purpose, the mask 0777 is stored in 0214.

On powering up most locations will be non-zero, so the user can put a zero anywhere he chooses to check Example 8 operation. This technique of modifying instructions is a dangerous one to use in many situations because programs may be unintentionally changed because of an undiscovered "bug". (Modern concepts of structured programming discourage the use of this technique, but it is included because in some microprocessor applications, it might save memory locations.) For example, in this case, every time the program is rerun, locations 0205 and 0213 must be initialized.

EXAMPLE 9 - USING CONDITIONAL SKIPS
Group 2 microinstructions are primarily conditional skips and may be used to test conditions other than the number of passes that have been made through a loop. That is, the program may be made to loop an indefinite number of times until a specific condition is present in the accumulator or link bit. When two or more skip conditions are microprogrammed into a single instruction, the resulting condition on which the decision will be based is the logical OR of the individual conditions when bit 8 is 0 , or, when bit 8 is 1 , the decision will be based on the logical AND.

In the last example, the SNA instruction was used to skip on non-zero accumulator. The loop would continue as long as the next instruction was skipped and when the AC became zero, the program would jump out of the loop.

Very often conditional skips are used along with Group 1 operate microinstructions. The Group 1 instructions are used to manipulate the AC and L with shift, rotate, set, clear operations to set up these registers for testing with conditional skip instructions. This is used extensively in the MONITOR program, for example, in the routine called HEX (see listing of MONITOR and Chapter 8).

The following segment of code is in the MONITOR locations 65036507.

| $\vdots$ |  |  |
| :---: | :--- | :--- |
| 6503 | 7006 | RTL |
| 6504 | 7420 | SNL |
| 6505 | 5310 | JMP. +3 |
| 6506 | 7325 | CLA CLL CML IAC RAL |
| 6507 | 5564 | RETURN |
| $\vdots$ |  |  |

This segment shows how a rotate is used to "set up" the link and bit 0 of the AC for a test with skip instructions. AC (0) can be tested with instructions such as SMA, skip if AC is less than 0 , SPA, skip if AC is greater than or equal to 0 , and their combinations, and the Link can be tested with instructions such as SZL, skip if Link $=0$, SNL, skip if Link $=1$. Combinations are possible which test these bits in one instruction, for example, SMA SNL, skip if AC is less than 0 OR if Link $=1$, or SPA SZL, skip if AC is greater than or equal to 0 and Link $=0$.

The user should note that SMA SNL will produce a skip on minus AC OR non-zero link OR both, whereas SPA SZL will produce a skip on pTus AC AND zero Tink (both conditions must be present for a skip).

The example also shows how microprogrammed combinations of microinstructions may be used to set various constants into the AC.

In this case, the $A C$ is set to 0003. The sequence is as follows: $A C$ and $L$ are cleared, $L$ is set, the $A C$ is incremented and by shifting left one, the L is shifted into the LSB and the former LSB is shifted into bit 10, so the AC contains 0003 and the L contains 0 .

Refer to the HEX routine for more examples of this nature.

Flowcharts may be used to represent hardware operation as well as to represent an algorithm to be implemented in software.

As an example of an algorithm, or computational procedure, we shall work out a program to compute the product of two octal numbers.

PROBLEM: Compute the product of two octal numbers

ASSUMPTION: The numbers are positive integers and their product does not exceed 409510 or 77778 . The lst operand is not zero.

SOLUTION: Many different multiplication algorithms exist. We shall choose a simple, inefficient one which is easy to understand and flowchart.

Add one number repeatedly to itself using a second number to determine the number of additions.

The program will make use of a memory reference instruction known as "Increment and Skip on Zero". The ISZ instruction adds a 1 to the referenced data word and then examines the result of the addition. If the result is not zero, the program continues in sequence, performing the instruction following the ISZ. If the result is zero, the instruction following the ISZ is skipped (by incrementing the Program Counter again). In either case, the result of the addition replaces the original data word in memory.

By computing the 2's complement of one operand (data word) and referencing it with the ISZ instruction, we can repeatedly add the second operand to itself until the desired product is obtained. At this point, the counter becomes zero and the loop exit is taken.

After entering the program as shown, data may be entered into locations 0032 and 0033, the Program Counter is set to the starting address, and the program is run.


| 0020 | 7300 | CLA CLL |
| :--- | :--- | :--- | :--- |
| 0021 | 1032 | TAD O032 |
| 0022 | 7041 | CMA IAC |
| 0023 | 3031 | DCA 0031 |
| 0024 | 1033 | TAD 0033 |
| 0025 | 2031 | ISZ 0031 |
| 0026 | 5024 | JMP 0024 |
| 0027 | 3031 | DCA 0031 |
| 0030 | 7402 | HLT |
| 0031 |  | 100p counter and final product |
| 0032 |  | 1st OPERAND |
| 0033 |  | 2nd OPERAND |

PROGRAM TO MULTIPLY TWO OCTAL NUMBERS TOGETHER

| CNTRL | SETPC | 0 | 0 | 2 | 0 |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| CNTRL | MICRO | OPR1 | CLA | CLL |  |  |
| CNTRL | TAD | 0 | 0 | 3 | 2 |  |
| CNTRL | OPR1 | CMA | IAC |  |  |  |
| CNTRL | DCA | 0 | 0 | 3 | 1 |  |
| CNTRL | TAD | 0 | 0 | 3 | 3 |  |
| CNTRL | ISZ | 0 | 0 | 3 | 1 | enter program |
| CNTRL | JMP | 0 | 0 | 2 | 4 |  |
| CNTRL | DCA | 0 | 0 | 3 | 1 |  |
| CNTRL | OPR2 | HALT |  |  |  |  |
| CNTRL |  |  |  | 3 | 2 |  |
| CNTRL | SETPC | 0 | 0 | 3 |  |  |
| CNTRL | MEM | 1st OPERAND |  |  |  |  |
|  | MEM | 2nd OPERAND |  |  |  |  |
| CNTRL | SETPC | 0 | 0 | 2 | 0 | execute program |
| CNTRL | RUN | Display shows product |  |  |  |  |

For example, if 1st operand is 0004 and 2nd operand is 0010, the display will show 0040. The user will also find it instructive to load small numbers as operands and single-step through the program to verify that the program follows the flowchart. Thus, set the PC to 0020, then press "CNTRL", "SIN" and then press the "SIN" key repeatedly. Each time it is pressed, the program executes one SINgle instruction. At any point, the user may set the PC to 0140 to examine the contents of the accumulator (this is explained further in Chapter 8) and resume execution of single instructions by resetting the PC to the last address he had stopped at and continuing with SIN key depressions.

The user will find it useful to rewrite the program to make the assumptions less restrictive. For example, a check could be included to test for a zero ist operand and, if the test was true, the product zero could be immediately calculated. Tests for negative operands could be included and/or checks for arithmetic overflow.

Often, it is necessary to set, clear or determine the status of individual bits in a word. For example, a peripheral interface may be returning the status of various devices, and the processor must take action conditional on the status of these flags.

There are several methods. In one, the $A C$ is rotated until the desired bit is in the link and then group 2 operate microinstructions are used to skip conditionally on the link status. This technique is illustrated in Example 9. Another method is to AND a mask word with the AC, zeroing out all bits except the one to be tested and then testing the AC for zero.

This technique will be illustrated with an example from the SIN routine in the MONITOR.

| $\vdots$ |  |  |  |
| :--- | :--- | :--- | :--- |
| 7343 | 1400 | INDB, | TAD I SAVPC |
| 7344 | 0355 |  | /Get the instruction <br> 7345 |
| 7650 |  | AND LOT | SNA CLA | | /Mask out indirect bit |
| :--- |
| 7346 |

This routine INDB, determines the effective address referenced by an instruction and places it in location TIME. By AND'ing the instruction with 0400, the AC will be non-zero if the indirect bit, bit 3, is set and zero if this bit is zero.

The methods for setting and clearing bits are similar. One can rotate the bit into the link and then use group 1 microinstructions to clear or set the link. This has the advantage that rotates may be combined with link bit operations in one instruction.

To clear a bit, one can AND the word in AC with a word containing one's everywhere except in the desired bit position. To set a bit, one can add a word containing zero's everywhere except in the desired bit position. This technique is used by the bit set routines in the MICROINTERPRETER, ROM locations 7246-7300, listing lines 1006-1045.

The next example shows the use the MQ register in logical operations. It will be seen that this register may also be used in bit manipulation operations.

Boolean operations play an important role in computer logic. We have seen examples of how the AND instruction can be used to mask out selected bits.

The NOT or logical complement operation is easily performed by placing the logical data word in the accumulator and executing a CMA, complement AC, instruction.

The inclusive OR operation is performed by placing one logical operand into the MQ register (executing an MQL - load MQ from $A C)$, loading the second logical operand into the AC, then executing an MQA instruction (contents of the MQ are OR'ed with contents of the AC).

Any Boolean operation may be synthesized using combinations of the basic AND, OR and NOT operations.

## EXAMPLE 13 - I/O PROGRAMMING

Chapter 7 and Chapter 8 give examples of I/O instructions as used in INTERCEPT JR.

There are three methods by which information may be transferred between INTERCEPT JR. and peripheral devices:

1) DMA I/O transfer
2) Interrupt I/0 transfer
3) Programmed I/O transfer

The first method involves Direct Memory Access, DMA, by an I/0 devices and allows for high speed transfers of blocks of data at essentially the memory cycle rate. The transfer is controlled without processor intervention on a "cycle stealing" basis. That is, the I/O device requests a DMA cycle and the processor grants it at the end of the current instruction. (See Figure 17 of the IM6100 brochure.) The processor tri-states its bus drivers and from that point on, as long as the DMA REQ line is active, the device controls the DX bus and data transfers on the bus. Typical DMA using devices are disks, tapes and CRT screen refresh circuits.

INTERCEPT JR. primarily uses the last two methods. Both of these require CPU intervention. Interrupt transfers use the interrupt system to service one or more peripheral devices simultaneously, permitting processing to be performed concurrently with data I/O operations.

Both methods use the AC as a data buffer for transfers in both directions.

Interrupt programming is especially useful in real time systems which are required to respond to real time events. The time spent waiting for a change in device status is greatly reduced or even eliminated. This is done by writing I/O handling routines which are separate from the main program and using the interrupting capability of I/O devices to enter these routines only when the I/O device is either ready to perform a data transfer or requires CPU intervention. Thus, as long as the device does not request an interrupt, the mainline program may continue to run and time is not wasted "polling" I/O devices for changes in status.

In INTERCEPT JR., the control panel timer generates interrupt requests at periodic intervals. The display refresh routine that periodically drives the LED displays is an example of an I/O handling routine. When the main program is interrupted, a method of returning to it after servicing the interrupt request is necessary. INTERCEPT JR. saves the current content of the PC in location 00008 of the memory and fetches the next instruction from location $0007_{8}$ if an external I/O device requests an interrupt.

In the case of a control panel interrupt, the return address is stored in location 00008 of panel memory. This is the same as 00008 of page 0 memory in INTERCEPT JR.; status word bit 0 differentiates between panel and user memory. The CPU resumes operation at location 77778 of panel memory, for example 77778 of MONITOR ROM ISDOO2 with status word bit $0=0$.

For further details on device interrupts and CP interrupts, refer to the IM6100 and IM6101 data sheets.

The third, and slowest method, that of programmed data transfer, is also the simplest, needing a minimum of hardware support. The INTERCEPT JR. PIEART board uses this technique. The processor, upon recognizing an I/0 instruction, opcode 68, places the instruction on the DX bus during IOTA . LXMAR. The selected device communicates with the CPU through four control lines-$C_{0}, C_{7}, C_{2}$ and SKP. The control line SKP, when low during an IOT, causes the CPU to skip the next sequential instruction.

The INPIE, TALK, LISN, READ routines of the MONITOR should be studied to see the use of IOT's in programmed data transfer.

For example, the print to TTY routine is as follows:

| $\vdots$ |  |  |  |
| :---: | :---: | :--- | :--- |
| 7466 | 6163 | TALK, | SKIP2 | | /Skip on clear Xmit buffer |
| :--- |
| 7467 |

Note the use of the SKIP2 instruction to implement a "wait" loop. When the condition is satisfied, the loop is exited. The device must activate the SKP line back to the CPU in order for the CPU to skip the next instruction.

The WRITET instruction is another IOT used to write the AC to the UART. (See Chapter 7 for device address codes and command codes.) Refer to the IM6100 and IM6101 data sheets for more information.

The next chapter describes dedicated IOT instructions used in INTERCEPT JR. namely, 6400, Load Display, 6402, Enable/Disable CP Timer, 6403, IOT CPREQ, 6406, IOT Reset, 6407, IOT RUN. The experienced user may use these to shut off the timer and perhaps use subroutines in the MONITOR for his own purposes, for instance, display information other than the USERPC and its contents.

## EXAMPLE 14 - TELETYPE I/O USING MONITOR CALLS

The following program makes use of the MONITOR ROM PIE-UART subroutines by calling them via the software stack mechanism.

The control panel interrupt requests must be shut off to prevent timing difficulties.

| 0100 | 7340 | Set AC to 7777 |
| :--- | :--- | :--- |
| 0101 | 6402 | Disable CP request timer |
| 0102 | 4161 | CALL |
| 0103 | 7445 | PIE initialization routine in PIE |
| 0104 | 4161 | CALL READ from |
| 0105 | 7501 | Teletype routine |
| 0106 | 4161 | CALL TALK, the print |
| 0107 | 7466 | to TTY routine |
| 0110 | 5104 | Jump back for next character |

Note that the stack mechanism requires that the CALL instruction (JMS 0161) be followed by the entry address of the subroutine.

EXAMPLE 15 - PRINTING UNDER KEYPAD CONTROL
The following program will print ASCII characters on a Teletype under control of the INTERCEPT JR. board.

Refer to Appendix $F$ for the ASCII character set.

| 100 | 7340 |  | STA STL | /Disable |
| :---: | :---: | :---: | :---: | :---: |
| 101 | 6402 |  | IOT TIMER | /Control panel timer |
| 102 | 4161 |  | CALL | /Initialize |
| 103 | 7445 |  | INPIE | /PIEART interface |
| 104 | 7300 | BACK, | CLA CLL |  |
| 105 | 4161 |  | CALL | /Wait for keypad |
| 106 | 6110 |  | CLKPD | /To clear |
| 107 | 4161 |  | CALL | /Read octal |
| 110 | 6425 |  | HEX | /Data from keypad |
| 111 | 7004 |  | RAL | /Shift three places |
| 112 | 7006 |  | RTL | /Left and swap bytes |
| 113 | 7002 |  | BSW | /To determine leading code digit |
| 114 | 1131 |  | TAD K0002 | /MSB of ASCII code always one |
| 115 | 7500 |  | SMA | /Is 2nd ASCII digit 4,5,6,7? |
| 116 | 7001 |  | IAC | /No, lst digit must therefore be 3 |
| 117 | 7002 |  | BSW | /Yes, 1st digit must be 2 |
| 120 | 3132 |  | DCA TEMP1 | /Store temporarily |
| 121 | 4161 |  | CALL | /Wait for clear |
| 122 | 6110 |  | CLKPD | / Keypad |
| 123 | 4161 |  | CALL | /Read 2nd octal |
| 124 | 6425 |  | HEX | /Digit |
| 125 | 1132 |  | TAD TEMP1 | /Assemble ASCII character |
| 126 | 4161 |  | CALL | /Transmit character |
| 127 | 7466 |  | PRINT | /To printer |
| 130 | 5104 |  | JMP BACK | /Go back for next character |
| 131 | 0002 | K0002, | 0002 |  |
| 132 | 0000 | TEMP1, | 0000 |  |

Appendix F shows that the 8 -bit ASCII character codes have the property that if the left octal digit is 2 , the second octal digit is 4, 5, 6 or 7 , and if the left octal digit is 3 , then the second octal digit is $0,1,2$ or 3 .

This program allows the user to enter characters as two successive octal digits.

Note that this assumes the eighth (parity) bit is always set.

EXAMPLE 16 - PROGRAM TO DEMONSTRATE I/O TO 6957 AUDVIS MODULE

| 0225 | 7201 |  | CLA IAC | /Set AC=0001 |
| :---: | :---: | :---: | :---: | :---: |
| 0226 | 6402 |  | ENDIS TIMER | /Shut off CP timer |
| 0227 | 7000 |  | NOP |  |
| 0230 | 7000 |  | NOP |  |
| 0231 | 7604 | READ, | LAS | /Load keypad to AC |
| 0232 | 7450 |  | SNA | /Key depressed? |
| 0233 | 5231 |  | JMP READ | /No, go back to try again |
| 0234 | 6401 |  | LD DISPLAY | /Display AC on LED register |
| 0235 | 6404 |  | CLOCK | /Click speaker |
| 0236 | 5231 |  | JMP READ |  |

The first two instructions shut off the control panel interrupt timer. The three instruction loop in locations 231, 232, and 233 cause the processor to wait until a key is depressed, and when this occurs, to load the LED register with the AC and CLICK the speaker.

While a key is depressed, the processor executes the instructions

| LAS | (15 major states) |
| :--- | :--- |
| SNA | ( 10 major states) |
| LD DISPLAY | ( 17 major states) |
| CLOCK | ( 17 major states) |
| JMP READ | (10 major states) |

continuously, and the speaker "clicks" merge into a high pitched beep. The fundamental frequency of this "beep" is easily calculated by counting the number of major states in the above instruction sequence, multiplying by twice the clock period and taking the reciprocal of this number.
In this case, there are 69 major states; and, assuming a 2.56 MHz crystal, the clock period is 390 ns , and the "beep" frequency is $1 /(69 \times 2 \times 390 \times 10-6) \simeq 18 \mathrm{KHz}$.
Now change the instruction in location 0236 to 5230. This adds a NOP, or 10 more major states to the loop, decreasing the frequency of the beep. By placing 5227 in location 0236 , the frequency is lowered further. This program enables the user to find out which DX line each key is connected to.

Instead of a beep, the program can be made to click on each key depression by replacing the two NOPs with 4161 and 6110. This calls the CLKPD subroutine which waits for a clear (fully released) keypad before returning to the calling program.

The action of the HEX program which encodes key depressions in order to generate MONITOR program subroutine starting addresses may be easily seen by replacing the three instruction keypad read loop in locations 231, 232 and 233 with the sequence 7000, 4161, and 6425. As before, 4161 is a JMS to the top of the RAM subroutine stack and 6425 is the starting address of the HEX routine. Descriptions of these programs may be found in Chapter 8 , and a discussion of the software stack may be found in Applications Bulletin M008 of the IM6100 databook.

The program just entered should have looked like this:
$0225 \quad 7201$

02266402
$0227 \quad 4161$
$0230 \quad 6710$
$0231 \quad 7000$
02324161
02336425
02346401
$0235 \quad 6404$
02365227

## CHAPTER 4

INTERCEPT JR. MODULE

## INTRODUCTION

As shown on the schematic, all memory and I/O devices are connected to the IM6100 DX bus. The twelve (12) bit bus carries time-multiplexed addresses and data from memory and I/O devices.

Timing information must be provided to strobe data on and off the bus and select lines are needed to enable the proper devices.

The MONITOR ROM and $256 \times 12$ RAM are mapped in upper and lower areas of the 4 K address space, and it is necessary to select the proper devices during memory I/0.

The keyboard commands must be interpreted after making sure switch bounce does not cause erroneous operation.

The ADDRESS and MEMORY display digits are multiplexed in order to reduce the number of decoder/drivers required.

The IM6100 microprocessor used in the INTERCEPT JR. is the commercial temperature range device and a 2.46 MHz crystal is used in order to ensure operation of the system as battery voltage falls from 6 V to 4.5 V .

TYING ON TO THE DX BUS
The DX bus carries addresses and data at different times. All peripherals and memory address inputs, peripherals and memory data inputs and outputs are connected to the bus. All elements connected to the bus are, therefore, tri-state devices.

Data strobes*and device signals must be generated in order to demultiplex data from the bus or multiplex data onto the bus.

The MONITOR ROM, a $1024 \times 12$ device is mask-programmed at the factory to decode the lower ten (10) bits as an address, and the upper two (2) bits as a chip enable. For example, the MONITOR ROM, as supplied by the factory, has the upper two bits mask programmed to 11 to select the ROM for 6000 to 7777 .

When data is read out, the chip puts its data out onto the DX bus. Thus the DX pins on the 6312 are bidirectional (addresses in and data out).

The RAM is a $256 \times 12$ array implemented in CMOS.
The $A_{0}-A_{7}$ address inputs and the $I / 0$ data pins are connected to the DX bus.

## ADDRESS DEMULTIPLEXING

Both the ROM chips and the RAM chips have internal address latches. These latches are loaded from the address inputs when the strobe input STR is driven low. When STR is low, the latches are not affected.

When the processor places memory address data on the bus, it drives the signal LXMAR at pin 10 low. This signal, Load External Memory Address Register, is intended to strobe the memory address latches. Note that the chip does not have to be selected in order to latch address information.

## DATA DEMULTIPLEXING

After the CPU places a memory address on the bus, a data transfer must take place either into the CPU from memory or from the CPU to memory. The direction is indicated by the XTC line. The various SELECT lines are activated during the data-in and data-out phases of the memory cycle. XTC is high for the first half of a memory cycle (when memory read operations may be performed) and low for the second half (when memory may be written into). Thus XTC may be directly connected to OEH, Output Enable Active High, of the ROM chips and WE, Write Enable Active Low, of the RAM chips to enable these chips for reading or writing. During XTC high, of course, the RAM may be selected for reading. The memory outputs will not be activated unless the chip has been selected as well as had its output enabled. Otherwise, many chips would be activated at the same time.

Obviously, it would be undesirable to simultaneously read from several devices onto the same DX lines at once.

For this reason, the active low chip select pins on the RAM chips and OEL, Output Enable Active Low, on the IM6312's are connected to the SEL line. This line may be strapped to either the "MEM SEL" line or the AND'ed combination of "MEM SEL" and "CP SEL". These are active low signals generated by the CPU to select user memory, MEM SEL, or control panel memory, CP SEL. With only the Intersil provided control panel ROM in the system, the jumpers should provide the combination AND signal. This combination signal will select memory when either MEM SEL or CP SEL goes low.

Another aspect to be considered is how addressable memory space is partitioned. In the INTERCEPT JR., the MONITOR ROM occupies the highest 1 K of the basic 4 K address space and the RAM occupies the lowest 256 words of this space. It is possible to program 256 word pages of the 4 K address space for RAM into the IM6312 ROM such that it will generate an RSEL, RAM SELECT, signal by decoding the high
order four bits of the address. These fields must obviously be aligned with page boundaries. RSEL is connected to $\mathrm{CS}_{3}$ of the IM6524's. In the IM63T2-002 MONITOR ROM, RSEL is activated by "0000" on DXO, DX1, DX2 and DX3.

RSEL allows random mapping of double page RAM fields within the 4 K address space. Note that the base page, or at least the first 16 locations mut be writable in order for the autoincrement instructions and interrupt instructions to work. Also note that the highest location (7777) should normally be in ROM as it is used as a pointer to power up initialization routines. See Figure 8-1 for a memory map.

Normally the RAM area does not overlap with the ROM area, therefore, one of the RAM chip select pins is kept permanently low by a jumper to GND so that selection depends only on the chip select connected to the SEL line. RAM VCC is always present for data retention.

The mapping of RAM into ROM space is of significance should the user generate a ROM to be placed in the spare socket which requires this feature. In such a case, the RAM chip select jumper must be connected to the appropriate RSEL pin. The ROM is mask programmed to generate RSEL appropriately.

Please refer to the IM6312 data sheet for further details.

## KEYBOARD INPUT

The INTERCEPT JR. uses a 12 switch keyboard which is an ideal situation as there are 12 DX lines. Each key is connected through a 3-state inverting buffer to the corresponding DX line.

When the CPU executes an OSR instruction, OR Switch Register with accumulator contents, it activates the SW SEL, Switch Select, line and OR's the DX bus with the accumulator. SW SEL is used to enable the keyboard buffers thereby giving the means to read the keyboard.

Naturally, it must not respond to illegal key closures (illegal combinations, bouncing, or too many keys being depressed, etc.). These conditions are checked by the firmware, to be described later.

To improve noise immunity, the inputs to the buffers are pulled up to VCC via 10K resistors in a DIP package. This is done to the DX bus as well, because lines floating at threshold are sensitive to noise.

## DIGITAL DISPLAY OUTPUT

The INTERCEPT JR. has two display registers, each with four decimal (BCD) digits.

Each register is driven by a type 4511 CMOS BCD-TO-7 segment latch/ decoder/driver and four transistors that enable successive digits in turn (E2, F2, Q1, Q2, Q3, Q4)*.

The CPU loads the BCD latch with a digit each, and the 34042 quad CMOS latch (D2) with a single bit and this enables two particular digits to display the decoded contents of the BCD latches. In the next cycle, the BCD latches get loaded with the contents of the two adjacent digits and the bit shifts one position in the quad latch, enabling the next digits, and so on. The CPU can blank the displays under keyboard control in order to conserve battery power.

The data in the AC is loaded into the display latches by 'LOAD DISPLAY' at IOTA • XTC • $\overline{\text { DEVSEL }}$ The 'LOAD DISPLAY' command is generated by IOT decoding circuitry to be described in the next section.

The 2N2222 transistors, when turned on by the shifting bit, connect the LED common cathode to a low voltage. The drivers source current to individual segments, lighting these up for the time that the bit keeps that digit selected (nominally 8 ms at 4 MHz ).

## IOT PROCESSING

The INTERCEPT JR. uses Programmed Data Transfer techniques for all I/O operations. This technique uses the IM6100 IOT instructions, which have an octal opcode of 6 , to initiate peripheral I/O operations. These operations could be sensing of peripheral device status flags, for example, "is TTY ready", or controlling device operation, for example, "move disk head to next track", or a data transfer operation, for example, "read character". The nature of the operation depends entirely on the device interface circuitry.

The IM6100 also has the capability for INTERRUPT data transfers and DMA data transfer, but these are unused in the INTERCEPT JR. except for console interrupts described in the next section.

When the IM6100 fetches an IOT instruction, it executes an IOTA cycle, during which the entire IOT instruction is placed on the DX bus during LXMAR time. This means external address registers, such as the ones on board memory chips, will all be loaded with the IOT instruction. In order not to have a memory chip respond falsely, the CPU suppresses the MEM SEL signal, and activates the DEV SEL, Device Select, signal. The device address and control information present in bits $3-11$ of the IOT instruction are decoded and the DEV SEL signal is used by the peripheral to enable the selected functions.

[^1]The 340175 CMOS quad latch (D3) is strobed by $\overline{\text { LXMAR }}$ to latch DX3 and DX9, DX10, DX11 from the bus. The $74 C 42$ CMOS BCD to decimal decoder (E3) is fed with AX11, AX10, AX9 and AX3. The AX3 line acts as an enable to the decoder and must be high in order for the $D$ input to the decoder, which is the most significant bit, to be low.

This means that all device addresses in this system should be of the form 1XXXXX. The $74 C 42$ is a control decoder and only eight of its outputs, corresponding to the possible permutations of the three bit control field in the IOT instruction, may be used. Of these eight, only five, corresponding to IOT's with DX3 high and $0,2,3,6$ and 78 in their control field, are used. For simplicity we shall assume a device address of 100000 or 408 .

These IOT instructions will now be described:

LOAD DISPLAY, or 6400 is gated along with XTC and DEVSEL through an OR, the 34025 NOR (F3) followed by the 34069 inverter (F4), into the Load Enable pins of the display drivers. During IOTA • XTC . $\overline{\text { DEVSEL }}$ time, this control function will load the latches in the display drivers (E2, F2) and the 34042 quad latch (D2) which drives the multiplexing transistors.

IOT RESET, or 6406 is gated along with DEVSEL through the two NOR's (E4) to generate an active low RESET. RESET is also generated on power-up, when the one input of the 34001 NOR gate (E4) is pulled high by the charging . 47 microfarad capacitor. The RESET line driven low will clear the IM6100 accumulator, load 77778 into the program counter, and halt the CPU, besides resetting external logic. RESET is activated on power-up through the RC circuit, at any time by pressing the RESET switch or under program control. The RESET line into the IM6100 is sampled at Tl time of the last cycle of an instruction, and the worst case response time is $14 \mu \mathrm{sec}$ at 4 MHz . The IOT RESET is a software simulation of the direct RESET line needing approximately a dozen instructions. Including the time needed to debounce the keypad, executing the routine, etc., the response time is many milliseconds. Thus the CPU does not actually do a RESET; it is made to clear all registers initialize the PC to 7777 and is then halted.

IOT RUN, or 6407 from the control decoder is gated along with DEVSEL. When enabled by XTC, the RUN/HLT line is driven by a negative going pulse. Each such pulse causes the CPU to alternatively run and halt by changing the state of the internal RUN/HLT flip flop.

IOT CPREQ, or 6403 is gated with DEVSEL through the 34025 NOR (F3) and 34069 inverter (F4) into the active low direct set input of the DFF 74C74 (F5). During IOTA time, DEVSEL will set the DFF and provided that INTGNT is not active and holding off the 34011 NAND (E5), a CPREQ will be issued. The $74 C 74$ is reset by CPSEL.

CP TIMER EN/DIS, or 6402 is an IOT instruction that is used to turn the control panel interrupt timer or or off under program control. The CP timer circuit is formed by two gates ( 34001 NOR at E4 and 34011 inverter at E5) and an RC circuit ( 6.8 K R4 and . 47 microfarad C16) and as long as pin 8 of the NOR at E5 is low, the oscillator is enabled, running and clocking the DFF at F5 at a 30 Hz rate. Thus, CP REQuests are issued at a 30 Hz rate (the DFF being reset by CPSEL in between). When IOT instruction 6402 is executed, during IOTA • DEVSEL . XTC time, clock input pin 3 of the $74 C 74$ DFF at F5 is driven low and the rising edge of DEVSEL clocks in the data on DX11 into the flip flop. At this time, the IM6100 is driving the DX bus with the accumulator so if AC11 is high, the DFF is set, and if AC11 is low, the DFF is cleared. If the DFF is set, the CP timer is disabled by holding pin 10 of the NOR gate at E4 at a low. If the DFF is cleared, this gate is allowed to toggle and the timer runs. Note that during normal operation, the CP timer is running, and CPREQ and CPSEL are being generated.

The reason that CPREQ is not activated unless INTGNT is inactive is that control panel interrupt requests have higher priority than device interrupt requests or even DMA requests. Since INTERCEPT JR. uses main memory for both control panel as well as user routines, interrupt return addresses are saved in location 00008. Thus, if CPREQ were allowed to be active at all times, the user's device interrupt return address could be destroyed by a CPREQ. INTGNT is activated only by INTREQ and is reset by executing the first IOT instruction in the interrupt service routine. At this time, the CPREQ is allowed to get through, as long as the IOT did not disable the CP timer. If the user is implementing an interrupting device interface with PIE interrupts enabled, a single IOT would be used to reset INTGNT, disable CPREQ and get an interrupt vector from the PIE. At the conclusion of the service routine, CPREQ would be re-enabled under program control.

The monitor firmware will be more fully discussed in Chapter 8. For a more detailed discussion of the control panel capabilities of the IM6100, refer to the IM6100 brochure. INTERCEPT JR. uses the same memory address space for control panel, monitor functions and user memory. The monitor keeps track of memory use by periodically examining a status word. See the discussion on the monitor program for further details.

The user may put another IM6312 ROM in the second socket provided on the INTERCEPT JR. board. Extra decoders are not required. The second ROM could contain user and/or factory generated programs such as floating point math routines, I/O handlers, diagnostics programs, utilities, etc.

The following chapters will describe the optional boards that may be plugged into the 6950-INTERCEPT JR. to expand its capabilities The three connectors on the 6950 board are in parallel and bring out the DX bus, IM6100 control lines, select lines, power connections and unused IOT control lines from the 74C42 decoder (E3).

The basic 256 words of RAM may be disabled by tying chip select high through the jumper option pins provided. This is done when the 6951-M1 KX12 JR. RAM MODULE board is to be mapped into the lower 1K field in 00008 to 17778 •

The information in this manual and in the IM6100 Family brochure should help the user to design his own I/O interface boards if required.

INTERCEPT JR。 MODULE SCHEMATIC


## CHAPTER 5

JR. RAM MODULE

## INTRODUCTION

The JR. RAM MODULE, 6951-M1KX12, pictured in Figure 5-1, allows the user to expand the complexity and size of the programs that may be written.


The board is fully nonvolatile using penlite chips to retain the RAM chips in the low power data retention mode. Thus, the user may write programs on a board, unplug it and use a different board without losing programs. The board may be mapped into memory space according to several jumper options. The board may also be configured as either an Instruction Field or a Data Field by jumper option. (Refer to the IM6100 brochure and Applications Bulletin M007)

## DISCUSSION

Twelve (12) IM6518 CMOS RAM chips are used to implement the 1024 X 12 array for this board. The IM6518 is organized as $1024 \times 1$ with separate data-in and data-out pins and ten (10) address pins. (Refer to the IM6508/18 data sheet for further information.) INTERCEPT JR. uses a single bus for all address and data I/O, therefore, the DI and DO pins on the RAM chips are both connected to the respective DX line. The ten (10) address lines are buffered using ten gates from

## CHAPTER 5

JR. RAM MODULE

## INTRODUCTION

The JR. RAM MODULE, 6951-M1KX12, pictured in Figure 5-1, allows the user to expand the complexity and size of the programs that may be written.

FIGURE 5-1


The board is fully nonvolatile using penlite chips to retain the RAM chips in the low power data retention mode. Thus, the user may write programs on a board, unplug it and use a different board without losing programs. The board may be mapped into memory space according to several jumper options. The board may also be configured as either an Instruction Field or a Data Field by jumper option. (Refer to the IM6100 brochure and Applications Bulletin M007)

## DISCUSSION

Twelve (12) IM6518 CMOS RAM chips are used to implement the $1024 \times$ 12 array for this board. The IM6518 is organized as $1024 \times 1$ with separate data-in and data-out pins and ten (10) address pins. (Refer to the IM6508/18 data sheet for further information.) INTERCEPT JR. uses a single bus for all address and data I/O, therefore, the DI and DO pins on the RAM chips are both connected to the respective DX line. The ten (10) address lines are buffered using ten gates from
two 34050 hex CMOS buffers (G1 and G2). Two gates are used to buffer LXMAR and XTC. These two signals, as previously explained in the discussion of the 6950 board, strobe memory addresses into the RAM chips and enable the chip for data write operations.

The SUP SEL signal is also buffered. This signal selects the RAM for both control panel and main memory use.

The two most significant bits of address are latched in the 340175 quad D-type latch (G3)。 This latch provides both true and complemented outputs, and, by connecting the appropriate jumpers to the 34023 three input NAND (F3), the 1K RAM field provided by the board may be mapped into any of the four 7 K fields of the total 4K memory space addressable by the IM6100 microprocessor.

Since the highest 1 K field is occupied by the MONITOR ROM and 256 words of RAM are provided in the lower 1K field by the 6950 module, normally the jumper should be placed to map the RAM into one of the middle 1K areas, for example 20008-37778 or 4000857778 •

If these two fields are being allocated for the PROM board, 6952, the RAM may be mapped into the 1 K base field in which it will overlay the 256 words provided in the 6950 board. This will provide the additional 768 words that would otherwise be unobtainable.

Table 5-1 provides the jumper connections for different mappings.

TABLE 5-1

| Desired Mapping | Strap* Pins 9, 10 |
| :---: | :---: |
|  | To Pins $5 \& 8$ |
| $2000-3777$ |  |
| $4000-5777$ | To Pins $5 \& 6$ |
| $6000-7777$ | To Pins 7 \& 8 |
|  | To Pins 7 \& 6 |

[^2]The board may also be configured to be either an instruction field or a data field by an appropriate jumper connected to the DATAF pin. Normally, the field jumper from test point 2 is connected to $V_{C C}$ and distinctions are not made between IF and DF. These distinctions are usually required only in extended memory systems (Refer to Applications Bulletin M007)

The RAM on this board may be made nonvolatile by using two "AA" type penlite cells in the chips provided. If VCC from the "D" cells falls below 3.9 volts, the zener diode CR2 turns off, turning off transistor Q2, which in turn cuts off the series transistor Q1. Diode CR1 becomes forward biased, and the "AA" cells power the RAM array in the data retention mode.

JR。 RAM MODULE SCHEMATIC


## CHAPTER 6

JR. P/ROM MODULE

INTRODUCTION
The JR. P/ROM MODULE, 6952-P2KX12, pictured in Figure 6-1, enables user developed programs to be stored in user programmable read only memory.


The user has the option of utilizing the IM5623, $256 \times 4$, or IM5624, $512 \times 4$, three-state output Avalanche Induced Migration (AIM) programmable bipolar P/ROMs to obtain from 256 to 2048 words of program. Power dissipation is minimized by supplying power, via the POWER STROBE DRIVERS, only to those P/ROMs which are enabled. ADDRESS LATCH, MEMORY ENABLE AND POWER STROBE DECODING LOGIC are pictured in Figure 6-1.

The figure shows the address range for IM5624, $512 \times 4$ P/ROMs. For the user's convenience, the address range for the IM5623, $256 \times 4$, P/ROM and IM5624 are shown in TABLE 6-1. The user should change address range, as required, when mixing IM5623 and IM5624 on a given module.

TABLE 6-1
ADDRESS RANGE IN OCTAL IM5623/IM5624
IM5623 ( $256 \times 4$ ) IM5624 (512 X4)

| $2000-2377$ | $2000-2777$ |
| :--- | :--- |
| $3000-3377$ | $3000-3777$ |
| $4000-4377$ | $4000-4777$ |
| $5000-5377$ | $5000-5777$ |

## DISCUSSION

This text should be used in conjunction with the enclosed schematic for a complete understanding of the 6952-P2KX12 JR. P/ROM MODULE.

The memory address is latched from the DX bus by the two 74LS174 hex latches when they are strobed by LXMAR.

The lower nine bits of the address go to the address inputs of all the twelve $P / R O M s$, which are arranged in a matrix of four rows of three.

The higher order three bits of the address are decoded by the 74LS138, and it generates a chip enable to the appropriate row of P/ROMs. This chip enable is also used to turn on the two transistors in the appropriate power strobe circuit in order to connect VCC (less a VCE(SAT)) to the power pins of the enabled row of P/ROMs. There is no delay penalty in power strobing because the bipolar $\mathrm{P} / \mathrm{ROMs}$ are much faster than required by the CMOS processor. The average power dissipation is reduced to approximately $5 \%$ of the non-strobed case. With the chip enable high, the P/ROM outputs are in a high impedance state permitting XTC to be used as one of the signals enabling the 74LS138 decoder. The P/ROM outputs, therefore, may be directly connected to the DX bus. The XTC line signals the read and write phases of the memory cycle. Thus, XTC when high, enables decoder pin GI during the time that the address is latched into the 74LS174's, and remains enabled during the time the address is decoded, the P/ROMs are enabled, strobed and accessed. XTC goes low during the second half of the memory cycle, disabling the P/ROMs.

Decoder pin G2A is enabled only during the $\overline{\text { SUP }} \overline{\text { SEL }}$ time, that is, when either MEMSEL or CPSEL is active. Therefore, the memory is really powered only for three clock cycles.

The uppermost 1K of memory is in the monitor ROM on the processor board, so the decoder does not use the pins for a decoded zero and one.

In the event that extended memory is used, the DATAF (DATA Field) pin is jumpered to the G2B enable pin of the 74LS138 decoder. This signal is normally low, enabling the decoder, and is activated to the high state during the execute phase of indirectly addressed AND, TAD, ISZ and DCA instructions (see IM6100 data sheet) so that data transfers are controlled by the Data Field, DF, and not the Instruction Field, IF, when addressing more than 4 K words. Otherwise, the G2B pin may be left grounded by a jumper.

Table 6-1 shows the address space occupied by the P/ROMs. The user must supply at least three P/ROMs and can use them anywhere in the address space provided.

JR. P/ROM MODULE SCHEMATIC


## INTRODUCTION

The JR. SERIAL I/O MODULE, 6953-PIEART, pictured in Figure 7-1, allows the user to communicate with a 110 baud full duplex terminal with either an EIA RS-232C type differential voltage interface or a 20 mA current loop interface.

Figure 7-1


This board uses two CMOS LSI chips, the IM6101 Programmable Interface Element (PIE) and the IM6403 Universal Asynchronous Receiver/ Transmitter (UART). The MONITOR ROM provided with the 6950-INTERCEPT JR. MODULE contains a bootstrap loader for loading programs from the 6953-PIEART using BIN formatted media, such as paper tape punched out by the 6950-INTERCEPT JR. via the 6953-PIEART and an ASR-33 Teletype using the Memory Dump routines contained in the MONITOR ROM. This allows the user to create programs, dump them out on paper tape and use them at a later date by simply reading the tape back in.

## DISCUSSION

The data sheets on the PIE and UART should be studied in order to fully understand the description of the operation of this module.

It will also be beneficial to study the listing of the PIE-UART routines in the MONITOR ROM. These routines are listed in line numbers 1171 through 1511.

The PIE address used is 00111, therefore, all IOT instructions to the PIE are of the form 616X or 617X in octal.

By using a UART, the amount of code required to do serial I/0 is considerably reduced because bit timing is taken care of by the UART. Also, the programs become insensitive to the CPU clock frequency. Both the PIE (B3) and the UART (B1) are general purpose programmable devices and, therefore, need to be programmed or initialized to specific system requirements.

Some functions are programmed by hardwired pin connections and others by MONITOR ROM firmware routines.

The DIP switch is set up to program the PIE SEL 3-7 inputs to the address 00111. It also grounds CNTRL pin 2 of the 6403 UART selecting the internal 11 stage divider. This divider's output is the 16X clock used by the receiver register and transmitter register. The 6403 is designed to be directly clocked by a crystal. The crystal used is a TV colorburst crystal of $3,579,545 \mathrm{~Hz}$. When this is divided by 211 and 16 , the baud rate of 109.2 Hz is within the tolerance limits of a 110 baud Teletype interface. The DIP package of loK resistors (A3) pulls up the SEL 5, 6, 7 inputs and the PIE series priority input pin 3. The PIE control registers $A$ and $B$ and the vector register are initialized by the INPIE routine in firmware. Table 7-1 shows the constants loaded into these registers.

TABLE 7-1
CONTROL REGISTER A

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: | ---: |
| FL4 | FL3 | FL2 | FL1 | WP2 | • | WP1 | • | IE4 | IE3 | IE2 | IE1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

set low causes negative pulses at WRITE output 1 (used to load the UART TRANSMITTER BUFFER REGISTER from the data inputs)

IE 1, 2, 3, 4 set at 0 disables all PIE interrupts.

TABLE 7-2
CONTROL REGISTER B

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SL4 | SL3 | SL2 | SL1 | SP4 | SP3 | SP2 | SP1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |

NOTE:

1. Sense input $S 4$ is not used, therefore, SL4 and SP4 bits are irrelevant.
2. $\operatorname{SL} 3=0$ and SP $3=1$ program the SENSE3 flip flop to be set by a positive going edge. SENSE3 is connected to the serial data input of the UART and is used for start bit detection.
3. $\operatorname{SL} 2=1$ and $\operatorname{SP} 2=1$ program the SENSE2 flip flop to be set by a high level. SENSE2 is connected to the TRANSMITTER BUFFER REGISTER EMPTY (TBRE) output of the UART which indicates that the UART transmitter is ready for new data. The TBRE signal is a high level.
4. $\operatorname{SL} 1=1$ and $\operatorname{SP} 1=1$ program the SENSE1 flip flop to be set by a high leve1. SENSE1 is connected to the DATA READY (DR) output of the UART, which is a high level indicating that a character has been received and transferred to the receiver buffer register.

TABLE 7-3
VECTOR REGISTER


NOTE: The PIE interrupts are disabled in this application, and the sense flip flops are tested by the firmware with SKIP instructions.

The PIE's READ2 output is unused and the READ1 output is connected to the UART RECEIVER REGISTER DISABLE (RRD) and DATA RECEIVED RESET (DRR, an active low input) so that when a received character is ready, R1 which is normally high (keeping the RECEIVER REGISTER disabled) pulses low during IOTA. DEVSEL, transferring the receiver data to the IM6100 via the DX bus while simultaneously clearing the DR flag in readiness for the next character.

The UART is also initialized both via hardwired connections and under program control.

STATUS FLAGS DISABLE (SFD pin 16) is grounded to enable all UART status flags. The UART CONTROL REGISTER bits are loaded from the DX bus as shown in Table 7-4.

TABLE 7-4

| DX Lines | 0 | 1 | 2 | 3 | 4 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Designations | PI | SBS | EPE | CLS1 | CLS2 |
| Constant | 1 | 1 | 1 | 1 | 1 |

PI = $1 \quad$ PARITY INHIBIT - Parity generation and checking is inhibited and PARITY ERROR (PE) output is forced low.

SBS $=1$ STOP BIT SELECT - In conjunction with CLS1 and CLS2, this selects two (2) stop bits.

EPE = 1 EVEN PARITY ENABLE - Irrelevant as parity is inhibited.

CLS1 = 1) CHARACTER LENGTH SELECTED - These bits select on CLS2 = 1) eight-bit character.

A11 unused pins are brought out to test points, to facilitate experiments by the user.

The UART TBR parallel data input bus and RBR parallel data output bus are connected to DX4-11.

The serial input and output pins of the UART go to both EIA-RS232 C and 20 mA current loop interface drivers and receivers.

Table 7-5 shows the connector and jumper options for the two interfaces.

Serial output bits from the UART cause the push-pull EIA driver to switch between VCC and -12 volt ( -12 volt must be provided externally) and transistor Q2 to supply 25 mA nominally ( 5 volt : (R5 + R4)) to the current loop interface.

Briefly, the PIEART interface works as follows once the interface is initialized. When transmitting to a terminal, the IM6100 executes a waiting loop using a SKIP on SENSE2 instruction followed by a jump back. SENSE2 as shown in Table 7-3 is set when the TRANSMITTER BUFFER is empty. When the character has been transmitted, the waiting loop is exited and a WRITE1 instruction is executed writing a new character into the UART transmit buffer. The PIE strobes the DX bus at the proper time when this instruction is performed.

When receiving from a terminal, the IM6100 resets the SENSE3 flip flop by executing a SKIP on SENSE3 instruction. This flip flop senses the start bit of a character. The READER RUN flag is set by executing a SET FLAG 1 instruction to the PIE. Now the interface is ready for a character from either a tape reader or a keyboard and a wait loop is entered. This loop is exited when a start bit is detected and the READER RUN flag is cleared just in case the data source was a reader. This stops the reader from advancing until the CPU is ready for another character. Another wait loop is entered and this time it is exited when the DATA RECEIVED flag goes true, setting the SENSE1 flip flop. The accumulator may then be cleared and a READ1 command executed. This causes the PIE to enable the UART receiver buffer onto the DX bus, simultaneously clearing the DR flag.

When reading BIN tape, the above transmit and receive program sequences are called as subroutines, while the main program performs functions such as testing characters for a rubout, accumulating checksums, testing for leader-trailer, etc. (Refer to MONITOR description)

Whenever SKIP on SENSE flip flop instructions are executed, the PIE will test the state of the desired flip flop and, if it has been set, it will assert the SKP/INT output causing the IM6100 to skip the next instruction. The sense flip flop is then cleared. For more details, refer to the PIE data sheet.

TABLE 7-5
20 mA LOOP/EIA RS232-C CONNECTOR PINOUTS

| OPTION | STANDARD CONNECTION |  | MODIFIED CONNECTION |
| :---: | :---: | :---: | :---: |
| Voltage Change Option | $\begin{aligned} & +5 \text { VDC on VCC } \\ & \text { Connect points \#1 and } \\ & \# 2 \end{aligned}$ |  | +10 VDC on $V_{C C}$ <br> Cut between points \#1 and \#2 and connect points \#1 and \#3 |
| Driver/Receiver Change Option | 20 mA loop Connect points \#4 and \#5 |  | EIA RS232-C <br> Cut between points \#4 and \#5 and connect points \#5 and \#6 |
| EIA Earth Ground Option | No EIA Earth ground |  | To connect Earth ground, tie points \#7 and \#8 together |
|  | CONNECTOR PINOUTS |  |  |
| 20 mA Loop |  |  | EIA RS232-C |
| Pin | Signal | Pin | Signal |
| 1 | XMIT+ | 1 | Earth Ground |
| 2 | KEY | 2 | XMIT |
| 3 | XMIT- | 3 | RCVE |
| 4 | RCVE+ | 7 | Signal Ground |
| 5 | RCVE- | 18 | -12 VDC |
| 6 | RDR+ | All others are N.C. |  |
| 7 | RDR- | Pins 5 (Clear to Send) |  |
| 8 | -12 VDC |  | Received Line Signal |
| 9 | N.C. |  | Detector) |
| 10 | N.C. | may have to be tied to VCC with some terminals |  |

In order to use the module, it must first be connected to a serial ASCII 110 baud tape reader, typically an ASR-33 Teletype equipped with the reader. The connection is done by a cable connecting the 20 mA loop connector pins to the Teletype terminal strip (Figures 7 and 8 of Intersil Applications Bulletin M005 "Teletype Interface for the IM6100 Microprocessor"). The external -12 VDC supply is connected and the Teletype is turned to the LINE position.

Note that the Teletype must be equipped for 20 mA full duplex operation and should have a reader run relay installed.

To read BIN format tape, the tape is placed in the reader, the key is put in the START position and the sequence CNTRL 1 is pressed on the INTERCEPT JR.

As explained on page 2-5, this function will activate the loader. At the end of the load sequence, the machine is halted showing the AC (SAVAC location 0140) whose contents represent the checksum and should be zero for a valid load.

To dump memory onto tape, the starting and ending address of the block should be entered into locations 0176 and 0177 and the program run starting at location 7510. Naturally, the tape punch should be turned on.

Chapter 8 page 14 describes these routines in more detail.
Table 7-6 lists the PIE-UART instructions as used by the MONITOR. These instructions are also listed in the program listing on page 8-16C.

TABLE 7-6
PIE-UART INSTRUCTIONS

| 6160 | READ1 | (Reset UART Data Received Flag and read <br> received character) |
| :--- | :--- | :--- |
| 6170 | READ2 | (Generate read strobe 2) - Not used <br> 6161 |
| 6171 | WRITE1 | (Load UART Transmit Buffer) |
| 6162 | WRITE2 | (Load UART Control Register) |
| 6163 | SKIP1 | (Test state of sense FF1; skip if set <br> by UART Data Received F1ag) |
| 6172 | SKIP3 | (Test state of sense FF2; skip if set <br> by UART Transmit Buffer Empty Flag) <br> (Test state of sense FF3; skip if set <br> by START bit) |
| 6173 | SKIP4 | (Test state of sense FF4; skip if set) - <br> Not used |


| 6164 | RCRA | (Read control register A) |
| :--- | :--- | :--- |
| 6165 | WCRA | (Write control register A) |
| 6175 | WCRB | (Write control register B) |
| 6174 | WVR | (Write vector register) |
| 6166 | SFLAG1 | (Set FLAG 1) - Reader Relay Flag - ON |
| 6176 | SFLAG3 | (Set FLAG 3) |
| 6167 | CFLAG1 | (Clear FLAG 1) - Reader Run Relay Flag - OFF |
| 6177 | CFLAG3 | (Clear FLAG 3) |

In addition to these, the IM6100 internal IOT instruction 60078 or CAF (Clear All Flags) clears the sense flip-flop thus clearing all interrupt requests.

The serial I/O module is typically used with the INTERCEPT JR. BINARY LOADER and MEMORY DUMP routines in order to read BIN format tape and dump a block of memory onto BIN formatted tape.

The PIE-UART interface is initialized only when the BIN and DUMP programs are used. The user has access to these routines via the software subroutine call stacking mechanism in case the serial port is to be used for other purposes, such as printing characters on the Teletype.

The user may also write his own code in RAM for interface utilization and handling Teletype I/O.

Example 14 in Chapter 3 shows how the MONITOR subroutine may be called to implement Teletype keyboard and printer operation.

JR. PIEART SERIAL I/O MODULE SCHEMATIC


## CHAPTER 8

## INTERCEPT JR. TUTORIAL SYSTEM MONITOR PROGRAM

The MONITOR uses main memory to store control panel routines in order to keep the system inexpensive. The IM6100 architecture, however, will allow control panel programs to exist in separate memory totally transparent to the user.

Figure 8-1 shows the memory allocation map for INTERCEPT JR.
The MONITOR uses several locations in page 0 . These are listed in the program.

Some of these locations, SAVAC, SAVMQ, SAVFL in locations 01408, $0141_{8}, 01428$, are used by the MONITOR to store IM6100 registers and flags and enable the user to conveniently examine and alter these registers.

Most other locations are used as temporary workspace by the MONITOR routines. Locations 167 to 177 are used as a software stack for subroutine return addresses.

The stack is initialized on power-up and on every pass through the control panel interrupt service routine.


FIGURE 8-1


$\frac{\text { VALUE }}{B}$

|  | SW REG <br> BUTTON |  |
| :---: | :---: | :---: |
| BIT | HEX VALUE |  |
| RED | 0 | 8 |
| YELLOW | 1 | $A$ |
| "MEM" | 2 | 9 |
| "DEC PC" | 4 | 8 |
| 7 | 3 | 7 |
| 6 | 5 | 6 |
| 5 | 6 | 5 |
| 4 | 7 | 4 |
| 3 | 8 | 3 |
| 2 | 9 | 2 |
| 1 | 10 | 1 |
| 0 | 11 | 0 |










Referring to Figure 8-2, the INTERCEPT JR. MAIN FLOW CHART, the MONITOR is entered on power-up or on every CPREQ through location 7777 of control panel memory and the return address is saved in location 0000. Since in INTERCEPT JR. control panel routines and user programs share the same memory, bit 0 of the status word, Figure 8-3 is used to keep track of who is executing currently, the MONITOR or the user. For example, the programmer may disable the CP TIMER and yet use MONITOR SUBROUTINES in the "user" mode.

Thus the MONITOR updates the register save locations, CP/user mode bit 0 in the status word, and goes on to the initialization routines. The CP subroutine stack is established. (Refer to Applications Bulletin M008 for a description of software stack operation with the IM6100.) Returns from subroutine calls should normally leave AC, MQ and L unchanged.

The Display Refresh subroutine, REFSH, is executed 100-200 times a second in order to keep the display flicker-free.

Next, the keypad is tested for depression of the CNTRL key. If this is not detected, the monitor goes to the exit point, restores registers and flags and returns via the pointer in location 0000 or in the old MQ according to the memory mode status bit. The return via $M Q$ feature is provided as a convenience in writing user mode programs that do not use MQ for any other purpose.

If a CNTRL key depression is detected, the switch debounce routine, SWDB, is called, and the test for CNTRL is made again. In case the test fails, the routine waits for the keypad to become inactive, by calling CLKPD, and exits as before. If the CNTRL key is definitely detected, the MONITOR enters the undefined control state and subsequent key depressions will have to be detected and analyzed. The MONITOR waits for the keypad to clear, by calling CLKPD, and calls HEX, a routine which generates starting addresses for the subroutines that are used to service each of the different key depressions that define a control state. Figure 8-4 shows the connections between the keys and the DX bus, and the control state selected by the key.

The MONITOR is directed to the proper service routine, and may or may not need further data (more key depressions, external conditions, status word bit settings, etc.) to properly execute the routine.

We shall now study some frequently called subroutines in the MONITOR ROM, REFSH, SWDB, CLKPD, HEX and EXIT.

| 0 | 1 | 2 | 3 | 4 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MEM <br> FLAG |  |  |  |  |  |


| 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BLANK <br> FLAG |  |  | BIT <br> BUCKET | DISPLAY <br> CODE <br> $\# 1$ | DISPLAY <br> CODE <br> $\# 2$ |

> 0 - CP/MAIN MEMORY MODE BIT
> 6 - DISPLAY BLANK $=1$
> 9 - CATCHES "OVERFLOW" FROM BIT 10. IS PERIODICALLY TESTED AND CLEARED.

10 \& 11 - SELECTS ONE OUT OF FOUR LED DIGITS IN DISPLAY

FIGURE 8-3 STATUS WORD

| DX LINE | 0 | 1 | 2 | 3 | 4 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| KEYBOARD | \% | (IAC <br> AV <br> IND |  |  | DECPC, <br> SZPal <br> OPR1 | ( RESET |
| $\begin{aligned} & \text { CONTROL } \\ & \text { STATF } \end{aligned}$ STATE | CNTRL | SHIFT | MEMory data deposit | SETPC | DECPC | RESET |
| VALUE RETURNED BY HEX | $\begin{gathered} 0013_{8} \\ \text { or } \\ \mathrm{B}_{16} \end{gathered}$ | $\begin{aligned} & 00128 \\ & \text { or } \\ & \mathrm{A}_{16} \end{aligned}$ | $\begin{aligned} & 00118 \\ & \text { or } \\ & 916 \end{aligned}$ | $\begin{gathered} 00078 \\ \text { or } \\ 716 \end{gathered}$ | $\begin{gathered} 0010_{8} \\ \text { or } \\ 816 \end{gathered}$ | 00068 or 616 |


| DX LINE | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| KEYBOARD |  | (ex |  |  | (088R |  |
| CONTROL STATE | HALT | RUN | SINgle instruction execute | DISplay blank/ restore | binary loader | MICRO interpreter |
| VALUE RETURNED BY HEX | $\begin{aligned} & { }^{00058} \\ & \text { or } \\ & 516 \end{aligned}$ | $\begin{gathered} { }^{0004} 8 \\ \text { or } \\ 416 \end{gathered}$ | $\begin{aligned} & { }^{00038} \\ & \text { or } \\ & 316 \end{aligned}$ | $\begin{gathered} 00028 \\ \text { or } \\ 216 \end{gathered}$ | $\begin{gathered} 0001_{8} \\ \text { or } \\ 116 \end{gathered}$ | $\begin{aligned} & 00008 \\ & \text { or } \\ & 016 \end{aligned}$ |

FIGURE 8-4

## REFSH <br> ROM locations 6236-6373, listing line numbers 237-346, flow chart Figure 8-1

This routine first saves the AC and LINK as it uses them and then looks at the display blank flag, bit \# 6 of the status word, Figure 8-3. It does this by doing a byte swap, bringing bit \# 6 into bit 0 and testing for a negative sign. If the blank flag is set, all zeros are loaded to the display, resulting in disabling all the multiplexing transistors and thus blanking the display. The routine would return in this case to the calling program after restoring the $A C$ and $L$ 。

If the flag was clear, the display must be refreshed. Bits 10 and 11 of the status word encode the digit to be driven. Bit 9, the "bit bucket", is cleared every time a refresh is performed in order to prevent other bits in the status word from being affected when the status word is incremented to select the next digit to be refreshed. Constants stored in ROM are used as "AND masks" to clear bit 9 and select the digit code. The digit code is added to a base address to generate a pointer to one of four routines, DIGO, DIG1, DIG2, DIG3, that set up constants and loop counters with which to enter the LOAD routine. LOAD uses a mask to select the particular digit to be displayed from the user PC and data at the user PC. Then LOAD uses the loop counter constants to rotate these digits into the proper position and adds the multiplexer select bit (stored in TEMP). Figure 8-5 shows the format of this IOT word.

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $D 4$ | $D 3$ | $D 2$ | $D 1$ | BCD <br> Address |  |  |  | Memory <br> Memata |  |  |  |

FIGURE 8-5

SWDB - ROM locations 6200-6235, listing line numbers 190-230, flow chart, Figure 8-1

This routine reads the keypad into the accumulator, waits for 25 milliseconds, and again reads the keypad to see if it matches the first reading, thus indicating the end of switch bounce. If the readings do not match another 25 milliseconds timeout is allowed. During the timeout, the display is refreshed approximately every five milliseconds.

# CLKPD - ROM locations 6110-6116, listing line numbers 350-361, flow chart Figure 8-1 

This routine calls SWDB in order to timeout bounces, and checks for a zero reading from the keypad (indicating keypad clear) as long as required then returns to the calling program.

HEX - ROM locations 6425-6523, listing line numbers 434-514, flow chart Figure 8-1

This routine determines whick key was pressed and generates a different number for each key. These numbers are used by the UNDEFINED CONTROL STATE routine to generate starting addresses to the control state routines for each key.

EXIT - ROM locations 6061-6076, listing line numbers 152-170, flow chart Figure 8-1

This routine is entered when no keypad activity can be detected. The routine waits for the keypad to clear by executing CLKPD, then restores all registers and flags from RAM save locations. The memory mode bit in the status word is checked to make sure that the routine was entered by the control panel MONITOR.

There is another entry point to this routine called OUT which is used if no keypad activity was detected even before key debouncing is needed, indicating the keypad was already clear. By entering at OUT, CLKPD does not have to be called, saving at least the 25 milliseconds it takes to execute SWDB.

If EXIT was entered in the main mode, the routine clears the memory mode bit, restores flags and registers and exits indirect via the contents of the SAVMQ location. This feature is provided to enable the user to store his return address in the MQ and not have to alter other registers. This is useful when writing programs that use subroutines in the MONITOR. The MONITOR itself rarely uses MQ for anything (for example, routine MBST at 72738).

CONTROL STATE SERVICE ROUTINES

Five of the control states possible through key depressions require extremely simple service routines. These five along with the symbolic starting address are:

| INCREMENT AC | INCAC |
| :--- | :--- |
| DECREMENT PC | DECPC |
| HALT | HALT |
| RUN | RUN |
| RESET | RESET |

These routines are stored in ROM locations 6400-6424, listed on lines 393-430 and the flow charts are in Figure 8-2.

These routines are each a few instructions long and self-explanatory. They modify the RAM save locations.

The control panel program when executing the EXIT routine restores all flags and registers in the IM6100 from these RAM save locations.

The RUN routine uses the IOT RUN, 6407, command described in Chapter 4.

The RESET routine clears all save locations, executes the IOT RESET command, 6406, sets the PC to 7777 and goes to the HALT routine.

Except for DECPC, the above routines, when complete, branch to the EXIT routine described previously by jumping indirect via the location labeled UG. DECPC, upon completion, jumps indirect via BUG which is the starting address of UDCS, returning INTERCEPT JR. to the undefined control state. This enables the user to pick the next control state without again pressing the CNTRL key.

DEPOSIT INTO MEMORY, MEM, ROM locations 6524-6556, listing line numbers 516-550, flow chart Figure 8-2

This, routine with starting address at DEP may be executed repeatedly when a sequence of numbers is entered from the keypad. It begins by calling CLKPD, then HEX. The value passed on by HEX is tested for being greater than 7. If it is not greater than 7, it is interpreted to be an octal digit to be deposited into memory by shifting it into the rightmost digit. This is done by getting the current memory data indirect via 00008 , SAVPC, shifting left three bits, while clearing the link each time so that zeros are shifted into the LSB, then adding the new digit. The updated data word is restored via the pointer in SAVPC and the routine jumps back to the beginning for the next digit from HEX.

If the digit is greater than 7, it is not to be entered into memory, but rather a pointer is computed to force a branch to the proper routine to be executed next. This is done by adding the contents of TAB, 65348, to the value returned by HEX, 10, 11, 12, 13, resulting in $65448,65458,65468$,
65478. These locations contain pointers to routines DCI, PCI, EXIT and UDCS, respectively.

In other words, pressing DECPC at this time results in routine DCI being executed, pressing MEM results in routine PCI being executed, pressing the yellow key results in the EXIT routine being executed and pressing the CNTRL key results in UDCS being executed, meaning a return to undefined control state.

Routine DCI decrements the PC by adding $-1,77778$, to it, and returns to DEP to get the next digit, indicating the contents of the decremented memory location may now be altered.

Routine PCI increments the PC when key MEM is pressed and returns to DEP so that data may be entered into the incremented memory location.

These routines allow the user to step forwards and backwards through memory and alter data at will, as long as the memory area being addressed is not in ROM. ROM may be examined but not altered.

BLANK FLAG TOGGLE, DIS, ROM locations 6566-6575, listing line numbers 564-579, flow chart Figure 8-2

This routine is executed when the key marked DIS RAL ISZ is pressed when in the undefined control state. Bit \#6 in the status word, Figure 8-3, is called the blank flag, and this routine toggles it every time it is executed, therefore, allowing the user to shut off the display to conserve power and to turn it back on. The routine clears the AC and L, gets the status word, shifts bit \#6 into the link (by doing a byte swap and left shift), complements the link, shifts it back, swaps bytes again, restores status and goes to EXIT.

SET PROGRAM COUNTER, SETPC, ROM locations 6600-6632, listing line numbers 578-612, flow chart Figure 8-2

This routine, like DEP, accepts octal digits from the keypad. It begins by calling CLKPD, and then HEX to get a valid number from a key depression. The value is checked for being over 7. If not, the routine goes on to GOON, which loads the digit into the rightmost octal position in the PC and jumps back to SETPC to pick up a new key depression.

If the value returned by HEX is greater than 7, a base address in location ADJT is added to it, and the sum is used as an indirect pointer back to SETPC (if the DECPC or MEM keys are pressed) to EXIT (if yellow key is pressed) or to UDCS (if CNTRL is pressed).

MICROINTERPRETER, MICRO, ROM locations 6633-7300, listing line numbers 613-1045, flow chart Figure 8-2

Routine MICRO calls HEX and gets an index to compute a pointer to the routines servicing the individual keys (see Example 5 in Chapter 3 for a detailed description).

Pressing the SHIFT key causes AINC to be executed, incrementing SAVPC. Pressing any of the keys with memory reference instruction opcodes on them causes routines ATAD, AISZ, ADCA, AJMS or AJMP to be executed. These routines load the opcode into the AC and jump to AAND. (Note that the opcodes are sometimes stored as constants, and sometimes are instructions located elsewhere in the same page.) This results in the AC being placed into the location being addressed by the user. The MONITOR, therefore, displays the address and opcode selected by the user.

Routine MRPA continues to scan digits entered from the keypad and checks to see if they are address digits, 0-7, a CNTRL key depression (routine NEXT is executed in which the user PC is incremented, and control returns to MICRO to interpret the next instruction) or a SHIFT key depression (in which case routine ZONK is entered in order to set indirect bit 3). This is done by rotating the bit into the link, setting it and rotating back. Control is passed back to MRPA so it makes no difference if the indirect bit is set before or after the address bits are supplied.

Address digits are shifted into the address field from right to left and the resulting address is checked for validity (in page 0 or in current page). If the address is outside valid page boundaries, then the program branches to routine FLASH. If the address is valid, MRPA is reentered to get the next digit. Routine FLASH flashes the display to indicate an invalid address field.

The routine blanks the display using IOT instruction 6400 and times out approximately ( $4096 \times(16+10) \times 10)$ or 1064960 states. This takes over half a second at 3.33 or 4 MHz.

The routine then checks to see if the keypad has been depressed. If it has, the address field is loaded with the new digits. If it has not, the routine continues to time out a different constant, TKB.

Routine AIOT is entered if in the MICRO mode, key IOT is pressed. An opcode of 6 is entered into the AC with a microprogrammed combination of Group I microinstructions and the routine collects digits from the keypad, while checking for a CNTRL key entry.

Detection of a CNTRL causes a branch to NEXT which increments SAVPC and returns to MICRO as before. Octal digits are shifted into the device address and control fields of the IOT instruction from right to left.

Routine AOPR1 is entered when an operate group 1 instruction is to be loaded via the keypad. The routine starts by loading 7000 into the user addressed location, then calling CLKPD and HEX as further digits are expected.

A table of jump addresses is used as described in Example 5, Chapter 3 to branch to the proper routine.

The branches either cause the program to ignore the key and look for the next key depression, A0PR1 +2 , or to call an appropriate bit set subroutine, JA10-JA4. The bit set routines are used by routines in all three operate groups so they are coded as subroutines that may be nested in the MONITOR stack.

The bit set routines work by reading a constant, AAA-AAG, corresponding to the appropriate bit being set into the AC, then jumping to the MBST routine. This routine stores the constant temporarily in MQ, clears the AC, gets the instruction in its current state, updates it by OR'ing in the MQ, replaces it at the user addressed location and returns.

This procedure is followed by all the operate group microinstruction service routines.

In other words, a table of jump addresses is used to compute a branch to either a bit set routine or back to the keypad reading sequence.

SINGLE INSTRUCTION EXECUTE, SIN, ROM locations 7301-7444, listing line numbers 1047-1170, flow chart Figure 8-2

This routine is useful in program development as a single instruction at a time may be executed allowing intermediate results to be examined under MONITOR control. This routine may only be used to single step through programs in RAM and not in ROM because software "breakpoints" are implemented by replacing the instruction at a breakpoint with a jump to the breakpoint processing subroutine and this requires writing into the memory.

SIN first initializes page 0 locations 0152 and 0153 labeled STORE and SHIFT to contain the instruction JMP I SHIFT and the address 7427. Then it checks the instruction to see if it is a JMP or JMS. It does this by extracting the opcode bits with an AND mask, adding -4000 or -5000 to them and checking for $A C=0$.

It also checks the address mode bits with routines INAD and INDB and computes the effective address for the next memory reference. This address is in location TIME. In case of a JMS, location TIME is incremented (to point to the next instruction to be fetched which follows the location where the return address is to be stored).

Routines INAD and INDB determine whether the current page bit and indirect bit are set by masking of all other bits and testing for a non-zero AC. If the page bit is set, the current page number is obtained by masking off other bits. This page number is concatenated with the page address. If the indirect bit is set, the effective address is fetched and replaced in TIME. In any event, when location EXEC +4 is reached, TIME contains the address of the next instruction to be fetched. Now the program gets the contents of this location, NEXT, and the next sequential one (NEXT +1 ) and saves them in SAVE and SAV1. The contents of these two locations are replaced by the instruction JMS BACK, which is 4151 , a JMS to page 0 location 0151 labeled BACK. Then both these locations are tested to see if the instruction was actually placed there, that is, if RAM exists there. The program does this by reading the locations back, adding the two's complement of $4151_{8}$ to them and checking for a zero AC.

If the locations were indeed loaded correctly, the program proceeds to restore the MQ, LINK and AC and performs an indirect jump via SAVPC, executing the instruction specified by the user.

This instruction is executed, and, when the user program fetches the next instruction, it turns out to be the JMS BACK breakpoint placed by the MONITOR, so the user program stores the return address in BACK, 0151, and executes the instruction in location 0152 which happens to be the JMP I SHIFT which was placed there earlier. Thus, control is returned to the SIN routine at the point 7427 labeled RET. The routine saves away the AC, L and MQ again, restores the two instructions at the breakpoints, updates the user PC using the address stored in BACK and returns to the undefined control state.

The reason for storing JMS BACK in two successive locations can now be seen to provide for the case when the single instruction to be executed may skip the next location.

A limitation of this program is that JMP.-1, JMS.-1 and JMS.-2 instructions cannot be single stepped. There is not much application for a JMS.-1 or a JMS.-2, so the real limitation is with the instruction JMP.-1.

What happens is that one breakpoint will be placed in the location of the actual instruction that is to be performed. Thus, the effective address referred to as NEXT will be the location containing JMP. -1 and the location NEXT +1 will actually be the location containing JMP.-1. As these two locations are replaced by the JMS BACK, the program in attempting to perform the JMP.-1 will immediately see the breakpoint. Control will return without any action having been taken and the state of the machine when restored will be identical to what it was before. The effect is that of not performing the instruction.

To get around this limitation, when writing skip and test loops, always provide an additional NOP so that the JMP will not be a ".-7".

Example:

| Address | Instruction |
| :---: | :--- |
| $A$ | NOP |
| $A+1$ | SKIP on condition |
| $A+2$ | JMP. -2 |

This limitation affects only the single instruction function and does not apply to running in normal mode.

This limitation applies to the TAD, ISZ and DCA memory reference instructions when they try to reference a *+2 or *+1 location. (There is not much application for a program that uses instructions referencing the next sequential location, and especially, alters it).

The instruction TAD *+2 will add the breakpoint instruction 4151 to the contents of the AC.

The instruction ISZ*+2 will increment the value 4151 to 4152 and then the original datum is restored so there is no net effect when single stepping this instruction.

The instruction DCA*+2 is useful in the INTERCEPT JR. to display a result when the location following this instruction contains the HALT instruction 7402. However, when single stepping this instruction, the DCA will write over the breakpoint instruction, then the original content is restored, so there is no net effect. It is recommended that the sequence

DCA*+3

NOOP

HALT
is used to display data in programs when single stepping is desired. Alternatively, the user, after single stepping through the previous part of the program, can depress CNTRL RUN for the display sequence.

PIE INITIALIZE, INPIE, PRINT TO TTY, TALK, RECEIVE FROM TTY KEYBOARD OR READER, LISN

These routines in ROM locations 7445-7507, listed in lines 1170-1248 are described in Chapter 7 on the PIEART board. See Figure 8-2 for the flow chart.

INTERCEPT JR. BINARY LOADER, BIN, ROM locations 7600-7755, listing line numbers 1249-1385, flow chart Figure 8-2

This loader uses the PIEART interface board. The BIN format is described in Applications Bulletin M003, and the Teletype modifications are described in Applications Bulletin M005. The routine initializes the PIE-UART checksum and RAM locations it uses, then gets a character by calling LISN. The character is checked for being a rubout (all channels punched) or part of leader-trailer (only channel 8 punched), and if it is either, the program branches to RUM or LTC respectively. RUM continues to scan characters until another rubout is detected at which point it returns to BEG, the beginning of the character processing program. Thus the system ignores text enclosed by rubouts.

LTC checks if the character is a first, LT character or not. If so, the load routine is ended, the checksum computed, the SAVAC location placed in the address display and the machine is halted showing the checksum.

If the character received was neither a rubout nor an LT character, the program updates the checksum, checks for a "change field" character (if it is, it is ignored and the next character is processed), checks for "origin" data (if so, it gets the address data in two successive characters) and checks to make sure the starting address does not fall in the range 0140-0177 which is used by the MONITOR. If the address falls in this range, the RAM is not loaded. Data is loaded by routine DL2 only when conditions are valid.

INTERCEPT JR. MEMORY DUMP, DUMP, ROM locations 7510-7576, listing line numbers 1410-1511, flow chart Figure 8-2

This program requires that the first and last locations, of a block of memory to be dumped on tape, should be entered in locations 0176 and 0177, and the program run starting at location 7510.

The program uses the leader-trailer routine contained in locations 7757-7765 and 6173-6176. It will punch out a BIN formatted tape complete with leader-trailer and checksum.

The program disables the CP request timer, initializes the PIE-UART, calls routine TWTY in the leader-trailer program to punch 63 LT characters. (Note that TWTY uses a constant KM63, which happens to be an instruction located in address 7723 that conveniently lies in the same page and has the numerical value required. This programming device saves valuable memory locations.)

The program next punches out the origin address, user entered in 0176, in two successive ASCII characters along with the channel 7 punch.

The data is also punched out using two characters per 12 bit word. The program counts the 1st and 2nd characters by looking at location BACK which is loaded with 7776 and incremented as a character is output. After two characters, the location becomes zero and the ISZ that incremented it will skip the BSW that is used to position the 2nd half of the character.

After every data item is transmitted, the address is checked to see if the end of the block has been reached.

As each character is punched (by calling the PUNCH routine, which in turn calls TALK, then jumps to LINKER) the checksum is updated in location SAV5 (by routine LINKER).

After the last data item has been punched, the checksum is punched by CHSUM and routine TWTY is again called to punch out the leader-trailer tape.

Finally, the CP request timer is restored and the processor halted.




 / YES: POSITICN PITS *O AND *L
TES FOR A "C" KEYPRESS, BIT
NG; GC ON
YHE SES SET THE AC EQAS TO OOO YES: SET THE AC EQJAL TO 0004
ACSUST THE AC TO OO13, HEX $=$ B
GO BACK TO THE PROGRAM GO BACK TO THE PROGRAM
TEST FRR A "SN KEYPRESS, BIT


NO; GO ON
YES; SET THE $A C$ EOJAL TO 000
ADUST THE AC TO OO11, HEX $=$
GO BACK TE THE PRCGRAM

AC; GE ON THE AC EGUAL TO OOO 000
YES SET THE
SET THE AC FOLAL TO OOOT, HE $x=7$
GG BACK TO THE PROGRAM
GG GACK TO THE PROGRMM
POSATION GTHS \#4 AND "5
TEST FOR "8" KEYPRESS, BIT
NC: GO ON
TEST FOR "8" KEYPRESS, BIT 44
NC: GO ON THE AC EQUAL TO OOO1
YES SET THE
ADJUST THE AC TO OOI O, HEX $=8$
GO BACK TO THE PROGRAM BEX $=8$
TEST FOR " $6 "$ KEYFRESS, BIT " 5
NG: GO ON
YES: SET THE AC EQUAL TO 0006
HEX $=6$
GE BACK TO THE PROGRAM
PCSITION BITS 6 ANO AT
PCSITIIN BITSE 86 ANO *T,
TEST FGR ${ }^{5 \prime}$ " KEYPRESS, BIT
GO ON THE AC EOSAL TO TO 0004
SES: SET THE
THE ACCAL TO OOO5, HEX $=$ SET THE AC EGLAL TO OOOS, HEX $=$
TIURN TO THE PRCGAM
TST FDR A "4n KEYPRESS, BIT *7 $n$
$n$
$n$ back Ta The progray


> 3 $C K$ FOR AO TO 0 the ac ecijal to 0002,
To Tre program

TEST FOR A NI" KEYPRESS
NO: GO ON
YES SET THE AC EGUAL TC

$$
\begin{aligned}
& \text { CALL TEST; IS THE KEYPAD CLEAR? } \\
& \text { ' NG; GO BACK UNTL IT IS } \\
& \text { YES: RESTORE THE AC } \\
& \text { GO BACK TO THE PROGAM }
\end{aligned}
$$

23000
KOCO7, CCOT TO THE PROGRAM
CONDITION; IT M
KEY SC SET THE
/ the deposit into memory routine

DEf,
CALL
CLK
CALI
CEX
OCA
TAD
AMO
SNA
safrd,
/ get a hex valle from the keypad

## 6524 6525 6526 6527 6530 6531 6532 6533 6534 6535 6536 6527 6540 6541 6542 6543 6544 6545 6546 6547 6550 6551 6552 6552 6554 6555 6566 6557 6560 6561 6562

 sner
/ PLACE IT IN TENP
GET THE VALUE FROM TEMP
/ GET THE VALUE FROM T
MASK OUT BIT *8
TEST; IS VALUE
TES
NC: GO TO LOAC MEMOR
S TEST; IS VALUE P 7
NC: GO TO LOAC MEMORY
YES; GET THE VALE
ADJUST TO POIAT AT THE
YES; GET THE VALLE
ADUST TO POINT AT THE TABLE
/ ANO PLACE IT IN A POINTER LOCATION
GET THE AODRESS OF THE ROUTINE
/ GET THE AUDRESS OF THE RO
fROM THE TABLE
/ AND PLACE IT IN TEMP
TAB,
$\begin{array}{ll}U G, & \begin{array}{l}P C I \\ E X I T \\ \text { ULC } \\ U C D S\end{array}\end{array}$
PCA, TAD I SAVPC CLL RAL GEI THE MEMORY DATA THRU SAVPC
/ ADC IN THE NEW DIGIT
OCI, CLA CLL CML CMA
ADC IN THE NEN DIGIT
RESTORE THE CATA TO THE MEMORY
GC GET THE NEXT CIGIT
SET THE AC AAE LINK
/ SET THE AC AAE LINK

PCI, ISZ Savpc ISC INEMENT THE PC
/ INC REMENT THE PC
IN CASE THE PC HAS 7777
GO GET THE NEXT DIGIT
/ the blank flag tcggle routine


シ

, Clear the ac and link
, GEI THE STATUS HCRD
/ POSI TION THE BLAAK FLAG, RIT
PUT THE FLAG INTC THE LINK
TOGGLE THE FLAG ANO RESTORE
/ RESLERE THE POSI IION OF OF AC
RESTORE THE STATUS WORD
, the Set program counter (pC)
, SUbroutine * $\in \in O C$

## 

| ${ }_{5}^{596}$ | 6615 6616 | 3150 550 |  |  | $/$ place inat actress in the pcinter <br> / LO TO THE PROPER ROJTINE | $747$ | 677 | 3156 | flash, | Ca SA | errlir condilion. flast the display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 598 |  |  |  |  |  | 749 |  |  |  |  | / ADDRESS THAT IS MCI IN THE CURRENT |
| Sc0 | ${ }_{6}^{6017}$ | 6610 6600 | acur, |  |  | 750 151 |  |  |  |  | page lk page lerc. clear the absolute aDDRess. |
| 601 602 | 66621 6622 |  |  | ${ }_{\substack{\text { SEETjFC }}}^{\text {cit }}$ |  | 152 | 7000 | 4161 |  | ${ }_{\text {call }}^{\text {Cat }}$ | 1 wait fur a clear keypac |
| 603 | 6623 | 6117 |  | uocs |  | 754 | 7002 | 64 cc |  | 6400 | , hlank the cisplay |
| 604 | 6624 | 1000 | GOCN. | tad savos, | / gei the pc | 155 756 | 77003 | ${ }_{\text {l }}^{1223}$ |  |  |  |
| 606 | 6625 | 7104 |  | CLL Ral | / shift it over one digit | 757 | 7005 | ${ }_{3}^{315 \%}$ |  | cca temo | , Clear temp reme |
| 607 608 | ${ }_{6626}^{6627}$ | 71c4 |  | CLL RAL |  | 158 | 7006 | 215 |  | ISL TFMP | / CCUnt dut temp 4 C96 times |
| 609 | ${ }_{6636} 68$ | 1150 |  | tao tepp | 1 place the nem dieit | 760 760 | 1010 | S2264 |  |  | / ccunt out time |
| 610 | 6631 | 3000 | к3600. | tca savp | / plage in the pc ligation | 161 | 1011 | 5206 |  |  |  |
| 611 612 | 6632 | 52 CC |  |  | go gack for a neh oight | 762 | 7012 | ${ }_{\substack{1224 \\ 3160}}$ |  |  | \% Get time constant *b |
| 613 |  |  |  |  |  | ${ }_{764} 7$ | 7014 | 4161 |  | rall | /, Get a kerpan valle |
|  |  |  |  |  |  | 165 | 7015 | 6200 |  |  |  |
| 615 616 |  |  |  |  | / this is the micri assembler | 766 | 7016 | 164 C 5625 |  |  | / YEST; IS THERE A KEYSOARD PRESS |
| 617 |  |  |  |  | / PROGRAM MHICH TIS ENTERED FRCM THE | 769 | 702 C | ${ }_{260}$ |  | isz savs | , NO; COUNT TME |
| 618 619 |  |  |  |  | , MCNITOR SELECT KEY | 769 770 | 7321 | 5214 5626 |  | $\mathrm{JMP}_{\mathrm{JNP}} \mathrm{i}^{-5}{ }^{\text {20 }}$ |  |
| 1 |  |  |  |  |  |  |  |  |  |  |  |
| 621 622 |  |  |  |  |  | 772 773 | ${ }_{7024} 7023$ | 77757 | riks, | 7775 |  |
| 623 626 | ${ }_{6633}$ | 4161 | micre, | ${ }^{\text {Call }}$ | / wait for a clear keyboard | 774 |  |  |  |  |  |
| 625 626 | 6634 | 615 |  | Call | ¢ get a hex valle froy the kevfad | 775 |  |  |  |  |  |
|  | 663t |  |  | $\underset{\text { rex }}{\text { IAO }}$ |  | 777 | 7026 | ${ }_{6}^{6717}$ | 2¢4, | flash |  |
| ${ }_{628} 68$ | ${ }_{664}^{6} 6$ | ${ }_{3147}$ |  | CCA Point | \% PLLace in ite pointer | 778 |  |  |  |  |  |
| 629 | 6641 | 1547 |  | tad t point | / Gei the jurp adopess from the table | 780 |  |  |  |  |  |
| 631 | 6643? | ${ }_{5547}$ |  | jup ! point | , GC TO THE PRCPER ROUTINE | ${ }_{781}^{781}$ | ${ }_{7030}^{7027}$ | ${ }_{7}^{733}$ | alct, |  | / SET THE AC ECLAL T0 6000 |
| ${ }_{6} 632$ |  |  | $\times$ ¢ |  |  | 783 | 7031 | 3156 |  | dia sav3 | / clear the agstlute ajoress |
| 633 634 | 6545 | 6761 | xec. | ${ }_{\text {ANS }}$ | / this is the table of jump adore sses | ${ }_{785}^{784}$ |  | $\substack{4161 \\ t 110}$ |  | ${ }_{\text {CiAL }}^{\text {cikpo }}$ | 1 wait for a clear keypad |
| 635 636 | ${ }^{664 E}$ | ${ }^{6664}$ |  | ${ }_{\text {ata }}^{\text {ATAD }}$ |  | 786 | 7034 | 4161 |  | call | / Get a value frcm the keypad |
| 637 | 6650 | 6671 |  |  |  | 798 | 7036 | -3450 |  | cca temp | / place in temp |
| 638 639 | 6651 665 | ${ }_{6}^{6673}$ |  |  |  | 789 | ${ }_{7037}$ | 115c |  | TAD TFup | / CEET THE VALIJE |
| 640 | 6653 | 7027 |  | ${ }^{\text {a } 101}$ |  | 791 | 7041 | ${ }^{7256}$ | cos, | SNA Cia | , TEST: is THE |
| 2 | 6654 | ${ }_{7}^{7151}$ |  |  |  | 192 | 7042 | 5253 |  | Jwo som | / NC: Go to adoress load |
| 642 643 | 6655 | ${ }_{724}$ |  | ${ }_{\text {ACP }}$ |  | 793 <br> 794 |  | ${ }_{1250}^{1150}$ |  | TAD TEMP | \% YESO GET The value |
| 644 645 | 6657 | 6661 |  | (tict |  | 195 | 1345 | ${ }^{7659}$ |  | SNA CLA | , Testi is it a nc" keypress |
| 645 646 | tbec | 6117 |  | Locs |  | 796 | 7046 | ${ }_{5}^{5722}$ |  |  |  |
|  |  |  | AIN. |  |  |  |  |  |  |  |  |
| 649 649 | 6662 | 5233 | A1N. | jup micre | , Go assemble the next instruction | 199 | ${ }_{7051}^{705 \mathrm{C}}$ | ${ }_{7}^{7765}$ | snct, scc., | 7765 7006 | /-0013 (-11) |
| 650 650 | 6663 | 5233 |  | JMp Micra | 1 IN CASE THE LSER PC WAS 7777 | 801 | 7052 | 0777 | cus, |  |  |
| 652 |  |  |  |  |  | ${ }_{803}$ |  |  | sce. |  |  |
| 653 654 | ${ }_{6665}^{6064}$ | ${ }_{5301}^{1224}$ | \%. |  | / SET THE AC EQLAL To 1000 | 804 | 7054 | ${ }^{2251}$ |  | Ano soc | , MASK CUT BITS *O THRU*2 |
| 655 |  |  |  |  |  | ${ }_{806}^{805}$ | 7055 | 3400 1156 |  |  | / PLACE BACK INL THE MEMORY |
| 656 | ${ }^{6666}$ | 1270 | alsz, | ${ }_{\text {TAD }}^{\text {JLP }}$ K 20000 |  | 807 | 7057 | 7104 |  | CLL Rat | $/$ rotate it over one digit |
| 658 | 667 C | 2000 | k2000, | 2000 |  | ${ }_{809}^{808}$ | 7061 | ${ }_{7} 71104$ |  | CLL RaL |  |
| 659 |  |  |  |  |  | 810 | 7062 | 1150 |  | tad temp | $/$ acd in thenem digit |
| 661 | 6672 | ${ }_{5301}^{1231}$ | acca, | TiA K300C |  | ${ }_{812}^{811}$ | 7063 | -0252 <br> 3156 |  |  |  |
| 663 | 6673 | 1275 | ajns, | tad K4000 | / Set the ac equal to 400 | 813 | 7065 | 1156 |  | tan sav3 | / GEE THE NEW ADORESS |
| 664 | 6674 | 5301 |  | jup ando | $\bigcirc$ GC to mepa | - 814 | 7066 | ${ }_{3400}^{140}$ |  | TAD It SAvPC | \%/ PLACE THE NEM TNSTRUCTION INTO |
| 665 | 6675 | 4000 | K4c00, | 4000 |  | 816 |  |  |  |  | 1 the memorr |
| 669 | 6676 | 1300 | , | tad $\times 5000$ | / set the ac equal to soco | ${ }_{818}^{817}$ | 7070 | 5232 |  | JMp atcta | 1 GC Get the next cigit |
| 668 669 | 6677 | 5301 5000 | K5coo, |  | , GC TO MRPA |  |  |  |  |  |  |
| 670 |  |  |  |  |  | ${ }_{821}$ |  |  |  |  | / the jperate groups assembly |
| ${ }_{6}^{672}$ |  |  | ando, |  | / place the op coof into the instruction | 822 |  |  |  |  |  |
| 673 | 6782 | 3156 |  | dca sav3 | , Clear the absclute adoress | 823 |  |  |  |  |  |
| 674 675 | 6773 674 | 4161 6119 | mras, | ${ }_{\text {chall }}^{\text {CLKPD }}$ | / mait for a clear keypao | 825 |  |  |  |  |  |
| 676 | 6705 | 4161 |  | call | / get a hex valle from the keypad | -828 | ${ }_{7072}^{7071}$ | ${ }_{3400}^{1251}$ | ACFR1, |  | / SEf the ac egual to roion |
| ${ }^{677}$ | ${ }_{6}^{6706}$ | ${ }_{\substack{6425 \\ 3150}}$ |  | ${ }_{\text {ctex }}^{\text {OCA }}$ (Emp | / place in temp | 828 | 7073 | 4161 |  | CALL | $/$ hait for the kevecao to clear |
| 679 | 6712 | 1150 |  | TAO TEMO | \% get the value | ${ }_{830}^{829}$ | 7074 | ${ }_{4}^{6110}$ |  | ${ }_{\text {clele }}^{\text {capo }}$ | $/$ get a hex valle from the keypao |
| ¢880 68 | E711 | C312 7650 | 201 , | AND $20 T$ | /, MASK GUT BTT IS | 831 | 7076 | 6425 |  |  |  |
| 682 | 6713 | 5344 | 2, | ${ }^{\text {JMP }}$ TGz | / NOS Go To loac tre adoress | 832 833 | 7077 | ${ }^{1304}$ |  | tan gum | / ADJust a poin |
| 683 | ${ }_{6} 6114$ | ${ }_{135}^{1156}$ |  |  | 1. yes: get the value again | 834 | 7101 | 1547 |  | TAD 1 pCint | / Get the jump adoress from the table |
| ${ }_{685}^{684}$ | ${ }_{6}^{6715}$ | ${ }_{7650}^{1325}$ |  | SAACLA |  | 835 | ${ }_{7102}$ | 3147 5547 |  | $\mathrm{ccas}_{\text {ca }}$ PCINT | \% PLACE IN THE POINTER |
| ${ }_{6}^{686}$ | 6717 6720 | 5336 |  | JMP NEXT | , Yes; GJ assergie the next instruction | ${ }_{837}^{836}$ |  |  |  |  |  |
| 68888 | 6721 | ${ }_{1}^{1350}$ |  | HAO TAOMOB |  | 838 839 |  |  | sur, |  |  |
| 689 690 | 6722 6723 | ${ }_{\text {cken }}$ |  | ${ }_{\text {SNA }}^{\text {SNP CLA }}$ |  | 8840 | 7105 | 7073 | bur, | ${ }_{\text {ACPR }}+2$ | / The table of jump adoresses |
| 691 | 6723 67 | 5383 |  |  |  | 8841 | 7106 7107 | 7143 7140 |  | ${ }_{\text {Jalc }}^{\text {Jag }}$ |  |
| 692 693 |  |  |  |  |  | ${ }_{84} 8$ | 7116 | 7135 |  | ${ }^{\text {J }}$, ${ }^{\text {a }}$ |  |
| 694 | 6726 | 1766 | ассвг, | 7766 | (-11 and - 10 | ${ }_{845}^{844}$ | 7112 | 71122 |  | ${ }_{\text {JAT }}$ |  |
| 5 |  |  |  |  |  | ${ }_{846}$ | 7113 | 7124 |  | JAS |  |
| 697 | 6727 | 1400 | zank. | tad i savpe |  | ${ }_{848}$ | 7115 | 7072 |  | ${ }_{\text {ACPR }}{ }^{\text {a }}$ + 2 |  |
| 698 699 | 6730 | 7106 |  | CLL RTL | \% Clear the link and rotate the ac thice | ${ }_{850}^{849}$ | ${ }_{7117}^{7116}$ | 7073 7146 |  |  |  |
| 7700 |  |  |  | ${ }_{\text {R MLL }}^{\text {cmi mir }}$ | \% PLACE THE INOIRECT SIT IN THE LINK | 951 | 7120 | 6736 | sol | next |  |
| 702 | 6733 | 7012 |  |  | 1 back | ${ }_{853}$ |  |  |  |  |  |
| 703 | 6734 | 3400 5303 |  | cca it savp | / restiore the instruction | ${ }_{854}$ |  |  |  |  |  |
| ${ }_{7}^{704}$ | 6735 | 5303 |  |  |  | 295 856 |  |  | J44, |  | / go to the aprcpriate bit set routine |
| 7708 | 6736 6737 | ${ }_{5233}^{2000}$ | nert, | Isst savp | (1NCREHENT THE USER PC | 857 858 | ${ }_{7123}^{7122}$ | 7255 5273 |  | ESET4 <br> MMD AOPR1+2 |  |
| ${ }_{709} 708$ | 674 C | 5233 |  | Jup micric | 1 In case pc eglal 7 T7 | ${ }_{859}$ |  |  |  |  |  |
| 710 | 6741 | 0177 | tue. | 0177 |  | ${ }_{861}^{860}$ | 7124 7125 | ${ }_{7257}^{4161}$ | Jas, | ${ }_{\text {CSE }}^{\text {CALL }}$ TS |  |
| 171 | 6742 | 7600 | ${ }_{\text {Muct }}$ | 7800 C |  | 962 | 7126 | 5273 |  | JMP AOPR1 +2 |  |
| 713 | 6743 | 7400 | rucz, |  |  | 8864 | 7127 |  | Jab, |  |  |
| 714 715 |  |  | TC1. |  |  | 865 | 713 C | 7261 |  | ASE 16 |  |
| 716 | 6745 | 7114 | re? | CLL RAL | , SHIFT IT OVER CNE OIGIT | ${ }^{866} 86$ | 7131 | 5273 |  |  |  |
| 717 718 | 6746 6747 | 7104 7104 |  | ${ }_{\text {CLL }}^{\text {CLI }}$ Rat | , | 868 869 | ${ }_{713}^{713}$ | ${ }_{7161}^{4263}$ | Jat, |  |  |
| 179 | 6750 | $\underset{\substack{1150 \\ 3156}}{ }$ |  | ${ }^{\text {TA }}$ TA ${ }^{\text {TRAMP }}$ | / ADO IN THE NE OLGIT | 889 870 | 7134 | 5273 |  |  |  |
| 720 721 | 6751 6752 | 3156 1400 | Plp, |  | \% RESTORE THE Aesolute anoress | ${ }_{872}^{872}$ |  |  |  |  |  |
| 722 | 6753 | C343 |  | ano tugz | , mask out the cp cooe ano indirect | 878 | ${ }_{7136}^{135}$ | 7126 | Jat. | ${ }_{\text {ASETA }}^{\text {cat }}$ |  |
| 123 724 725 |  |  |  | cca 1 savpc |  | 874 875 | 7137 | 5273 |  | JMP $\triangle 0$ Prit 2 |  |
| 725 726 | 6755 6756 | ${ }^{1156}$ |  |  | / GET THE ABSOLTE ADORESS | ${ }_{876}$ |  |  | jas, |  |  |
| 127 | 6757 | 0341 <br> 1400 <br> 100 |  |  | \% MASK LUP THE PAGE ADORESS | ${ }_{8}^{877}$ | ${ }_{7142} 7$ | 7267 5273 |  |  |  |
| 728 | 6760 | 3400 |  | TCA I SAvec | , place the instruction in memory | ${ }_{879}^{878}$ |  | 5273 |  | JMP ACFRI +2 |  |
| 7730 | ${ }_{\substack{6761 \\ 67162}}$ | ${ }^{1156}$ |  | Tan sav3 | / GEI THE ABSOLUTE ADORESS | 880 | 7143 | 4161 | jato, |  |  |
| 731 732 | $67 \in 3$ | 745 c |  | SNA | TEST: is the absolite adoress in | ${ }_{882}^{881}$ | 7144 | ${ }_{5273}^{7271}$ |  | ${ }_{\text {dmp AOP }}^{\text {estio }}$ |  |
| 732 733 |  |  |  |  |  | $8_{893}$ |  |  |  |  |  |
| 734 735 | E7tes | 3146 |  | vca hold | 1 MC: PLACE The bi is mo thru "4 in halc | 8854 | $714{ }_{714}$ | 14 cc 7010 | BSEtil, | $\underbrace{\text { TAD }}_{\text {PAR }}$ I SAVPC | / GET JHE INSTRLCTICN |
| 735 736 | 67676 | ${ }^{2} 1000$ |  | Sod savpe |  | ${ }_{8}^{886}$ | 7150 | 7124 |  | $\mathrm{CLLL}_{\text {CML }}^{\text {ReL }}$ | \% Set the lin man ratat the horo back |
| ${ }^{313}$ | E770 | ${ }_{7641}$ |  | ${ }_{C}$ IA | , NEEATE THE VALUE | -8987 ${ }_{\text {988 }}$ | ${ }_{7151}^{151}$ | 3400 5273 |  |  | 7 restore to the memory |
| 738 739 | 6771 | 1146 7640 |  |  | / AOD THE AESDLUTE PAGE NUMBER |  |  |  |  |  |  |
| 780 741 |  |  |  |  | absclute adoress in the <br> / Current pace | 890 891 |  |  |  |  |  |
| 741 742 | ${ }_{6773}^{6774}$ | 5377 |  | jup flash | / NG: GO TO ERRCR | ${ }_{892}$ |  |  |  |  |  |
| 743 | 6775 | 7255 |  | ${ }_{\text {gSE }}{ }^{\text {che }}$ | \% set the current page bit | 993 894 |  |  | ACPR2. |  |  |
| 744 745 | 6776 | 5303 |  | Jmp mepa | / co get the next cigit | (895 | 7154 7155 | 3460 4161 |  | dCA I SAVPC, call | , store in the instruction |






/ Wait for a clear keypad
/ Clear the ac
/ Get the instruction mjmp
GET THE INSTRUCTION "JMP I Shift"
/ PLACE IT IN PRGE ZERO
/ GET THE KETURA ACDRESS
/ PLACE IT IN SHIFT
GET THE INSTRCTION TO BE PREFDRMED
/ MASK GUT THE CPCODE
/ MASK GUT THE CPCODE
ADD -4000
' TEST; IS THE INS IRUCTION A JMS
YES; GO TO THE JNS ROUTNE
' MO: GET THE ISTRUITTITN
/ YES: GO TO THE JNS ROUTI
/ NO; GET THE IASTRUCTI
MASK UUT THE CP CODE
ADO -5000


VES: GO TO THE JMP ROIITINE JNP
NG: GO TO THE EXECUTE ROUTINE





/f place it in tine inue adoress in time
5:8az
m
/ get the jms acoress
, INCREMENT IT IC mNEXT"
/ INCREMENT IT IC
' FOR hRAP ARCUND
GC TO EXEC
/ get the jmp acoress
/ GC to ExEC
/ GEI THE CURRENT ADORESS
INREMENT IT TC AEXT
/ PLACE IT IN TIME
EXEG, TAD SAVPC
/, now he continue ch hith "next"
/, get the next adodess
/ GEI THE NEXT ADD
INCREMENT IT
/ PLACE IT IN SAVE
/ INC REMENT IT
SLACE IT IN SAVE
GET THE NEXT INSTRUCTICN
1

/ PLACE IT 1
/ GACE MORE
/ NEGATE IT
IEST FOR RAM
/ GET THE JMS ACORESS
/ INCREMENT IT IC MNEXT"
FOR RAP ARCUND
GC TO EXEC
/ NEGATEIT
/ TEST FOR
TEST: DID

| 1 wait for a clear keypad |  |
| :---: | :---: |
|  | clear the ac |
| CLACE IT IN PAGE IERO |  |
|  |  |
| Gei the ketura acoress |  |
|  | place it in Shift |
|  | / get the instrlction to be preformed |
| / MASK GUT THE CPCODE |  |
|  |  |
|  | test; is the instruction a jms |
| , yes; go to the jns routine |  |
| / NO; GET The instrijction |  |
| / MASK UUT THE CP CODE |  |
|  |  |
| , TEST: is the instruction a jr |  |
| yes: go to the jup soutine |  |
|  | ng: go to the execute routine |

/ TEST FOR RAM
' TET; DID IT GET PLACEC?
/ NO; THERE IS NE RAM THERE
'YES; ALSO TEST THE NEXT+1 LOCATION
/ ADD THE NEXT +1 LOCATION
/ TEST; DID II GET PLACED
NO; THERE IS NO RAM THERE
/ EVERYTHing is ox so we can
/ NOh EXECuTE the instruction
/ restore the mg
/ restore the link
/ restore the ac
, go execute the single instruction
/ halt routine pcinter
/ save the ac anc flags
/ GET THE MQ
SAVE IT
/ GET THE ORIGINAL FIRST INSTRUCTION
1 , GET THE ORIGI
/ REPLACE IT
/ REPLACE ITTER
SEETHE AC EGUAL TO -1
SEEREMENT THE RETURN PC
/ SET THE AC EGUAL TO - -1
/ DECREMENT THE RETURN PC
LPDATE THE USER FC
1 THE FOLLOW ING ROUTINES USE
, the pie-uart instructicns

$\begin{array}{ll}\text { t170 } & \text { RE } 102=617 C \\ 6161 & \text { WRITE } 1=t 161 \\ 6171\end{array}$

; ${ }_{\text {HAL }}^{J M S}$

/ TEST; DID II GET PLACED?
/ everything is ox so we can
/ NOM EXECUTE THE instruction
/ restdre the mg


| 1497 1498 | 7573 | 4161 | PUNCH, | cal | / output the ac to the tiy |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1499 | 7574 | 7466 |  | tal ${ }^{\text {c }}$ |  |
| 1500 | 7575 | 5776 |  | $\mathrm{Jmp}_{\text {I }}$. +1 | / link to the rest of the subroutine |
| 1501 | 7576 | 6374 |  | linker |  |
| 1502 |  |  |  |  |  |
| 1503 |  |  |  |  |  |
| 15 C 5 |  |  |  |  |  |
|  |  |  |  |  |  |
| 1506 | 6374 | 1144 | linker, | tad time | / recover the character |
| 1507 | 6375 | 1160 |  | tad savs | $\prime$ ADD TO THE CHECKSUM |
| 1508 | 6376 | 3160 |  | dCA savs | ¢ UPDATE THE NEW Crecksum |
| 1509 | 6377 | 5564 |  | return | / go back to the prcgram |
| 1510 |  |  |  |  |  |

end of pass 2

- errors detected



FIGURE 9-1

## INTRODUCTION

The INTERCEPT JR. AUDIO MODULE, 6957-AUD/VIS, pictured in Figure 9-1, is used in microprocessor tutorial courses developed by INTERSIL INC.

The user can "click" the speaker or produce tones by controlling the rate at which the speaker clicks; the user can read a switch register and load data to an LED display register in either binary or in both binary and octal.

The AUDIO card makes use of the three unused IOT instruction codes $64 \times 1,64 \times 4$ and $64 \times 5$ brought out to connector pins Y, C and 15 of the INTERCEPT JR. module.

The card should be plugged in with the LED display on top and the speaker below using the card edge connector designated "to INTERCEPT JUNIOR".

The switch register is connected to the DX bus via two 340098 three-state hex buffers. The LED binary register is driven by three $74 C 175$ quad D-1atches with their inputs connected to the DX bus. The true outputs of the latches drive three 4511 BCD to 7 segment decoder drivers. The D input of each of the 4511's is grounded so that the seven segment display can only display in octal. The display can be blanked by pulling the blanking inputs on the 4511 's low via the Display Control Switch S12.

All the switch outputs are pulled up to $V_{C C}$ via the 10 K resistor pack.
IOT 6401 along with DEVSEL and XTC drives a 4025 three input NOR so that during IOTA.DEVSEL. $\overline{\mathrm{XTC}}$ the $74 \mathrm{C74}$ flip-flop is clocked by the execution of this instruction. The flip-flop toggles every time it is clocked as its $\bar{Q}$ output is connected back to the D input. This turns the transistors in the push-pull driver alternately ON or OFF, charging and discharging the 68 microfarad capacitor through the speaker voice coil and producing an audible click.

IOT 6404 is also an output instruction and thus is gated with DEVSEL and XTC to produce a load pulse (inverted by a 4069) to the three quad D-latches connected to the DX bus. The latches will thus store the contents of the AC which are placed on the bus by the IM6100 during IOTA•DEVSEL. XTC.

IOT 6405 is an input instruction and is decoded along with DEVSEL and XTC to produce a strobe pulse at IOTA.DEVSEL•XTC time. This pulse is inverted by a 4069 and enables the tristate buffers onto the DX bus, and also turns 0 N the two 2 N 2222 transistors driving the $\mathrm{C}_{0}$ and $\mathrm{C}_{7}$ lines. The IM6100 thus reads the DX bus during IOTA•DEVSEL•XTC and loads the data into the accumulator.

The INTREQ and SKP lines to the IM6100 are multiplexed onto the same line. The data read strobe generated by an IOT 6405 enables the SKP line so that depression of the SKP switch will drive the SKP. line low. The INTREQ line is always enabled except during DEVSEL time. Actually, the SKP line is sampled only during DEVSEL•XTC, but for simplicity, interrupt requests are disabled even during DEVSEL.XTC. In any case, the INTREQ line is sampled only during the last cycle of an instruction execution during the first major state time.

The LINK bit drives an LED diode directly via a 4069.


## NUMBER SYSTEMS

INTERCEPT JR., as most digital computers, uses the binary system. Representation of binary numbers by positional notation is analogous to the common representation of decimal numbers by assigning ten different "weights" to each position. Any number of $n$ digits may be written as the string of digits.

$$
C_{n-1} C_{n-2} \cdots C_{1} C_{0}
$$

where $C$ 's can range from 0 to 9.
This actually stands for

$$
\begin{aligned}
& C_{n-1} \text { followed by }(n-1) \text { zeros }+ \\
& C_{n-2} \text { followed by }(n-2) \text { zeros }+ \\
& C_{n-3} \text { followed by }(n-3) \text { zeros }+ \\
& \vdots \\
& C_{1} \text { followed by } 1 \text { zero }+
\end{aligned}
$$

$$
C_{0}
$$

$$
\text { or } C_{n-1}(10)^{n-1}+C_{n-2}(10)^{n-2}+\ldots C_{1}(10)^{1}+C_{0}(10)^{0}
$$

For example, 1234 is $1000+200+30+4$ or $1 \times 10^{3}+2 \times 10^{2}+$ $3 \times 10^{1}+4$.

Similarly, in the binary system, any number may be represented by a string of coefficients

$$
B_{n-1} B_{n-2} \cdots B_{0} B_{1}
$$

which stands for

$$
B_{n-1}(2)^{n-1}+B_{n-2}(2)^{n-2}+B_{1}(2)^{1}+B_{0}(2)^{0}
$$

where the B's may be 0 or 1.
The "radix", or base of the binary system is 2 , whereas it is 0 in the case of the decimal system.

The reason that the binary system is universally used in digital computers is that it is very convenient and easy to provide for two states in digital circuits and this makes a binary representation of digital system states very practical.

Other physical systems may be easier to describe in a number system with a different number of states. To illustrate, consider this puzzle:

Given a scale balance, how many different weights would be needed to balance any object that could weigh a whole (integer) number of pounds up to 1000 pounds?

One way of looking at this puzzle is by imagining that the object is placed on one pan of the balance and the weights are added, or taken off, the other side until the pan balances.

Since a weight could either be on the pan, or not on the pan, we have two possible states for each weight--on or off the pan. By now, it may be intuitively apparent that we could take a group of weights, in ascending powers of two, and using them or not using them on the pan, we could balance any weight up to the sum total of all weights.

It takes ten binary digits, or "bits" for short, to represent any number from 0 to 1023. Our problem is solved by having ten weights, weighing $1,2,4,8,16,32,64,128,256,512$ pounds each.

We have gone from 1000 to 10 by making the binary connection. Can we do better? Actually, we can, by going just a little further along the same train of thought.

What if we were allowed to place the weight on the opposite pan, along side the object? This adds a third possible state to each weight. Now it can either be on the "normal" side, on the "object" side, or not on the balance at all. We have a three-valued, or a ternary system.

By putting the object on the "object" side, we are effectively giving it a negative weight, as it acts to force the "normal" side of the pan upwards. So each physical weight has three mathematical "weights" assigned to it, $0+1,-1$ according to where it is--off, on or opposite side of the pan.

It can be proved, but it should also be intuitively apparent that now we need weights in ascending powers of three. The weights required are $1,3,9,27,81,243,729$ so we have bettered our previous score by three.

Digital circuits are composed of vast quantities of two-state or bi-stable devices known as flip-flops.

In theory, binary numbers may be used to describe the condition of these flip-flops.

A system with 12 flip-flops could be represented by a 12 bit number, for example 101100111001 , where each bit represents the set or reset state of a particular flip-flop. Binary numbers are unwieldy to handle because of the long strings involved, so often a simplification is introduced.

Consider the numbers 0 through 15 written in their binary equivalent.

| $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 8 | 4 | 2 | 1 |  |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 1 | 0 | 10 |
| 1 | 0 | 1 | 1 | 11 |
| 1 | 1 | 0 | 0 | 12 |
| 1 | 1 | 0 | 1 | 13 |
| 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 1 | 1 | 15 |

Observe that in the "units", or $2^{0}$ position, the state changes, or "toggles" most often, for example every time the number increments. In the next or 21 position, the bits toggle every two increments, and in the $2^{2}$ position, every four times, etc.

Or, looking at this another way, the one bit groups 0 and 1 alternate every time, the two bit groups $00,01,10,11$ recur every fourth time, the three bit groups

000 )
001 )
010 )
011 )
100 )
101 )
110 )
111 )
recur every eight times, and so on.
Thus, to shorten binary numbers, we could encode these groups. The tradeoff is between the length of the number string, and the number of symbols required.

We could encode the two bit groups with four symbols.
000
011
$10 \quad 2$
113
Then we could represent the same number we had before as shown:
101100111001
$\begin{array}{llllll}2 & 3 & 0 & 3 & 2 & 1\end{array}$
The string has half the number of digits, but it took twice the number of symbols.

We could go further, and take three bit groups. Let us encode the group as follows:
$000 \quad 0$
0011
0102
0113
1004
1015
1106
1117
The previous example is split up into three bit groups as shown:
101100111001
$\begin{array}{llll}5 & 4 & 7 & 1\end{array}$
We now have one-third the number of digits in the string, but instead of only three times the number of symbols, we have four times the number of symbols. This is because the number of symbols is doubled every time we increase the group size by one more.

Proceeding further, using four bit groups. We will run out of numerals, so we will use some alphabetic characters to help encode the group.

| 0000 | 0 | 1000 | 8 |
| :--- | :--- | :--- | :--- |
| 0001 | 1 | 1001 | 9 |
| 0010 | 2 | 1010 | A |
| 0011 | 3 | 1011 | B |
| 0100 | 4 | 1100 | C |
| 0101 | 5 | 1101 | D |
| 0110 | 6 | 1110 | E |
| 0111 | 7 | 1111 | F |

Our 12 bit number may now be represented by three of the above codes:
$10110011 \quad 1001$

| or | B | 3 | 9 |
| :--- | :--- | :--- | :--- |

So, we have doubled the number of symbols to sixteen but reduced the length of our string only by one, from four to three. The code itself has also become a little unwieldy because the number of different symbols.

As a matter of fact, this representation by four bit groups is known as the hexadecimal system (base 16 system) and is widely used.

The system of representation with three bit groups encoded with the eight symbols 0 through 7 is known as the octal number system and is also in wide use.

We shall adopt the octal numbering system for INTERCEPT JR.
It should be evident by now that the choice is based purely on convenience and consistency with the available literature as almost all digital computers are fundamentally binary machines.

At this point, it is instructive to turn your machine ON. Press the CNTRL key and the MEM key and then keep pressing the MEM key. The address display will increment in an octal progression. By watching the addresses increment, the user can become familiar with the octal system.

To recapitulate, conversion from binary to octal is done by taking groups of three bits, starting from the least significant bit, filling in a zero or zeros to the most significant group, if necessary, and writing down the octal equivalent for each group.

Conversion from octal to binary is done by directly writing down three bits from each octal number.

INTERCEPT JR. uses two's complement arithmetic in its processing logic.

The processor performs binary addition between two operands but binary subtraction is best done adding the "negative" of one operand to the other. This requires an extra symbol to indicate the sign of the number. To avoid this, a form of representation known as two's complement has been devised to represent negative numbers.

To illustrate the concept involved, let us look at a couple of analogies in the decimal system. In the decimal system, we could use the "ten's complement" to represent negative decimal numbers. Consider a ruler marked off in centimeters. If zero is your reference point, then " 1 " would be the same as +1 . To measure " -7 ", you would have to turn the ruler around. Or, you could slide it so that the number 10 was opposite your reference point. Now, the point " 7 " is marked by the number 9 . That is, 9 is the 10's complement of 1. Similarly, 8 is the ten's complement of 2,7 is the ten's complement of 3 , etc., these numbers representing $-1,-2,-3$, etc.

To subtract one number from another, we add their ten's complement together and ignore the carry.

Thus 8 - 3 is given by adding 8 and 7 to get 15 and ignoring the carry to finally give 5.

The one's complement, by definition is obtained by subtracting each digit from one. In the binary system, this is particularly easy. All one has to do is to invert the bits.

00000101
One's complement
11111010
Add 1 to get 2's complement 11111011
By taking the two's complement again, we get the negative of a negative number, so we should get the original number back again.

11111011
One's complement
00000100
Add 1 to get 2's complement 00000101
Thus 8 - 3 in binary is 1000 - 0011, or taking two's complement $1000+(1100+1)=1000+1101=10101$ or $1010=5$ neglecting the high order carry.

| ADDRESS | MEMORY | SYMBOL |
| :---: | :---: | :--- |
|  |  |  |
| 0020 | 7200 | CLA |
| 0021 | 1026 | TAD 0026 |
| 0022 | 1027 | TAD 0027 |
| 0023 | 3025 | DCA 0025 |
| 0024 | 7402 | HLT |

We shall enter this program with INTERCEPT JR. via the keyboard to practice binary arithmetic. At this point, it is sufficient to know that CLA stands for clear accumulator, TAD for binary ADD, DCA for deposit into memory and HLT for halt.

The octal numbers on the left are successively numbered memory locations or "addresses" and the numbers on the right are the octal representations for the binary data that will be stored in these memory locations.

Each location can store four octal digits, that is, twelve binary digits, or bits. Each location may be thought of as a row of twelve flip-flops that are set or reset according to the data to be stored.

To enter this program, turn on the machine and perform the following sequence of key depressions:

CONTRL SETPC 00020
This enters the starting address.
$\begin{array}{llllll}\text { CONTRL MEM } & 2 & 0 & 0\end{array}$
This enters the first instructions.
MEM This increments the address.
$\begin{array}{llllll}\text { CNTRL MEM } 10 & 2 & 6\end{array}$
This enters the second instruction in location 0021.
MEM Increments address.
Finally, after HLT is entered, press MEM twice to step the address to 0026.

Now, enter an octal number, for example 7, into this address, step MEM again and enter a second octal number, for example 10. These are the operands in location 0026 and 0027 . The program will add them and place the result in lcoation 0025. In this case, 0017 will be seen in this location.

Now, to run the program, we have to get back to the beginning, so press

$$
\begin{array}{llllll}
\text { CONTRL SETPC } & 0 & 0 & 2 & 0
\end{array}
$$

The display will show the address and the instruction.

CONTRL RUN
The program will be executed, and the processor will halt, showing the result in location 0025. Note that if the sum of the two numbers is greater than 7777 in octal, a carry out or overflow will occur from the most significant bit position, setting the LINK bit in the processor.

Practice different addition problems on paper, in binary, then in octal and check them on INTERCEPT JR.

At this point, think of all the numbers as unsigned positive integers. Now, think of the numbers as signed two's complement numbers.

Write down two numbers, and subtract one from the other using this program to add one operand to the two's complement of the other operand.

EXAMPLE:
$000 \quad 111 \quad 000 \quad 111$ or 0707
$111000 \quad 111000$ or 7070
added together
$111111 \quad 111 \quad 111$ or 7777
If 7070 is considered as a negative number, then, by taking the two's complement, we get:

| 000 | 111 | 000 | 111 | + | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 000 | 111 | 001 | 000 | or | 0710 |

That is $0707-0710=7777$. This can be seen to be true because 0710 is just one greater than 0707 and 7777 is obviously -1 (two's complement $=0000+1$ ).

Since data entry and readout in INTERCEPT JR. is in octal, it may be convenient to work in eight's complement notation. This is a direct extension of the previously described technique:

EXAMPLE: $\quad$ Subtract 34568 from 71428
A) 7's complement of $34568 \quad 4321_{8}$
B) add 1 to get 2 's complement $4322_{8}$
C) add to $7142 \quad 71428$

134648
D) discard high order
carry to give answer $=3464_{8}$

We shall now explore in greater detail the advantages of two's complement arithmetic.

As explained previously, to form the two's complement of a binary number, the one's complement is taken and one is added to it.

In general, this works with any radix (base). That is, the complement with respect to the largest single digit integer in the system is taken, and one is added to it to give the radix complement.

In particular, the binary system lets us implement the one's complement in a simple way. You simply invert the bits. This is very easily done in almost all modern digital logic families because inversion is a function basic to them all.

In many circuits, the true and inverted levels are available at the same time (flip-flops) and one just has to select the desired leveT.

The addition of 1 is also easy to do because the capability to add must be present anyway.

Thus 2's complement conversion, in conjunction with standard adders, allows the processor to do signed arithmetic. Multiplication and division are done by programming suitable algorithms, that is, computational sequences. We shall study these techniques later in this text.

The following program computes the two's complement of a binary number. Bear in mind that the number is entered in octal, and the two's complement is also displayed in octal.

| ADDRESS | MEMORY | SYMBOLIC |
| :---: | :---: | :--- |
| 0020 | 7200 | CLA / Clear accumulator |
| 0021 | 1026 | TAD 0026 / Read data in 26 |
| 0022 | 7040 | CMA / Complement accumulator |
| 0023 | 1027 | TAD 0027 / Add one |
| 0024 | 3026 | DCA 0026 / Deposit into 26 |
| 0025 | 7402 | HLT / Halt |
| 0026 |  | /Result and user entered data |
| 0027 | 0001 | $0001 /$ DATA $=1$ |

Enter this program exactly as explained in example one. Notice that this program uses data supplied by the user as well as data contained in the program itself

What if we would like to use both the program examples together?
If you look at the memory addresses used by the two programs, they look very similar. In fact, we just wrote over the first example and effectively lost it.

Let us assume we want to keep both example 1 and example 2 in memory. Since we wrote over example 1, let us choose to relocate it. Go back to the listing for that example and take a look at the symbolic code.

The octal numbers following the mnemonics are memory addresses that are referenced by the instructions.

All we have to do is to alter the memory references according to where the program is going to be relocated and make sure that the data is entered in the proper addresses where the program expects to find it.

Let us move the program up to twenty locations. All addresses must have twenty added to them and the three memory reference instructions must also have twenty added to them.

| 0040 | 7200 |
| :--- | :--- |
| 0041 | 1046 |
| 0042 | 7040 |
| 0043 | 1047 |
| 0044 | 3046 |
| 0045 | 7402 |
| 0046 |  |
| 0047 | 0001 |

Enter this as explained before. Naturally, the data must be entered into 46 and the result will also be in 46 . Run a few examples and check out the program

Now we can do signed arithmetic by using one program for addition and the other for calculating two's complement. The only problem is, each time we have to enter data, execute, read data and then repeat the process for the other program.

ARITHMETIC PROGRAMMING EXAMPLE \#3

This brings us to the concept of linking programs together and passing parameters between them.

For example, we can link the two programs into a single program that subtracts one number from another and displays the result in two's complement notation.

One program must give the other program the number to be converted and receive the two's complement result from it so it can finish the addition, for example subtraction of the original number, and display the result.

We pass parameters by storing data where both programs can reference it. We pass control by using unconditional branch or jump instructions to change the flow of the program. A jump instruction specifies the location from which the next instruction is to be fetched.

| ADDRESS | MEMORY | SYMBOLIC |
| :---: | :---: | :--- |
| 0020 | 7200 | CLA |
| 0021 | 1026 | TAD 0026 |
| 0022 | 7040 | CMA |
| 0023 | 1027 | TAD 0027 |
| 0024 | 3046 | DCA 0046 |
| 0025 | 5040 | JMP 0040 |
| 0026 |  | / DATA 1 |
| 0027 | 0001 | 0001 |
| 0040 | 7200 | CLA |
| 0041 | 1046 | TAD 0046 |
| 0042 | 1047 | TAD 0047 |
| 0043 | 3045 | DCA 0045 |
| 0044 | 7402 | HLT |
| 0045 |  | / RESULT DISPLAYED : DATA 2 - DATA 1 |
| 0046 |  | / DATA STORED BY FIRST PART OF PROGRAM |
| 0047 |  | / DATA 2 |

Note that location 24 is changed to store the two's complement of DATA 1 in location 46 instead of 26 . Location 25 contains a JUMP to 0040 instead of a HLT. This causes the computer to fetch the next instruction from location 40 and, thus, execute the second segment of the program which finally halts showing the result of the subtraction in location 45.

Note that we could have relocated the data in 27 elsewhere and filled the space from 25 to 40 with NOP instruction, No Operation. This would have let the computer ripple down to the second segment of the program but would have been wasteful of memory space and not permitted the introduction of the JMP instruction.

A further simplification would have been to use the instruction CMA IAC or 7041 in location 0022. This would have eliminated the TAD instruction in 0023 and the data stored in 0027. CMA IAC
complements the accumulator, then increments it in the same memory cycle. This is an example of the use of combinations of microinstructions. When using such combinations, the "logical sequence" of execution of the microinstructions must be carefully studied. In this example, for instance, CMA must be performed before the IAC. Refer to the IM6100 brochure for details on logical sequences.

Additional Reference: | "Introduction to Programming", Digita1 |
| :--- |
| Equipment Corporation Software Distribution |
| Centers - 146 Main Street, Maynard, MA |
|  |
|  |
|  |
|  |
|  |
|  |
| View, CA 1400 Terrabella Road, Mountain |

ADDITION AND MULTIPLICATION TABLES
Addition
Multiplication
Binary Scale
$0+1=\begin{aligned} & 0+0=0 \\ & 1+0=1 \\ & 1+1=10\end{aligned}$
$0 \times 1=\begin{array}{lll}0 & \times & 0=0 \\ 1 & \times & 0=0 \\ 1 & \times 1=1\end{array}$

Octal Scale

| 0 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 02 | 03 | 04 | 05 | 06 | 07 | 10 |
| 2 | 03 | 04 | 05 | 06 | 07 | 10 | 11 |
| 3 | 04 | 05 | 06 | 07 | 10 | 11 | 12 |
| 4 | 05 | 06 | 07 | 10 | 11 | 12 | 13 |
| 5 | 06 | 07 | 10 | 11 | 12 | 13 | 14 |
| 6 | 07 | 10 | 11 | 12 | 13 | 14 | 15 |
| 7 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |


| 1 | 02 | 03 | 04 | 05 | 06 | 07 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2 | 04 | 06 | 10 | 12 | 14 | 16 |
| 3 | 06 | 11 | 14 | 17 | 22 | 25 |
| 4 | 10 | 14 | 20 | 24 | 30 | 34 |
| 5 | 12 | 17 | 24 | 31 | 36 | 43 |
| 6 | 14 | 22 | 30 | 36 | 44 | 52 |
| 7 | 16 | 25 | 34 | 43 | 52 | 61 |

## INTRODUCTION

This appendix briefly reviews truth tables as applied to simple logic elements, both combinatorial and sequential. Timing diagrams and state diagrams are illustrated using flip-flops as examples.

## TRUTH TABLES

AND FUNCTION
Symbol for AND gate


Output is true only if all inputs are true, that is, input 1 AND input 2 AND...AND input $N$

Input 1 Input 2 ..... Input $N$ Output

| 0 | 1 | $\ldots \ldots$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\cdots \cdots$ | 1 | 0 |
| 0 | 0 | $\cdots \cdots$ | 0 | 0 |
| 1 | 0 | $\cdots \cdots$ | 0 | 0 |
| 1 | 0 | $\cdots$ |  |  |
|  |  | $\vdots$ |  |  |


| 1 | 1 | alls | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |

This table shows a conventional positive logic AND gate, with 1 representing logic high or true, and 0 representing logic low or false. Thus, only one combination of the inputs gives a high output.


Output is true if at least one of the inputs is true, for example Input 1 OR Input 2 OR...Input $N$ OR any combination of true inputs yields a true output.

Input 1 Input 2 ..... Input N Output

| 0 | 0 | all 0 's | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | $\cdots \cdots$ | 0 | 1 |
| 1 | 1 | $\cdots \cdots$ | 0 | 1 |
| 0 | 0 | $\cdots$ | 1 | 1 |

Here, only one of the $2^{N}$ possible input combinations namely all $\overline{0^{\prime} s}$ will yield a false or low output.

NOT FUNCTION
Symbol for inverter
A)


OR
B)


Output is logical inversion of input.
Input Output


0
1
The position of the "bubble" tells you what the active level of the input is expected to be by the designer. Quite often, it is drawn as in A above.

NAND FUNCTION
Symbol for NAND gate

$\begin{array}{lll}1 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 0 & 0 & 1\end{array}$
This is the same as an AND gate followed by an inverter.

## NOR FUNCTION

Symbol for NOR gate

$\begin{array}{lll}0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0\end{array}$
This is the same as an OR gate followed by an inverter.

## EXCLUSIVE-OR FUNCTION

Symbol for EX-OR gate


| 0 | 0 | 0 |
| :--- | :--- | :--- |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Output is true if Input A OR B but not BOTH are true. Note that this gate can be used to detect the fact that the inputs are identical. Thus, it is used quite often in digital comparators.

D-TYPE FLIP-FLOPS
Symbol

TRUTH TABLE


Input
Clock Clear
Preset
0
1
0
1
1
1
1
1

Output
Q $\bar{Q}$
11
01
10
STABLE
STABLE
STABLE
$\begin{array}{ll}0 & 1 \\ 1 & 0\end{array}$

The truth table for a D flip-flop is complicated by the sequential nature of this logic device. Strictly speaking, truth tables should represent combinatorial logic properties only.

In this case, the truth table also shows the edgetriggered action of the flip-flop with $\downarrow$ representing the negative going edge and $\uparrow$ the positive going edge. 0 and 1 show stable levels.

The table is really a hybrid of a combinatorial truth table and a state table.

This flip-flop is a synchronous storage element. In other words, it stores data using a clock signal to synchronize the operation. In this case, the device is positive-going edge triggered, or simply, positive edge triggered.

The bottom two lines show that as long as the clear and present inputs are high, the positive clock edge loads the flip-flop with the data at $D$ such that the Q output reflects the D input. The $\bar{Q}$ output is always supposed to be the inverse of the $Q$ input.

All other conditions of the clock--high, low, or negative edge, have no effect and the outputs remain stable (at the value loaded on the previous positive edge).

The $D$ flip-flop thus delays data by one clock period. Note that during the preceding discussion, the clear and preset inputs were assumed high.

These inputs are asynchronous, and so can change the outputs regardless of the clock or data input.

The bubbles indicate active low operation.
When both asynchronous, or "direct" inputs are low, both Q and $\overline{\mathrm{Q}}$ go high, so this condition is normally forbidden.

In sequential circuits, other time related parameters are generally specified. Thus data inputs generally have to meet setup and hold times with respect to the active edge of the clock, or "interrogating" edge. A setup time is the time the data must be present before the active edge, and the hold time is the time for which it must continue to be present--"held", after the active edge in order for proper operation. Sequential device operation can be much better understood using another graphical technique known as a timing diagram. Such diagrams bring out the time-sequential interactions in these devices much more clearly. The next section will deal with timing diagrams.

TIMING DIAGRAMS

Shown below is a timing diagram for a $D$ flip-flop.


## STATE DIAGRAMS

Sequential circuits inherently contain storage elements each of which may be in one of two stable states. Each "state" of a digital system, as explained in the section on truth tables, could be represented by a binary number. The system changes states in response to internal and/or external conditions. The state transition may be synchronous to a clock pulse train or asynchronous. Asynchronous sequential circuits will not be covered in detail in this book, and we shall deal only with clocked logic.

State tables and state transition diagrams are additional tools of analysis and design that digital engineers use.

As an example, we shall show the state table and state transition diagram for the J-K flip-flop.

| $Q_{n}$ | $J_{n}$ | $K_{n}$ | $Q_{n+1}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

The transition, if any, from $Q_{n}$ to $Q_{n+1}$ ( $Q$ at time $t_{n}$ and $Q$ at time $t_{n+1}$ ) is triggered by the negative going edge of the clock.

In words, when $J$ and $K$ are zero, the outputs do not change. When $J$ and $K$ are both one, the output toggles at every clock pulse and when $J$ and $K$ are at opposite levels, $Q$ follows $J$ (and $\bar{Q}$ follows K).

Another form of the state table shows this relationship:

$$
J_{n}=0, K_{n}=0
$$

$$
J_{n}=0, K_{n}=1
$$

$$
J_{n}=1, K_{n}=0
$$

$$
J_{n}=1, K_{n}=1
$$

| Present State | Next State | Next State | Next State | Next State |
| :---: | :---: | :---: | :---: | :---: |
| $Q_{n}$ | $Q_{n+1}$ | $Q_{n+1}$ | $Q_{n+1}$ | $Q_{n+1}$ |
| 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 |

The number of inputs and outputs in a digital system are not related to the number of states. They only determine the number of paths along which a change of state may occur. In this specific case, the output is also the state.


The state diagram shows the different states of a digital system and the conditions necessary to cause the system to change states.

Information that is not shown on a state transition diagram is presented in other visual aids such as timing diagrams.

Thus, in general, a complex system must be studied with the aid of many different tools in order to gain insight into the operation of the system from many different angles.

Digital systems may be "hardwired" or programmable. Hardwired digital systems have many logic devices scattered at random and many operations are done in parallel.

This "random logic" consists of such standard SSI and MSI functions as counters, multiplexers, decoders, latches, registers, etc.

Programmable logic systems usually have denser, more regularly arrayed chips such as ROMs, PROMs, RAMs, FPLAs, microprocessors, etc. and substitute many sequential operations for a single parallel operation, though this is not always the case.

Such systems replace the "randomness" in the logic with random bit patterns in the memory components. Programmable logic systems are gaining popularity with the advent of inexpensive LSI storage and processor devices.

## APPENDIX C

## OCTAL-DECIMAL INTEGER CONVERSION TABLE







# APPENDIX D <br> INSTRUCTION SUMMARY <br> AND <br> BIT ASSIGNMENTS 



## PROCESSOR IOT INSTRUCTIONS



GROUP I OPERATE MICROINSTRUCTIONS


GROUP 2 OPERATE MICROINSTRUCTIONS


GROUP 3 OPERATE MICROINSTRUCTIONS


ABSOLUTE ADDRESS: A binary number that is permanently assigned as the address of a memory storage location.

ACCESS TIME: The time required to locate an off-line storage location.

ACCESSING DATA: The process of locating the off-line storage location with which data is to be transferred.

ACCUMULATOR: A 12-bit register in which the result of an operation is formed; abbreviation: AC.

ADDRESS: A label, name, or number which designates a location where information is stored.

ADDRESSING: The term given to the act of selecting a word in memory.

ALGORITHM: A prescribed set of well-defined rules or processes for the solution of a problem in a finite number of steps.

ALPHANUMERIC: Pertaining to a character set that contains both letters and numerals, and usually other characters.

## ARGUMENT:

1. A variable or constant which is given in the call of a subroutine as information to it.
2. A variable upon whose value the value of a function depends. 3. The known reference factor necessary to find an item in a table or array (i.e. the index).

ARITHEMETIC AND LOGIC UNIT (ALU): The unit which performs both arithmetic and logic operations.

ARITHMETIC UNIT: The component of a computer where arithmetic and logical operations are performed.

ASCII: An abbreviation for American Standard Code for Information Interchange.

ASSEMBLE: To translate from a symbolic program to a binary program by substituting binary operation codes for symbolic operation codes and absolute or relocatable addresses for symbolic addresses.

ASSEMBLER: A program which translates symbolic op-codes into machine language and assigns memory locations for variables and constants.

AUTO-INDEXING: When one of the absolute locations from 0010 through 0017 is addressed indirectly, the content of that location is incremented by one, rewritten in that same location, and used as the effective address of the current instruction.

AUXILLARY STORAGE: Storage that supplements memory such as disk or tape.

BASE ADDRESS: A given address from which an absolute address is derived by combination with a relative address, synonymous with address constant.

BINARY: Pertaining to the number of system with a radix of two.
BINARY CODE: A code that makes use of exactly two distinct characters, 0 and 1.

BIT: A binary digit. In the IM6100 microprocessor each word is composed of 12 bits.

BLOCK: A set of consecutive machine words, characters, or digits handled as a unit, particularly with reference to I/O.

BOOTSTRAP: A technique or device designed to bring a program into the computer from an input device.

BRANCH: A point in a routine where one of two or more choices is made under control of the routine.

BUFFER: A storage area.
BUG: A mistake in the design or implementation of a program resulting in erroneous results.

BYTE: A group of binary digits usually operated upon as à unit.

CALL: To transfer control to a specified routine.
CALLING SEQUENCE: A specified set of instructions and data necessary to set up and call a given routine.

CENTRAL PROCESSING UNIT: The unit of a computing system that includes the circuits controlling the interpretation and execution of instructions--the computer proper, excluding I/O and other peripheral devices.

CHARACTER: A single letter, numeral, or symbol used to represent information.

CLEAR: To erase the contents of a storage location by replacing the contents, normally with zeros or spaces; to set to zero.

CODING: To write instructions for a computer using symbols meaningful to the computer, or to an assembler, compiler or other language processor.

COMMAND: A user order to a computer system, usually given through a Teletype keyboard.

COMMAND DECODER: That part of a computer system which interprets used commands. Also called command-string decoder.

COMPATIBILITY: The ability of an instruction or source language to be used on more than one computer.

COMPILE: To produce a binary-coded program from a program written in source (symbolic) language, by selecting appropriate subroutines from a subroutine library, as directed by the instructions or other symbols of the source program. The linkage is supplied for combining the subroutines into a workable program, and the subroutine and linkage are translated into binary code.

COMPILER: A program which translates statements and formulas written in a source language into a machine language program, e.g. a FORTRAN Compiler. Usually generates more than one machine instruction for each statement.

COMPLEMENT: (One's) To replace all 0 bits with 1 bits and vice versa. (Two's) To form the one's complement and add 1.

CONDITIONAL ASSEMBLY: Assembly of certain parts of a symbolic program only if certain conditions have been met.

CONDITIONAL SKIP: Depending upon whether a condition within the program is met, control may transfer to another point in the program.

CONSOLE: Usually the external front side of a device where controls and indicators are available for manual operation of the device.

## CONVERT:

1. To change numerical data from one radix to another. 2. To transfer data from one recorded format to another.

CORE MEMORY: The main high-speed storage of a computer in which binary data is represented by the switching polarity of magnetic cores.

COUNT: The successive increase or decrease of a cumulative total of the number to times an event occurs.

COUNTER: A register or storage location (variable) used to represent the number of occurrences of an operation.

CURRENT LOCATION COUNTER: A counter kept by an assembler to determine the address assigned to an instruction or constant being assembled.

CURRENT PAGE: The page of memory "pointed to" or addressed by the Program Counter. The page we are on.

CYCLE TIME: The length of time it takes the computer to reference one word of memory.

DATA: A general term used to denote any or all facts, numbers, letters and symbols. It connotes basic elements of information which can be processed or produced by a computer.

DATA BREAK: A facility which permits I/O transfers to occur on a cycle-stealing basis without disturbing program execution.

DEBUG: To detect, locate and correct mistakes in a program.
DEVICE FLAGS: One-bit registers which record the current status of a device.

DIGITAL COMPUTER: A device that operates on discrete data, performing sequences of arithmetic and logical operations on this data.

DIRECT ADDRESS: An address that specifies the location of an instruction operand.

DOUBLE PRECISION: Pertaining to the use of two computer words to represent one number. In the IM6100 a double precision result is stored in 24 bits.

DUMP: To copy the contents of all or part of core memory, usually onto an external storage medium.

EFFECTIVE ADDRESS: The address actually used in the execution of a computer instruction.

EXECUTE: To carry out an instruction or run a program on the computer.

EXTERNAL STORAGE: A separate facility or device on which data usable by the computer is stored (such as paper tape, tape or disk.

FIELD:

1. One or more characters treated as a unit.
2. A specified area of a record used for a single type of data.
3. A division of memory on a IM6100 computer referring to a 4 K section of core.

FILE: A collection of related records treated as a unit.
FLAG: A variable or register used to record the status of a program or device. In the latter case, also called a device flag.

FLIP-FLOP: A device with two stable states.
FLOATING POINT: A number system in which the position of the radix point is indicated by one part of the number (the exponent) and another part represents the significant digits (the mantissa), I/O.

FLOWCHART: A graphical representation of the operations required to carry out a data processing operation.

HARDWARE: Physical equipment, e.g., mechanical, electrical or electronic devices.

HEAD: A component that reads, records or erases data on a storage device.

INDIRECT ADDRESS: An address in a computer instruction which indicates a location where the address of the referenced operand is to be found.

INITIALIZE: To set counters, switches, and addresses to zero or other starting values at the beginning of, or at prescribed points in, a computer routine.

INSTRUCTION: A command which causes the computer or system to perform an operation. Usually one line of a source program.

INSTRUCTION FETCH (IFETCH): The act of completing an instruction address to memory and returning to the Microprocessor with the instruction.

INSTRUCTION REGISTER (IR): The register which holds the instruction when it is obtained, or received, from memory.

INTERNAL STORAGE: The storage facilities forming an integral physical part of the computer and directly controlled by the computer. Also called main memory.

INTERPRETER: A program that translates and executes source language statements at run time.

I/0: Abbreviation for input/output.

JOB: A unit of code which solves a problem, i.e. a program and all its related subroutines and data.

JUMP: A departure from the normal sequence of executing instructions in a computer.

K: An abbreviation for the prefix kilo, i.e. 1000 in decimal notation.

LABEL: One or more characters used to identify a source language statement or line.

LANGUAGE, ASSEMBLY: The machine-oriented programming language used by an assembly system.

LANGUAGE, COMPUTER: A systematic means of communicating instructions and information to the computer.

LANGUAGE, MACHINE: Information that can be directly processed by the computer, expressed in binary notation.

LANGUAGE, SOURCE: A computer language such as PAL III or FOCAL in which programs are written and which require extensive translation in order to be executed by the computer.

LEADER: The blank section of tape at the beginning of the tape.
LEAST SIGNIFICANT DIGIT: The right-most digit of a number.
LIBRARY ROUTINES: A collection of standard routines which can be incorporated into larger programs.

LINE FEED: The Teletype operation which advances the paper by one line.

LINE NUMBER: In source languages such as FOCAL, BASIC, and FORTRAN, a number which begins a line of the source program for purposes of identification. A numeric label.

LINK:

1. A one-bit register in the IM6100.
2. An address pointer generated automatically by the PAL-D or MACRO-8 Assembler to indirectly address an off-page symbol.
3. An address pointer to the next element of a list, or the next block number of a file.

LIST:

1. A set of items.
2. To print out a listing on the line printer or Teletype.

LOAD: To place data into internal storage.

LOCATION: A place in storage or memory where a unit of data or an instruction may be stored.

LOOP: A sequence of instructions that is executed repeatedly until a terminal condition prevails.

MACHINE LANGUAGE PROGRAMMING: In this text, synonymous with assembly language programming. This term is also used to mean the actual binary machine instructions.

MACRO INSTRUCTION: An instruction in a source language that is equivalent to a specified sequence of machine instructions.

MANUAL INPUT: The entry of data by hand into a device at the time of processing.

MANUAL OPERATION: The processing of data in a system by direct manual techniques.

MASK: A bit pattern which selects those bits from a word of data which are to be used in some subsequent operation.

MASS STORAGE: Pertaining to a device such as disk or tape which stores large amounts of data readily accessible to the central processing unit.

MATRIX: A rectangular array of elements. Any table can be considered a matrix.

MEMORY:

1. The alterable storage in a computer.
2. Pertaining to a device in which data can be stored and from which it can be retrieved.

MEMORY ADDRESS REGISTER (MAR): The register which contains the address where information is to be read from memory or written (stored) into memory.

MEMORY PAGING: A system by which a memory is subdivided in order to permit addressing with a limited number of binary bits.

MEMORY PROTECTION: A method of preventing the contents of some part of main memory from being destroyed or altered.

MICROCOMPUTER: A complete small computing system that usually sells for less than $\$ 5,000$ and whose main processor building blocks are made of semiconductor integrated circuits. In function and structure it is similar to a minicomputer, with the main difference being price, size, speed and computing power.

MICROPROCESSOR: The semiconductor central processing unit (CPU) and one of the principal components of the microcomputer. The elements of the microprocessor are frequently contained on a single chip or within the same package but sometimes distributed over several chips. Microprocessors can contain registers, an arithmetic logic unit, a PLA, and associated timing and control logic.

MINICOMPUTER: A computer whose main frame sells for less than $\$ 25,000$. Usually it is a parallel binary system with 8,12 16, 18, or 24-bit word lengths incorporating semiconductor or magnetic memory offering 4 K words to 32 K words of storage. A naked minicomputer is one without cabinet, console and power supplies and consists of as little as a single PC card selling for less than $\$ 1,000$.

MONITOR: The master control program that observes, supervises, controls or verifies the operation of a system.

MQ REGISTER: A register which is program accessible and interacts with the Accumulator.

## NESTING:

1. Including a program loop inside loop. Special rules apply to the nesting of FORTRAN DO-10ops.
2. Algebraic nesting, such as ( $A+B^{*}(C+D)$ ), where execution proceeds from the innermost to the outermost levet.

NORMALIZE: To adjust the exponent and mantissa of a floatingpoint number so that the mantissa appears in a prescribed format.

OBJECT PROGRAM: The binary coded program which is the output after translation of a source language program.

OCTAL: Pertaining to the number system with a radix of eight.
OFF-LINE: Pertaining to equipment or devices not under direct control of the computer, or processes performed on such devices.

ON-LINE: Pertaining to equipment or devices under direct control of the computer and to programs which respond directly and immediately to user commands.

OPERAND:

1. A quantity which is affected, manipulated or operated upon.
2. The address, or symbolic name, portion of an assembly language instruction.

OPERATOR: The symbol or code which indicates an action (or operation) to be performed, e.g. + or TAD.

OR: (Inclusive) A logical operation such that the result is true if either or both operands are true, and false if both operands are false. (Exclusive) A logical operation such that the result is true if either operand is true, and false if either or both operands are false. When neither case is specifically indicated, Inclusive OR is assumed.

ORIGIN: The absolute address of the beginning of a section of code.

OUTPUT: Information transferred from the internal storage of a computer to output devices or external storage.

OVERFLOW: A condition that occurs when a mathematical operation yields a result whose magnitude is larger than the program is capable of handling.

PAGE: A 128 -word section of IM6100 memory beginning at an address which is a multiple of 200.

PASS: One complete cycle during which a body of data is processed. An assembler usually requires two passes during which a source program is translated into binary code.

PATCH: To modify a routine in a rough or expedient way.
PERIPHERAL EQUIPMENT: In a data processing system, any unit of equipment distinct from the central processing unit which may provide the system with outside storage or communication.

POINTER ADDRESS: Address of a memory location containing the actual (effective) address of desired data.

PRIORITY INTERRUPT: An interrupt which is given preference over other interrupts within the system.

PROCEDURE: The course of action taken for the solution of a problem.

PROGRAM COUNTER (PC): The register which contains, at any given time, the address in memory of the next instruction.

PROGRAMMED LOGIC ARRAY (PLA): That section of the Microprocessor which correctly sequences the Microprocessor for the appropriate instruction.

PSEUDO-OP: See Pseudo-operation.
PSEUDO-OPERATION: An instruction to the assembler; an operation code that is not part of the computer's hardware command repertoire.

PUSHDOWN LIST: A list that is constructed and maintained so that the next item to be retrieved is the item most recently stored in the list.

QUEUE: A waiting list. In time-sharing, the monitor maintains a queue of user programs waiting for processing time.

RADIX: The base of a number system; the number of digits symbols required by a number system.

RANDOM ACCESS: A storage device in which the addressability of data is effectively independent of the location of the data. Synonymous with direct access.

RANDOM ACCESS MEMORY: A memory whose content can be predetermined, stored indefinitely, changed at will and retrieved at random

READ ONLY MEMORY: A memory whose content, once predetermined, is permanent and can not be changed.

REAL-TIME: Pertaining to computation performed while the related physical process is taking place so that results of the computation can be used in guiding the physical process.

RECORD: A collection of related items of data treated as a unit.

RECURSIVE SUBROUTINE: A subroutine capable of calling itself.
REGISTER: A device capable of storing a specified amount of data, usually one word.

RELATIVE ADDRESS: The number that specified the difference between the actual address and a base address.

RELOCATABLE: Used to describe a routine whose instructions are written so that they can be located and executed in different parts of core memory.

RESPONSE TIME: Time between initialing an operation from a remote terminal and obtaining the result. Includes transmission time to and from the computer, processing time and access time for files employed.

RESTART: To resume execution of a program.
ROUTINE: A set of instructions arranged in proper sequence to cause the computer to perform a desired task. A program or subprogram.

RUN: A single, continuous execution of a program.

SEGMENT:

1. That part of a long program which may be resident in memory at any one time.
2. To divide a program into two or more segments or to store part of a routine on an external storage device to be brought into core as needed.

SERIAL ACCESS: Pertaining to the sequential or consecutive transmission of data to or from memory, as with paper tape: contract with random access.

SHIFT: A movement of bits to the left or right frequently performed in the accumulator.

SIMULATE: To represent the function of a device, system or. program with another device, system or program.

SINGLE STEP: Operation of a computer in such a manner that only one instruction is executed each time the computer is started.

SOFTWARE: The collection of programs and routines associated with a computer.

SOURCE LANGUAGE: See Language, source.
SOURCE PROGRAM: A computer program written in a source 1 anguage.

STATEMENT: An expression or instruction in source language.
STORAGE ALLOCATION: The assignment of blocks of data and instructions to specified blocks of storage.

STORAGE CAPACITY: The amount of data that can be contained in a storage device.

STORAGE DEVICE: A device in which data can be entered, retained and retrieved.

STORE: To enter data into a storage device.
STRING: A connected sequence of entities such as characters in a command string.

SUBROUTINE, CLOSED: A subroutine not stored in the main part of a program, such a subroutine is normally called or entered with a JMS instruction and provision is made to return control to the main routine at the end of the subroutine.

SUBROUTINE, OPEN: A subroutine that must be relocated and inserted into a routine at each place it is used.

SUBSCRIPT: A number or set of numbers used to specify a particular item in an array.

SWAPPING: In a time-sharing environment, the action of either temporarily bringing a user program into core or storing it on the system device.

SWITCH: A device or programming technique for making selections.

SYMBOL TABLE: A table in which symbols and their corresponding values are recorded.

SYMBOLIC ADDRESS: A set of characters used to specify a memory location within a program.

SYMBOLIC EDITOR: A system library program which helps users in the preparation and modification of source language programs by adding, changing or deleting lines of text.

SYSTEM: A combination of software and hardware which performs specific processing operations.

TABLE: A collection of data stored for ease of reference, generally as an array.

TEMPORARY REGISTER (TEMP): A register which is used primarily as a latch for the result and ALU operation before it is sent to the destination register to avoid race conditions.

TEMPORARY STORAGE: Storage locations reserved for immediate results.

TERMINAL: A peripheral device in a system through which data can enter or leave the computer.

TIMESHARING: A method of allocating central processor time and other computer resources to multiple users so that the computer, in effect, processes a number of programs simultaneously.

TIME QUANTUM: In time-sharing, a unit of time allotted to each user by the monitor.

TOGGLE: To use switches to enter data into the computer memory.
TRANSLATE: To convert from one language to another.
TRUNCATION: The reduction of precision by dropping one or more of the least significant digits, e.g. 3.141592 truncated to four decimal digits is 3.141 .

UNDERFLOW: A condition that occurs when a floating point operation yields a result whose magnitude is smaller than the program is capable of expressing.

USER: Programmer or operator of a computer.

VARIABLE: A symbol whose value changes during execution of a program.

WORD: With the IM6100, a 12-bit unit of data which may be stored in one addressable location.

WRITE: To transfer information from memory to a peripheral device or to auxiliary storage.

ZERO PAGE: The first page in the subdivided memory.

ZOMBIE: Appearance assumed by programmer attempting to debug undocumented object code.

CHARACTER CODES

| 8-bit ASCII CODE | 6-bit CODE | CHARACTER <br> REPRESENTATION | REMARKS |
| :---: | :---: | :---: | :---: |
| 240 | 40 |  | space (non-printing) |
| 241 | 41 | ! | exclamation point |
| 242 | 42 | " | quotation marks |
| 243 | 43 | \# | number sign |
| 244 | 44 | \$ | dollar sign |
| 245 | 45 | \% | percent |
| 246 | 46 | \& | ampersand |
| 247 | 47 | 1 | apostrophe or acute accent |
| 250 | 50 | ( | opening parenthesis |
| 251 | 51 | ) | closing parenthesis |
| 252 | 52 | * | asterisk |
| 253 | 53 | + | plus |
| 254 | 54 | , | comma |
| 255 | 55 | - | minus sign or hyphen |
| 256 | 56 | - | period or decimal point |
| 257 | 57 | / | slash |
| 260 | 60 | 0 |  |
| 261 | 61 | 1 |  |
| 262 | 62 | 2 |  |
| 263 | 63 | 3 |  |
| 264 | 64 | 4 |  |
| 265 | 65 | 5 |  |
| 266 | 66 | 6 |  |
| 267 | 67 | 7 |  |
| 270 | 70 | 8 |  |
| 271 | 71 | 9 |  |
| 272 | 72 | : | colon |
| 273 | 73 | ; | semicolon |
| 274 | 74 | < | less than |
| 275 | 75 | $=$ | equals |
| 276 | 76 | $>$ | greater than |
| 277 | 77 | ? | question mark |


| $\begin{aligned} & \text { 8-bit } \\ & \text { ASCII } \end{aligned}$ | 6-bit | CHARACTER REPRESENTATION | REMARKS |
| :---: | :---: | :---: | :---: |
| CODE | CODE |  |  |
| 300 | 00 | $\bigcirc$ | at sign ${ }^{7}$ |
| 301 | 01 | A |  |
| 302 | 02 | B |  |
| 303 | 03 | C |  |
| 304 | 04 | D |  |
| 305 | 05 | E |  |
| 306 | 06 | F |  |
| 307 | 07 | G |  |
| 310 | 10 | H |  |
| 311 | 11 | I |  |
| 312 | 12 | $J$ |  |
| 313 | 13 | K |  |
| 314 | 14 | L |  |
| 315 | 15 | M |  |
| 316 | 16 | N |  |
| 317 | 17 | 0 |  |
| 320 | 20 | $P$ |  |
| 321 | 21 | Q |  |
| 322 | 22 | R |  |
| 323 | 23 | S |  |
| 324 | 24 | T |  |
| 325 | 25 | U |  |
| 326 | 26 | V |  |
| 327 | 27 | W |  |
| 330 | 30 | $X$ |  |
| 331 | 31 | $Y$ |  |
| 332 | 32 | Z |  |
| 333 | 33 | [ | opening bracket, SHIFT/K |
| 334 | 34 | $\backslash$ | backslash, SHIFT/L |
| 335 | 35 | ] | closing bracket, SHIFT/M |
| 336 | 36 | $\uparrow$ | up arrow 2 |
| 337 | 37 | $\leftarrow$ | back arrow ${ }^{2}$ |

Footnotes:
(1) In 6-bit code, $00_{8}$ represents CARRIAGE RETURN
(2) In 6-bit code, 378 represents TAB

| 8-bit ASCII CODE | CHARACTER NAME |  | REMARKS |
| :---: | :---: | :---: | :---: |
| 000 | nul1 |  | Ignored in ASCII input |
| 200 | leader/trailer |  | Leader/trailer code precedes and follows the data portion of binary files |
| 203 | CTRL/C | (1) | IFDOS break character, forces return to Keyboard Monitor, echoed as $\uparrow \mathrm{C}$ |
| 207 | BELL |  | CTRL/G |
| 211 | TAB |  | CTRL/I, horizontal tabulation |
| 212 | LINE FEED | (2) | Used as a control character by the Command Decoder and ODT |
| 213 | VT |  | CTRL/K, vertical tabulation |
| 214 | FORM |  | CTRL/L, form feed |
| 215 | RETURN |  | Carriage return, generally echoed as carriage return followed by a line feed |
| 217 | CTRL/0 |  | Break Character, used conventionally to suppress Teletype output, echoed as $\uparrow 0$ |
| 225 | CTRL/U |  | Delete current input line, echoes as $\uparrow U$ |
| 232 | CTRL/Z | (3) | End-of-File character for all ASCII and binary files (in relocatable binary files CTRL/Z is not a terminator if it occurs before the trailer code) |
| 233 | ESC |  | Escape replaces ALTMODE on some terminals Considered equivalent to ALTMODE |
| 375 | ALTMODE |  | Special break character for Teletype input |
| 376 | PREFIX |  | PREFIX replaces ALTMODE on some terminals. Considered equivalent to ALTMODE |
| 377 | RUBOUT |  | Key is labeled DELETE on some terminals Deletes the previous character typed |
| (1) IFDOS break character--does not affect INTERCEPT JR. MONITOR <br> (2) OCTAL DEBUGGING TECHNIQUE program as supplied on IM6312 ROM <br> (3) Applies to IFDOS (INTERSIL FLOPPY DISK OPERATING SYSTEM) |  |  |  |
|  |  |  |  |
|  |  |  |  |

APPENDIX G
LOADING CONSTANTS INTO THE ACCUMULATOR

| MNEMONIC | DECIMAL CONSTANT | OCTAL CODE | INSTRUCTIONS |  |  | COMB INED |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $K 0000=$ | 0 | 7300 | CLA | CLL |  |  |  |
| K0001 = | 1 | 7301 | CLA | CLL | IAC |  |  |
| K0002 = | 2 | 7305 | CLA | CLL | IAC | RAL |  |
|  |  | (or) |  |  |  |  |  |
| K0002 = | 2 | 7326 | CLA | CLL | CML | RTL |  |
| K0003 = | 3 | 7325 | CLA | CLL | CML | IAC | RAL |
| K0004 = | 4 | 7307 | CLA | CLL | IAC | RTL |  |
| K0006 = | 6 | 7327 | CLA | CLL | CML | IAC | RTL |
| K0100 = | 64 | 7203 | CLA | IAC | BSW |  |  |
| K2000 = | 1024 | 7332 | CLA | CLL | CML | RTR |  |
| K3777 = | 2047 | 7350 | CLA | CLL | CMA | RAR |  |
| K4000 = | -0 | 7330 | CLA | CLL | CML | RAR |  |
| K5777 = | -1025 | 7352 | CLA | CLL | CMA | RTR |  |
| K6000 = | -1024 | 7333 | CLA | CLL | CML | IAC | RTL |
| K7775 = | -3 | 7346 | CLA | CLL | CMA | RTL |  |
| K7776 = | -2 | 7344 | CLA | CLL | CMA | RAL |  |
| K 7777 = | -1 | 7340 | CLA | CLL | CMA |  |  |

APPENDIX H
KEY BOARD TENNIS PROGRAM WITH INTERCEPT JR.

## DEMO PROGRAM: "PING"

## IN ‘PING’, THE PLAYER PLAYS AGAINST THE MACHINE. THE COMPUTER "SERVES" FROM THE LEFT, AND THE "BALL" TRAVELS ALONG THE LED'S UNTIL IT REACHES BIT 11, THE RIGHTMOST LED.

> IF THE PLAYER PRESSES THE YELLOW BUTTON (IAC), THE BALL WILL BE RETURNED WITH A 'CLICK'. THE MACHINE WILL RETURN THE BALL AND THE SEQUENCE IS REPEATED.  IN ORDER TO ADD EXCITEMENT TO THE GAME, EACH TIME THE PLAYER RETURNS THE BALL, IT SPEEDS UP. WHEN THE PLAYER MISSES, BY PRESSING THE BUTTON TOO SOON OR TOO LATE, THE MACHINE BUZZES, DELAYS, THEN SERVES AT THE SLOWEST RATE.

HAVE FUN!
(NOTE: THE CONTENTS OF LOCATION 0262 DETERMINE THE ORIGINAL SPEED OF THE BALL, AND LOCATION 0263 DETERMINES HOW FAST IT SPEEDS UP.)

## "PING"

| ADDRESS $_{8}$ | CONTENTS $_{8}$ | ADDRESS $_{8}$ | CONTENTS $_{8}$ | ADDRESS $_{8}$ | CONTENTS $_{8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0201 | 7300 | 0223 | 7320 | 0245 | 1263 |
| 0202 | 1262 | 0224 | 6404 | 0246 | 3264 |
| 0203 | 3264 | 0225 | 6401 | 0247 | 7004 |
| 0204 | 7330 | 0226 | 2265 | 0250 | 3265 |
| 0205 | 6401 | 0227 | 5223 | 0251 | 1264 |
| 0206 | 6404 | 0230 | 7010 | 0252 | 3266 |
| 0207 | 3265 | 0231 | 2265 | 0253 | 1265 |
| 0210 | 1264 | 0232 | 5231 | 0254 | 6404 |
| 0211 | 3266 | 0233 | 7440 | 0255 | 7450 |
| 0212 | 7604 | 0234 | 5230 | 0256 | 5204 |
| 0213 | 7440 | 0235 | 5201 | 0257 | 2266 |
| 0214 | 5236 | 0236 | 6401 | 0260 | 5255 |
| 0215 | 2266 | 0237 | 7300 | 0261 | 5247 |
| 0216 | 5212 | 0240 | 1265 | 0262 | 0000 |
| 0217 | 1265 | 0241 | 7010 | 0263 | 1000 |
| 0220 | 7010 | 0242 | 7440 | 0264 | - |
| 0221 | 7440 | 0243 | 5223 | 0265 | - |
| 0222 | 5206 | 0244 | 1264 | 0266 | - |

FLOWCHART FOR KEYBOARD TENNIS PROGRAM WITH INTERCEPT JR.



| 00101 | 2117 | OUT. | ISZ DIGIT2 | $/ 1 F$ YES, COUNT THE DIGITS. |
| :---: | :---: | :---: | :---: | :---: |
| 08102 | 5075 |  | JMP DECIML+1 | /EXHAUST 10TH DIGIT. |
| 80103 | 1130 |  | TAD P12 | /ADD 10 TO COMPENSATE. |
| 08104 | 3116 |  | DCA DIGITI | /STORE 1T. |
| 60165 | 5474 |  | JMP I DECIML |  |
|  |  | , |  |  |
|  |  |  |  |  |
| 00106 | 0000 | DELAY, | © / SUBR | TINE TO DISPLAY \& DELAY TIME. |
| 00107 | 6400 |  | URI TED | /DISPLAY AC CONTENTS. |
| 00110 | 7360 |  | CLA CLL |  |
| 00111 | 1131 |  | TAD M7608 | /TO COUNT 512. |
| 90112 | 3123 |  | DCA TEMP |  |
| 08113 | 2123 |  | 152 TEMP | /COMPLETED COUNTING? |
| 08114 | 5113 |  | JMP - -1 | /NOT YET. |
| 00115 | 5566 |  | JMP 1 DELAY | /YES. |
|  |  | 1 |  |  |
|  |  | 1 |  |  |
|  |  | $/$ DATA | 1): |  |
| 00116 | 0000 |  | DIGITI, 0 |  |
| 00117 | 0608 |  | DIGIT2, 0 |  |
| 00120 | 6ロ®日 |  | ID, $\quad 0$ |  |
| 00121 | 6000 |  | SAVE1, 0 |  |
| 00122 | 0090 |  | SAVE16, $0^{\text {d }}$ |  |
| 60123 | 0606 |  | TEMP, $\quad 0$ |  |
| 60124 | 0000 |  | SCORE1, ${ }^{\text {a }}$ |  |
| 60125 | 6000 |  | SCORE2, $0^{\text {d }}$ |  |
| 00126 | 7774 |  | M4, -4 |  |
| 06127 | 7766 |  | M12, -12 |  |
| 010130 | 6012 |  | P12, 0012 |  |
| 0 0131 | 7600 |  | M7900, 7000 |  |
| 00132 | 2000 |  | K2000, 2000 |  |
| 66133 | 4060 |  | K4000, 4000 |  |
| 06134 | 7708 |  | K7700, 7700 |  |
|  |  | /PROGRAM FOR GAME STARTS HERE:\# $2 \varnothing \varnothing$ / STARTING ADDRESS. |  |  |
|  | 0290 |  |  |  |
| 00208 | 7361 |  | CLA CLL IAC | /AC=1 FOR TIMER OFF. |
| 00201 | 6402 |  | TIMER | /AC MUST BE $\quad$ FOR TIMER ON. |
| 06202 | 7208 |  | CLA |  |
| 00283 | 3124 |  | DCA SCORE1 | /INITIAL SCORE. |
| 00204 | 3125 |  | DCA SCORE2 |  |
| 60205 | 1134 | DISPLY, | TAD K7700 | /CLICK SPEAKER 64 TIMES |
| 00206 | 3361 |  | DCA COUNT | /IN I.S SEC For Starting Sign. |
| 00207 | 6481 |  | CLI CK |  |
| 00210 | 4843 |  | JMS SHOW | $/$ TO KEEP DISPLAYING. |
| 00211 | 2361 |  | 152 COUNT |  |
| 00212 | 5267 |  | JMP - -3 |  |
| 00213 | 7301 |  | CLA CLL IAC | / AC=1. |
| 00214 | 6404 | RLEFT, | URITES | /DISPLAY AC. |
| 06215 | 3362 |  | DCA SR | /SAVE DI SPLAY BIT. |
| 00216 | 4355 |  | JMS BOARD | /CHECK KEY COMmAND. |
| 60217 | 4643 |  | JMS SHOW | / Af MS TIME DELAY |
| 00220 | 4643 |  | JMS SHOW | $/$ TO KEEP DI SPLAYING. |
| 06221 | 1362 |  | TAD SR | /BRING DISPLAY BIT BACK. |
| 00222 | 7864 |  | RAL | /SKIFT LEFT ONE. |
| 60223 | 7429 |  | SNL | /REACHED TO EDGE? |
| 60224 | 5214 |  | JMP RLEFT | /NOT YET. |
| 00225 | 7610 |  | RAR | /YES. |
| 06226 | 6464 | RRI GHT, | URITES | /DI SPLAY- |
| 60227 | 3362 |  | DCA SR | /SAVE IT. |
| 06230 | 4355 |  | JMS BOARD | /CHECK KEY INPUT. |
| 0¢231 | 4843 |  | JMS SHOW | $/ 40$ MS TIME DELAY TO |
| ¢0232 | 4643 |  | JMS SHOW | $/$ DI SPLAY. |
| 96233 | 1362 |  | TAD SR |  |
| 06234 | 7818 |  | RAR | / SHIFT RIGHT ONE. |
| 06235 | 7426 |  | SNL | $/$ REACHED TO EDGET |
| 00236 | 5226 |  | JMP RRI GHT | /IFNOT, KEEP SHIFTING. |
| 06237 | 7004 |  | RaL | $/ 1 F$ YES, CHANGE DIRECTION. |
| 00249 | 5214 |  | JMP RLEFT |  |
| 06241 | 1120 | START, | TAD ID | /CHCK UHICH PLAYER FIRST- |
| 0.042 | 7650 |  | SNA CLA | $\bigcirc$ THE FOLLOWING ROUTINE |
| 06243 | 5251 |  | JMP - +6 | /BRINGS BALL TO THE |
| 06244 | 7161 |  | CLI 1 AC | /PLAYER'S SIDE. |
| 06245 | 6464 |  | WRITES |  |
| 06246 | 3362 |  | DCA SR | $/$ SAVE DI SPLAY BI T. |
| 06247 | 1364 |  | TAD LEFT | /LEFT= RAL. |
| 06250 | 5255 |  | JMP - + 5 |  |
| 06251 | 1133 |  | TAD R4600 |  |
| 06252 | 6484 |  | WRI TES |  |
| 06253 | 3362 |  | DCA SR | $/$ SAVE DI SPLAY BIT* |
| 68254 | 1365 |  | TAD RIGHT | /RIGHTz RAR. |
| 00255 | 3266 |  | dCa rotate | / DEFINE SHIFT DIRECTION. |
| 00256 | 4820 |  | JMS KEY | /GAME STARTED? |
| 06257 | 5261 |  | JMP - +2 | /NOT YET. |
| 09260 | 5263 |  | JMP - +3 | MYES, STARTED. |
| 06261 | 4643 |  | JMS SHOW | $/$ TO KEEP DI SPLAYIN G. |
| 06262 | 5256 |  | JMP - 4 | /CHECK KEY AGAIN. |
| 06263 | 1274 |  | TAD SPEED+1 | /INITIALIZE SPEED. |
| 0.6264 | 3273 |  | DCA SPEED |  |



| A1 | 8314 |
| :---: | :---: |
| BOARD | 0355 |
| CHAN GE | 633\% |
| CLI CK | 6401 |
| COUNT | 6361 |
| CTR | 6321 |
| DECIML | 0074 |
| DELAY | 0186 |
| DFPCLT | 0316 |
| DIGIT1 | 6116 |
| DIGIT2 | 6117 |
| DISPLY | 6295 |
| EASY | 6311 |
| FAULT | 0351 |
| GO | 6033 |
| 1 D | 6120 |
| 1 D6 | 6640 |
| JMPDFF | 0363 |
| KEY | E620 |
| K2600 | 6132 |
| K4608 | 0133 |
| K7786 | 0134 |
| LEFT | 6364 |
| M12 | 6127 |
| 14 | 0126 |
| M7¢0¢ | 6131 |
| OUT | 0163 |
| P12 | 0130 |
| RIGHT | 0365 |
| RLEFT | 6214 |
| ROTATE | 0266 |
| RRI GHT | 5226 |
| SAVE1 | 6121 |
| SAVEID | 6122 |
| SCORE | 6341 |
| SCORE1 | 6124 |
| SCORE2 | 0125 |
| SHOY | 6643 |
| SPEED | 6273 |
| SR | 6362 |
| START | 0241 |
| TEMP | 0123 |
| TIMER | 6462 |
| WRITED | 6498 |
| WRITES | 6484 |

Intersil

10900 N. Tantau Ave., Cupertino, Calif. 95014, (408) 996-5000, TWX 910-338-0228


[^0]:    * Trademark of Digital Equipment Corporation, Maynard, Mass.

[^1]:    * These designations are used to identify the devices on the schematic and on the assembled board.

[^2]:    * These strapping option pins are numbered and located between the 340175 at G3 and the connector pins. As an example, for mapping 2000-3777, pins 9 and 5 should be strapped and pins 10 and 6 must be strapped, or alternatively, pins 9 and 6 strapped together and pins 10 and 5 strapped together.

