
INTERCEPT JR. TUTORIAL SYSTEM FROM INTERSIL



OWNER'S HANDBOOK



Rev. A-November 15, 1976



Intersil cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Intersil product. No other circuit patent licenses are implied. Intersil reserves the right to change without notice at any time the circuitry and specifications. TABLE OF CONTENTS

CHAPTER		PAGE
1	INTRODUCTION	1-1
2	WORKING WITH THE INTERCEPT JR. MODULE INTERCEPT JR. START-UP RESET SWITCH ENTERING THE CONTROL MODE SELECTING A FUNCTION SHIFT SETPC DECREMENT PC, DECPC DEPOSIT DATA INTO MEMORY, MEM RUN HALT RESET SIN DIS BIN LOADER MICRO MICROINTERPRETER FUNCTIONS MEMORY REFERENCE INSTRUCTIONS INPUT/OUTPUT TRANSFER (IOT) INSTRUCTIONS OPERATE INSTRUCTIONS LEAVING MICRO MODE PROGRAM EDITING AND CORRECTION TABLE OF INSTRUCTION CODES	2-1 2-2 2-2 2-2 2-3 2-3 2-3 2-3 2-3 2-3 2-3
3	<pre>INTERCEPT JR. PROGRAMMING EXAMPLES EXAMPLE 1 - INCREMENTING MEMORY DATA EXAMPLE 2 - DECREMENTING MEMORY DATA EXAMPLE 3 - PROGRAMMING TIME DELAYS EXAMPLE 4 - ADDRESSING MODES EXAMPLE 5 - INDIRECT ADDRESSING USED IN TABLE MANIPULATION EXAMPLE 6 - THE JMS INSTRUCTION AND INDIRECT ADDRESSING EXAMPLE 7 - AUTOINDEXING EXAMPLE 8 - ADDRESS FIELD MODIFICATION EXAMPLE 9 - USING CONDITIONAL SKIPS EXAMPLE 10 - FLOWCHARTING A PROGRAM</pre>	3-1 3-1 3-2 3-2 3-3 3-3 3-5 3-6 3-7 3-8 3-10
	EXAMPLE 11 - BIT MANIPULATION EXAMPLE 12 - LOGICAL OPERATIONS EXAMPLE 13 - I/O PROGRAMMING EXAMPLE 14 - TELETYPE I/O USING MONITOR CALLS EXAMPLE 15 - PRINTING UNDER KEYPAD CONTROL	3-13 3-14 3-14 3-16 3-17
· ·	EXAMPLE 16 - PROGRAM TO DEMONSTRATE I/O USING THE 6957 AUDIO MODULE	3-18

4	INTERCEPT JR. MODULE INTRODUCTION TYING ON TO THE DX BUS ADDRESS DEMULTIPLEXING DATA DEMULTIPLEXING KEYBOARD INPUT DIGITAL DISPLAY OUTPUT IOT PROCESSING OPTIONS SCHEMATIC	4-1 4-1 4-2 4-2 4-3 4-3 4-4 4-7 4-8
5	JR. RAM MODULE INTRODUCTION DISCUSSION SCHEMATIC	5-1 5-1 5-1 5-4
6	JR. P/ROM MODULE INTRODUCTION DISCUSSION SCHEMATIC	6-1 6-1 6-2 6-4
7	JR. PIEART SERIAL I/O MODULE INTRODUCTION DISCUSSION SCHEMATIC	7-1 7-1 7-1 7-9
8	INTERCEPT JR. TUTORIAL SYSTEM MONITOR PROGRAM INITIALIZATION OF RAM REFSH - DISPLAY REFRESH SWDB - SWITCH DEBOUNCE CLKPD - CLEAR KEYPAD HEX EXIT INCAC - INCREMENT ACCUMULATOR DECPC - DECREMENT PROGRAM COUNTER HALT RUN RESET MEM - DEPOSIT INTO MEMORY DIS - BLANK FLAG TOGGLE SETPC - SET PROGRAM COUNTER MICRO - MICROINTERPRETER SIN - SINGLE INSTRUCTION EXECUTE INPIE - INITIALIZE PIE TALK - PRINT TO TELETYPE LISN - RECEIVE FROM TELETYPE KEYBOARD/PRINTER BIN - BINARY LOADER DUMP - MEMORY DUMP MONITOR PROGRAM LISTING	8-1 8-6 8-6 8-7 8-7 8-7 8-7 8-8 8-8 8-8 8-8 8-8 8-8

•

INTERCEPT JR. AUDIO	CARD 9–1
INTRODUCTION	9-1
DISCUSSION	9-2
SCHEMATIC	9-3

9

APPENDICES

APPENDIX A	INTERCEPT JR. PROGRAMMING FUNDAMENTALS NUMBERING SYSTEMS BINARY OCTAL HEXIDECIMAL TWO'S COMPLEMENT ARITHMETIC PROGRAMMING EXAMPLE #1 - ADDITION ARITHMETIC PROGRAMMING EXAMPLE #2 - TWO'S COMPLEMENT ARITHMETIC PROGRAMMING EXAMPLE #3 - LINKING PROGRAMS BINARY AND OCTAL ADDITION AND MULTIPLICATION TABLES	A-1 A-1 A-4 A-4 A-4 A-6 A-9 A-10 A-12
APPENDIX B	INTRODUCTION TO LOGIC	B-1
APPENDIX C	OCTAL-DECIMAL INTEGER CONVERSION TABLE	C-1
APPENDIX D	INSTRUCTION SUMMARY AND BIT ASSIGNMENTS	D -1
APPENDIX E	GLOSSARY	E - 1
APPENDIX F	ASCII CHARACTER CODES CHARACTER CODES CONTROL CODES	F-1 F-1 F-3
APPENDIX G	LOADING CONSTANTS INTO THE ACCUMULATOR	G-1
APPENDIX H	KEYBOARD TENNIS PROGRAM WITH THE INTERCEPT JR. DESCRIPTION PROGRAM LISTING	H-1 H-1 H-2

FIGURES

1-1	INTERCEPT JR. TUTORIAL SYSTEM	1-2
2-1	INTERCEPT JR. MODULE	2-1
2-2	MEMORY REFERENCE INSTRUCTION FORMAT	2-10
2-3	IOT INSTRUCTION FORMAT	2-11
2-4	GROUP 1 MICROINSTRUCTION FORMAT	2 - 14
2-5	GROUP 2 MICROINSTRUCTION FORMAT	2-16
2-6	GROUP 3 MICROINSTRUCTION FORMAT	2-17
5-1	JR. RAM MODULE	5-1
6-1	JR. P/ROM MODULE	6-1
7-1	JR. SERIAL I/O MODULE	7-1
7-2	IM6402 UART TIMING USING THE ICM7213	7-9
8-1	MEMORY ALLOCATION MAP	8-1
8-2	INTERCEPT JR. MAIN FLOWCHART	8-2
8-3	STATUS WORD	8-4
8-4	CONTROL STATE KEY SELECTION/CONNECTIONS KEY - DX BUS	8-5
8-5	LED DISPLAY WORD FORMAT	8-6

TABLES

2-1	TABLE OF INSTRUCTION CODES	2-9
3-1	PAGE VS MEMORY LOCATIONS	3-5
5-1	JUMPER CONNECTIONS FOR MAPPING	5-2
6-1	ADDRESS RANGE IN OCTAL IM5623/IM5624	6-2
7-1	CONTROL REGISTER A CONSTANTS	7-2
7 - 2	CONTROL REGISTER B CONSTANTS	7-3
7 - 3	VECTOR REGISTER	7-3
7-4	UART CONTROL REGISTER BIT	7-4
7 - 5	20 mA LOOP/EIA RS232-C CONNECTOR PINOUTS	7-6
7-6	PIE-UART INSTRUCTIONS	7-7

CHAPTER 1

INTRODUCTION

The theoretical principles underlying digital computers were first enunciated by Charles Babbage in 1833, but the technology available at the time was not equal to the task of actually building a working machine. John Von Neumann developed the stored program concept at the Institute for Advanced Studies at Princeton University and, since then electronic computers have undergone several reiterations from the early vacuum tube machines to transistorization to integrated circuit systems, and now the age of LSI is evident. Architectural advances from the first use of hardware index registers, microprogrammed control, interrupt processing, direct memory access channels, and distributed processing have been numerous, but the history of digital computers has yet to be fully written.

In the late 1930's and early 1940's, wartime requirements and the development of vacuum tubes led to the construction of extremely expensive and complex digital computers used mainly to speed up numerical calculations. As the technology progressed, computers became faster, smaller and less expensive. Advances in hardware architecture and programming languages evolved rapidly. As a result, the 1960's saw significant increases in the application of business and data processing computers.

The first minicomputer, the PDP-8*, was introduced by Digital Equipment Corporation in 1965 and made dedicated applications for digital computers possible. This first minicomputer, costing approximately \$50,000, was considered so inexpensive that it found itself being used in universities, laboratories, and in numerous process control applications. Many versions of this machine were brought out in succeeding years.

Computers, big and small, must all have a processor, main memory and input/output. Decreasing hardware costs and increasing sophistication of processing technology led to multiplicity of computer architecture. The early 1970's saw the microprocessor, the heart of a computer, enter the scene. Its function is to accept data from the user, process it according to instructions provided by the user, and stored in memory, and return usable results to the user in some convenient fashion.

LSI techniques, with their high density capability, have enabled semiconductor manufacturers to produce processing units and memory devices on single monolithic silicon chips. Input and output devices which constitute the man/machine interface, have remained relatively bulky.

* Trademark of Digital Equipment Corporation, Maynard, Mass.




FIGURE 1-1

The INTERCEPT JR. TUTORIAL SYSTEM, pictured in Figure 1-1, recognizes the instruction set of Digital Equipment Corporation's PDP-8/E and is designed with a modular concept to enable the user to purchase only those modules which meet his requirements. The design permits the user to participate in the future of digital computers by yielding an understanding of the microprocessor and related component functions as well as programming fundamentals.

Large Scale Integration (LSI) of Intersil's digital CMOS components results in the system being battery operable and, thereby, yields the flexibility of a portable system. Experience can be gained with the components required for a classical computer architecture--a processor, or central processing unit (CPU), memory and input/output. The IM6100 microprocessor serves as the CPU and memory is available in the form of CMOS RAM, ROM and bipolar P/ROM. Input/output can be experienced in its simplest form via the keyboard and LED displays or can be studied in greater detail by utilizing the JR. SERIAL I/O MODULE.

This Owner's Handbook presents a step-by-step learning experience for the INTERCEPT JR. TUTORIAL SYSTEM. Chapter 2 entitled "Working With The Intercept Jr. Module" instructs the user in the fundamentals of the basic module--the start-up and the selection of a function. The console control, or keyboard, is discussed in detail. Chapter 3, "Programming Fundamentals", presents the user with simple programming examples and the ability to progress to more complex problems. Chapters 4, 5, 6 and 7 explain the hardware aspects of the four modules via pictorial representation, text and the corresponding schematics. Chapter 8 discusses the monitor ROM program, presents the flow chart and listing, and, thereby, gives the user a greater degree of programming insight. The Appendices contain fundamental information on number systems, two's complement arithmetic, an introduction to logic, and other miscellaneous information that will be of interest to the user.

It is Intersil Incorporated's opinion that the INTERCEPT JR. TUTORIAL SYSTEM will enable you to embark upon a truly rewarding educational experience. The microprocessor has resulted in a natural evolutionary step in electronic circuitry design. This is only the beginning. We sincerely wish that your participation in this evolution will be rewarding to you.






FIGURE 2-1

Figure 2-1 provides a pictorial representation of the INTERCEPT JR. MODULE with the pertinent components discussed in this chapter highlighted.

INTERCEPT JR. START-UP

Turn the module "ON" with the "ON-OFF" power switch. Power is provided by the four (4) D-Cell batteries which must be inserted, with the sleeve, in the module. When facing the module, with the keyboard in front and connectors on the far side, the left hand battery clip is positive and the right hand battery clip is negative. BATTERY REVERSAL WILL DAMAGE THE SYSTEM. The module does a powerup RESET so that it will always come up halted with the Program Counter, PC (ADDRESS) equal to 7777. The CONSOLE CONTROL timer will be active so that the ADDRESS and MEMORY displays will be valid provided a "BLANK DISPLAY" is not in effect. The information displayed will be PC = 7777 in the ADDRESS and the MEMORY data in that location will be 5366. This instruction branches the microprocessor to routines which save registers, initialize the RAM stack and search for keyboard depressions. If the display does not illuminate, press to turn it on.

RESET SWITCH

The RESET SWITCH does a complete hardware reset of the microprocessor and can be used at any time for this purpose. Therefore, it is not necessary to turn power off to reset the microprocessor. When switching the module OFF it is recommended that the RESET SWITCH be depressed while the power is turned off. This keeps the microprocessor from running during the power down process thereby eliminating the possibility of writing bad data into the RAM as the voltage level goes lower than the minimum specified. If the RAM data is <u>not</u> required to be preserved, use of the RESET SWITCH is not required during power-off.

ENTERING THE CONTROL MODE

The operator will now enter the control mode by pressing the control key, CNTRL, on the KEYBOARD. CNTRL This key will cause the module to enter what is referred to as an undefined control mode when the CONSOLE CONTROL timer is enabled, or at any point during the execution of a control function. This state is referred to as undefined as we have not yet chosen a CONSOLE CONTROL function to be performed. We may leave this state, without choosing any function, by pressing what we will refer to as the SHIFT key, S, or the key designated IAC REV IND IAC REV IND. This will take the module out of the control mode and place it in the user mode, be it running, or halted. In the user mode, the module is either waiting for or executing user programs.

SELECTING A FUNCTION

After pressing the CNTRL key, we are now ready to choose a function to be performed. This is accomplished by pressing any of the ten (10) function keys which are described below.

SHIFT



As SHIFT, this is not a function key and pressing it will cause the module to return to the user mode. This key also has special meaning for certain functions and its use is described with each of those functions. This key is color-coded yellow.

SETPC



This function allows the user to control the Program Counter, PC, in the module for purposes of depositing words, or examining words or conditions. Following the activation of this key, the user will load an octal number into the PC by entering the digits on keys 0-7. The digits will be displayed in ADDRESS and will be entered from the right, shifting the previously entered digits to the left. Any number of digits may be entered until the display contains the value desired. Then the SHIFT key is pressed to indicate that the value is entered and that we wish to return to user mode. A CNTRL key will enter the value displayed into the PC and will return the state to undefined control mode. Note that leading zeros may be needed to clear the display before entering the desired octal numbers.

DECREMENT PC, DECPC



This function will decrement the value of the PC by one and return the module to user mode. This function is useful when examining sequences of memory locations.

DEPOSIT DATA INTO MEMORY, MEM



This function allows the user to enter instructions and data in the RAM as well as set the values of the internal registers of the module by depositing the data into memory locations used by the monitor program to save and update the data in these registers. After a closure of the MEM key, the user will proceed to enter digits on to MEMORY with keys 0-7 as he did for SETPC. The new digits will be displayed on MEMORY, entering from the right and shifting to the left. When the MEMORY display contains the desired value, the user will deposit it in the RAM by pressing either DECPC, or MEM. If

DECPC is pressed, the MEMORY display will be deposited into RAM in the memory location addressed by the ADDRESS display. The ADDRESS display will be decremented and the RAM information in the decremented address will be displayed in MEMORY. If MEM is pressed, the value shown in the MEMORY display will be deposited into the RAM in the memory location addressed by the ADDRESS display, the ADDRESS display will be incremented and the next word in RAM will be displayed in MEMORY. Successive depressions of MEM will increment the memory ADDRESS. Digits can now be entered from the right, as before. If the user wishes to skip a location, he presses MEM again. This will retain the value of that location in RAM and the ADDRESS will move to the next location. By pressing SHIFT, the user will deposit the value of MEMORY into the location specified by ADDRESS, the module will exit the control mode and enter the user mode. If the user presses CNTRL, the value shown in MEMORY will be deposited and the module will enter the undefined control mode. RAM locations 0000 and 0140-0177 are reserved for the MONITOR and should not be modified (see Chapter 8).

RUN



This function will set the microprocessor Run flip flop to RUN and will exit the control mode. The module will come out in the user mode at the PC point specified during control mode, running.

HALT



This function will clear the RUN flip flop in the microprocessor so that the module will come out of the control mode halted.

RESET



This function will be a complete software RESET of the module. All internal microprocessor flags are initialized, the accumulator and link are cleared and the PC is set to 7777. It will also remove a BLANK DISPLAY status.



This function, referred to as Single Instruction, will cause the module to perform, in the user mode, a single instruction. Following this, the possible changes of state can be observed by inspecting the contents of the appropriate memory locations. Due to the MONITOR program structure, the user can not single step through ROM-P/ROM locations or JMP.-1 instruction (see Chapter 8). SIN may be successively depressed to single step through a program.

DIS



This function will BLANK and RESTORE the ADDRESS and MEMORY display thereby conserving power. The BLANK/RESTORE function is achieved by depressing CNTRL followed by DIS to BLANK the display and then CNTRL followed by DIS to RESTORE the display. A blanked display will carry over from a power-down <u>but will be</u> <u>cleared by</u> a software RESET (depression of CNTRL and RESET). The RESET switch does not affect display status.

BIN LOADER



This function will activate the firmware loader which will load BINary tapes using the 6953-PIEART, JR. SERIAL I/O MODULE. This loader will return to the halted user mode when data has finished loading.

MICRO



This function will place the CONSOLE CONTROL at the control of the MICROINTERPRETER in the MONITOR ROM. The MICROINTERPRETER functions are elaborated on in the next section.

MICROINTERPRETER FUNCTIONS

Pressing CNTRL followed by MICRO causes INTERCEPT JR. to execute the microinterpreter routines which are resident in the MONITOR ROM. These routines will interpret key closures as opcode bits, relative address bits, page bits, address mode bits, and microinstruction bits according to the specific sequence in which the keys are depressed. This enables the user to rapidly enter programs via the keyboard without constantly referring to the instruction format listings. The user should be familiar with the use of the instructions and the rules for combining microinstructions in order to make the most efficient use of the microinterpreter.

MEMORY REFERENCE INSTRUCTIONS

In the MICRO mode, if any of the keys marked AND, TAD, ISZ, DCA, JMS, or JMP are pressed, the MEMORY display at the current memory ADDRESS will show 0000, 1000, 2000, 3000, 4000, or 5000, respectively.

All the following key closures are interpreted as address bits. The numerical keys may be depressed as many times as desired, entering octal address digits from right to left. If the resulting relative address is outside the page boundary (0-1778 is the allowable relative addressing range), the displays will flash. Depression of the SHIFT key will stop the flashing and clear the address field. The user should again attempt to enter a valid address.

At any time after the opcode is entered and the display is not flashing, thereby representing a valid address, depression of the SHIFT key will set the indirect bit of the instruction (add 4 to the next-to-most significant octal digit). After entering the instruction, depressing CNTRL will advance the ADDRESS counter. SHIFT may be pressed repeatedly to advance the ADDRESS counter.

INPUT/OUTPUT TRANSFER (IOT) INSTRUCTIONS



<u>IAC</u> REV IND

> In the MICRO mode, depression of the IOT key will cause 6000 to be entered into the currently addressed memory location. Subsequent numeric key depressions are performed to enter the required device address and control bits into the IOT instruction.

Depressing CNTRL will advance the ADDRESS counter to the next location. Depressing SHIFT will cause the ADDRESS counter to step.

OPERATE INSTRUCTIONS

Operate instructions are divided into three groups of operate microinstructions. Thus, in the MICRO mode, the desired microinstruction group is selected by depressing the keys marked OPR1, OPR2 or OPR3. This will enter 7000, 7400 or 7401, respectively, into the MEMORY



display. If no additional keys are depressed and the address counter is advanced, these instructions, which are all NO OPERATION, NOP, will be entered. Further key depressions will set various bits in the instruction enabling the user to select valid microinstruction combinations. The microinterpreter <u>does not</u> check for illegal microinstruction combinations so the user must be careful about the combinations being selected. The tables show the more useful combinations. The user should become familiar with the rules of combinations and logical execution sequence in order to create microinstructions not shown in the tables.



On the CONSOLE CONTROL, in general, the designations in red are associated with OPR1 microinstructions, and the designations in green, except for -QA and -QL, are associated with OPR2 microinstructions. The -QA and -QL designations stand for MQA and MQL which are OPR3 microinstructions.

Conditional skip microinstructions in the OPR2 group may have their skip condition inverted by pressing the REV key while setting the microinstruction bits.



Rotate instructions in the OPRI group may be changed from a single bit rotate to a two bit rotate by pressing the key with T/BSW designation on it. (This key is used for both two bit rotates as well as Byte SWap.)



The CLA command is used in all the operate microinstruction groups and the key may be pressed in any of these groups.

LEAVING MICRO MODE

Depressing the CNTRL key twice puts the user back into the undefined control state and free to choose the next function.

PROGRAM EDITING AND CORRECTION

If an instruction is entered incorrectly, the user must exit MICRO by depressing CNTRL twice. This will result in advancing the ADDRESS counter by one. Decrementing the ADDRESS counter by one is achieved by pressing DECPC. The user must then reenter the MICRO mode by pressing CNTRL and MICRO. Now the correct instruction is reentered in full. The program may be examined location by location by successively pressing DECPC or MEM from the undefined control state. DECPC results in stepping backward through memory, and MEM results in stepping forward. These two keys may be pressed without going through the undefined control state in order to go backwards and forwards through the program in any sequence.

Memory data may be changed at will while stepping back and forth through the program simply by depressing the numeric keys in any desired fashion.

When editing in the MICRO mode, an instruction may be changed by entering a new sequence of keys. If an instruction is correct, the address counter may be stepped simply by pressing the yellow SHIFT key (immediately after CNTRL has been pressed to step the address) as many times as desired.

TABLE 2-1

TABLE OF INSTRUCTION CODES

KEYS DEPRESSED LEFT TO RIGHT		MEMORY OCTAL CODE	OPERATION
CNTRL MHCRO		-	Enter MICROINSTRUCTION Mode
	MEMORY REFE	RENCE INSTRUCTIONS	
KEYS DEPRESSED LEFT TO RIGHT	MNEMONIC	MEMORY OCTAL CODE	OPERATION
MHERO SNE AND	AND*	0000	Logical AND
nnn		00nn or 01nn	Depress numeric keys as required for valid address
LAC REV IND		04nn or 05nn	Depress IND key if INDirect MRI is required
CNTRL			ہ Advances ADDRESS counter to next location
QSR T/BSW TAD	TAD	1000	Binary ADD
Prs Rat 152	ISZ	2000	Increment and Skip if Zero

* The sequence of key depressions required to enter the opcode, address field, indirect bit (if necessary) and advance the address counter is shown in full for this case. The same sequence is true for the other memory reference instructions, but only the initial operation of entering the opcode is shown for the remainder to avoid duplication




FIGURE 2-2

MICROPROCESSOR INPUT/OUTPUT TRANSFER (IOT) INSTRUCTIONS

KEYS DEPRESSED LEFT TO RIGHT	MNEMONIC	MEMORY OCTAL CODE	OPERATION
RESET	SKON	6000	Skip if Interrupt on
RESET COSR T/BSW TAD	ION	6001	Interrupt Turn on
RESET ST RAZ NSZ	ΙΟΤ	6002	Interrupt Turn off
RESET SIN RAS DGA	SRQ	6003	Skip if INT Request
RESET RUN COL JMB	GTF	6004	Get Flags

RESET HALT CTA IOP JMP	RTF	6005	Return Flags
RESET RESET	SGT	6006	Operation is Determined by External Device, if Any
RESET SEFAC CLA OPR2	CAF	6007	Clear All Flags
		6 7 8 F T T T E SELECTION JCTION FORMAT	9 10 11 CONTROL
	FI	GURE 2-3	
	DEVICE INPUT/OUTPUT	TRANSFER (IOT)	INSTRUCTION
KEYS DEPRESSED LEFT TO RIGHT	MNEMONIC	MEMORY OCTAL CODE	OPERATION
RESET OPTS INF	As applicable	6000	
n, n, n, nn		6nnn	Depress numeric keys as required to enter specific address and control bits
	GROUP 1 OPERA	TE MICROINSTRU	ICTIONS
KEYS DEPRESSED LEFT TO RIGHT	MNEMONIC	MEMORY OCTAL CODE	OPERATION
DECPC SZA-QL OPR1	NOP	7000	No operation
			<



2-11

7001

Increment Accumulator

IAC

DECPC SZA-QL OPR1	RAL	7004	Rotate Accumulator Left
DECPC SZA-QL OPR1 OPR1 OPR1 OPR1 OPR1 OPR1 OPR1 OPR1	RTL	7006	Rotate Two Left The T in T/BSW indicates bit 10 is set to give two shifts. Key may be pressed before RAL if desired.
DECPC SZA-OL OPR1 SZA-OL DEA DEA	RAR	7010	Rotate Accumulator Right
DECPC SZA-QL OPR1 DEA T/BSW TAD	RTR	7012	Rotate Two Right Except for OPR1 key, order of depression is irrelevant.
DECPC SZA-QL OPR1 T/BSW TAD	BSW	7002	Byte Swap Only bit 10 set giving byte swap function.
DECPC SZA-QL OPR1 JMS	CML	7020	Complement Link
DECPC SZA-QL OPR1	СМА	7040	Complement Accumulator
DECPC SZA-QL OPR1 3MP REV IND	CIA	7041	Complement and Increment Accumulator Logical execution sequence is CMA, IAC, but keys may be pressed in IAC, CMA order.
DECPC SZA-QL OPR1	CLL	7100	Clear Link
DECPC SZA-QL OPR1 PESET FAL IST	CLL RAL	7104	Clear Link-Rotate Accumulator Left Logical sequence first clears link, then rotates.

DECPC RESET DAS SZA-QL OPR1 RESET RAE OPR1 RESET RAE NOT RAE NOT RAE NOT RAE NOT RAE NOT RAE NOT RAE
DECPC SZA-QL OPRI
DECPC RESET SIN OSR SZA-OL OT RAF OPRI IST DEA TAD
DECPC RESET RUN SZA-QL OPR1 INF
DECPC SZA-OL OPR1 OPR2
DECPC SZA-QL OPR1 OPR2 IAC REV IND
DECPC SZA-QL OPR1 ORR2 BZ
DECPC SZA-QL OPR1 SET CLA OPR2 RESET
DECPC SZA-OL OPR1

CLL RTL	7106	Clear Link-Rotate Two Left
CLL RAR	7110	Clear Link-Rotate Accumulator Right
CLL RTR	7112	Clear Link-Rotate Two Right
STL	7120	Set the Link Logical sequence first clears, then complements link.
CLA	7200	Clear Accumulator Common to all groups, so not colored.
CLA IAC	7201	Clear Accumulator-Increment Accumulator Loads accumulator with l.
GTL	7204	Get the Link Accomplished by rotating it into cleared accumulator.
CLA CLL	7300	Clear Accumulator-Clear Link
STA	7240	Set the Accumulator Sets accumulator to all ones.

RTL

OSR T/BSW TAD

dəts. Rall Həzi

Example of microprogrammed instruction to set accumulator to octal six.

Logical sequence:

DECPC SETTC RESET RUN IAC SZA-QL OFR2 OFR2 OFR2 OFR2 OFR2 OFR2

Key sequence:

Octal instruction: 7327

2-13

0	1	2	3	4	5	6	7	8	9	10	11
1	 	1	0	CLA	CLL	СМА	CML	RAR RTR	RAL RTL	<u>0</u> 1	IAC
BSW IF 8 & 9 AF AND BIT	RE 0										

LOGICAL SEQUENCES: 1—CLA, CLL 2—CMA, CML 3—IAC 4—RAR, RAL, RTR, RTL, BSW

KEYS LEFT **GROUP 1 MICROINSTRUCTION FORMAT**

FIGURE 2-4

GROUP 2 OPERATE MICROINSTRUCTIONS

KEYS DEPRESSED LEFT TO RIGHT	MNEMONIC	MEMORY OCTAL CODE	OPERATION
SETPC CLA OPR2	NOP	7400	No operation
SETRC CLA OPR2	HLT	7402	Halt
SETTAC CLA OPR2 CISA T/BSW TAD	OSR	7404	Or with Switch Register
SETAC CLA OPR2	SKP	7410	Skip REV key sets bit 8 giving the AND condition of skips specified in bits 5, 6, 7. This results in unconditional skip.
SETEC CLA OFR2	SNL	7420	Skip on Non-Zero Link
SETTIC MICTO CLA OFR2 AND IND	SZL	7430	Skip on Zero Link REV reverses selected skip condition by setting bit 8.
SEFAC CLA OPR2 OPR1	SZA	7440	Skip On Zero Accumulator

SETRC CLA OPR2 SZA-OL OPR1 IND
SETEC CLA OPR2 OPR1 DECPC SZA-OL OPR1 AND
SETRC DECPC MICRO CLA SZA-QL OPR2 OPR1 AND IND
SETRC CLA OPR2 OPR3
SETEC CLA OPR2 SMA-QA OPR3 IND
SETAC CLA OPR3 MACAA SNE AND
SETRC MEM MICRO CLA SMA-QA SNI OPR3 OPR3 AND IND
SET MEM DECPC CLA OFR2 OPR3 DECPC SZA-QL OPR1
SEFFIC CIA OPR2 MEM SMA-QA OPR3 DECPC IAC REV OPR1 IND
SETEC MEM DECPC MICRO CIA SMAQA SZA-QL SNE OPR2 OPR3 OPR1 AND

SNA		7450	Skip on Non-Zero Accumulator
SZA	SNL	7460	Skip on Zero Accumulator, or Skip on Non-Zero Link, or both OR'ed skip conditions.
SNA	SZL	7470	Skip on Non-Zero Accumulator, and Skip on Zero Link AND'ed skip conditions.
SMA		7500	Skip on Minus Accumulator
SPA		7510	Skip on Positive Accumulator
SMA	SNL	7520	Skip on Minus Accumulator, or Skip on Non-Zero Link, or both OR'ed skip conditions.
SPA	SZL	7530	Skip on Positive Accumulator and Skip on Zero Link AND'ed skip conditions.
SMA	SZA	7540	Skip on Minus Accumulator or Skip on Zero Accumulator or both. OR'ed skip conditions.
SPA	SNA	7550	Skip on Positive Accumulator and Skip on Non-Zero Accumulator AND'ed skip conditions.
sma Snl	SZA	7560	Skip on Minus Accumulator or Skip on Zero Accumulator or Skip on Non-Zero Link or all OR'ed skip conditions.

SETEC MEM DECPC MICRO IAC CIA SMAQA SZA-QL OPR3 OPR3 OPR1 AND IND	SPA SNA SZL	7570	Skip on Positive Accumulator and Skip on Non-Zero Accumulato and Skip on Zero Link REV AND'ed skip conditions.
SETEC CLA OMR2 OMR2	CLA	7600	Clear Accumulator Common to all groups.
SETAC CLA OFR2 OFR2	LAS	7604	Load Accumulator with Switch Register Logical sequence clears AC then loads it with switch register.
SETAC CLA OPR2 OPR1 SETAC CLA OPR2 OPR1 OPR2	SZA CLA	7640	Skip on Zero Accumulator then Clear Accumulator
SETEC DECPC IAC SETEC CIA SZA-QL REV CIA OPR2 OPR1 IND OPR2	SNA CLA	7650	Skip on Non-Zero Accumulator then Clear Accumulator Order of key depression is irrelevant.
SETAC CKA OPR2 OPR3 SETAC CKA OPR3 OPR3	SMA CLA	7700	Skip on Minus Accumulator then Clear Accumulator
SETTIC MEM IAC SETTIC CLA SMA-QA OPR2 OPR3 IND OPR2	SPA CLA	7710	Skip on Positive Accumulator then Clear Accumulator
SETTIC CIA OFR2 MEM SMAQA OPR3 DECPC SZA-OL OPR1 MPORO IND IND IND SETIC CIA OFR2 OFR2 OFR2 OFR2 OFR3 DECPC SZA-OL OPR1 OFR1 OFR1 OFR1 OFR1 OFR1 OFR1 OFR1 OF	SPA SNA SZL CLA OSR	7774	Skip on Positive Accumulator and Skip on Non-Zero Accumulato and Skip on Zero Link, then clear accumulator and load accumulator with the content of the switch register

1 1 1 1 CLA <u>SMA</u> <u>SZA</u> <u>SNL</u> <u>0</u> OSR HLT 0	0	1	2	3	4	5	6	7	8	9	10	11
	1	7 1 1	1 1 1	1	CLA	SPA	SZA SNA	<u>971</u>	 	OSR	HLT	0

LOGICAL SEQUENCES: 1 (Bit 8 is Zero) — SMA or SZA or SNL (Bit 8 is One) — SPA and SNA and SZL 2 — CLA 3 — OSR, HLT

GROUP 2 MICROINSTRUCTION FORMAT

FIGURE 2-5

GROUP 3 OPERATE MICROINSTRUCTIONS

KEYS DEPRESSED LEFT TO RIGHT	MNEMONIC	MEMORY OCTAL CODE	OPERATION
MEM SMA-QA OPR3	NOP	7401	No operation
MEM SMA-QA OPR3 DECPC SZA-QL OPR1	MQL	7421	MQ Register Load
MEM SMA-QA OPR3 OPR3	MQA	7501	MQ Register into Accumulator
MEM SMA-QA OPR3 OPR3 DECPC SZA-QL OPR1	SWP	7521	Swap Accumulator and MQ Register
MEM SMA-QA OPR3 CLA OPR2	CLA	7601	Clear Accumulator Common to all groups.
MEM SMA-QA OPR3 OPR2 DECPC SZA-QL OPR1	САМ	7621	Clear Accumulator and MQ Register
MEM SMA-QA OPR3 OPR2 MEM SMA-QA OPR3 OPR3	ACL	7701	Clear Accumulator and Load MQ Register into Accumulator
MEM SMA-QA OPR3 OPR2 DECPC MEM SZA-QL OPR1 SMA-QA OPR3 OPR1	CLA SWP	7721	Clear Accumulator and Swap Accumulator and MQ Register
	0 1 2 3 4 1 1 1 1 CLA	5 6 7 8 MQA * MQL *	9 10 11 + + 1
	LOGICAL SEQUENCE: 1—CLA 2—MQA, MQL 3—ALL OTHERS	, ,	*Don't Care

GROUP 3 MICROINSTRUCTION FORMAT

CHAPTER 3

INTERCEPT JR. PROGRAMMING EXAMPLES

INTRODUCTION

The reader who is not familiar with elementary programming techniques, two's complement arithmetic and octal coding, should study Appendix A and the IM6100 brochure for a description of the instruction set before continuing with this section. The MONITOR program will be used to illustrate the use of various techniques.

EXAMPLE 1 - INCREMENTING MEMORY DATA

• •				
6400	2140	INCAC,	ISZ SAVAC	/Increment data in 01408, location SAVAC
6401 •	7000		NOP	/In case location contained 7777

This technique uses the ISZ instruction to directly increment memory data without needing to bring it into the AC first. Note the use of the NOP in case the data was 7777 and a skip was performed. In applications where the programmer knows this cannot happen, the NOP could be omitted.

EXAMPLE 2 - DECREMENTING MEMORY DATA

•			
6403	7340	DECPC,	CLA CLL CMA /Set AC to -1
6404	1000		TAD SAVPC /Add data in SAVPC (location 0000)
6405	3000		DCA SAVPC /Restore decremented data

Note the use of the microinstruction combination CLA CLL CMA to clear the AC and the link and then to complement the AC, resulting in 7777 in the AC and 0 in L. By adding the contents of location SAVPC to the AC in two's complement arithmetic, a decrement is effectively performed. Note that the logical sequence of microinstruction execution is chosen for usefulness. It would be of no value to complement the AC first and then to clear it.

•				
6203	3145	DCA	SAVE	/Store AC in SAVE and clear AC
6204	1233	TAD	TK1	/Get Time constant #1
6205	3144	DCA	TIME	/Store in timer
6206	2144	ISZ	TIME	/Time out 4 ms at 3.33 MHz
6207 :	5206	JMP1		/Jump back one location
6233	7400	ткΊ,	7400	/-256

This sequence is part of SWDB, the switch debounce routine described in Chapter 8. The AC is cleared (incidentally while depositing in SAVE), and the constant TK1 is fetched from the current page address 6233. It is stored in the page 0 location 0144 and ISZ instructions are successively executed until the timer goes to zero and the jump-back instruction is skipped. The delay produced may be calculated by counting the number of major states in each instruction executed and multiplying by the state time. Thus, ISZ requires 16 states and JMP requires 10, so these 26 states are gone through a total of 256 times, for a total of 6656 states. Adding in the states for the DCA, TAD and DCA (11 + 10 + 11 = 32) we have 6688 states. With a 3.3 MHz clock rate, the state timer is 600 ns so the delay is (0.6×6688) microseconds = 4012.8 microseconds or approximately 4 milliseconds. At 4 MHz, if the constant is not changed, the delay will be reduced by the factor 5/6 to 3.33 ms.

It is also instructive to note that the location TIME is in page 0, whereas the constant TK1 is stored in the current page (page 31). In this case, RAM happens to be available only in page 0 and 1 and by keeping TIME in page 0, the ISZ instruction in page 31 was able to directly reference the location TIME in page 0. Obviously, ISZ instructions may only reference RAM locations.

EXAMPLE 4A - ADDRESSING MODES

The user should note that a characteristic of page addressing results in the octal coding for two memory reference instructions on different pages being identical when their operands are in the same relative location on the respective pages.

•		
0020	5225	/JMP to location 25 on current page, for example to 0025
0220	5225	/JMP to location 25 on current page, for example to 0225

The user should enter these instructions. By using the SIN, single instruction key, to execute the instruction, the user will see how the addresses are referenced.

Note that memory reference instructions can reference 4008 locations directly, 2008 on page 0, and 2008 on the page containing this instruction. If the instruction happens to be on page 0, then only locations 0 to 1778 are directly addressable.

EXAMPLE 4B - ADDRESSING MODES

• •		
0020	5625	/JMP indirect via 0025
0025	0010	/Pointer to 00108
0220	5625	/JMP indirect via 0225
0225	0010	/Pointer to 00108

Now, by using the single step key at locations 0020 or 0220, the address should change to 0010 showing that an indirect reference has been made.

The pointer (location containing the effective address) can contain a full 12 bits of address, so the program can branch anywhere in the 4K address space by jumping indirect.

When constants and pointer addresses are stored in page 0, references may be made to them from any page, avoiding the necessity of storing them on each page that needs them.

EXAMPLE 5 - INDIRECT ADDRESSING USED IN TABLE MANIPULATION

This example is taken from the UDCS routine described in Chapter 8. It is a common technique of passing program control to one of several possible sequences by adding an index to a base address.

At the point that the following sequence is entered, the accumulator contains an octal number from 0 to 13 which stands for the routines MICRO, BIN, BLK, SIN, RUN, HALT, RESET, SETPC, DECPC, DEP, INCAC and UDCS respectively.

•

6123 6124 6125 6126 6127 6130 6131 6132 6133 6134 6135 6136 6137 6140 6141 6142 6143 6144	$\begin{array}{c} 1330\\ 3147\\ 1547\\ 3147\\ 5547\\ 6131\\ 6633\\ 7600\\ 6566\\ 7301\\ 6411\\ 6407\\ 6414\\ 6600\\ 6403\\ 6524\\ 6400\\ 6117\end{array}$	GOTO,	TAD GOTO DCA POINT TAD I POINT DCA POINT JMP I POINT GOTO +1 MICRO BIN BLK SIN RUN HALT RESET SETPC DECPC DEP INCAC UDCS	<pre>/add base address to constant /store pointer in POINT /get routine starting address /phase starting address in POINT /go to the routine /base address))))))))))))))))))</pre>
•				

Note that location 6130, labeled GOTO contains base address 6131, so by adding a number from 08 to 138 to 6131, a number from 6131 to 6144 is obtained. This number is stored in POINT.

Now, the effective starting address is obtained by executing a TAD indirect through POINT, for example contents of POINT used as operand address. Thus, is AC contained 3g, then 6134 would be stored in POINT, and TAD I POINT would place 7301 in the AC to be again stored in POINT. This time an indirect jump through POINT loads 7301 into the program counter.

Of course, POINT had to be stored in RAM and since pages 0 and 1 are in RAM, POINT was chosen to be in page 0, in order that the upper ROM pages could reference it. It can be seen that indirect addressing makes writing programs easier in mixed RAM-ROM memory where memory references cannot be easily confined to small relative address displacements. See Table 3-1 for a list of pages and their memory locations.

TABLE 3-1

EXAMPLE 6 - THE JMS INSTRUCTION AND INDIRECT ADDRESSING

A very important use of indirect addressing is in returning to a main program from a subroutine. Appendix A shows how two programs may be linked using JMP instructions. The JMS instruction's usefulness lies in the fact that only one copy of a subroutine need be stored, for example in page 0, and a program anywhere in main memory may call it. INTERCEPT JR. uses a "last-in-first-out" (LIFO) or "pushdown" stack in page 0 to store subroutine return addresses. This allows nesting of subroutines and calling subroutines stored in the MONITOR ROM by linking through RAM. For further details refer to INTERSIL Applications Bulletin M008. Our example will demonstrate the use of the JMS instruction in RAM, and the use of indirect addressing to return.

To enter the program, use the microinterpreter as described in Chapter 2.

0020 0021	7240 4100	CLA CMA /AC set to 7777 JMS 0100 /Jump to subroutine starting at 0100
0022	7240	CLA CMA /AC set to 7777
0023	7402	HLT
0100	0000	/This location will contain return address
0101	7200	CLA /AC set to 0000
0102	5500	JMP I 0100 /Return to main program

Single step through this program (by successive depressions of SIN key after initial "CNTRL" "SIN" sequence at program starting address) and the program sequencing will be seen to go from 0020 - 0021 - 0100 - 0101 - 0102 - 0022 - 0023. In between, it will be instructive to look at location 0140 where the AC is saved by the MONITOR. The AC will initially be set to 7777, then the subroutine clears it, and then the main program again sets it to 7777. The JMS instruction stores the return address, namely 0022 in location 0100 so that upon executing the JMP indirect via 0100, the main program can be rejoined in sequence.

If a 1K RAM option card is available, the user could relocate the main program in an upper page and execute the same program provided the subroutine remained in page 0. The subroutine could be moved to a page different from page 0 or the main program's page but then an indirect JMS would have to be executed. We can illustrate this in page 0 as follows:

0020	7240	CLA CMA /AC = 7777
0021	4424	JMS I 0024 /Jump via pointer in 0024
0022	7240	CLA CMA /AC = 7777
0023	7402	HLT
0024	0100	/pointer address
•		
0101	7200	CLA /AC = 0000
0102	5500	JMP I 0100 /Return
		-

An extra location to store the pointer is needed.

EXAMPLE 7 - AUTOINDEXING

Example 3 showed how a simple loop could be programmed using the ISZ and JMP instructions.

The IM6100 treats memory locations 0010 through 0017, in page 0, in a unique manner. Whenever an instruction makes an <u>indirect</u> reference to any of these locations, the content of the location is incremented before it is used as an operand. These locations can, therefore, be used in indexing applications. The incrementation is done automatically, <u>provided the location was referenced</u> <u>indirectly</u>, without needing ISZ or TAD and IAC instructions, so this feature is known as autoindexing. When these locations are addressed directly, they act as any other location.

Since the autoindex location is incremented <u>before</u> it is used as an operand, it must be set to one less than the first value desired.

0010			/Autoindex location
0200	7200	CLA	/Clear AC to 0000
0201	1212	TAD 0212	/Get # of locations to be cleared
0202	7041	CMA IAC	/2's complement of AC
0203	3212	DCA 0212	/Store in loop counter
0204	1213	TAD 0213	/Get "starting address -1"
0205	3010	DCA 0010	/Store in autoindex location
0206	3410	DCA I 0010	/Clear location pointed to by 0010
0207	2212	ISZ 0212	/Increment loop counter
0210	5206	JMP 0206	/Jump back two places
0211	7402	HLT	/Stop. All locations cleared
0212	0100	CONSTANT	<pre>/# of locations to be cleared</pre>
0213	0277	START-1	/Starting address (0300) -1

Note that the autoindex location supplies successive memory address pointers until the counter goes to zero and the program halts. The program will clear locations 0300 to 0377.

EXAMPLE 8 - ADDRESS FIELD MODIFICATION

Instructions and program data may be stored in the same memory. Thus, it is possible to treat instructions as data or data as instructions if this would be of any use.

A powerful programming technique involves performing arithmetic on memory reference instructions in order to alter the location being referenced. In this case, the instruction is treated as an operand and incremented, decremented, etc. Logical operations such as masking certain bits may also be useful. Such techniques are useful when manipulating large data tables. Example 5 has shown one technique of manipulating jump address pointers.

Consider the following example:

0200 0201 0202 0203 0204 0205 0206 0207	7300 1213 7041 3213 7240 0300 7450 5215	CLA CLL TAD 0213 CMA IAC DCA 0213 CLA CMA AND 0300 SNA JMP 0215	/Clear AC and L /Get # of data items /2's complement of constant /Store TALLY /AC = 7777 /AND contents of 0300 with AC
0210	2205	ISZ 0205	/Increment address field
0211 0212	2213 5204	ISZ 0213 JMP 0204	/Increment TALLY /Jump back to check next item
0213	0100	TALLY	/Constant giving # of items to be checked
0214	0777	MASK	/Used to mask off opcode bits
0215	1205	TAD 0205	/Get instruction referencing zero data item
0216	0214	AND 0214	/Zero opcode bits
0217	3221	DCA 0221	/Store address of zero item
0220	7402	HALT	/Halt
0221			/Address of zero item

This program checks data stored in locations 03008 to 03778, when it encounters a zero data item in the list, it stores the address of this item in 0221 and stops.

Location 0213 initially contains the number of items stored starting in location 0300. The program replaces this number with its negative by two's complementing it. Successive data items are then read, AND'ing with 7777 in the AC. Note that if the AND leaves a non-zero AC, the AND instruction is incremented, stepping to the next item. A logical operation is done with this instruction to strip off the opcode bits when and if a zero data item is eventually detected. For this purpose, the mask 0777 is stored in 0214.

On powering up most locations will be non-zero, so the user can put a zero anywhere he chooses to check Example 8 operation. This technique of modifying instructions is a dangerous one to use in many situations because programs may be unintentionally changed because of an undiscovered "bug". (Modern concepts of structured programming discourage the use of this technique, but it is included because in some microprocessor applications, it might save memory locations.) For example, in this case, every time the program is rerun, locations 0205 and 0213 must be initialized.

EXAMPLE 9 - USING CONDITIONAL SKIPS

Group 2 microinstructions are primarily conditional skips and may be used to test conditions other than the number of passes that have been made through a loop. That is, the program may be made to loop an indefinite number of times until a specific condition is present in the accumulator or link bit. When two or more skip conditions are microprogrammed into a single instruction, the resulting condition on which the decision will be based is the logical OR of the individual conditions when bit 8 is 0, or, when bit 8 is 1, the decision will be based on the logical AND. In the last example, the SNA instruction was used to skip on non-zero accumulator. The loop would continue as long as the next instruction was skipped and when the AC became zero, the program would jump out of the loop.

Very often conditional skips are used along with Group 1 operate microinstructions. The Group 1 instructions are used to manipulate the AC and L with shift, rotate, set, clear operations to set up these registers for testing with conditional skip instructions. This is used extensively in the MONITOR program, for example, in the routine called HEX (see listing of MONITOR and Chapter 8).

The following segment of code is in the MONITOR locations 6503-6507.

•		
6503	7006	RTL
6504	7420	SNL
6505	5310	JMP.+3
6506	7325	CLA CLL CML IAC RAL
6507	5564	RETURN
•		
•		

•

This segment shows how a rotate is used to "set up" the link and bit O of the AC for a test with skip instructions. AC (O) can be tested with instructions such as SMA, skip if AC is less than O, SPA, skip if AC is greater than or equal to O, and their combinations, and the Link can be tested with instructions such as SZL, skip if Link = O, SNL, skip if Link = 1. Combinations are possible which test these bits in one instruction, for example, SMA SNL, skip if AC is less than O OR if Link = 1, or SPA SZL, skip if AC is greater than or equal to O and Link = 0.

The user should note that SMA SNL will produce a skip on minus AC OR non-zero link OR both, whereas SPA SZL will produce a skip on plus AC AND zero link (both conditions must be present for a skip).

The example also shows how microprogrammed combinations of microinstructions may be used to set various constants into the AC.

In this case, the AC is set to 0003. The sequence is as follows: AC and L are cleared, L is set, the AC is incremented and by shifting left one, the L is shifted into the LSB and the former LSB is shifted into bit 10, so the AC contains 0003 and the L contains 0.

Refer to the HEX routine for more examples of this nature.

EXAMPLE 10 - FLOWCHARTING A PROGRAM

Flowcharts may be used to represent hardware operation as well as to represent an algorithm to be implemented in software.

As an example of an algorithm, or computational procedure, we shall work out a program to compute the product of two octal numbers.

PROBLEM: Compute the product of two octal numbers


- ASSUMPTION: The numbers are positive integers and their product does not exceed 409510 or 77778. The 1st operand is not zero.
- SOLUTION: Many different multiplication algorithms exist. We shall choose a simple, inefficient one which is easy to understand and flowchart.

Add one number repeatedly to itself using a second number to determine the number of additions.

The program will make use of a memory reference instruction known as "Increment and Skip on Zero". The ISZ instruction adds a 1 to the referenced data word and then examines the result of the addition. If the result is not zero, the program continues in sequence, performing the instruction following the ISZ. If the result is zero, the instruction following the ISZ is skipped (by incrementing the Program Counter again). In either case, the result of the addition replaces the original data word in memory.

By computing the 2's complement of one operand (data word) and referencing it with the ISZ instruction, we can repeatedly add the second operand to itself until the desired product is obtained. At this point, the counter becomes zero and the loop exit is taken.

After entering the program as shown, data may be entered into locations 0032 and 0033, the Program Counter is set to the starting address, and the program is run.



3-11

0020 0021 0022 0023 0024 0025 0026 0027 0030	7300 1032 7041 3031 1033 2031 5024 3031 7402	CLA TAD CMA DCA TAD ISZ JMP DCA HLT	CLL 0032 IAC 0031 0033 0031 0024 0031			
0031 0032 0033		lst O	counter PERAND PERAND	and	final	product

PROGRAM TO MULTIPLY TWO OCTAL NUMBERS TOGETHER

CNTRL CNTRL	SETPC MICRO	0 OPR1	0 CLA	2	0 CLL	
CNTRL	TAD	0	0	3	2	
CNTRL	OPR1	CMA	IAC			
CNTRL	DCA	0	0	3	1	
CNTRL	TAD	0	0	3	3	
CNTRL	ISZ	0	0	3	1	
CNTRL	JMP	0	0	2	4	enter program
CNTRL	DCA	0	0	3	1	
CNTRL	OPR2	HALT				
	SETPC	0	0	-	2	
CNTRL	MEM	lst	OPERAND			
	MEM	2nd	OPERAND			
CNTRL	SETPC	0	0	2	0	execute program
CNTRL	RUN	Disp	olay sho	ws	product	1.2.3
CNTRL CNTRL CNTRL CNTRL	SETPC MEM MEM SETPC	0 1st 2nd 0	OPERAND OPERAND O	2	0	execute program

For example, if 1st operand is 0004 and 2nd operand is 0010, the display will show 0040. The user will also find it instructive to load small numbers as operands and single-step through the program to verify that the program follows the flowchart. Thus, set the PC to 0020, then press "CNTRL", "SIN" and then press the "SIN" key repeatedly. Each time it is pressed, the program executes one SINgle instruction. At any point, the user may set the PC to 0140 to examine the contents of the accumulator (this is explained further in Chapter 8) and resume execution of single instructions by resetting the PC to the last address he had stopped at and continuing with SIN key depressions.

The user will find it useful to rewrite the program to make the assumptions less restrictive. For example, a check could be included to test for a zero 1st operand and, if the test was true, the product zero could be immediately calculated. Tests for negative operands could be included and/or checks for arithmetic overflow.

EXAMPLE 11 - BIT MANIPULATION

Often, it is necessary to set, clear or determine the status of individual bits in a word. For example, a peripheral interface may be returning the status of various devices, and the processor must take action conditional on the status of these flags.

There are several methods. In one, the AC is rotated until the desired bit is in the link and then group 2 operate microinstructions are used to skip conditionally on the link status. This technique is illustrated in Example 9. Another method is to AND a mask word with the AC, zeroing out all bits except the one to be tested and then testing the AC for zero.

This technique will be illustrated with an example from the SIN routine in the MONITOR.

•				
7343	1400	INDB,	TAD I SAVPC	/Get the instruction
7344	0355		AND LOT	/Mask out indirect bit
7345	7650		SNA CLA	/Test; is bit set
7346	5564		RETURN	/No; return with true address in TIME
7347	1544		TAD I TIME	/Yes; get true address
7350	3144		DCA TIME	/Place it in TIME
7351	5564		RETURN	/Return with true address in TIME
7355	0400	LOT,	0400	/AND mask word

This routine INDB, determines the effective address referenced by an instruction and places it in location TIME. By AND'ing the instruction with 0400, the AC will be non-zero if the indirect bit, bit 3, is set and zero if this bit is zero.

The methods for setting and clearing bits are similar. One can rotate the bit into the link and then use group 1 microinstructions to clear or set the link. This has the advantage that rotates may be combined with link bit operations in one instruction.

To clear a bit, one can AND the word in AC with a word containing one's everywhere except in the desired bit position. To set a bit, one can add a word containing zero's everywhere except in the desired bit position. This technique is used by the bit set routines in the MICROINTERPRETER, ROM locations 7246-7300, listing lines 1006-1045.

The next example shows the use the MQ register in logical operations. It will be seen that this register may also be used in bit manipulation operations.

EXAMPLE 12 - LOGICAL OPERATIONS

Boolean operations play an important role in computer logic. We have seen examples of how the AND instruction can be used to mask out selected bits.

The NOT or logical complement operation is easily performed by placing the logical data word in the accumulator and executing a CMA, complement AC, instruction.

The inclusive OR operation is performed by placing one logical operand into the MQ register (executing an MQL - load MQ from AC), loading the second logical operand into the AC, then executing an MQA instruction (contents of the MQ are OR'ed with contents of the AC).

Any Boolean operation may be synthesized using combinations of the basic AND, OR and NOT operations.

EXAMPLE 13 - I/O PROGRAMMING

Chapter 7 and Chapter 8 give examples of I/O instructions as used in INTERCEPT JR.

There are three methods by which information may be transferred between INTERCEPT JR. and peripheral devices:

- 1) DMA I/O transfer
- 2) Interrupt I/O transfer
- 3) Programmed I/O transfer

The first method involves Direct Memory Access, DMA, by an I/O devices and allows for high speed transfers of blocks of data at essentially the memory cycle rate. The transfer is controlled without processor intervention on a "cycle stealing" basis. That is, the I/O device requests a DMA cycle and the processor grants it at the end of the current instruction. (See Figure 17 of the IM6100 brochure.) The processor tri-states its bus drivers and from that point on, as long as the DMA REQ line is active, the device controls the DX bus and data transfers on the bus. Typical DMA using devices are disks, tapes and CRT screen refresh circuits.

INTERCEPT JR. primarily uses the last two methods. Both of these require CPU intervention. Interrupt transfers use the interrupt system to service one or more peripheral devices simultaneously, permitting processing to be performed concurrently with data I/O operations. Both methods use the AC as a data buffer for transfers in both directions.

Interrupt programming is especially useful in real time systems which are required to respond to real time events. The time spent waiting for a change in device status is greatly reduced or even eliminated. This is done by writing I/O handling routines which are separate from the main program and using the interrupting capability of I/O devices to enter these routines only when the I/O device is either ready to perform a data transfer or requires CPU intervention. Thus, as long as the device does not request an interrupt, the mainline program may continue to run and time is not wasted "polling" I/O devices for changes in status.

In INTERCEPT JR., the control panel timer generates interrupt requests at periodic intervals. The display refresh routine that periodically drives the LED displays is an example of an I/O handling routine. When the main program is interrupted, a method of returning to it after servicing the interrupt request is necessary. INTERCEPT JR. saves the current content of the PC in location 0000₈ of the memory and fetches the next instruction from location 0001₈ if an external I/O device requests an interrupt.

In the case of a control panel interrupt, the return address is stored in location 0000_8 of panel memory. This is the same as 0000_8 of page 0 memory in INTERCEPT JR.; status word bit 0 differentiates between panel and user memory. The CPU resumes operation at location 77778 of panel memory, for example 77778 of MONITOR ROM ISD002 with status word bit 0 = 0.

For further details on device interrupts and CP interrupts, refer to the IM6100 and IM6101 data sheets.

The third, and slowest method, that of programmed data transfer, is also the simplest, needing a minimum of hardware support. The INTERCEPT JR. PIEART board uses this technique. The processor, upon recognizing an I/O instruction, opcode 68, places the instruction on the DX bus during IOTA \cdot LXMAR. The selected device communicates with the CPU through four control lines--CO, Cl, C2 and SKP. The control line SKP, when low during an IOT, causes the CPU to skip the next sequential instruction.

The INPIE, TALK, LISN, READ routines of the MONITOR should be studied to see the use of IOT's in programmed data transfer.

For example, the print to TTY routine is as follows:

7466 7467 7470	6163 5266 6161	TALK,	SKIP2 JMP1 WRITE1	/Skip on clear Xmit buffer /Xmit buffer not yet clear /Write AC to buffer
7471	3144		DCA TIME	/Store data for possible recovery
7472	5564		RETURN	recovery

Note the use of the SKIP2 instruction to implement a "wait" loop. When the condition is satisfied, the loop is exited. The device must activate the SKP line back to the CPU in order for the CPU to skip the next instruction.

The WRITE1 instruction is another IOT used to write the AC to the UART. (See Chapter 7 for device address codes and command codes.) Refer to the IM6100 and IM6101 data sheets for more information.

The next chapter describes dedicated IOT instructions used in INTERCEPT JR. namely, 6400, Load Display, 6402, Enable/Disable CP Timer, 6403, IOT CPREQ, 6406, IOT Reset, 6407, IOT RUN. The experienced user may use these to shut off the timer and perhaps use subroutines in the MONITOR for his own purposes, for instance, display information other than the USERPC and its contents.

EXAMPLE 14 - TELETYPE I/O USING MONITOR CALLS

:

The following program makes use of the MONITOR ROM PIE-UART subroutines by calling them via the software stack mechanism.

The control panel interrupt requests must be shut off to prevent timing difficulties.

0100	7340	Set AC to 7777
0101	6402	Disable CP request timer
0102	4161	CALL
0103	7445	PIE initialization routine in PIE
0104	4161	CALL READ from
0105	7501	Teletype routine
0106	4161	CALL TALK, the print
0107	7466	to TTY routine
0110	5104	Jump back for next character

Note that the stack mechanism requires that the CALL instruction (JMS 0161) be followed by the entry address of the subroutine.

EXAMPLE 15 - PRINTING UNDER KEYPAD CONTROL

The following program will print ASCII characters on a Teletype under control of the INTERCEPT JR. board.

Refer to Appendix F for the ASCII character set.

100 101 102 103 104 105 106 107 110 111 112 113 114	7340 6402 4161 7445 7300 4161 6110 4161 6425 7004 7006 7002	BACK,	STA STL IOT TIMER CALL INPIE CLA CLL CALL CLKPD CALL HEX RAL RTL BSW TAD KOOO2	/Disable /Control panel timer /Initialize /PIEART interface /Wait for keypad /To clear /Read octal /Data from keypad /Shift three places /Left and swap bytes /To determine leading code digit /MSB of ASCII code always one
115 116	7500 7001		SMA IAC	/Is 2nd ASCII digit 4,5,6,7? /No, 1st digit must
117 120 121 122 123 124 125 126 127 130 131 132	7002 3132 4161 6110 4161 6425 1132 4161 7466 5104 0002 0000	K0002, TEMP1,	BSW DCA TEMP1 CALL CLKPD CALL HEX TAD TEMP1 CALL PRINT JMP BACK 0002 0000	<pre>therefore be 3 /Yes, 1st digit must be 2 /Store temporarily /Wait for clear /Keypad /Read 2nd octal /Digit /Assemble ASCII character /Transmit character /To printer /Go back for next character</pre>

Appendix F shows that the 8-bit ASCII character codes have the property that if the left octal digit is 2, the second octal digit is 4, 5, 6 or 7, and if the left octal digit is 3, then the second octal digit is 0, 1, 2 or 3.

This program allows the user to enter characters as two successive octal digits.

1

Note that this assumes the eighth (parity) bit is always set.

0225 0226 0227 0230	7201 6402 7000 7000		CLA IAC ENDIS TIMER NOP NOP	/Set AC=0001 /Shut off CP timer
0231 0232	7604 7450	READ,	LAS SNA	/Load keypad to AC /Key depressed?
0233	5231		JMP READ	/No, go back to try again
0234	6401		LD DISPLAY	/Display AC on LED register
0235 0236	6404 5231		CLOCK JMP READ	/Click speaker

EXAMPLE 16 - PROGRAM TO DEMONSTRATE I/O TO 6957 AUDVIS MODULE

The first two instructions shut off the control panel interrupt timer. The three instruction loop in locations 231, 232, and 233 cause the processor to wait until a key is depressed, and when this occurs, to load the LED register with the AC and CLICK the speaker.

While a key is depressed, the processor executes the instructions

LAS	(15	major	states)
SNA	(10	major	states)
LD DISPLAY ([17	major	states)
CLOCK	(17	major	states)
JMP READ	(10	major	states)

continuously, and the speaker "clicks" merge into a high pitched beep. The fundamental frequency of this "beep" is easily calculated by counting the number of major states in the above instruction sequence, multiplying by twice the clock period and taking the reciprocal of this number.

In this case, there are 69 major states; and, assuming a 2.56 MHz crystal, the clock period is 390 ns, and the "beep" frequency is $1 / (69 \times 2 \times 390 \times 10^{-6}) \approx 18 \text{ KHz}$.

Now change the instruction in location 0236 to 5230. This adds a NOP, or 10 more major states to the loop, decreasing the frequency of the beep. By placing 5227 in location 0236, the frequency is lowered further. This program enables the user to find out which DX line each key is connected to.

Instead of a beep, the program can be made to click on each key depression by replacing the two NOPs with 4161 and 6110. This calls the CLKPD subroutine which waits for a clear (fully released) keypad before returning to the calling program. The action of the HEX program which encodes key depressions in order to generate MONITOR program subroutine starting addresses may be easily seen by replacing the three instruction keypad read loop in locations 231, 232 and 233 with the sequence 7000, 4161, and 6425. As before, 4161 is a JMS to the top of the RAM subroutine stack and 6425 is the starting address of the HEX routine. Descriptions of these programs may be found in Chapter 8, and a discussion of the software stack may be found in Applications Bulletin M008 of the IM6100 databook.

The program just entered should have looked like this:

7201
6402
4161
6110
7000
4161
6425
6401
6404
5227

CHAPTER 4

INTERCEPT JR. MODULE

INTRODUCTION

As shown on the schematic, all memory and I/O devices are connected to the IM6100 DX bus. The twelve (12) bit bus carries time-multiplexed addresses and data from memory and I/O devices.

Timing information must be provided to strobe data on and off the bus and select lines are needed to enable the proper devices.

The MONITOR ROM and 256 X 12 RAM are mapped in upper and lower areas of the 4K address space, and it is necessary to select the proper devices during memory I/O.

The keyboard commands must be interpreted after making sure switch bounce does not cause erroneous operation.

The ADDRESS and MEMORY display digits are multiplexed in order to reduce the number of decoder/drivers required.

The IM6100 microprocessor used in the INTERCEPT JR. is the commercial temperature range device and a 2.46 MHz crystal is used in order to ensure operation of the system as battery voltage falls from 6 V to 4.5 V.

TYING ON TO THE DX BUS

The DX bus carries addresses and data at different times. All peripherals and memory address inputs, peripherals and memory data inputs and outputs are connected to the bus. All elements connected to the bus are, therefore, tri-state devices.

Data strobes and device signals must be generated in order to demultiplex data from the bus or multiplex data onto the bus.

The MONITOR ROM, a 1024 X 12 device is mask-programmed at the factory to decode the lower ten (10) bits as an address, and the upper two (2) bits as a chip enable. For example, the MONITOR ROM, as supplied by the factory, has the upper two bits mask programmed to 11 to select the ROM for 6000 to 7777.

When data is read out, the chip puts its data out onto the DX bus. Thus the DX pins on the 6312 are bidirectional (addresses in and data out).

The RAM is a 256 X 12 array implemented in CMOS.

The $A_{\mbox{O}}\mbox{-}A_{\mbox{7}}$ address inputs and the I/O data pins are connected to the DX bus.

ADDRESS DEMULTIPLEXING

Both the ROM chips and the RAM chips have internal address latches. These latches are loaded from the address inputs when the strobe input STR is driven low. When STR is low, the latches are not affected.

When the processor places memory address data on the bus, it drives the signal LXMAR at pin 10 low. This signal, Load External Memory Address Register, is intended to strobe the memory address latches. Note that the chip does not have to be selected in order to latch address information.

DATA DEMULTIPLEXING

After the CPU places a memory address on the bus, a data transfer must take place either into the CPU from memory or from the CPU to memory. The direction is indicated by the XTC line. The various SELECT lines are activated during the data-in and data-out phases of the memory cycle. XTC is high for the first half of a memory cycle (when memory read operations may be performed) and low for the second half (when memory may be written into). Thus XTC may be directly connected to OEH, Output Enable Active High, of the ROM chips and WE, Write Enable Active Low, of the RAM chips to enable these chips for reading or writing. During XTC high, of course, the RAM may be selected for reading. The memory outputs will not be activated unless the chip has been selected as well as had its output enabled. Otherwise, many chips would be activated at the same time.

Obviously, it would be undesirable to simultaneously read from several devices onto the same DX lines at once.

For this reason, the active low chip select pins on the RAM chips and OEL, Output Enable Active Low, on the IM6312's are connected to the SEL line. This line may be strapped to either the "MEM SEL" line or the AND'ed combination of "MEM SEL" and "CP SEL". These are active low signals generated by the CPU to select user memory, MEM SEL, or control panel memory, CP SEL. With only the Intersil provided control panel ROM in the system, the jumpers should provide the combination AND signal. This combination signal will select memory when either MEM SEL or CP SEL goes low.

Another aspect to be considered is how addressable memory space is partitioned. In the INTERCEPT JR., the MONITOR ROM occupies the highest 1K of the basic 4K address space and the RAM occupies the lowest 256 words of this space. It is possible to program 256 word pages of the 4K address space for RAM into the IM6312 ROM such that it will generate an RSEL, RAM SELECT, signal by decoding the high order four bits of the address. These fields must obviously be aligned with page boundaries. RSEL is connected to CS_3 of the IM6524's. In the IM6312-002 MONITOR ROM, RSEL is activated by "0000" on DXO, DX1, DX2 and DX3.

RSEL allows random mapping of double page RAM fields within the 4K address space. Note that the base page, or at least the first 16 locations mut be writable in order for the autoincrement instructions and interrupt instructions to work. Also note that the highest location (7777) should normally be in ROM as it is used as a pointer to power up initialization routines. See Figure 8-1 for a memory map.

Normally the RAM area does not overlap with the ROM area, therefore, one of the RAM chip select pins is kept permanently low by a jumper to GND so that selection depends only on the chip select connected to the SEL line. RAM VCC is always present for data retention.

The mapping of RAM into ROM space is of significance should the user generate a ROM to be placed in the spare socket which requires this feature. In such a case, the RAM chip select jumper must be connected to the appropriate RSEL pin. The ROM is mask programmed to generate RSEL appropriately.

Please refer to the IM6312 data sheet for further details.

KEYBOARD INPUT

The INTERCEPT JR. uses a 12 switch keyboard which is an ideal situation as there are 12 DX lines. Each key is connected through a 3-state inverting buffer to the corresponding DX line.

When the CPU executes an OSR instruction, OR Switch Register with accumulator contents, it activates the SW SEL, Switch Select, line and OR's the DX bus with the accumulator. SW SEL is used to enable the keyboard buffers thereby giving the means to read the keyboard.

Naturally, it must not respond to illegal key closures (illegal combinations, bouncing, or too many keys being depressed, etc.). These conditions are checked by the firmware, to be described later.

To improve noise immunity, the inputs to the buffers are pulled up to VCC via 10K resistors in a DIP package. This is done to the DX bus as well, because lines floating at threshold are sensitive to noise.

DIGITAL DISPLAY OUTPUT

The INTERCEPT JR. has two display registers, each with four decimal (BCD) digits.

Each register is driven by a type 4511 CMOS BCD-TO-7 segment latch/ decoder/driver and four transistors that enable successive digits in turn (E2, F2, Q1, Q2, Q3, Q4)*.

The CPU loads the BCD latch with a digit each, and the 34042 quad CMOS latch (D2) with a single bit and this enables two particular digits to display the decoded contents of the BCD latches. In the next cycle, the BCD latches get loaded with the contents of the two adjacent digits and the bit shifts one position in the quad latch, enabling the next digits, and so on. The CPU can blank the displays under keyboard control in order to conserve battery power.

The data in the AC is loaded into the display latches by 'LOAD DISPLAY' at IOTA \cdot XTC \cdot DEVSEL The 'LOAD DISPLAY' command is generated by IOT decoding circuitry to be described in the next section.

The 2N2222 transistors, when turned on by the shifting bit, connect the LED common cathode to a low voltage. The drivers source current to individual segments, lighting these up for the time that the bit keeps that digit selected (nominally 8 ms at 4 MHz).

IOT PROCESSING

The INTERCEPT JR. uses Programmed Data Transfer techniques for all I/O operations. This technique uses the IM6100 IOT instructions, which have an octal opcode of 6, to initiate peripheral I/O operations. These operations could be sensing of peripheral device status flags, for example, "is TTY ready", or controlling device operation, for example, "move disk head to next track", or a data transfer operation, for example, "read character". The nature of the operation depends entirely on the device interface circuitry.

The IM6100 also has the capability for INTERRUPT data transfers and DMA data transfer, but these are unused in the INTERCEPT JR. except for console interrupts described in the next section.

When the IM6100 fetches an IOT instruction, it executes an IOTA cycle, during which the entire IOT instruction is placed on the DX bus during LXMAR time. This means external address registers, such as the ones on board memory chips, will all be loaded with the IOT instruction. In order not to have a memory chip respond falsely, the CPU suppresses the MEM SEL signal, and activates the DEV SEL, Device Select, signal. The device address and control information present in bits 3-11 of the IOT instruction are decoded and the DEV SEL signal is used by the peripheral to enable the selected functions.

* These designations are used to identify the devices on the schematic and on the assembled board.

The 340175 CMOS quad latch (D3) is strobed by $\overline{\text{LXMAR}}$ to latch DX3 and DX9, DX10, DX11 from the bus. The 74C42 CMOS BCD to decimal decoder (E3) is fed with AX11, AX10, AX9 and $\overline{\text{AX3}}$. The AX3 line acts as an enable to the decoder and must be high in order for the D input to the decoder, which is the most significant bit, to be low.

This means that all device addresses in this system should be of the form 1XXXXX. The 74C42 is a control decoder and only eight of its outputs, corresponding to the possible permutations of the three bit control field in the IOT instruction, may be used. Of these eight, only five, corresponding to IOT's with DX3 high and 0, 2, 3, 6 and 7_8 in their control field, are used. For simplicity we shall assume a device address of 100000 or 40_8 .

These IOT instructions will now be described:

LOAD DISPLAY, or 6400 is gated along with XTC and DEVSEL through an OR, the 34025 NOR (F3) followed by the 34069 inverter (F4), into the Load Enable pins of the display drivers. During IOTA \cdot XTC \cdot DEVSEL time, this control function will load the latches in the display drivers (E2, F2) and the 34042 quad latch (D2) which drives the multiplexing transistors.

IOT RESET, or 6406 is gated along with DEVSEL through the two NOR's (E4) to generate an active low RESET. RESET is also generated on power-up, when the one input of the 34001 NOR gate (E4) is pulled high by the charging .47 microfarad capacitor. The RESET line driven low will clear the IM6100 accumulator, load 77778 into the program counter, and halt the CPU, besides resetting external logic. RESET is activated on power-up through the RC circuit, at any time by pressing the RESET switch or under program control. The RESET line into the IM6100 is sampled at T1 time of the last cycle of an instruction, and the worst case response time is 14 μ sec at 4 MHz. The IOT RESET is a software simulation of the direct RESET line needing approximately a dozen instructions. Including the time needed to debounce the keypad, executing the routine, etc., the response time is many milliseconds. Thus the CPU does not actually do a RESET; it is made to clear all registers initialize the PC to 7777 and is then halted.

IOT RUN, or 6407 from the control decoder is gated along with DEVSEL. When enabled by XTC, the RUN/HLT line is driven by a negative going pulse. Each such pulse causes the CPU to alternatively run and halt by changing the state of the internal RUN/HLT flip flop.

IOT CPREQ, or 6403 is gated with DEVSEL through the 34025 NOR (F3) and 34069 inverter (F4) into the active low direct set input of the DFF 74C74 (F5). During IOTA time, DEVSEL will set the DFF and provided that INTGNT is not active and holding off the 34011 NAND (E5), a CPREQ will be issued. The 74C74 is reset by CPSEL.

CP TIMER EN/DIS, or 6402 is an IOT instruction that is used to turn the control panel interrupt timer or or off under program control. The CP timer circuit is formed by two gates (34001 NOR at E4 and 34011 inverter at E5) and an RC circuit (6.8 K R4 and .47 microfarad Cl6) and as long as pin 8 of the NOR at E5 is low, the oscillator is enabled, running and clocking the DFF at F5 at a 30 Hz rate. Thus, CP REQuests are issued at a 30 Hz rate (the DFF being reset by CPSEL in between). When IOT instruction 6402 is executed, during IOTA • DEVSEL • XTC time, clock input pin 3 of the 74C74 DFF at F5 is driven low and the rising edge of DEVSEL clocks in the data on DX11 into the flip flop. At this time, the IM6100 is driving the DX bus with the accumulator so if AC11 is high, the DFF is set, and if AC11 is low, the DFF is cleared. If the DFF is set, the CP timer is disabled by holding pin 10 of the NOR gate at E4 at a low. If the DFF is cleared, this gate is allowed to toggle and the timer runs. Note that during normal operation, the CP timer is running, and CPREQ and CPSEL are being generated.

The reason that CPREQ is not activated unless INTGNT is inactive is that control panel interrupt requests have higher priority than device interrupt requests or even DMA requests. Since INTERCEPT JR. uses main memory for both control panel as well as user routines, interrupt return addresses are saved in location Thus, if CPREQ were allowed to be active at all times, 00008. the user's device interrupt return address could be destroyed by a CPREQ. INTGNT is activated only by INTREQ and is reset by executing the first IOT instruction in the interrupt service routine. At this time, the CPREQ is allowed to get through, as long as the IOT did not disable the CP timer. If the user is implementing an interrupting device interface with PIE interrupts enabled, a single IOT would be used to reset INTGNT, disable CPREQ and get an interrupt vector from the PIE. At the conclusion of the service routine, CPREQ would be re-enabled under program control.

The monitor firmware will be more fully discussed in Chapter 8. For a more detailed discussion of the control panel capabilities of the IM6100, refer to the IM6100 brochure. INTERCEPT JR. uses the same memory address space for control panel, monitor functions and user memory. The monitor keeps track of memory use by periodically examining a status word. See the discussion on the monitor program for further details.

OPTIONS


The user may put another IM6312 ROM in the second socket provided on the INTERCEPT JR. board. Extra decoders are not required. The second ROM could contain user and/or factory generated programs such as floating point math routines, I/O handlers, diagnostics programs, utilities, etc.

The following chapters will describe the optional boards that may be plugged into the 6950-INTERCEPT JR. to expand its capabilities The three connectors on the 6950 board are in parallel and bring out the DX bus, IM6100 control lines, select lines, power connections and unused IOT control lines from the 74C42 decoder (E3).

The basic 256 words of RAM may be disabled by tying chip select high through the jumper option pins provided. This is done when the 6951-M1KX12 JR. RAM MODULE board is to be mapped into the lower 1K field in 0000_8 to 1777_8 .

The information in this manual and in the IM6100 Family brochure should help the user to design his own I/O interface boards if required.

INTERCEPT JR. MODULE SCHEMATIC




CHAPTER 5

JR. RAM MODULE

INTRODUCTION

The JR. RAM MODULE, 6951-M1KX12, pictured in Figure 5-1, allows the user to expand the complexity and size of the programs that may be written.



The board is fully nonvolatile using penlite chips to retain the RAM chips in the low power data retention mode. Thus, the user may write programs on a board, unplug it and use a different board without losing programs. The board may be mapped into memory space according to several jumper options. The board may also be configured as either an Instruction Field or a Data Field by jumper option. (Refer to the IM6100 brochure and Applications Bulletin M007)

DISCUSSION


Twelve (12) IM6518 CMOS RAM chips are used to implement the 1024 X 12 array for this board. The IM6518 is organized as 1024 X 1 with separate data-in and data-out pins and ten (10) address pins. (Refer to the IM6508/18 data sheet for further information.) INTERCEPT JR. uses a single bus for all address and data I/O, therefore, the DI and DO pins on the RAM chips are both connected to the respective DX line. The ten (10) address lines are buffered using ten gates from

CHAPTER 5

JR. RAM MODULE

INTRODUCTION

The JR. RAM MODULE, 6951-M1KX12, pictured in Figure 5-1, allows the user to expand the complexity and size of the programs that may be written.



The board is fully nonvolatile using penlite chips to retain the RAM chips in the low power data retention mode. Thus, the user may write programs on a board, unplug it and use a different board without losing programs. The board may be mapped into memory space according to several jumper options. The board may also be configured as either an Instruction Field or a Data Field by jumper option. (Refer to the IM6100 brochure and Applications Bulletin M007)

DISCUSSION

Twelve (12) IM6518 CMOS RAM chips are used to implement the 1024 X 12 array for this board. The IM6518 is organized as 1024 X 1 with separate data-in and data-out pins and ten (10) address pins. (Refer to the IM6508/18 data sheet for further information.) INTERCEPT JR. uses a single bus for all address and data I/O, therefore, the DI and DO pins on the RAM chips are both connected to the respective DX line. The ten (10) address lines are buffered using ten gates from

,

two 34050 hex CMOS buffers (G1 and G2). Two gates are used to buffer LXMAR and XTC. These two signals, as previously explained in the discussion of the 6950 board, strobe memory addresses into the RAM chips and enable the chip for data write operations.

The SUP SEL signal is also buffered. This signal selects the RAM for both control panel and main memory use.

The two most significant bits of address are latched in the 340175 quad D-type latch (G3). This latch provides both true and complemented outputs, and, by connecting the appropriate jumpers to the 34023 three input NAND (F3), the 1K RAM field provided by the board may be mapped into any of the four 1K fields of the total 4K memory space addressable by the IM6100 microprocessor.

Since the highest 1K field is occupied by the MONITOR ROM and 256 words of RAM are provided in the lower 1K field by the 6950 module, normally the jumper should be placed to map the RAM into one of the middle 1K areas, for example $20008-3777_8$ or $40008-5777_8$.

If these two fields are being allocated for the PROM board, 6952, the RAM may be mapped into the 1K base field in which it will overlay the 256 words provided in the 6950 board. This will provide the additional 768 words that would otherwise be unobtainable.

Table 5-1 provides the jumper connections for different mappings.


TABLE 5-1


Desired Mapping	Strap* Pins 9, 10
0-1777	To Pins 5 & 8
2000-3777	To Pins 5 & 6
4000-5777	To Pins 7 & 8
6000-7777	To Pins 7 & 6

* These strapping option pins are numbered and located between the 340175 at G3 and the connector pins. As an example, for mapping 2000-3777, pins 9 and 5 should be strapped and pins 10 and 6 must be strapped, or alternatively, pins 9 and 6 strapped together and pins 10 and 5 strapped together.


The board may also be configured to be either an instruction field or a data field by an appropriate jumper connected to the DATAF pin. Normally, the field jumper from test point 2 is connected to V_{CC} and distinctions are not made between IF and DF. These distinctions are usually required only in extended memory systems (Refer to Applications Bulletin M007) The RAM on this board may be made nonvolatile by using two "AA" type penlite cells in the chips provided. If VCC from the "D" cells falls below 3.9 volts, the zener diode CR2 turns off, turning off transistor Q2, which in turn cuts off the series transistor Q1. Diode CR1 becomes forward biased, and the "AA" cells power the RAM array in the data retention mode.

JR. RAM MODULE SCHEMATIC










CHAPTER 6

JR. P/ROM MODULE

INTRODUCTION

The JR. P/ROM MODULE, 6952-P2KX12, pictured in Figure 6-1, enables user developed programs to be stored in user programmable read only memory.



MEMORY ENABLE AND POWER STROBE DECODING LOGIC

The user has the option of utilizing the IM5623, 256 X 4, or IM5624, 512 X 4, three-state output Avalanche Induced Migration (AIM) programmable bipolar P/ROMs to obtain from 256 to 2048 words of program. Power dissipation is minimized by supplying power, via the POWER STROBE DRIVERS, only to those P/ROMs which are enabled. ADDRESS LATCH, MEMORY ENABLE AND POWER STROBE DECODING LOGIC are pictured in Figure 6-1.

The figure shows the address range for IM5624, $512 \times 4 \text{ P/ROMs}$. For the user's convenience, the address range for the IM5623, 256 X 4, P/ROM and IM5624 are shown in TABLE 6-1. The user should change address range, as required, when mixing IM5623 and IM5624 on a given module.

TABLE 6-1							
ADDRESS	RANGE	IN	OCTAL	IM5623/IM5624			

IM5623 (256 X 4)	<u>IM5624 (512 X 4)</u>
2000-2377	2000-2777
3000-3377	3000-3777
4000-4377	4000-4777
5000 - 5377	5000-5777

DISCUSSION

This text should be used in conjunction with the enclosed schematic for a complete understanding of the 6952-P2KX12 JR. P/ROM MODULE.

The memory address is latched from the DX bus by the two 74LS174 hex latches when they are strobed by LXMAR.

The lower nine bits of the address go to the address inputs of all the twelve P/ROMs, which are arranged in a matrix of four rows of three.

The higher order three bits of the address are decoded by the 74LS138, and it generates a chip enable to the appropriate row of P/ROMs. This chip enable is also used to turn on the two transistors in the appropriate power strobe circuit in order to connect VCC (less a $V_{CE(SAT)}$) to the power pins of the enabled row of P/ROMs. There is no delay penalty in power strobing because the bipolar P/ROMs are much faster than required by the CMOS processor. The average power dissipation is reduced to approximately 5% of the non-strobed case. With the chip enable high, the P/ROM outputs are in a high impedance state permitting XTC to be used as one of the signals enabling the 74LS138 decoder. The P/ROM outputs, therefore, may be directly connected to the DX bus. The XTC line signals the read and write phases of the memory cycle. Thus, XTC when high, enables decoder pin Gl during the time that the address is latched into the 74LS174's, and remains enabled during the time the address is decoded, the P/ROMs are enabled, strobed and accessed. XTC goes low during the second half of the memory cycle, disabling the P/ROMs.


Decoder pin G2A is enabled only during the $\overline{\text{SUP} \text{ SEL}}$ time, that is, when either MEMSEL or CPSEL is active. Therefore, the memory is really powered only for three clock cycles.

The uppermost 1K of memory is in the monitor ROM on the processor board, so the decoder does not use the pins for a decoded zero and one. In the event that extended memory is used, the DATAF (DATA Field) pin is jumpered to the G2B enable pin of the 74LS138 decoder. This signal is normally low, enabling the decoder, and is activated to the high state during the execute phase of indirectly addressed AND, TAD, ISZ and DCA instructions (see IM6100 data sheet) so that data transfers are controlled by the Data Field, DF, and not the Instruction Field, IF, when addressing more than 4K words. Otherwise, the G2B pin may be left grounded by a jumper.

Table 6-1 shows the address space occupied by the P/ROMs. The user must supply at least three P/ROMs and can use them anywhere in the address space provided.

JR. P/ROM MODULE SCHEMATIC


.



CHAPTER 7 JR. SERIAL I/O MODULE

INTRODUCTION

The JR. SERIAL I/O MODULE, 6953-PIEART, pictured in Figure 7-1, allows the user to communicate with a 110 baud full duplex terminal with either an EIA RS-232C type differential voltage interface or a 20 mA current loop interface.



This board uses two CMOS LSI chips, the IM6101 Programmable Interface Element (PIE) and the IM6403 Universal Asynchronous Receiver/ Transmitter (UART). The MONITOR ROM provided with the 6950-INTERCEPT JR. MODULE contains a bootstrap loader for loading programs from the 6953-PIEART using BIN formatted media, such as paper tape punched out by the 6950-INTERCEPT JR. via the 6953-PIEART and an ASR-33 Teletype using the Memory Dump routines contained in the MONITOR ROM. This allows the user to create programs, dump them out on paper tape and use them at a later date by simply reading the tape back in.

DISCUSSION

The data sheets on the PIE and UART should be studied in order to fully understand the description of the operation of this module.

It will also be beneficial to study the listing of the PIE-UART routines in the MONITOR ROM. These routines are listed in line numbers 1171 through 1511.

The PIE address used is 00111, therefore, all IOT instructions to the PIE are of the form 616X or 617X in octal.

By using a UART, the amount of code required to do serial I/O is considerably reduced because bit timing is taken care of by the UART. Also, the programs become insensitive to the CPU clock frequency. Both the PIE (B3) and the UART (B1) are general purpose programmable devices and, therefore, need to be programmed or initialized to specific system requirements.

Some functions are programmed by hardwired pin connections and others by MONITOR ROM firmware routines.

The DIP switch is set up to program the PIE SEL 3-7 inputs to the address OO111. It also grounds CNTRL pin 2 of the 6403 UART selecting the internal 11 stage divider. This divider's output is the 16X clock used by the receiver register and transmitter register. The 6403 is designed to be directly clocked by a crystal. The crystal used is a TV colorburst crystal of 3,579,545 Hz. When this is divided by 2¹¹ and 16, the baud rate of 109.2 Hz is within the tolerance limits of a 110 baud Teletype interface. The DIP package of 10K resistors (A3) pulls up the SEL 5, 6, 7 inputs and the PIE series priority input pin 3. The PIE control registers A and B and the vector register are initialized by the INPIE routine in firmware. Table 7-1 shows the constants loaded into these registers.

TABLE 7-1

CONTROL REGISTER A

0	1	2	3	4	5	6	7	8	9	10	11
FL4	FL3	FL2	FL1	WP2	•	WP1	•	IE4	IE3	IE2	IE1
1	1	1	0	1	0	0	0	0	0	0	0
FL 2,	3,4		bits set high cause the unused FLAG outputs 2, 3, 4 to be at high level								
FL 1			bit set low causes FLAG output l (Reader Run Relay Flag) to be at low level								
WP 2			set high means positive WRITE POLARITY or positive pulses at WRITE output 2 (used to load the UART CONTROL REGISTER)								

WP 1 set low causes negative pulses at WRITE output 1 (used to load the UART TRANSMITTER BUFFER REGISTER from the data inputs)

IE 1, 2, 3, 4 set at 0 disables all PIE interrupts.

TABLE 7-2

CONTROL REGISTER B

0	1	2	3	4	5	6	7
SL4	SL3	SL2	SL1	SP4	SP3	SP2	SP1
0	0	1	1	0	1	1	1

NOTE:

- 1. Sense input S4 is not used, therefore, SL4 and SP4 bits are irrelevant.
- SL 3 = 0 and SP 3 = 1 program the SENSE3 flip flop to be set by a positive going edge. SENSE3 is connected to the serial data input of the UART and is used for start bit detection.
- 3. SL 2 = 1 and SP 2 = 1 program the SENSE2 flip flop to be set by a high level. SENSE2 is connected to the TRANSMITTER BUFFER REGISTER EMPTY (TBRE) output of the UART which indicates that the UART transmitter is ready for new data. The TBRE signal is a high level.
- 4. SL 1 = 1 and SP 1 = 1 program the SENSE1 flip flop to be set by a high level. SENSE1 is connected to the DATA READY (DR) output of the UART, which is a high level indicating that a character has been received and transferred to the receiver buffer register.

TABLE 7-3

VECTOR REGISTER

0 1 2 3 4 5 6 7 8 9 10 11 INTERRUPT VECTOR VPR1 0 0 0 0 0 0 0 0 0 0 0 0

NOTE: The PIE interrupts are disabled in this application, and the sense flip flops are tested by the firmware with SKIP instructions. The PIE's READ2 output is unused and the READ1 output is connected to the UART RECEIVER REGISTER DISABLE (RRD) and DATA RECEIVED RESET (DRR, an active low input) so that when a received character is ready, R1 which is normally high (keeping the RECEIVER REGISTER disabled) pulses low during IOTA-DEVSEL, transferring the receiver data to the IM6100 via the DX bus while simultaneously clearing the DR flag in readiness for the next character.

The UART is also initialized both via hardwired connections and under program control.

STATUS FLAGS DISABLE (SFD pin 16) is grounded to enable all UART status flags. The UART CONTROL REGISTER bits are loaded from the DX bus as shown in Table 7-4.

TABLE 7-4

DX Lines	0	1	2	3	4
Designations	ΡI	SBS	EPE	CLS1	CLS2
Constant	1	1	1	1	1

- PI = 1 PARITY INHIBIT Parity generation and checking is inhibited and PARITY ERROR (PE) output is forced low.
- SBS = 1 STOP BIT SELECT In conjunction with CLS1 and CLS2, this selects two (2) stop bits.
- EPE = 1 EVEN PARITY ENABLE Irrelevant as parity is inhibited.

CLS1 = 1) CHARACTER LENGTH SELECTED - These bits select on CLS2 = 1) eight-bit character.

All unused pins are brought out to test points, to facilitate experiments by the user.

The UART TBR parallel data input bus and RBR parallel data output bus are connected to DX4-11.

The serial input and output pins of the UART go to both EIA-RS-232C and 20 mA current loop interface drivers and receivers. Table 7-5 shows the connector and jumper options for the two interfaces.

Serial output bits from the UART cause the push-pull EIA driver to switch between V_{CC} and -12 volt (-12 volt must be provided externally) and transistor Q2 to supply 25 mA nominally (5 volt \div (R5 + R4)) to the current loop interface.

Briefly, the PIEART interface works as follows once the interface is initialized. When transmitting to a terminal, the IM6100 executes a waiting loop using a SKIP on SENSE2 instruction followed by a jump back. SENSE2 as shown in Table 7-3 is set when the TRANSMITTER BUFFER is empty. When the character has been transmitted, the waiting loop is exited and a WRITE1 instruction is executed writing a new character into the UART transmit buffer. The PIE strobes the DX bus at the proper time when this instruction is performed.

When receiving from a terminal, the IM6100 resets the SENSE3 flip flop by executing a SKIP on SENSE3 instruction. This flip flop senses the start bit of a character. The READER RUN flag is set by executing a SET FLAG 1 instruction to the PIE. Now the interface is ready for a character from either a tape reader or a keyboard and a wait loop is entered. This loop is exited when a start bit is detected and the READER RUN flag is cleared just in case the data source was a reader. This stops the reader from advancing until the CPU is ready for another character. Another wait loop is entered and this time it is exited when the DATA RECEIVED flag goes true, setting the SENSE1 flip flop. The accumulator may then be cleared and a READ1 command executed. This causes the PIE to enable the UART receiver buffer onto the DX bus, simultaneously clearing the DR flag.

When reading BIN tape, the above transmit and receive program sequences are called as subroutines, while the main program performs functions such as testing characters for a rubout, accumulating checksums, testing for leader-trailer, etc. (Refer to MONITOR description)

Whenever SKIP on SENSE flip flop instructions are executed, the PIE will test the state of the desired flip flop and, if it has been set, it will assert the SKP/INT output causing the IM6100 to skip the next instruction. The sense flip flop is then cleared. For more details, refer to the PIE data sheet. TABLE 7-520 mA LOOP/EIA RS232-C CONNECTOR PINOUTS

OPTION	STANDARD CONNECTION	MODIFIED CONNECTION
Voltage Change Option	+5 VDC on V _{CC} Connect points #1 and #2	+10 VDC on V _{CC} Cut between points #1 and #2 and connect points #1 and #3
Driver/Receiver Change Option	20 mA loop Connect points #4 and #5	EIA RS232-C Cut between points #4 and #5 and connect points #5 and #6
EIA Earth Ground Option	No EIA Earth ground	To connect Earth ground, tie points #7 and #8 together

CONNECTOR PINOUTS

	20 mA Loop	EIA	RS232-C
<u>Pin</u>	<u>Signal</u>	Pin	<u>Signal</u>
1	XMIT+	1	Earth Ground
2	KEY	2	XMIT
3	XMIT-	3	RCVE
4	RCVE+	7	Signal Ground
5	RCVE-	18	-12 VDC
6	RDR+	All oth	ers are N.C.
7	RDR-	Pins 5 (Cle	ar to Send)
8	-12 VDC	6 (Dat	a Set Ready)
9	N.C.		eived Line Signal ector)
10	N.C.	may ha	ve to be tied to VCC ome terminals

In order to use the module, it must first be connected to a serial ASCII 110 baud tape reader, typically an ASR-33 Teletype equipped with the reader. The connection is done by a cable connecting the 20 mA loop connector pins to the Teletype terminal strip (Figures 7 and 8 of Intersil Applications Bulletin M005 "Teletype Interface for the IM6100 Microprocessor"). The external -12 VDC supply is connected and the Teletype is turned to the LINE position.

Note that the Teletype must be equipped for 20 mA full duplex operation and should have a reader run relay installed.

To read BIN format tape, the tape is placed in the reader, the key is put in the START position and the sequence CNTRL 1 is pressed on the INTERCEPT JR.

As explained on page 2-5, this function will activate the loader. At the end of the load sequence, the machine is halted showing the AC (SAVAC location 0140) whose contents represent the checksum and should be zero for a valid load.

To dump memory onto tape, the starting and ending address of the block should be entered into locations 0176 and 0177 and the program run starting at location 7510. Naturally, the tape punch should be turned on.

Chapter 8 page 14 describes these routines in more detail.

Table 7-6 lists the PIE-UART instructions as used by the MONITOR. These instructions are also listed in the program listing on page 8-16C.

TABLE 7-6

PIE-UART INSTRUCTIONS

6160	READ1	(Reset UART Data Received Flag and read received character)
6170	READ2	(Generate read strobe 2) - Not used
6161	WRITE1	(Load UART Transmit Buffer)
6171	WRITE2	(Load UART Control Register)
6162	SKIPI	(Test state of sense FF1; skip if set by UART Data Received Flag)
6163	SKIP2	(Test state of sense FF2; skip if set by UART Transmit Buffer Empty Flag)
6172	SKIP3	(Test state of sense FF3; skip if set by START bit)
6173	SKIP4	(Test state of sense FF4; skip if set) - Not used

6164	RCRA	(Read control register A)
6165	WCRA	(Write control register A)
6175	WCRB	(Write control register B)
6174	WVR	(Write vector register)
6166	SFLAG1	(Set FLAG 1) - Reader Relay Flag - ON
6176	SFLAG3	(Set FLAG 3)
6167	CFLAG1	(Clear FLAG 1) - Reader Run Relay Flag - OFF
6177	CFLAG3	(Clear FLAG 3)

In addition to these, the IM6100 internal IOT instruction 6007_8 or CAF (Clear All Flags) clears the sense flip-flop thus clearing all interrupt requests.


The serial I/O module is typically used with the INTERCEPT JR. BINARY LOADER and MEMORY DUMP routines in order to read BIN format tape and dump a block of memory onto BIN formatted tape.

The PIE-UART interface is initialized only when the BIN and DUMP programs are used. The user has access to these routines via the software subroutine call stacking mechanism in case the serial port is to be used for other purposes, such as printing characters on the Teletype.

The user may also write his own code in RAM for interface utilization and handling Teletype I/O.

Example 14 in Chapter 3 shows how the MONITOR subroutine may be called to implement Teletype keyboard and printer operation.

JR. PIEART SERIAL I/O MODULE SCHEMATIC



CHAPTER 8

INTERCEPT JR. TUTORIAL SYSTEM MONITOR PROGRAM

The MONITOR uses main memory to store control panel routines in order to keep the system inexpensive. The IM6100 architecture, however, will allow control panel programs to exist in separate memory totally transparent to the user.

Figure 8-1 shows the memory allocation map for INTERCEPT JR.

The MONITOR uses several locations in page 0. These are listed in the program.

Some of these locations, SAVAC, SAVMQ, SAVFL in locations 0140_8 , 0141_8 , 0142_8 , are used by the MONITOR to store IM6100 registers and flags and enable the user to conveniently examine and alter these registers.

Most other locations are used as temporary workspace by the MONITOR routines. Locations 167 to 177 are used as a software stack for subroutine return addresses.

The stack is initialized on power-up and on every pass through the control panel interrupt service routine.








FIGURE 8-1













8-2B










8-2D







8-2E









Referring to Figure 8-2, the INTERCEPT JR. MAIN FLOW CHART, the MONITOR is entered on power-up or on every CPREQ through location 7777 of control panel memory and the return address is saved in location 0000. Since in INTERCEPT JR. control panel routines and user programs share the same memory, bit 0 of the status word, Figure 8-3 is used to keep track of who is executing currently, the MONITOR or the user. For example, the programmer may disable the CP TIMER and yet use MONITOR SUBROUTINES in the "user" mode.

Thus the MONITOR updates the register save locations, CP/user mode bit 0 in the status word, and goes on to the initialization routines. The CP subroutine stack is established. (Refer to Applications Bulletin M008 for a description of software stack operation with the IM6100.) Returns from subroutine calls should normally leave AC, MQ and L unchanged.

The Display Refresh subroutine, REFSH, is executed 100-200 times a second in order to keep the display flicker-free.

Next, the keypad is tested for depression of the CNTRL key. If this is not detected, the monitor goes to the exit point, restores registers and flags and returns via the pointer in location 0000 or in the old MQ according to the memory mode status bit. The return via MQ feature is provided as a convenience in writing user mode programs that do not use MQ for any other purpose.

If a CNTRL key depression is detected, the switch debounce routine, SWDB, is called, and the test for CNTRL is made again. In case the test fails, the routine waits for the keypad to become inactive, by calling CLKPD, and exits as before. If the CNTRL key is definitely detected, the MONITOR enters the undefined control state and subsequent key depressions will have to be detected and analyzed. The MONITOR waits for the keypad to clear, by calling CLKPD, and calls HEX, a routine which generates starting addresses for the subroutines that are used to service each of the different key depressions that define a control state. Figure 8-4 shows the connections between the keys and the DX bus, and the control state selected by the key.

The MONITOR is directed to the proper service routine, and may or may not need further data (more key depressions, external conditions, status word bit settings, etc.) to properly execute the routine.

We shall now study some frequently called subroutines in the MONITOR ROM, REFSH, SWDB, CLKPD, HEX and EXIT.

0	1	2	3	4	5
MEM FLAG					

6	7	8	9	10	11
BLANK FLAG			BIT BUCKET	DISPLAY CODE #1	DISPLAY CODE #2

- 0 CP/MAIN MEMORY MODE BIT
- 6 DISPLAY BLANK = 1
- 9 CATCHES "OVERFLOW" FROM BIT 10. IS PERIODICALLY TESTED AND CLEARED.
- 10 & 11 SELECTS ONE OUT OF FOUR LED DIGITS IN DISPLAY

FIGURE 8-3 STATUS WORD

DX LINE	0	1	2	3	4	5
KEYBOARD	CNTRL	IAC REV IND	MEM SMA-QA OPR3	SETTC CLA OPR2	DECPC SZA-QL OPR1	RESET CTA 107
CONTROL STATE	CNTRL	SHIFT	MEMory data deposit	SETPC	DECPC	RESET
VALUE RETURNED BY HEX	0013 ₈ or ^B 16	0012 ₈ or A ₁₆	0011 ₈ or 916	0007 ₈ or 716	0010 ₈ or 816	00068 or 616

DX LINE	6	7	8	9	10	11
KEYBOARD	HALT	RUN	SHR	DAS	OSR	MJERO
	CARA	CAL	RAR	Rae	T/BSW	SNU
	SMP	JMS	Dos	IS	TAD	AND
CONTROL STATE	HALT	RUN	SINgle instruction execute	DISplay blank/ restore	binary loader	MICRO interpreter
VALUE	0005 ₈	0004 ₈	0003 ₈	0002 ₈	0001 ₈	0000 ₈
RETURNED	or	or	or	or	or	or
BY HEX	516	⁴ 16	316	2 ₁₆	116	016

FIGURE 8-4

REFSH - ROM locations 6236-6373, listing line numbers 237-346, flow chart Figure 8-1

This routine first saves the AC and LINK as it uses them and then looks at the display blank flag, bit # 6 of the status word, Figure 8-3. It does this by doing a byte swap, bringing bit # 6 into bit 0 and testing for a negative sign. If the blank flag is set, all zeros are loaded to the display, resulting in disabling all the multiplexing transistors and thus blanking the display. The routine would return in this case to the calling program after restoring the AC and L.

If the flag was clear, the display must be refreshed. Bits 10 and 11 of the status word encode the digit to be driven. Bit 9, the "bit bucket", is cleared every time a refresh is performed in order to prevent other bits in the status word from being affected when the status word is incremented to select the next digit to be refreshed. Constants stored in ROM are used as "AND masks" to clear bit 9 and select the digit code. The digit code is added to a base address to generate a pointer to one of four routines, DIGO, DIG1, DIG2, DIG3, that set up constants and loop counters with which to enter the LOAD routine. LOAD uses a mask to select the particular digit to be displayed from the user PC and data at the user PC. Then LOAD uses the loop counter constants to rotate these digits into the proper position and adds the multiplexer select bit (stored in TEMP). Figure 8-5 shows the format of this IOT word.

0	1	2	3	4	5	6	7	8	9	10	11
D4	D3	D2	D1		BCD Address			Mer	BCD nory	data	

FIGURE 8-5

SWDB - ROM locations 6200-6235, listing line numbers 190-230, flow chart, Figure 8-1

This routine reads the keypad into the accumulator, waits for 25 milliseconds, and again reads the keypad to see if it matches the first reading, thus indicating the end of switch bounce. If the readings do not match another 25 milliseconds timeout is allowed. During the timeout, the display is refreshed approximately every five milliseconds.

CLKPD - ROM locations 6110-6116, listing line numbers 350-361, flow chart Figure 8-1

This routine calls SWDB in order to timeout bounces, and checks for a zero reading from the keypad (indicating keypad clear) as long as required then returns to the calling program.

HEX - ROM locations 6425-6523, listing line numbers 434-514, flow chart Figure 8-1

This routine determines whick key was pressed and generates a different number for each key. These numbers are used by the UNDEFINED CONTROL STATE routine to generate starting addresses to the control state routines for each key.

EXIT - ROM locations 6061-6076, listing line numbers 152-170, flow chart Figure 8-1

This routine is entered when no keypad activity can be detected. The routine waits for the keypad to clear by executing CLKPD, then restores all registers and flags from RAM save locations. The memory mode bit in the status word is checked to make sure that the routine was entered by the control panel MONITOR.

There is another entry point to this routine called OUT which is used if no keypad activity was detected even before key debouncing is needed, indicating the keypad was already clear. By entering at OUT, CLKPD does not have to be called, saving at least the 25 milliseconds it takes to execute SWDB.

If EXIT was entered in the main mode, the routine clears the memory mode bit, restores flags and registers and exits indirect via the contents of the SAVMQ location. This feature is provided to enable the user to store his return address in the MQ and not have to alter other registers. This is useful when writing programs that use subroutines in the MONITOR. The MONITOR itself rarely uses MQ for anything (for example, routine MBST at 72738).

CONTROL STATE SERVICE ROUTINES

Five of the control states possible through key depressions require extremely simple service routines. These five along with the symbolic starting address are:

INCREMENT	AC	INCAC
DECREMENT	PC	DECPC
HALT		HALT
RUN		RUN
RESET		RESET

These routines are stored in ROM locations 6400-6424, listed on lines 393-430 and the flow charts are in Figure 8-2.

These routines are each a few instructions long and self-explanatory. They modify the RAM save locations.

The control panel program when executing the EXIT routine restores all flags and registers in the IM6100 from these RAM save locations.

The RUN routine uses the IOT RUN, 6407, command described in Chapter 4.

The RESET routine clears all save locations, executes the IOT RESET command, 6406, sets the PC to 7777 and goes to the HALT routine.

Except for DECPC, the above routines, when complete, branch to the EXIT routine described previously by jumping indirect via the location labeled UG. DECPC, upon completion, jumps indirect via BUG which is the starting address of UDCS, returning INTERCEPT JR. to the undefined control state. This enables the user to pick the next control state without again pressing the CNTRL key.

DEPOSIT INTO MEMORY, MEM, ROM locations 6524-6556, listing line numbers 516-550, flow chart Figure 8-2

This routine with starting address at DEP may be executed repeatedly when a sequence of numbers is entered from the keypad. It begins by calling CLKPD, then HEX. The value passed on by HEX is tested for being greater than 7. If it is not greater than 7, it is interpreted to be an octal digit to be deposited into memory by shifting it into the rightmost digit. This is done by getting the current memory data indirect via 00008, SAVPC, shifting left three bits, while clearing the link each time so that zeros are shifted into the LSB, then adding the new digit. The updated data word is restored via the pointer in SAVPC and the routine jumps back to the beginning for the next digit from HEX.

If the digit is greater than 7, it is not to be entered into memory, but rather a pointer is computed to force a branch to the proper routine to be executed next. This is done by adding the contents of TAB, 65348, to the value returned by HEX, 10, 11, 12, 13, resulting in 65448, 65458, 65468,

65478. These locations contain pointers to routines DCI, PCI, EXIT and UDCS, respectively.

In other words, pressing DECPC at this time results in routine DCI being executed, pressing MEM results in routine PCI being executed, pressing the yellow key results in the EXIT routine being executed and pressing the CNTRL key results in UDCS being executed, meaning a return to undefined control state.

Routine DCI decrements the PC by adding -1, 77778, to it, and returns to DEP to get the next digit, indicating the contents of the decremented memory location may now be altered.

Routine PCI increments the PC when key MEM is pressed and returns to DEP so that data may be entered into the incremented memory location.

These routines allow the user to step forwards and backwards through memory and alter data at will, as long as the memory area being addressed is not in ROM. ROM may be examined but not altered.

BLANK FLAG TOGGLE, DIS, ROM locations 6566-6575, listing line numbers 564-579, flow chart Figure 8-2

This routine is executed when the key marked DIS RAL ISZ is pressed when in the undefined control state. Bit #6 in the status word, Figure 8-3, is called the blank flag, and this routine toggles it every time it is executed, therefore, allowing the user to shut off the display to conserve power and to turn it back on. The routine clears the AC and L, gets the status word, shifts bit #6 into the link (by doing a byte swap and left shift), complements the link, shifts it back, swaps bytes again, restores status and goes to EXIT.

SET PROGRAM COUNTER, SETPC, ROM locations 6600-6632, listing line numbers 578-612, flow chart Figure 8-2

This routine, like DEP, accepts octal digits from the keypad. It begins by calling CLKPD, and then HEX to get a valid number from a key depression. The value is checked for being over 7. If not, the routine goes on to GOON, which loads the digit into the rightmost octal position in the PC and jumps back to SETPC to pick up a new key depression.

If the value returned by HEX is greater than 7, a base address in location ADJT is added to it, and the sum is used as an indirect pointer back to SETPC (if the DECPC or MEM keys are pressed) to EXIT (if yellow key is pressed) or to UDCS (if CNTRL is pressed).

MICROINTERPRETER, MICRO, ROM locations 6633-7300, listing line numbers 613-1045, flow chart Figure 8-2

Routine MICRO calls HEX and gets an index to compute a pointer to the routines servicing the individual keys (see Example 5 in Chapter 3 for a detailed description).

Pressing the SHIFT key causes AINC to be executed, incrementing SAVPC. Pressing any of the keys with memory reference instruction opcodes on them causes routines ATAD, AISZ, ADCA, AJMS or AJMP to be executed. These routines load the opcode into the AC and jump to AAND. (Note that the opcodes are sometimes stored as constants, and sometimes are instructions located elsewhere in the same page.) This results in the AC being placed into the location being addressed by the user. The MONITOR, therefore, displays the address and opcode selected by the user.

Routine MRPA continues to scan digits entered from the keypad and checks to see if they are address digits, O-7, a CNTRL key depression (routine NEXT is executed in which the user PC is incremented, and control returns to MICRO to interpret the next instruction) or a SHIFT key depression (in which case routine ZONK is entered in order to set indirect bit 3). This is done by rotating the bit into the link, setting it and rotating back. Control is passed back to MRPA so it makes no difference if the indirect bit is set before or after the address bits are supplied.

Address digits are shifted into the address field from right to left and the resulting address is checked for validity (in page 0 or in current page). If the address is outside valid page boundaries, then the program branches to routine FLASH. If the address is valid, MRPA is reentered to get the next digit. Routine FLASH flashes the display to indicate an invalid address field.

The routine blanks the display using IOT instruction 6400 and times out approximately ($4096 \times (16 + 10) \times 10$) or 1064960 states. This takes over half a second at 3.33 or 4 MHz.

The routine then checks to see if the keypad has been depressed. If it has, the address field is loaded with the new digits. If it has not, the routine continues to time out a different constant, TKB.

Routine AIOT is entered if in the MICRO mode, key IOT is pressed. An opcode of 6 is entered into the AC with a microprogrammed combination of Group I microinstructions and the routine collects digits from the keypad, while checking for a CNTRL key entry.

Detection of a CNTRL causes a branch to NEXT which increments SAVPC and returns to MICRO as before. Octal digits are shifted into the device address and control fields of the IOT instruction from right to left.

Routine AOPR1 is entered when an operate group 1 instruction is to be loaded via the keypad. The routine starts by loading 7000 into the user addressed location, then calling CLKPD and HEX as further digits are expected.

A table of jump addresses is used as described in Example 5, Chapter 3 to branch to the proper routine.

The branches either cause the program to ignore the key and look for the next key depression, AOPR1 + 2, or to call an appropriate bit set subroutine, JA10-JA4. The bit set routines are used by routines in all three operate groups so they are coded as subroutines that may be nested in the MONITOR stack.

The bit set routines work by reading a constant, AAA-AAG, corresponding to the appropriate bit being set into the AC, then jumping to the MBST routine. This routine stores the constant temporarily in MQ, clears the AC, gets the instruction in its current state, updates it by OR'ing in the MQ, replaces it at the user addressed location and returns.

This procedure is followed by all the operate group microinstruction service routines.

In other words, a table of jump addresses is used to compute a branch to either a bit set routine or back to the keypad reading sequence. SINGLE INSTRUCTION EXECUTE, SIN, ROM locations 7301-7444, listing line numbers 1047-1170, flow chart Figure 8-2

This routine is useful in program development as a single instruction at a time may be executed allowing intermediate results to be examined under MONITOR control. This routine may only be used to single step through programs in RAM and not in ROM because software "breakpoints" are implemented by replacing the instruction at a breakpoint with a jump to the breakpoint processing subroutine and this requires writing into the memory.

SIN first initializes page 0 locations 0152 and 0153 labeled STORE and SHIFT to contain the instruction JMP I SHIFT and the address 7427. Then it checks the instruction to see if it is a JMP or JMS. It does this by extracting the opcode bits with an AND mask, adding -4000 or -5000 to them and checking for AC = 0.

It also checks the address mode bits with routines INAD and INDB and computes the effective address for the next memory reference. This address is in location TIME. In case of a JMS, location TIME is incremented (to point to the next instruction to be fetched which follows the location where the return address is to be stored).

Routines INAD and INDB determine whether the current page bit and indirect bit are set by masking of all other bits and testing for a non-zero AC. If the page bit is set, the current page number is obtained by masking off other bits. This page number is concatenated with the page address. If the indirect bit is set, the effective address is fetched and replaced in TIME. In any event, when location EXEC + 4 is reached, TIME contains the address of the next instruction to be fetched. Now the program gets the contents of this location, NEXT, and the next sequential one (NEXT + 1) and saves them in SAVE and SAV1. The contents of these two locations are replaced by the instruction JMS BACK, which is 4151, a JMS to page O location 0151 labeled BACK. Then both these locations are tested to see if the instruction was actually placed there, that is, if RAM exists there. The program does this by reading the locations back, adding the two's complement of 4151g to them and checking for a zero AC.

If the locations were indeed loaded correctly, the program proceeds to restore the MQ, LINK and AC and performs an indirect jump via SAVPC, executing the instruction specified by the user. This instruction is executed, and, when the user program fetches the next instruction, it turns out to be the JMS BACK breakpoint placed by the MONITOR, so the user program stores the return address in BACK, 0151, and executes the instruction in location 0152 which happens to be the JMP I SHIFT which was placed there earlier. Thus, control is returned to the SIN routine at the point 7427 labeled RET. The routine saves away the AC, L and MQ again, restores the two instructions at the breakpoints, updates the user PC using the address stored in BACK and returns to the undefined control state.

The reason for storing JMS BACK in two successive locations can now be seen to provide for the case when the single instruction to be executed may skip the next location.

A limitation of this program is that JMP.-1, JMS.-1 and JMS.-2 instructions cannot be single stepped. There is not much application for a JMS.-1 or a JMS.-2, so the real limitation is with the instruction JMP.-1.

What happens is that one breakpoint will be placed in the location of the actual instruction that is to be performed. Thus, the effective address referred to as NEXT will be the location containing JMP.-1 and the location NEXT + 1 will actually be the location containing JMP.-1. As these two locations are replaced by the JMS BACK, the program in attempting to perform the JMP.-1 will immediately see the breakpoint. Control will return without any action having been taken and the state of the machine when restored will be identical to what it was before. The effect is that of not performing the instruction.

To get around this limitation, when writing skip and test loops, always provide an additional NOP so that the JMP will not be a ".-1".

Example:

Address	Instruction
А	NOP
A + 1	SKIP on condition
A + 2	JMP2

This limitation affects only the single instruction function and does not apply to running in normal mode. This limitation applies to the TAD, ISZ and DCA memory reference instructions when they try to reference a *+2 or *+1 location. (There is not much application for a program that uses instructions referencing the next sequential location, and especially, alters it).

The instruction TAD *+2 will add the breakpoint instruction 4151 to the contents of the AC.

The instruction ISZ*+2 will increment the value 4151 to 4152 and then the original datum is restored so there is no net effect when single stepping this instruction.

The instruction DCA*+2 is useful in the INTERCEPT JR. to display a result when the location following this instruction contains the HALT instruction 7402. However, when single stepping this instruction, the DCA will write over the breakpoint instruction, then the original content is restored, so there is no net effect. It is recommended that the sequence

DCA*+3

NOOP

HALT

is used to display data in programs when single stepping is desired. Alternatively, the user, after single stepping through the previous part of the program, can depress CNTRL RUN for the display sequence. PIE INITIALIZE, INPIE, PRINT TO TTY, TALK, RECEIVE FROM TTY KEYBOARD OR READER, LISN

These routines in ROM locations 7445-7507, listed in lines 1170-1248 are described in Chapter 7 on the PIEART board. See Figure 8-2 for the flow chart.

INTERCEPT JR. BINARY LOADER, BIN, ROM locations 7600-7755, listing line numbers 1249-1385, flow chart Figure 8-2

This loader uses the PIEART interface board. The BIN format is described in Applications Bulletin MOO3, and the Teletype modifications are described in Applications Bulletin MOO5. The routine initializes the PIE-UART checksum and RAM locations it uses, then gets a character by calling LISN. The character is checked for being a rubout (all channels punched) or part of leader-trailer (only channel 8 punched), and if it is either, the program branches to RUM or LTC respectively. RUM continues to scan characters until another rubout is detected at which point it returns to BEG, the beginning of the character processing program. Thus the system ignores text enclosed by rubouts.

LTC checks if the character is a first, LT character or not. If so, the load routine is ended, the checksum computed, the SAVAC location placed in the address display and the machine is halted showing the checksum.

If the character received was neither a rubout nor an LT character, the program updates the checksum, checks for a "change field" character (if it is, it is ignored and the next character is processed), checks for "origin" data (if so, it gets the address data in two successive characters) and checks to make sure the starting address does not fall in the range 0140-0177 which is used by the MONITOR. If the address falls in this range, the RAM is not loaded. Data is loaded by routine DL2 only when conditions are valid.

INTERCEPT JR. MEMORY DUMP, DUMP, ROM locations 7510-7576, listing line numbers 1410-1511, flow chart Figure 8-2

This program requires that the first and last locations, of a block of memory to be dumped on tape, should be entered in locations 0176 and 0177, and the program run starting at location 7510.

The program uses the leader-trailer routine contained in locations 7757-7765 and 6173-6176. It will punch out a BIN formatted tape complete with leader-trailer and checksum.

The program disables the CP request timer, initializes the PIE-UART, calls routine TWTY in the leader-trailer program to punch 63 LT characters. (Note that TWTY uses a constant KM63, which happens to be an instruction located in address 7723 that conveniently lies in the same page and has the numerical value required. This programming device saves valuable memory locations.)

The program next punches out the origin address, user entered in 0176, in two successive ASCII characters along with the channel 7 punch.

The data is also punched out using two characters per 12 bit word. The program counts the 1st and 2nd characters by looking at location BACK which is loaded with 7776 and incremented as a character is output. After two characters, the location becomes zero and the ISZ that incremented it will skip the BSW that is used to position the 2nd half of the character.

After every data item is transmitted, the address is checked to see if the end of the block has been reached.

As each character is punched (by calling the PUNCH routine, which in turn calls TALK, then jumps to LINKER) the checksum is updated in location SAV5 (by routine LINKER).

After the last data item has been punched, the checksum is punched by CHSUM and routine TWTY is again called to punch out the leader-trailer tape.

Finally, the CP request timer is restored and the processor halted.

DINTER N PASS 1		144 6057 1166 TA	A STACK / RESTORE THE STACK POINTER D AC / RESTORE THE AC P I CALLX / RETURN TO THE PROGRAM
OF PASS 1		147 148 149 150	/ WE NOW CONTINLE WITH THE CP / PROGRAM
N FASS 2 1 2 3 4 5 6 7 8 0000 0000 SAVPC, 9 0 1 0140 *C140 3 0140 0000 SAVAC, 4 0141 0000 SAVAC, 4 0142 0000 SAVRC, 7 8 0144 0000 TIPE, 8 0144 0000 TIPE,	0 0 0 0	151 152 153 154 155 6061 4161 EXIT, CA 156 6062 6110 CL 157 6063 7300 DLT, CL 158 6066 1141 TA 159 6066 1141 TA 160 6066 7421 TA 161 6067 7104 CL 165 6073 7200 CL 166 6074 114C TA 166 6074 114C TA 167 6075 6001 TC 168 6075 5400 JM	/ THIS IS THE EXIT POINT KPD A CLL / CLEAR THE AC AND TO CLEAR KPD A CLL / CLEAR THE AC AND THE LINK DO SAWC / GET THE MO DO STATUS A CLA / RESTURE THE WC NO STATUS A CLA / TEST; IS THE WEN FLAG SET? P MOUT / YES; GO TO THE MENORY EXIT ROUTINE DO SANFL / GET THE FLAGS L RAL / RESTORE THE LINK A / CLEAR THE AC DO SAVAC / GET THE AC
9 0145 00C0 SAVE, 0146 00C0 HCLD, 1 0147 0000 PCINT, 2 C15C 0000 TEPK 3 0000 TEPK 0000 5 C152 0000 STCRE, 6 0153 0CC0 STIFT, 7 C154 0000 SAV2, 9 0156 CCC0 SAV2, 0 0157 CC00 SAV2, 0 0157 CC00 SAV2, 0 0157 CC00 SAV2, 0 0157 CC00 SAV2,	C C C C C C C C C C C C C C C C C C C	173 610C 7104 CL 174 6102 3143 CL 176 6102 3143 CL 176 6103 1142 17 176 6103 1142 17 176 6103 1142 17 177 6104 6005 RI 178 6105 7200 CL 179 6106 114C 17 180 6107 5541 Jb 182 183 183	TF / RESTORE THE FLAGS
3 4 0161 *C161 5 6 0161 0CCO CALLX, 7	0 / THE PAGE ZERO LOCATIONS FOR THE / CP MONITOR STACK	184 185 186 187 188 189	/ THE MONITOR SUBROUTINES
8 9 0 0164 *0164 1 2 0164 000C RETX, 3 0165 0000 ST4CK,	0 0	190 191 192 193 154	/ THE SWITCH DEPOUNCE AND / DISPLAY REFRESH ROUTINE
4 0166 0COC AC, 5 6 7 8 8 9 0 0 1 4161 CALL≂JM	0 / THE LOCATIONS 167 TO 177 ARE THE / STACK POINTER TABLE LOCATIONS / THE PROGRAM MACRCS	198 6201 3155 C 199 62C2 76C4 GAR, L 2C0 201 6203 3145 D 202 62C4 1233 T	LA PAR / POSITION THE LINK IN A CLEARED AC CA SAV2 / SAVE THE LINK IN SAV2 AS / LOAD THE SWITCH REGISTER (KEYPAD) AC THE SWITCH REGISTER (KEYPAD) AC SAVE / STORE IT IN SAVE AD TK1 / GET THE TIME CONSTANT #1 CA TIVE / STORE IT IN THE TIMER
3 4 5	JMP I RETX / THE CP ENTRY POINT	204 6206 2144 I 205 6207 5206 J 206 6210 4161 C 207 6211 6236 R	SZ TIME / TIME OUT 4 MILLISECONDS AT 2-5 MHZ MP1 / JUMP BACK ONE PLACE ALL / CALL THE DISPLAY REFRESH EFSH
6 7777 *7777 7 8 7777 5366 9 0 7766 *7766 1	JPP CPHOGE / GC TO THE CPMCCE START POINT	209 6213 3157 D 210 6214 1234 T 211 6215 3144 D 212 6216 2144 T	AD TENT / GET THE WAIT COUNT CA SAVA / PLACE THE COUNT IN THE COUNTER AD TK2 / GET THE TIME CONSTANT #2 CA TIME / PLACE IN THE TIMER X TIME / TIME OUT 5 MILLISECONDS AT 2.5 MHZ
2 7766 3140 CPMODE, 3 7767 6004 4 7770 3142 5 7771 1143 16 7772 7104 7 7773 7110 8 7774 3143 9 7775 5776 0 7776 6007 1 776 6007 2 3	CCA SAVAC / SAVE THE AC GTF / SAVE THE FLAGS TAD STATUS / GGT THE STATUS WORD CLL RAL / POSITION BIT 40 CLL RAL / POSITION BIT 40 CLL RAR / CLEAR THE MEW FLAG 91T IN STATUS DCA STATLS / RESTORE STATUS JMP I 7776 / GG TO INIT INIT / THE COMMON START POINTER / THE USER STAPT PCINT	214 622c 4161 C 215 6221 6236 R 216 6222 2157 R 217 6223 5214 J 218 6224 7604 L 219 6225 7041 C 220 6226 1145 T 221 6227 7440 S 222 6236 5202 J	IMP -1 / JMP BACK GNE PLACE ALL / REFRESH THE DISPLAY FFSH / COUNT DOWN THE CCUNTER SIS JAVA / COUNT DOWN THE CCUNTER IMP -7 / GO BACK FOR ANCTHER WAIT CYCLE AS / LCAD THE KEYPAC A SECOND TIME IA / NEGATE THE VALUE AD SAVE / AD THE FIRST READING IA / TEST; ARE THE VALUES THE SAME MP GAR / NG; GO BACK AND DO IT AGAIN AD SAVE / VES; GET THE READING INTC THE
4 15 6 6000 *6000	, The OSER START FERM	225 6232 5564 R 226 227	1900 / -192
7 8 6000 314C START, 9 6001 6004 0 6002 3142 1 6003 1143 2 60C4 7104 3 6005 7130 4 6006 3143	DCA SAVAC / SAVE THE AC GTF / GET THE FLAGS DCA SAVE / SAVE THE FLAGS TAD STATUS / GET THE STATUS WORD CLL RAL / PCSITION BIT 40 CLL CAL RAR / SET THE MEM FLAG BIT IN STATUS DCA STATUS / RESTORE STATUS	229 6234 742C TK2, 7	500 / -192 42C / -240 1774 / -4 / THE DISPLAY REFRESH SUBROUTINE
5 6 6007 7521 IN IT, 7 6010 3141 8 9 0	SWP / GET THE NQ DCA SAVMQ / SAVE THE MQ	237 6236 3151 REFSH, C 238 6237 7C10 R 239 624C 3146 C 240 6241 1143 7 241 6242 7002 R	ICA BACK / SAVE THE AC IN BACK YAR / POSITION THE LINK CA HOLD / SAVE THE LINK IN HOLD YAD STATUS / GET THE STATUS WORD YSW / POSITION THE PLANK FLAG, BIT 46
1 2 3 6011 1234 4 6012 3162 5 6013 1235 6 6014 3163 7 6015 1236 8 6016 3164	/ ESTABLISH THE CP SUBROUTINE STACK TAD JMPI DCA CALIX+1 TAD KCALLY DCA CALIX+2 TAD KRETY CCA RETX TAD RAFE	243 244 6244 5252 245 6245 646C 6 246 6246 1146 T⊢RU, 1 247 6247 71C4 248 6250 1151 249 6251 5564 F 250	SPA CLA / TEST: IS THE PLANK FLAG SET. / CLEAR THE AC / CLEAR THE AC JMP +6 / NO: SKIP TO THE DISPLAY REFRESH %A0C / YES: LOAD ZERCS TO THE DISPLAY REFRESH 100 HOLD / GET THE LINK 110 HOLD / GET THE LINK 120 SACK / RESTORE THE AC 121 RAL / RESTORE THE AC 120 SACK / RESTORE THE AC VETURN / RETURN TO THE PROGRAM
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	TAD BASE CCA STACK / THIS WILL CLEAR THE STACK POINTER / GO ON WITH THE PROGRAM CALL / CALL THE FIRST DISPLAY REFRESH REFSH LAS / LGAD THE KEYPAC TO THE AC SMA / TEST; IS THE "C" KEY PRESSED JAP OUT / NG: GO TO OUT CALL / YES; CALL A SMOB TO BE SURE SMOB / TEST; IS THERE A VALID "C" KEYPRESS SMA / TEST; IS THERE A VALID "C" KEYPRESS JAP EXT / NG: GO TO EXII JAP I.+1 / YES; GO TO THE UNDEFINED CONTROL UCCS	253 6253 6372 A 254 6254 3143 C 255 6255 1143 C 257 6256 0373 A 257 6251 1262 C 258 6260 3147 C 259 6261 5547 C 260 6262 6263 ADJ, 1 262 6263 5267 TALLE, 2 263 6264 5301 2 264 6265 5312 C	TAD STATUS / GET THE STATUS NORD TAD MKL / CLEAR THE BIT BUCKET CA STATUS / RESTORE THE STATUS NORD TAD STATUS / GET THE STATUS NORD NO MSK2 / NASK UUT THE CIGIT CODE CA POINT / ADJUST FOR THE TABLE CA POINT / ADJUST FOR THE TABLE TABLE / THE TABLE JMP DIGO / GC TO THE PROPER ROUTINE JMP DIG2 JMP DIG3
4 6033 6117 6 7 8 9 0 6034 5563 JMF[, 1 6035 6040 KCALLY, 2 6036 6051 KFEL, 3 6037 0167 RASE, 4	/ THIS IS THE SLBROUTINE STACK / RCM OVERHEAD JMP I CALLX+2	266 267 7332 D1C0, C 267 62,67 7332 D1C0, C 268 62,71 3150 C 270 62,71 3150 C 271 62,72 3147 C 272 62,75 3150 C 273 62,75 3152 C 274 62,76 1350 C	LA CLL CML RTR / SET THE AC ECUAL TO 2000 TTR / SET THE AC EOUAL TO 0400 CCA TEMP / PLACE IN THE TEMP TAD KM8 / SET THE AC ECUAL TO -8 CCA POINT / STORE IN POINT TAD KM4 / SET THE AC ECUAL TO -4 CCA STORE / PLACE IN STORE TAD MASKC / GET MASK 700 CCA STORF / PLACE IT N SHIFT
5 6 604C 3166 CALLY, 7 6041 2165 8 6042 1161 9 6043 7001 0 6044 3565 1 6045 1561 2 6046 3161 3 6047 1166 4 6050 5561	DCA AC / SAVE THE AC IS2 STACK / UPDATE THE STACK POINTER TAD CALLX / CALLX HAS THE RETURN ADDRESS IAC / INCREMENT THE RETURN ADDRESS DCA I STACK / SAVE UN THE LIFD STACK TAD I CALLX / GET THE USER SUBROUTINE CA CALLX / PUT IT IN CALLX TAD AC / RESIGNE THE AC JPP I CALLX / GO TO THE SUBROUTINE	277 278 6301 1333 D161, 279 6302 3150 0 280 6303 1371 0 281 6304 3147 0 282 6305 3147 0 283 6306 3152 0 284 6307 1361 0 284 6307 3153 0 284 6310 3153 0	JMP LOAD / GG TD LOAD TAD LOAD / SET THE AC ECLAL TO 1000 CCA TERP / PLACE IN THE IGT WORD TAD KN11 / SET THE AC ECUAL TO -11 DCA PCINT / PLACE IN POINT TAD KM1 / SET THE AC ECUAL TO -1 CCA SIDAE / PLACE IN POINT TAD KM7 / SET THE AC ECUAL TO -7 CCA SIDAE / PLACE IN STORE TAD KM7 / SET THE ASK CTOC DCA SHIFT / PLACE IN SHIFT MPL DAC / GO TD LJAD
5 6 7 6051 3166 RETY, 8 6052 1565 9 6053 3161 0 6054 7060 1 6055 1165 2	DCA AC / SAVE THE AC TAD I STACK / GET THE RETURN ADDRESS FROM THE STA DCA CALLX / AND PUT I T IN CALLX CMA CML / COMPLIMENT THE AC AND LINK TAD STACK / DECREMENT THE STACK POINTER AND / RESTORE THE LINK	287 288 6312 7332 DIG2, 0 8 289 6313 3150 8 290 6314 1364 291 6315 3147 292 6316 1370	CLA CLL CHL RHR / SET THE AC EQUAL TO 2000 DCA TEMP / PLACE THE BJT CODE IN THE IOT WORD TAO KH14 / SET THE AC ECUAL TO -14 CA POINT / PLACE IT IN POINT / TAO KH10 / SET THE AC ECUAL TO -10 CCA STORF / PLACE IT IN STORE

294	6320 1362		TAD MASK2	J GET MASK 0070	445		7004		RAL	<pre>/ YES: POSITION BITS #0 AND #1</pre>
295 296 297 298	6321 3153 6322 5333 6323 7330	0163,	DCA SHIFT JMP LCAD Cla CLL CML RAR	/ PLACE IT IN SHIFT / GC TO LOAD / SET THE AC ECUAL TO 4000	446 447 448 449	6432 6433 6434 6435	7420 5237 7307 1323		SNL JMO .+4 CLA CLL IAC RTL TAD KODO7	/ TEST FOR A "C" KEYPRESS, BIT #0 / NO; GG UN / YES; SET THE AC EQUAL TO 0004 / ADJUST THE AC TO 0013, HEX = B
299 300 301	6324 3150 6325 1366 6326 3147		DCA TEMP TAD KM4 DCA POINT	/ PLACE IT IN THE ICT WORD / Set the AC Equal TO -4 / Place IT IN PCINT	450 451 452	6436 6437 6440	5564 7500 5244		RETURN SMA JMP ++4	/ GO BACK TO THE PROGRAM / TEST FOR A "S" KEYPRESS, BIT #1 / NO; GO ON
302 303 304	6327 7240 6320 3152 6331 1363 6332 3153		CLA CMA DCA STORE TAD MASK3 DCA SHEFT	/ SET THE AC ECUAL TO -1 / PLACE IT IN STORE / GET MASK 0007 / PLACE IT IN SHIFT	453 454 455	6441 6442 6443	7325 1323 5564		TAD KOOO7 Return	/ YES; SET THE AC EQUAL TO 0003 / ADJUST THE AC TO 0012, PEX = A / GO BACK TO THE PROGRAM
305 306 307 308	6333 1000	LC/D,	TAD SAVPC	/ GET THE USER PC	456 457 458 459	6444 6445 6446 6447	7006 7420 5252 7305		RTL Snl JMP •+4 Cla Cll IAC Ral	/ POSITION BITS #2 AND #3 / TEST FOR A "9" KEYPRESS, BIT #2 / NO; GO ON / YES; SET THE AC EQUAL TO 0002
309 310 311	6334 C153 6335 2147 6336 5340		AND SHIFT ISZ POINT JMP .+2 JMP .+3	/ MASK DUT THE DESIRED DIGIT / ENTER THE SHIFT LOOP / SHIFT TO POSITION FOR DISPLAY #1	460 461 462	6450 6451 6452	1323 5564 7500		TAD KOOO7 RETURN SMA	/ ADJUST THE AC TO 0011, HEX = 9 / GO BACK TO THE PROGRAM / TEST FOR "7" KEYPRESS, BIT #3
312 313 314 315	6337 5342 6340 7004 6341 5335 6342 1150		RAL JMP4 TAD TEMP	/ COMBINE WITH THE IOT WORD	463 464 465 466	6453 6454 6455 6456	5257 7327 7CC1 5564		JMP +4 CLA CLL CML IAC RTL IAC RETLRN	/ NC; GG ON / YES; SET THE AC ECUAL TO DOOG / SET THE AC FOLAL TO DOO7, HEX = 7 / GG BACK TO THE PROGRAM
316 317 318 319	6343 3150 6344 1400 6345 0153		DCA TEMP TAD I SAVPC	/ RESTORE THE ICT WORD / Get the memory data thru the / USER PC / Mask Dut the desired digit	467 468 469	6457 6460 6461	7006 742C 5265		RTL SNL JMP .+4	/ POSITION BITS #4 AND #5 / TEST FOR "8" KEYPRESS, BIT #4 / NC: GO ON / YES: SET THE AC EQUAL TO 0001
320 321 322	6346 2152 6347 5351 6350 5353		152 STORE JMP ++2 JMP ++3	/ ENTER THE SHIFT LCOP / SHIFT TO THE PROPER LOCATION FOR	470 471 472 473	6463 6464 6465	7301 1323 5564 7500		CLA CLL IAC TAD KOOO7 RETURN SMA	/ ADJUST THE AC TO OOLC, HEX = 8 / GO BACK TO THE PROGRAM / TEST FOR "6" KEYPRESS, BIT #5
323 324 325 326	6351 7CC4 6352 5346 6353 1150		RAL JMP4 TAD TEMP	/ SHEFT TO THE PROPER LOCATION FOR / DISPLAY #2 / COMBINE WITH THE IOT WCRD	474 475 476 477		5271 7327 5564		JMP .+3 CLA CLL CML IAC RTL RETLRN	/ NG; GU DN / YES; SET THE AC EQUAL TO 0006 / HEX = 6 / GC BACK TO THE PROGRAM
327 328 329 330	6354 6400 6355 2143 6356 7300 6357 5246		6400 tsz status CLA CLL JMP THRU	/ LOAD IT TO THE DISPLAY / UPDATE THE DIGIT CODE / GC TO THE EXIT POINT OF THE ROUTINE	478 479 480 481	6471 6472 6473 £474	7006 7420 5277 7307		RTL SNL JMP .+4 CLA CLL IAC RTL	<pre>/ OC DACK TO THE FROMMAT / PCSITION BITS #6 AND #7 / TEST FCR *5* KEYPRESS, BIT #6 / NO; GO ON / YES; SET THE AC EQUAL TO 0004 / SET THE AC EQUAL TO 0004 / SET THE AC EQUAL TO 0005, HEX = 5</pre>
331 332 333 334	6360 7000 6361 0700	MASKO, MASKI,	0700		482 483 484 485	6476 6477 6500	7001 5564 7500 5303		IAC RETURN SMA J⊮P ++3	/ RETURN TO THE PREGRAM / TEST FOR A "4" KEYPRESS, BIT #7 / NG; GG DN
335 336 337 338	6362 CC7C 6363 0007 6364 7761	MA (K2, MA (K3,	0070 0007 7761		486 487 488 489	6502	7307 5564 7006		CLA CLL IAC RTL Return RTL	/ YES; SET THE AC EQUAL TO 0004, / HEX = 4 / GO BACK TO THE PROGRAM / POSITION BITS #8 AND #9
339 340 341	6365 7767 6366 7773 6367 7770	KM8, KM4, KM7,	7767 7773 7770		490 491 492	65C4 65G5	7420 5310 7325		SNL JMP +3	/ TEST FOR "3" KEYPRESS, BIT #8 / NO; GO ON / YES; SET THE AC EQUAL TO 0003,
342 343 344 345	6370 7765 6371 7764 6372 7773	KM10, KM11, M5K1,	7765 7764 7773		493 494 495 496	65C7 6510 6511	5564 7500		RETURN SMA JMP +3	/ HEX = 3 / GO BACK TO THE PROGRAM / TEST FOR A "2" KEYPRESS, BIT #9 / NO; GO DN
346 347 348	6373 0003	MSK2.	0003		457 498 499	6512	7305 5564		CLA CLL TAC RAL	/ YES; SET THE AC EQUAL TO 0002, / HEX = 2 / GC BACK TO THE PROGRAM
349 350 351				/ THE WAIT FOR CLEAR KEYPAD ROUTINE	500 501 502	6515 6516	7006 742 C 5321		RTL SNL JMP .+ 3	/ POSITION BITS #10 AND #11 / TEST FOR A "1" KEYPRESS / ND; GO DN
352 353 354 355	6110 6110 3 154	*6110 CikpD.	DCA SAVI	/ SAVE THE AC IN SAVI	503 504 505 506		7301 5564 7300		CLA CLL IAC Return CLA CLL	/ YES SET THE AC EQUAL TO OGO1, / HEX = 1 / GO BACK TO THE PROGRAM / DEFAULT CONDITION; IT MUST HAVE BEEN
356 357 358 359	6111 4161 6112 6200 6113 7440 6114 5311		CALL SWDE SZA JMP3	/ CALL THE SWITCH DEBOUNCE / TEST; IS THE KEYPAD CLEAR? / NG; GD BACK UNTIL IT IS	507 508 509	6522			RETURN	/ THE "O" KEY SC SET THE AC EQUAL TO / 0000, HEX = 0 / RETURN TO THE PROGRAM
360 361 362	6114 5311 6115 1154 6116 5564		TAD SAVI RETURN	/ YES; RESTORE THE AC / GO BACK TO THE PROGRAM	510 511 512 513	6523	0007	K0C07,	CC07	
363 364 365 366				/ THE UNDEFINED CONTROL STATE	514 515 516					
367 368 369	6117 4161 6120 6110 6121 4161	UDCS,	CALL CLK PD CALL	/ WAIT FOR THE KEYPAD TO CLEAR / LCOK FOR A HEX DICIT FROM THE	517 518 519 520	6524	4161	DEF,	CALL	/ THE DEPOSIT INTO MEMORY ROUTINE
370 371 372	6122 6425 6123 1330		FEX TAD GO TO	/ KEYPAU / ADJUST A POINTER TO THE TABLE	521 522 523	6525 6526	6110 4161 6425	0277	CLKFD CALL HEX	/ GET A HEX VALUE FROM THE KEYPAD
373 374 375 376	6124 3147 6125 1547 6126 3147 6127 5547		DCA PCINT TAD I PCINT DCA POINT JMP I PCINT	/ PLACE THE POINTER IN POINT / GET THE ROUTINE ACDRESS / PLACE THAT ACCRESS IN POINT / GO TO THAT RCUTINE	524 525 526	6530 6531 6532	3150 115C 0333		DCA TEMP TAD TEMP AND SNERD	/ PLACE IT IN TEMP / GET THE VALUE FROM TEMP / MASK OUT BIT #8
377 378 379	6130 6131 6131 6633 6132 7600	GO 10,	GOT 0+1 MIC FC PIN		527 528 529 530	6534 6535	7650 535C 1150 1343	SN ERD,	SNA CLA JMP PON TAD TEMP TAD TAB	/ TEST; IS VALUE > 7 / NC; GO TO LOAC MEMORY / YES; GET THE VALLE / ADJUST TO POINT AT THE TABLE
380 381 382 383	6133 6566 6134 7301 6135 6411 6136 6407		ELK SIN RUN HALT	/ THIS IS THE TABLE OF ROUTINE / ADDRESSES	531 532 533	6537 654C	3150 1550		CCA TEMP TAD I TEMP	/ AND PLACE IT IN A POINTER LOCATION / GET THE AUDRESS OF THE ROUTINE / FROM THE TABLE
384 385 386	6137 6414 614C 66CC 6141 64C3		RESET SET PC DEC PC		534 535 536 537	6541 6542 6543	3150 5550 6534	TAE,	DCA ТЕМР ЈМР I ТЕМР ТАВ-7	/ AND PLACE IT IN TEMP / go to the proper routine
387 388 389 350	6142 6524 6143 64CC 6144 6117		DEP INCAC UDCS		538 539 540 541	6544 6545 6546	6557 6563 6061	UG, BuC,	DCI PCI EXII	
391 392 393				/ THE INCREMENT AC ROUTINE	541 542 543 544	6550	6117 1400 7104	90C, PCN,	UDCS TAD I SAVPC CLL RAL	/ GET THE MEMORY DATA THRU SAVPC / Shift it over cne digit
394 395 396 397	6400 6400 2140	*6400	ISZ SAVAC	/ INCREMENT THE AC	545 546 547 548	6552 6553 6554	7104 7104 1150		CLL RAL CLL RAL TAD TEMP	/ ADC IN THE NEW DIGIT
398 399 400	6401 70C0 64C2 5746	INCHE	NCP JMP I UG	/ IN CASE AC WAS 7777 / GO TO EXIT	548 549 550 551	65 56	34 CC 5324 7360	DCI,	CCA I SAVPC JMP DEP CLA CLL CML CMA	/ RESTORE THE CATA TO THE MEMORY / GC GET THE NEXT CIGIT / SET THE AC AND LINK
401 402 403	6403 7340	DECPC,	CLA CLL CMA	/ THE DECREMENT PC ROUTINE / SET THE AC EQUAL TO -1	552 553 554	6561	1000 3000 5324		TAD SAVPC DCA SAVPC JMP DEP	/ DECREMENT THE PC / Restore the PC / GO get the Next Ligit
404 405 406 407	6404 1000 6405 3CCC 6406 5747		TAD SAVPC DCA SAVPC JMP I BUG	/ ADD THE USER PC / RESTORE THE CECREMENTED USER PC / GO TO UNDEFINEC CONTROL STATE	555 556 557 558	6563 6564	2000	PC 1,	ISZ SAVPC	/ INCREMENT THE PC / IN CASE THE PC WAS 7777
408 409 410	64 07 7402	HALT,	HLT	/ THE HALT SUPPCUTINE / Clear the RUN FLIP/FLOP	559 560 561	6565			JMP DEP	/ GO GET THE NEXT DIGIT
411 412 413 414	6410 5746		JMP I UG	/ GC TO EXIT / THE RUN ROUTINE	562 563 564 565					/ THE BLANK FLAG TEGGLE ROUTINE
415 416 417 418	6411 7402 6412 6407 6413 5746	RUN,	HLT 6407 JMP I UG	/ CLEAR THE RUN FLIP/FLOP / ICT RUN COMMANC / GC TO EXIT	566 567 568		7300 1143	81¥,	CLA CLL TAD STATUS	/ CLEAR THE AC AND LINK / GET THE STATUS WCRD
418 415 420 421	6414 7300	RESET.	CLA CLL	/ THE RESET ROUTINE / Clear the ac and link	569 570 571	657C 6571 6572	7002 7004 7030		BSW RAL CML RAR	/ POSITION THE BLANK FLAG, BIT #6 / PUT THE FLAG INTO THE LINK / TOGGLE THE FLAG AND RESTORE
422 423 424	6415 314C 6416 3142 6417 3141		DCA SAVAC DCA SAVFL DCA SAVMQ	/ CLEAR THE USER AC / CLEAR THE FLAGS / CLEAR THE MC	572 573 574 575		7CC2 3143 5746		BSW DCA STATLS JMP I UG	/ RESTORE THE POSITION OF AC / RESTORE THE STATUS WORD / GO TO EXIT
425 426 427 428	6420 3143 6421 6406 6422 7C40 6423 3000		CCA STATUS 6406 CMA DCA SAVPC	/ CLEAR THE STATUS WORD / IOT RESET COMMANC / SET THE AC ECLAL TO 7777	576 577 578					/ THE SET PROGRAM COUNTER (PC) / SUBROUTINE
429 430 431	6423 3000 6424 5207		JMP HALT	/ SET THE PC EQUAL TO 7777 / GO TO THE HALT RCUTINE TO CLEAR / THE RUN FLIP/FLOP	579 580 581		6600	*6600		
432 433 434					582 583 584 585	66 C 1	4161 6110 4161	SETPC,	CALL CLKFD CALL	/ WAIT FOR THE KEYPAD TO CLEAR / GET A HEX VALUE FROM THE KEYPAD
435 436 437 438				/ THE HEX DIGIT ROUTINE / TAKES A KEYPRESS FROM THE KEYPAD / AND CONVERTS IT 19 A HEX BINARY / DIGIT FROM 0 TC 12	586 587 588	6603 6604 6605	6425 3150 1150		HEX DCA TEMP TAD TEMP	/ STORE IN TEMF / GET THE VALUE FRCM TEMP
439 440 441	6425 4161 6426 6200	HE),	CALL SHDB	/ GET A KEYPAD VALUE	585 590 591 592	661 C	C2O7 765C 5224 115C	MASK,	AND MASK SNA CLA JMP GOON TAD TEMP	/ MASK OUT BIT 48 / TEST; IS VALUE > 7 / NO; GO ON TO LOAC THE PC / YES; GET THE VALUE
442 443 444	6427 7450 6430 5225		SNA JMP HEX	/ TEST FOR A KEYPRESS / NO; GO BACK UNTIL THERE IS A / KEYPRESS	593 594 595	6612 6613	1217 3150 1550		TAD ADJT DCA TEMP TAD I TEMP	/ ADJUST TO POINT AT THE TABLE / PLACE IN A PCINTER WORD / GET THE JUMP ADDRESS FROM THE TABLE

596 557 598 599	6615 6616 6617	3150 5550 6610	ACJT,	DCA TEMP JMP I TEMP ADJT-7	/ PLACE THAT ACCRESS IN THE PCINTER / GO TO THE PROPER ROUTINE	747 749 749 750	6777	3156	FL#SH,	ECA SAV3	/ ERRGR CONDITION. FLASH THE DISPLAY / TC INDICATE AN ATTEMPT TC LOAD AN / ADDRESS THAT IS NOT IN THE CURRENT / PAGE LAR AGE ZARG. CLEAR THE ARSDLUTE
600 601 602 603	6620 6621 6622 6623	6600 6600 6061 6117		SETPC SETPC FXIT UDC S		751 752 753	7301	4161 6110		CAL1 CLKPD	/ ADDRESS. / WAIT FOR A CLEAR KEYPAD
604 605 606 607	6624 6625 6676	1000 7104 7104	GOCN,	TAD SAVPC CLL RAL CLL RAL	/ GET THE PC / Shift It over one digit	754 755 756 757 758	70C2 70C3 7004 7005 7006	64CC 1223 3144 315C 2150		6400 TAD TKA DCA TIME DCA TEMP ISZ TEMP	/ BLANK THE DISPLAY / GET THE TIME CROSTANT #A / PLACE IT IN THE TIMER / CLEAR TEMP / COUNT DUT TEMP 4C96 TIMES
608 609 610 611 612	6627 6630 6631 6632	7104 1150 3000 5200	K3C00,	CLL RAL TAD TEMP ECA SAVPC JMP SETPC	/ PLACE THE NEW DIGIT / PLACE IN THE PC LOCATION / GU BACK FOR A NEW DIGIT	759 760 761 762 763	70C7 7010 7011 7012 7013	52C6 2144 5206 1224 316C		JMP1 ISZ TIME JMP3 TAD TKR DCA SAV5	/ CCUNT DUT TIME / GET TIME CONSTANT #B / PLACE IN SAV5
613 614 615 616 617 618					/ THIS IS THE MICRE ASSEMBLER / PROGRAM WHICH IS ENTERED FROM THE / Monitor by Depressing the	764 765 766 767 768 769	7014 7015 7016 7017 7020 7021	4161 6200 764C 5625 216C 5214		CALL SWDE SZA CLA JMP I SOUP ISZ SAV5 JMP ==5	/ GET A KEYPAD VALLE / TEST; IS THERE A KEYBOARD PRESS / YES; GO TO GET THE PROPER ADDRESS / NO; COUNT TIME / GC BACK TO SVCP
619 620 621					/ MCNITOR SELECT KEY	770 771 772	7022	5626	TK	JMP T ZOK 7765	/ GO BACK TO FLASH THE DISPLAY / -0012 (-10)
622 623 624	6633 6634	6110	HICRC,	CLKFD	/ WAIT FOR A CLEAR KEYBOARD	773 774 775	7024	757	ткя,	1151	/ -0016 (-16)
625 626 627	6635 6636 6637	4161 6425 1244		CALL FEX TAD XEO	/ GET A HEX VALLE FROM THE KEYPAD / ADJUST A POINTER TO THE TABLE	776 777 778	7025 7026	6752 6777	SCLP, ZCM,	PUP FLASH	
628 629 630 631 632	6640 6641 6642 6643	3147 1547 3147 5547		CCA POINT TAD I POINT CCA POINT JMP I POINT	/ PLACE IN THE POINTER / GET THE JUMP ADDRESS FROM THE TABLE / PLACE THIS ADDRESS IN THE POINTER / GC TO THE PREPER ROUTINE	779 780 781 782 783	7027 7030 7031	7333 3400 3156	A1CT+	GLA GLL CML IAC RTR DCA I SAVPC DCA SAV3	/ SET THE AC EQUAL TO 6000 / PLACE IT IN THE INSTRUCTION / CLEAR THE ASSCULTE ADDRESS
633 634 635	6644 6545 6646	6645 67C1 6664	XEC.	XEO +1 AAN D ATAD	/ THLS IS THE TABLE OF JUMP ADDRESSES	784 785 786	7032 7033 7034	4161 6110 4161		CALL CLK PD CALL	/ WAIT FOR A CLEAR KEYPAD / Get a value from the keypad
636 637 638 639	6647 6650 6651 6652	6666 6671 6673 6676		AISZ ADCA AJMS AJMP		787 788 789	7035 7036 7037	6425 3150 1150		FEX CCA TEMP TAD TEMP AND CDB	/ PLACE IN TEMP / CET THE VALUE
640 641 642	6653 6654 6655	7027 7153 7071		A 10 T A 0P R 2 A CP R 1		790 791 792	704C 7041 7042	0241 7650 5253	CC8.	SNA CLA JMP SGR TAD TEMP	/ MASK OUT BIT #8 / TEST; IS THE VALUE > 7 / NC; GO TU ADCRESS LOAD / YES; GET THE VALUE
643 644 645	6656 6657	7204 6661 6117		ACPR3 AINC UDC S		793 794 795 796	7043 7044 7045	1150 1250 7650		TAD SNCT SNA CLA JMP I SCT	/ ADD -11 / TEST: IS IT A "C" KEYPRESS / YES; GU TO NEXT
646 647 648	6661		AINC,	I SZ SAVPC	/ INCREMENT THE USER PC	798 797 798 799	7046 7047	572C 5232 7765	SNCT,	JMP AIOT+3	/ NC; DEFAULT, GC GET THE NEXT DIGIT / -0013 (-11)
649 650 651	6662 6663	5233 5233	41.037	JMP NICRC JMP MICRC	/ GO ASSEMBLE THE NEXT INSTRUCTION / IN CASE THE USER PC WAS 7777	800 801 902	705C 7051 7052	7000	SCC. CUS,	700 C C77 7	
652 653 654	6664 6665	1224 5301	AT #D.	TAD GOON JMP AAND	/ SET THE AC EQUAL TO 10C0 / GG TO MRPA	803 804 805	7053 7054 7055	1400 0251 3400	sce,	TAD I SAVPC AND SOC DCA I SAVPC	/ GET THE INSTRUCTION / MASK GUT BITS #0 THRU #2 / PLACE BACK IN THE MEMORY
655 656 657	6666 6667	1270	4 I S Z ,	TAD K2000 JMP AAND	/ SET THE AC EQUAL TO 2000 / GO TO MRPA	806 807 808	7056 7057 7060	1156 7104 71C4		TAD SAV3 CLL RAL CLL RAL	/ GET THE ABSOLLTF ADDRESS / ROTATE IT OVER ONE DIGIT
658 659 660	667C	2000	K2COO, ADCA,	2000 TAD K300C	/ SET THE AC ECLAL TO 3000	809 810 811	7061 7062 7063	7104 1150 0252		CLL RAL TAD TEMP AND CUS	/ ACD IN THE NEW DIGIT / BOUND THE ADCRESS TO BITS #3 THRU #11
661 662 663	6672 6673	5301 1275	AJ⊧S,	JMP AANC TAD K4000	/ GO TO MRPA / Set the AC Equal to 4000	812 813 814	7064 7065 7066	3156 1156 1400		DCA SAV3 TAD SAV3 TAD I SAVPC	/ PLACE THE NEW ADDRESS IN SAV3 / GET THE NEW ADDRESS / COMBINE WITH THE INSTRUCTION
664 665 666	6674 6675	5301 4000	K4C00.	JMP AAND 4000	/ GC TO HRPA	815 816 817	7067 7070	3400 5232		DCA I SAVPC JMP AICT+3	/ PLACE THE NE⊨ INSTRUCTION INTO / THE MEMORY / GC GET THE NEXT CIGIT
667 668 669 670 671	6676 6677 6700	1300 5301 5000	АЈМР, К5СОО,	TAD K5000 JMP AAND 5000	/ SET THE AC EQUAL TO 50CO / GG TO MRPA	818 815 820 821 822					/ THE DPERATE GROUPS ASSEMBLY / ROUTINES
672 673 674	6701 67C2 67C3	340C 3156 4161	AAND, MRPA,	ECA I SAVPC DCA SAV3 CALL	/ PLACE THE OP CODE INTO THE INSTRUCTION / Clear the absolute address / WAIT FOR A CLEAR KEYPAD	823 924 825					
£75 676 677	67C4 6705 67C6 6707	611C 4161 6425		CLKPD CALL FEX	/ GET A HEX VALLE FROM THE KEYPAD	826 827 828	7071 7072 7073	1251 3400 4161	ACFR1,	TAD SOC DCA I SAVPC CALL	/ SET THE AC EQUAL TO 7000 / Place This in the instruction / Wait for the keyegad to clear
678 679 680 681	671C 6711 6712	315C 1150 C312 7650	201.	DCA TEMP TAD TEMP AND ZOT SNA CLA	/ PLACE IN TEMP / GET THE VALUE / MASK GUT BIT #8 / TEST; IS THE VALUE > 7	829 830 831	7074 7075 7076	611C 4161 6425		CLKPD CALL HEX	/ GET A HEX VALUE FROM THE KEYPAD
682 683 684	6713 6714 6715	5344 1150 1325	2011	JMP TGZ TAD TEMP TAD BOOR	/ NG; GO TO LOAC THE ADDRESS / YES; GET THE VALUE AGAIN / ADD -11	832 833 834	7077 7100 7101	1304 3147 1547		TAD GUM DCA POINT TAD I PCINT	/ ADJUST A POINTER TO THE TABLE / PLACE IN THE POINTER / GET THE JUMP ADDRESS FROM THE TABLE
685 686 687	6716 6717 6720	7650 5336 1150		SNA CLA JMP NEXT TAD TEMP	/ TEST; IS THERE A "C" KEYPRESS / YES; GD ASSEMBLE THE NEXT INSTRUCTION / NC: GET THE VALUE	835 836 837	7102 7103	3147 5547		DCA PCINT JMP I PDINT	/ PLACE IN THE POINTER / GG TG THE PROPER ROUTINE
688 689 690	6721 6722 6723	1326 765 C 532 7		TAD BOOB2 SNA CLA JMP ZONK	/ ADD -10 / TEST; IS THERE A "S" KEYPRESS / YES; SET THE INDIRECT BIT	838 839 840 841	71C4 71C5 7106	7105 7073 7143	GU₽,	GUN+1 ACPR1+2 JA1C	/ THE TABLE ADJUSTMENT VALUE / THE TABLE OF JUMP ADDRESSES
691 692 693 694 695	6724	5303 7765	80C8, 80C82,	јмр мард 7765 7766	/ NC; GO BACK AND CET ANOTHER VALUE	841 842 843 844 845 846	7107 7110 7111 7111 7112 7113	7143 7140 7135 7132 7127 7124		0 AL 9 AL 7 AL 7 AL 5 AL	
696 697 698	6727 6730	1400 7106	ZENK,	TAD I SAVPC CLL RTL	/ GET THE INSTRUCTION / Clear the link and rotate the AC twice	847 848	7114 7115 7116	7121 7073 7073		J 44 A CP R1 + 2 A CP R 1 + 2	
699 700 701	6731 6732	7006 7132		RTL Cll CML PTR	/ LEFT / PLACE THE INDIRECT 9IT IN THE LINK / SET THE INDIRECT BIT AND ROTATE	850 851 852	7117 7120	7146 6736	SO 1	BSET11 NEXT	
702 703 704	6733 6734 6735	7012 3400 5303		RTR DCA I SAVPC JMP MRPA	/ BACK / RESTORE THE INSTRUCTION / GO GET THE NEXT VALUE	853 854 855					
705 706 707	6736 6737	5233	NE > T ,	ISZ SAVPC JMP MICRO	/ INCREMENT THE USER PC / GO TO MICRO	856 857 858	7121 7122 7123	4161 7255 5273	JA4,	CALL ESET4 JMP AOPR1+2	/ GO TO THE APROPRIATE BIT SET ROUTINE
708 709 710 711	674C 6741 6742	5233 0177	TUC, TLC1,	JMP MTCRC 0177 760C	/ IN CASE PC EQUAL 7777	859 860 861	7124	4161 7257	JA5,	CALL BSET5 JMP 40PR1+2	
712 713 714	6743	7400	TUC2,	7400		962 863 864 865	7126 7127 7130	5273 4161	J∆6,	CALL RSE 16	
715 716 717	6744 6745 6746	1156 71C4 7104	τς Ζ.	TAD SAV3 CLL RAL CLL RAL	/ GET THE ABSOLUTE ADDRESS / Shift it over CNE Digit /	866 867 868	7131	5273 4161	JA7.	JMP ADPR1+2	
718 719 720	6747 6750 6751	7104 1150 3156		CLL RAL TAD TEMP DCA SAV3	/ ADD IN THE NEW DIGIT / RESTORE THE ABSOLUTE ADDRESS	869 870 871	7133	7263	541	BSE T7 JMP ADPR 1+2	
721 722 723	6752 6753	1400 C343	PLP,	TAD I SAVPC AND TUG2	/ GET THE ABSOLLTE ADDRESS / MASK OUT THE CP CODE AND INDIRECT / BIT	872 873 874	7135 7136 7137	4161 7265 5273	JA E.	CALL BSET8 JMP AOPRI+2	
724 725 726	6754 6755 6756	3400 1156 0341		CCA I SAVPC TAD SAV3 AND TUG	/ REPLACE THE INSTRUCTION / GET THE ABSOLLTE ADDRESS / MASK OUT THE PAGE ADDRESS	875 876 877	71 40 71 4 1	4161 7267	JAS,	CALL BSE 19	
727 728 729		1400 3400 1156		TAD I SAVPC DCA I SAVPC TAD SAV3	/ COMBINE WITH THE INSTRUCTION / PLACE THE INSTRUCTION IN MEMORY / GET THE ABSOLUTE ADDRESS	878 879 880	7142	5273 4161	JA 10,	JMP ACFR1+2	
730 731 732	6762 6763	C342 745C		AND TUG1	/ MASK OUT BITS #0 THRU #4 / TEST: IS THE ABSOLUTE ADDRESS IN / PAGE ZERO	881 882 883	7144 7145	7271 5273		ESETIO JMP ADPR1+2	
733 734 735 736	6764 6765 6766 6767	5303 3146 1000 0342		JMP MRFA DCA HOLD TAD SAVPC AND TUG1	/ YES; GD GET THE NEXT DIGIT / NC; PLACE THE BITS #0 THRU #4 IN HOLC / GET THE USER PC / MASK DUT BITS #0 THRU #4	884 885 886	7146 7147 7150	14CC 7010 7124	85E711,	TAD I SAVPC RAR CLL CML RAL	/ GET THE INSTRUCTION / POSITION BIT #11 IN THE LINK / SET THE LINK AND ROTATE THE WORD BACK
737 738 739	6770 6771 6772	7041 1146 7640		AND TOUL CIA TAD HOLD SZA CLA	/ MASK OUT BITS #0 THRU #4 / NESATE THE VALUE / ADD THE ABSOLUTE PAGE NUMBER / TEST; IS THE ABSOLUTE ADDRESS IN THE	887 898 889	7151 7152	3400 5273		CCA I SAVPC JMP ACPR1+2	/ RESTORE TO THE MEMORY
740 741 742	6773 6774	5377		JMP FLASH CALL	/ CURRENT PACE / CURRENT PACE / NG: GO TO ERRCR / SET THE CURRENT PAGE BIT	890 891 892					
743 744 745	6775	7255		BSET4 JMP MRPA	/ GD GET THE NEXT DIGIT	893 894 895 896	7153 7154 7155	1366 3400 4161	AC PR 2.	TAD ZOL2 DCA I SAVPC CALL	/ SET THE AC ECLAL TO 7400 / Store in the instruction / Wait for the Keyedad TC Clear
746						040	,197	-101			For the REFERENCE DEERN

897 898 990 901 902 903 903 904 905 905 905 910 911 912 913 916 915 915 916 917 915 916 921 922	7156 6110 7157 4161 7162 3147 7162 3147 7163 1547 7164 3147 7165 5547 7166 7400 7167 7167 717 616 717 615 717 7155 717 7155 717 6157 7176 6157 7176 6157 7176 6157 7177 6164 7167 6154 7177 6157 7177 6157 7176 6153 7202 6151 7203 6736 6145 6145	ZC12, GUP, *6145	CLK PD CALL +EX TAO G/B ECA POINT TAO I POINT DCA POINT JMP I POINT 740C GUB+1 JB7 J99 ACPR2+2 ACPR2+2 J610 ACPR2+2 J610 JB5 JB5 JB6 JB5 JB5 JB6 JB5 JB5 JB5 JB6	/ GET A HEX VALLE FROM THE KEYPAD / ADJUST A POINTER TO THE TABLE / PLACE IN THE POINTER / GET THE JUMP ADDRESS FROM THE TABLE / PLACE IN THE PREVER ROUTINE / GE TO THE PREVER ROUTINE / OPERATE GROUP 2 CP CODE / THE TABLE ADJUSTMENT VALUE / THE TABLE OF JUMP ADDRESS FS	1047 1048 1049 1051 1053 1055 1055 1055 1056 1057 1060 1062 1066 1065 1066 1065 1066 1066 1066 1066	7301 4161 7302 4112 7303 7300 7304 1323 7305 3156 7307 3156 7307 3157 7310 1300 7310 1300 7311 1307 7314 5356 7315 142C 7316 7315 7317 1327 7320 765C 7321 5366 7322 5366 7323 5553 7324 7000 7325 4400 7326 7427 7325 5653 7326 7427 7327 3000	SIN, Kjap, MK, KI, PLLM, K4T,	CALL CLAPD CLACLL CLACLL CLASSI CLASSI CLASSI TAD SHIPT TAD I SAVPC AND MK TAD KIT SNACLA JMP EJMS TAD I SAVPC AND MK TAD KAT SNACLA JMP FJMP JMP EJMP JMP ESMC JMP I SHIFT TODC 4000 PET 3000	/ WAIT FOR A CLEAR KEYPAD / CLEAR THE AC / GET THE INSTRUCTION MUMP I SHIFTM / DEC ENT ALRESS / LAGE IT IN SHIFT / GET THE INSTRUCTION TO BE PREFORMED / MASK GUT THE CPCODE / ADD -4000 / TEST. IS THE INSTRUCTION A JMS / YES: GO TO THE JMS ROUTINE / MASK GUT THE CPCODE / ADD -5000 / TEST. IS THE INSTRUCTION A JMP / MASK GUT THE INSTRUCTION A JMP / YES: GO TO THE JMP ROUTINE / NG; GO TO THE EXECUTE ROUTINE
924 925 927 927 929 930 931 932 934 935 936 936 938 936 938 939 940 941 943 944 945 945 946	6145 4161 6146 7255 6147 5772 6152 4161 6151 7257 6152 5772 6153 4161 6154 7261 6155 5772 6156 5772 6161 4161 6162 7265 6163 75772 6164 4161 6166 75772	J 24, J85, J86, J87, J86, J87, J88,	CALL RSE 74 JMP I TOK CALL RSE 75 JMP I TOK CALL RSE 76 JMP I TOK CALL RSE 77 JMP I TOK CALL RSE 79 JMP I TOK CALL RSE 79 JMP I TOK	/ GO TO THE APROPRIATE BIT SET ROUTINE / GO BACK TO ACFR2	1073 1074 1075 1075 1076 1077 1080 1081 1082 1084 1085 1084 1085 1086 1087 10889 1090 1090 1090 1091 1092 1093 1094 1095 1097	7330 1400 7331 0352 7332 3144 7332 1400 7334 0354 7335 7650 7346 0354 7337 1000 7340 0354 7341 1144 7342 3144 7343 1400 7346 3564 7346 5564 7346 5564 7347 1544 7350 3144 7351 5564	NC1, PLC,	TAD I SAVPC AND NOT CCA TIFE TAD I SAVPC AND GUT SNA CLA JMP INDA TAD SAVPC AND PUC TAD TIME DCA TIME TAD I SAVPC AND LOT SNA CLA RETURN TAD I TIME CLA TIME CLA TIME CLA TIME RETURN CLA TIME RETURN C177 TADCC	/ GET THE INSTRUCTION / MASK OUT THE PAGE ADDRESS / PLACE IN THE / GET THE INSTRUCTION / MASK OUT THE CURRENT PAGE BIT / MASK OUT THE CURRENT PAGE BIT / NC, NU GO TC INTE / NC, NU GO TC INTE / MASK OUT THE CURRENT ADDRESS / PLACE IN TIME / GET THE INSTRUCTION / GET THE INSTRUCTION / MASK OUT THE INDIRECT BIT / TEST. IS THE BIT SET / NC: RETURN WITH THE TRUE ADDRESS / IN LOGATION TIME / YES: GET THE TRUE ADDRESS / PLACE IT THE TRUE ADDRESS / PLACE IT THE TRUE ADDRESS IN TIME / RETURN WITH THE TRUE ADDRESS IN TIME
949 949 951 952 954 955 954 955 957 958 959 960 961 962 963 964 965	6167 4161 6170 7271 6171 5772 6172 7155 7204 1217 7205 3400 7206 4161 7210 4161 7210 4161 7211 4225	JE10, TOK, *7204 ACPR3,	TAD ZOL3 DCA L SAVPC CALL CALL CALL CALL CALL CALL TAD 808	/ PCINTER TO GO BACK / SET THE AC EQUAL TO 7401 / PLACE THIS IN THE INSTRUCTION / WAIT FOR THE KEYBOAD TO CLEAR / GET A HEX VALUE FROM THE KEYPAD / ADJUST A POINTER TO THE TABLE	1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1107 1108 1109 1110 1111 1112 1113 1114	1354 C2C0 7355 C4CC 7356 C4CC 7356 C4CC 7350 2144 7361 76CO 7363 4161 7364 7330 7365 5371 7366 5371 7365 5371 7366 100C 7367 7001 737C 3144	GLI, LOI, EJ#S, EJMP, EXEC,	0300 0400 CALL INAC ISZ TIME NOP JMP .+7 CALL INAC JMP .+4 TAD SAVPC JAC ICA TIME	/ GET THE JMS ADDRESS / INCREMENT IT TC "NEXT" / FOR HAAP ARCUND / GC TO EXEC / GET THE JMP ADDRESS / GG TO EXEC / GET THE CURRENT ADDRESS / INCREMENT IT TC NEXT / PLACE IT IN TIME / NOW WE CONTINUE CN WITH "NEXT" / INT IME
966 967 969 970 971 972 973 974 975 974 975 974 975 977 978 979 980 981 982 983 984 985	7213 3147 7214 1547 7215 3147 7216 5547 7217 7401 7220 7221 7221 7206 7223 7206 7224 7206 7225 7206 7227 7206 7227 7206 7227 7206 7227 7206 7228 7206 7230 7217 7217 7206 7227 7206 7231 7240	ZCI3, BCQ,	CCA POINT TAD I POINT DCA PCINT JMP I POINT 7401 E08+1 ACPR3+2	/ PLACE IN THE PCINTER / GET THE JUMP ADDRESS FRCM THE TABLE / PLACE IN THE PCINTER / GG TO THE PRCPER ROUTINE / CPERATE GROUP 3 CP CODE / TABLE OF JUMP ADDRESSES	1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134	7371 1144 7372 7001 7373 3145 7374 1544 7375 3154 7376 1555 7400 1226 7401 3544 7402 1226 7401 3544 7402 1266 7404 1226 7405 1544 7402 1264 7405 7640 7406 1544 7407 7640 7407 7640 7408 1226 7401 1226 7405 1554	·	TAD TIME TAD TIME CCA SAVE TAD TIME CCA SAVE TAD SAVE TAD SAVE TAD SAVE TAD TAL CCA SAVE TAD TAL CA TAD TAD TIME SAVE TAD TAD TAL TAD TAL CIA TAL TAD TAL	/ GET THE NEXT ADDRESS / INCREMENT IT / PLACE IT IN SAVE / GET THE NEXT INSTRUCTION / STORE IT IN SAVI / GET THE "NEXT+1" INSTRUCTION / PLACE IT IN STRUCTION "JMS BACK" / PLACE IT IN THE NEXT LOCATION / GET THE INSTRUCTION AGAIN / PLACE IT IN THE NEXT+1 LOCATION / GET CHE INSTRUCTION AGAIN / TEST FOR RAM / TEST FOR RAM / TEST FOR RAM / TEST FOR THE NEXT+1 LOCATION / ADD THE NEXT+1 LOCATION
986 987 988 990 991 992 993 995 995 995 995 995 995 997 995 997 999 1000 1000 1002 1003 1004	7233 7206 7234 6736 7235 4161 7237 5206 724C 4161 7242 5206 7243 4161 7242 5206 7243 4161 7245 5206 7243 5206 7245 5206	JC 4, JC 5, JC 7,	AOPR3+2 AEXT PSET4 J#P ACPR3+2 CALL RSE15 J#P ACPR3+2 CALL RSE17 JMP AOPR3+2		1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1151 1151 1152 1153	7414 7640 7415 5625 7416 1141 7417 7421 7420 1142 7421 7024 7423 1140 7423 1140 7423 1140 7424 5400 7425 6407 7426 4151	HO 1, TAL,	SZA CLA JWP I HOT TAD SAVMC MCL TAD SAVFL RAL CLA TAD SAVAC JMP I SAVPC HALT JMS BACK	/ TEST: DID IT GET PLACED7 / NG, THERE IS NO RAM THERE / EVERYTHING IS OK SO WE CAN / NOW EXEGUTE THE INSTRUCTION / RESTORE THE MQ / RESTORE THE LINK / RESTORE THE AC / GO EXECUTE THE SINGLE INSTRUCTION / HALT ROUTINE POINTER
1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021	1246 00C2 7247 0004 7250 C010 7251 C020 7253 0100 7253 0100 7255 1254 7255 1254 7255 1253 7256 5273	AAA, AAE, AAC, AAC, AAE, AAF, AAF, AF, BSET4, BSET5,	0002 0004 001C 002C 004C 010C 0200 TAD AAC JMP M8ST TAD AAF JMP M8ST	/ THE BIT SET SUBROUTINES / SET BIT #10 / SET BIT #9 / SET BIT #7 / SET BIT #7 / SET BIT #6 / SET BIT #5 / SET BIT #4 / GET THE PROPER SET WORD	1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171	7427 3140 743C 60C4 7431 3142 7432 7521 7433 3141 7434 1154 7435 3544 7435 155 7477 3545 7477 3545 7477 3545 7447 1151 7442 3000 7441 1151 7442 5064	RET,	CCA SAVAC GTF DCA SAVEL SWP TCA SAVEL DCA I SAVEL DCA I SAVE TAD SAV2 DCA I SAVE CLA CLL CMA TAD BACK DCA SAVPC DCA SAVPC DCA I SAVE CLA SAVPC	/ SAVE THE AC AND FLAGS / GET THE MQ / SAVE IT / GET THE ORIGINAL FIRST INSTRUCTION / REPLACE IT / GET THE OTHER / REPLACE IT / SET THE AC ECUAL TO -1 / DECREMENT THE RETURN PC / UPDATE THE USER PC
1023 1024 1025 1026 1027 1028 1029 1020 1031 1032 1033 1034 1035 1036 1037 1038 1039 1041 1042 1043 1043 1045 1046	1261 1252 1263 1251 1764 5273 1265 1251 1265 12573 1265 12573 1266 5273 1267 1247 1276 5273 1271 1246 1272 5273 1274 1246 1272 5273 7273 7521 1274 7300 7200 5564	BSET6, BSET7, BSET8, RSET9, BSET1C MEST,	JMP MRST TAD AAO JMP MBST TAD AAC JMP MBST	/ PLACE THE SET CONSTANT IN THE MQ / LEAR THE AC / GET THE INSTRUCTION / OR IN THE SET CONSTANT / REPLACE THE INSTRUCTION / GO BACK TO THE PREGRAM	1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1182 1184 1185 1186 1189 1190 1190 1191 1193 1195 1196	6160 6110 6111 6167 6172 6173 6164 6165 6175 6174 6166 6167 6177	R E 1D 1 = R E 1D 2 = R 1T E 1 R 1T E 1 S K 1P 3 = S K 1P 4 = R C R 4 = 6 W V R 5 = 6 S F L 4 C 3 C F L 4 C 3	<pre>617C =6161 =6161 =617 =6163 =6173 =6173 =164 =165 =175 =74 =6166 =6176 =6176 =6176</pre>	/ THE FOLLOW ING ROUTINES USE / THE PIE-UART INTERFACE. / THE PIE-UART INSTRUCTIONS

1197 1198 1199				/ THE PIE INITALIZE ROUTINE	1347 1348 1349	7721 7722 7723	1351 7700	KM 63.	TAD KRUP SMA CLA	/ LART / ADD -377 / TEST; IS IT & RUEDUT?
1200 1201 1202	7445 60C7 7446 6400 7447 1263	INP1E,	6400 TAD KCRA	/ CLEAR ALL FLAGS / CLEAR THE DISPLAY / GET THE CRA WORD	1350 1351 1352	7724	5215 5320		JMP BEG JMP RUM	/ YES; CONTINUE WITH THE LCADING / NG; IGNORE UNTIL & RUBCUT OCCURS
1203 1204 1205	7450 6165 7451 7300 7452 1264		WCRA Cla cll Tad KCRB	/ LOAD IT TO CRA IN PIE / GET THE CRB WCRD	1353 1354 1355	7726 7727 7730	3154 1151 1353	L1C,	DCA SAVI TAD BACK TAD KCH8	/ CLEAR THE LF FLAC / GET THE LAST CHAR / ADD -200
1206 1207 1208	7453 6175 7454 7300 7455 1265		WCRB CLA CLL TAD KTTY	/ LGAD IT TO THE CRB WORD IN PIE / GET THE TTY-UART CONTROL WORD	1356 1357 1358	7731 7732	765C 5215		SNA CLA JMP REG	/ TEST; IS IT A LT CHAR? / YES; LHARACTER RECEIVED WAS NOT THE / FIRST LT
1209 1210 1211	7456 6171 7457 7300 7460 6174		NRITE2 CLA CLL NVR	/ LUAD IT TG UART CONTROL WORD / / write all zergs into the vector word / glear says	1359 1360 1361	7733	1153		TAD SHIFT	/ NC; THE CHARACTER RECEIVED WAS / A FIRST LT CHARACTER AND / THEREFORE THIS SHOULD END THE LOAD
1212 1213 1214	7461 3160 7462 5564		DCA SAV5 Return	/ CLEAR SAV5 / GC BACK TC THE PRCGRAM	1362 1363 1364	7734	7 0 0 2		RSW	/ ROUTINE. GET THE FIRST HALF CF THE / LAST FIRST CHARACTER / POSITION IT
1215 1216 1217	7463 7200 7464 1560 7465 7600	K CRA , K CRB, KT TY,	720C 1560 760C		1365 1366 1367	7735 7736 7737	1156 7041 1152		TAD SAV3 CIA TAD STCRE	/ ADD THE LAST FALF OF THE LAST CHARACTER / NEGATE THE VALUE / ADD THE CHECKSUM
1218 1219 1220				/ THE PRINT TO TTY ROUTINE	1368 1369 1370	7740 7741	7041 1153		CIA TAD SHIFT	/ NEGATE THE RESULT / NOW ADJUST FOR THE SECOND / TIME WITH THE CHECKSUM
1221 1222 1223	7466 6163 7467 5266 7470 6161	TALK,	SKIP2 JMP1 WRITE1	/ SKIP ON CLEAR XMIT BUFFER / XMIT BUFFER NGT YET CLEAR / WRITE THE AC TC THE UART	1371 1372 1373	7742 7743 7744	1156 3140 1355		TAD SAV3 CCA SAVAC TAD K14C	/ STGRE IN THE AC / GET THE SAVAC ADDRESS
1224 1225 1226	7471 3144 7472 5564		DCA TIME Return	/ CLEAR THE AC AND STORE THE DATA / IN TIME FUR POSSIBLE RECOVERY / GO BACK TO THE PROGRAM	1374 1375 1376	7745 7746 7747	3000 5747 64 C7		DCA SAVPC JMP I ++1 HALT	/ PLACE IN THE PC / GO TO THE HALT ROUTINE
1227 1228 1229				/ LISN IS THE ROUTINE TO GET A	1377 1378 1379	7750	0177	к177,	0177	
1230 1231 1232 1233	7473 6172	LISN.	SKI P3	/ CHARACTER FROM THE TTY KEYBOARD / GR READER.	1380 1381 1382	7751 7752 7753	74C1 75CC 7600	KRLB. KFC. KCF8.	7401 7500 760C	
1234 1235	7474 7000 7475 6166	L13N,	NCP SFL AG1	/ RESET THE START EIT SENSE FLAG / SET THE READER RUN FLAG	1383 1384 1385	7754 7755	0100 C140	KLENG, K14C,	0100 C14C	
1236 1237 1238 1239	7476 6172 7477 5276 75CC 6167		SK1F3 JMP1 CFL AG1	/ WAIT FOR THE FIRST START BIT / NOT YET / CLEAR THE REACER RUN FLAG	1386 1387 1388					/ THIS IS THE LEADER-TRAILER / ROUTINE FOR THE MEMORY DUMP
1240 1241 1242	7501 6162 7502 5301 7503 7200	READ,	SK[F] JMP1 CLA	/ WAIT FOR DATA READY FLAG / Clear the AC	1389 1390 1391					/ PROGRAM. PLEASE NOTE THAT / IT LINKS THROUGH TWO PAGES.
1243 1244 1245	7504 6160		REACI	/ READ THE UART BUFFER AND ERROR / FLAGS, CLEAR THE CATA READY FLAG. / CLEAR OUT THE UNWANTED BITS	1392 1393 1394 1395	1151 1160	7757 1323 3145	*7757 ThTY,	TAD KME3 DCA SAVE	/ SET THE AC TO -63 / PLACE IT IN SAVE
1246 1247 1248	7506 5564 7507 0377	TTYM.	RETURN 0377	/ GD BACK TO THE PREGRAM	1396 1396 1397 1398	7761	4161		TAD KCH8	/ GET THE CHARACTER YOU WANT TO / PRINT
1249 1250 1251				/ THE INTERJEPT JR. BIN LCADER / USING THE PIE-UART INTERFACE	1398 1399 1400 1401	7763 7764 7765	7466 5765 6173		TALK JMP I +1 LINK	/ PRINT IT GUT CN THE TTY
12 52 12 53 12 54	7600 7600 4161	*7600 BIN:	CALL	/ INITIALIZE THE PIE-JART	1401 1402 1403 1404	1765	61 73	*6173		/ REST OF THE SUBROUTINE
1255 1256 1257	7601 7445 7602 3152 7603 1350		INPIE DCA STORE TAD K177	/ CLEAR THE CHECKSLM / SET THE PC EQUAL TO 177	1404 1405 1406 1407	6173	2145 5776	LINK,	ISZ SAVE JMP I ++2	/ COUNT DUT THE NUMBER OF LOOPS
1258 1259 1260	7604 3160 7605 1350 7606 7001		DCA SAV5 TAD K177 IAC	/ SET THE AC EQUAL TO 200 / SET THE AC EQUAL TO 200	1408 1409 1410	6175 6176	5564 7761		RETURN TWTY+2	/ NOT DONE YET. GC DO ANOTHER / Complete. Go back to program / Return to this point
1261 1262 1263	7607 3151 7610 7240 7611 3154		DCA BACK CLA CMA CCA SAV1	/ STORE IN BACK / SET THE AC EQUAL TO 7777 / SET SAVI	1411 1412 1413					/ THIS IS THE MEMORY DUMP
1264 1265 1266	7612 7240 7613 3150 7614 3147	BECG,	CMA CLA DCA TEMP DCA POINT	/ SET AC TO 7777 / SET TEMP / CLEAR PDINT	1414 1415 1416					/ PROGRAM WHICE CAN BE IPPLIMENTED / By Starting the Intercept / Junior Running in the Normal
1267 1268 1269	7615 4161 7616 7473	BEC,	CALL	/ GET THE FIRST TTY CHARACTER	1417 1418 1419					/ MODE WITH A STARTING ADDRESS / 7510. TO SET THE ADDRESSES / OF THE RANGE CF MEMORY YOU
1270 1271 1272	7617 3146 7620 1146		DCA HOLD TAD HOLD	/ STORE THE CHAR IN HOLD FOR / SAFE KEEPING / GET THE CHAR / ADD -377	1420 1421 1422					/ WANT PUNCHED OUT IN BIN FORMAT / PLACE THE ADDRESS OF THE FIRST / LOCATION YOU WANT PUNCHED IN
1273 1274 1275	7621 1351 7622 7700 7623 5320		TAD KRUB SMA CLA JMP RUM	/ TEST; IS IT A RUBOUT? / YES; GO TO RUBOUT ROUTINE	1423 1424 1425					/ LOCATION 176 AND THE LAST / LOCATIONS ADDRESS IN 177. / THE PROGRAM WILL THEN PUNCH OUT ALL
1276 1277 1278	7624 1146 7625 1353 7626 765C		TAD HOLD TAD KCH8 SNA CLA	/ NC; GET THE CHAR / ADD -200 / TEST; WAS IT A LEADER-TRAILER	1426 1427 1428					/ MEMORY LOCATIONS IN BETWEEN WITH / LEADER-TRAILER AND A CHECKSUM.
1279 1280 1281 1282	7627 5326 763C 1146 7631 3151 7632 1146		JMP LTC TAD HOLD DCA BACK TAD HCLD	/ YES; GO TO THE LI ROUTINE / GET THE CHARACTER / PLACE IT IN THE LAST CHARACTER HOLE	1429 1430 1431		7510	*7510		
1282 1283 1284 1285	7633 1152 7634 3152 7635 1146		TAD STORE DCA STORE TAD HOLD	/ GET THE CHARACTER / ADD TO THE CHECKSUM SUBTCTAL / PLACE IN CHECKSUM / GET THE CHAR	1432 1433 1434	7510 7511 7512	7340 64C2 4161	OUMP,	CLA CLL CMA 6402 CALL	/ SET THE AC TC 7777 / DISABLE THE CF REQUEST TIMER / INITIALIZE THE PIE;UART
1285 1286 1287 1288	7636 1352 7637 7700 7640 5215		TAD KED SMA CLA JMP BEG	/ ADD -277 / TEST; IS IT A CHANGE FIELD CHAR / YES; IGNORE IT	1435 1436 1437	7513 7514 7515	7445 7344 3151		INPIE CLA CLL CMA RAL DCA BACK	/ SET THE AC ECLAL TO 7776 / PLACE THIS IN BACK
1289 1290 1291	7641 1146 7642 0354 7643 7640	KL ING.	TAD HOLD AND KLONG	/ GET THE CHARACTER / Mask out channel 7	1438 1439 1440	7516 7517			C AL L THT Y	/ PRINT DUT 63 LEADER-TRAILER CHARACTERS
1292 1293 1294	7644 5311 7645 1154 7646 7640	KE 140,	JMP PCL TAD SAV1 SZA CLA	/ TEST; IS IT AN ORGIN? / YES; GO TO LGAD THE PC / NO; GET THE FIRST CHAR FLAG / TEST; HAVE WE GOTTEN A LT YET?	1441 1442 1443	7520 7521	1176 7002		TAD 176 85W	/ PRINT OUT THE ORGIN / POSITION FCR THE FIRST BITS
1295 1296 1297	7647 5215 7650 2147 7651 7410		JMP BEG ISZ POINT SKP	/ NO; IGNORE THE DATA / YES; IS THIS A SECOND PC CHAR? / NO; GO ON	1444 1445 1446	7522 7523 7524	0371 1372 4161		AND HALF TAD ORGIN CALL	/ MASK OUT THE BITS / ADU THE CHANNEL 7 PUNCH / PUNCH IT OUT ON THE TTY
1298 1299 1300	7652 5305 7653 2150 7654 5260		JMP PCL2 ISZ TEMP JMP DL2	/ YES; LOAD THE SECOND HALF OF THE PC / TEST; IS THIS A SECOND DATA CHAR / YES; GO TO SECOND DATA LOAD	1447 1448 1449	7525 7526 7527	7573 1176 0371		PUNCH TAD 176 AND HALF	/ GET THE STARTING ADDRESS AGAIN / MASK OUT THE LAST HALF
1301 1302 1303	7655 1146 7656 3145 7657 5214		TAD HOLD DCA SAVE JMP BEGG+2	/ NO; GET THE CHARACTER / STORE IT IN SAVE / GO BACK FOR THE SECOND PART	1450 1451 1452	7530 7531	4161 7573		CALL PUNCH	/ PUNCH IT DUT ON THE TTY
1304 1305 1306	7660 1160	DL2.	TAD SAV5	/ GET THE ADDRESS INTO THE AC	1453 1454 1455 1456	7532 7533 7534 7535	1576 2151 7002 C371	DA TAL,	TAD I 176 ISZ BACK BSW AND HALF	/ PRINT OUT THE DATA / TEST; IS THIS FIRST OR SECOND / FIRST; PUSITICN THE BITS / MASK OUT THE EITS
1307 1308 1309	7661 1353 7662 7700 7663 5270		TAD KCH8 Sma Cla JMP .+5	/ ADD -177 / TEST; IS PC > 177 / YES; UK TO LCAC THE RAM	1457 1458 1459	7536 7537 7540	4161 7573 1151		CALL FUNCH TAD BACK	/ PUNCH OUT ON THE TTY / GET THE FIRST FLAG
1310 1311 1312	7664 116C 7665 1243 7666 7700		TAD SAV5 TAD KLING SMA CLA	/ NC; GET THE ACCRESS / ADD -140 / TEST; IS PC < 14C	1460 1461 1462	7541 7542 7543	7640 5332 7344		SZA CLA JNP DATAL CLA GLL CMA RAL	/ TEST; IS THIS THE FIRST? / YES; GO BACK AND DO THE LAST HALF / NG; RESET BACK TC 7776
1313 1314 1315	7667 5274 7670 1153		JMP .+5 TAD SHIFT	/ NO; BYPASS THE LCAD OF RAM / YES; GET THE FIRST HALF OF THE / LCAD CHARACTER	1463 1464 1465	7544 7545 7546	3151 1176 7C41		DCA BACK TAD 176 CIA	/ GET THE ADDRESS / NEGATE IT
1316 1317 1318	7671 7CC2 7672 1156 7673 3560		ESW TAD SAV3 ECA I SAV5	/ POSITION IT / GET THE SECOND HALF / PLACE THE WORD IN THE RAM	1466 1467 1468	7547 755C 7551	1177 765C 5354		TAD 177 SNA CLA JMP +3	/ ADD THE LAST ADDRESS / TEST: ARE THEY THE SAME? / YES: GO TO END OF DUMP
1319 1320 1321	7674 1145		TAD SAVE	/ GET THE NEXT FIRST HALF	1469 1470 1471	7552 7553	2176 5332		ISZ 176 JNP DATAL	/ NO; INCREMENT THE ADDRESS / GO GET THE NEXT WORD. NOTE / THAT IF THE ADDRESS WAS 7777 THEN THE
1322 1323 1324	7675 3153 7676 1146 7677 3156		CCA SHIFT TAD HOLC DCA SAV3	/ PLACE IT IN SHIFT / GET THE NEXT SECOND HALF / PLACE IT IN SAV3	1472 1473 1474					/ DUMP PROGRAM WILL DEFAULT TO END
1325 1326 1327	77CC 1000 7701 316C		TAD SAVPC DCA SAV5	/ GET THE ADDRESS / PLACE IT IN THE LCAD POINTER	1475 1476 1477	7554 7555 7556	1160 2151 7002	CΗSUΜ,	TAD SAV5 ISZ BACK PSW	/ GET THE CHECKSUM AND PUNCH IT OUT / TEST; IS THIS FIRST OR LAST / FIRST; POSITICN THE BITS
1328 1329 1330	7702 2000 7703 5212 7704 5212		ISZ SAVPC JMP BEGG JMP BEGG	/ INCREMENT THE PC / GD GET THE NEXT CHARACTER	1478 1479 1480	7557 756C 7561	0371 4161 7466		AND HALF CALL TALK	/ MASK OUT THE BITS / Punch out the checksum
1331 1332 1333 1334	7705 1146 7706 1000	PCL2,	TAD HOLD TAD SAVPC	/ GET THE CHARACTER / Place in the last half of PC	1481 1482 1483	7562 7563 7564	1151 7640 5354		TAD BACK SZA CLA JMP CHSUM	/ GET THE FIRST FLAG / TEST IF FIRST OF SECOND HAL F / FIRST HALF, CO BACK FOR SECOND
1335 1336 1337	7707 3000 7710 5212		DCA SAVPC JMP BEGG	/ RESTORE / GET ANOTHER CHARACTER	1484 1485 1486	7565 7566	4161 7757		CALL THTY	/ PUNCH OUT LEACER-TRAILER
1338 1339 1340	7711 1354 7712 7040 7713 0146	PCL,	TAD KLONG CMA AND HOLD	/ SET THE AC TC 0100 / SET THE AC TO 7677 / GET THE CHARACTER MINUS CHANNEL 7	1497 1488 1489 1490	1567 7570	64C2 7402		6402 HLT	/ RESTORE THE CP REQUEST TIMER / END THE PROGRAM
1341 1342 1343	7714 7002 7715 3CC0 7716 7040		PSW DCA SAVPC CMA	/ POSITION THE BITS / PLACE AS THE FIRST HALF OF PO / SET THE AC TO 7777	1490 1491 1492 1493	75 7 1	0077	HALF,	C 67 7	
1344 1345 1346	7717 5214 7720 4161	₽U₩,	JMP BEGG+2 CALL	Z GO GET THE SECOND HALF OF THE PO Z GET ANUTHER CHARACTER FROM THE	1494 1494 1495 1496	7572	00/7 C100	ORCIN,	0100	
					17D					

1497				
1498	7573	4161	PUNCH,	CALL
1499	7574	7466		TAL K
1500	7575	5776		JMP I .+1
1501	7576	6374		LINKER
1502				
1503				
1504		6374	*6374	
1505				
1506	6374	1144	LINKER,	TAD TIME
1507	6375	1160		TAD SAV5
1508	6376	3160		DCA SAV5
1509	6377	5564		RETURN
1510				
1511				

END OF PASS 2

O ERRORS DETECTED

/ GUTPUT THE AC TO THE TTY / LINK TO THE REST OF THE SUBROUTINE

/ RECOVER THE CHARACTER / ADD TO THE CHECKSUM / UPDATE THE NEW CHECKSUM / GO BACK TO THE PREGRAM

SYMBOL	TABLE														
A A A	7246	448	7247	AA C	7250	AAD	72 5 1	AAE	7252	AAF	7253	A AG	7 25 4	AAND	6 7 0 1
AC	0166	ACCA	6671	AD J T	6617	ACJ	6262	AINC	6661	A 10 T	7027	AISZ	6666	AJMP	6676
AJMS	6673	AOPR1	7671	AD PR 2	7153	AOPR3	72 04	ATAC	6664	BACK	0151	BASE	6037	BEGG	7612
BEG	7615	BIN	7600	EL K	6566	808	7220	80082	6726	8008	6725	8 \$E 71 0	7271	BSET11	7145
eset4	7255	B SE T5	7257	BSET6	7261	BSET7	72 63	BSETB	7265	8SET9	7267	BUG	6547	CALLX	0161
CALLY	6040	CALL	4161		6167	CFLAG3	6177	CHSUM	7554	CLKPD	6110	C C 8	7041	CPMODE	7766
CUS	7052	DATAL	7532	DC I	6557	DECPC	6403	DEP	6524	DIGO	6267	DIGI	6301	DIG2	6312
0163	6323	CL 2	7660	DU MP	7510	EJMP	7363	EJMS	7356	EXEC	7366	EXIT	6051	FLASH	6777
GAR	6202	GCCN	6624	GOTO	6130	GUE	7167	GU M	7104	GUT	7354	HALF	7571	HALT	6407
HEX	6425	HOLD	C146	HOT	7425	INAD	7330	I NC AC	6400	INDB	7343	INIT	6007	INPLE	7445
JALO	7143	JA4	7121	JA 5	7124	JA6	7127	JA7	7132	JA8	7135	J 4 9	7140	J610	6167
J 8 4	6145	JB5	6150	JB 6	£153	JB7	6156	J88	6161	J 89	6164	JC4	7235	JC 5	7240
JC7	7243	JMPI	6C34	KAT	7327	KCALLY	6035	K CH 8	7753	KCRA	7463	KCRB	7464	KFD	7752
KIT	7325	K JMP	7223	KL I NG	7643	KLCNG	7754	K#10	6370	K⊭11	6371	KM14	6364	K44	6366
KM63	7723	KM7	6367	KMB	6365	KRETY	60 36	KRUB	7751	KITY	7465	K0007	6523	K140	7755
K177	7750	K2000	6670	K3 000	6631	K4000	6675	K5000	6700	L INKER	6374	LINK	6173	LISN	7473
LCAD	6333	LOT	7355	LTC	7726	MASKO	6360	MASK1	6361	MASK2	6362	MASK3	6363	MASK	6607
MBST	7273	MICRO	6633	MK	7324	MCUT	6077	MRPA	6703	M SK 1	6372	MSK 2	6373	NE X T	6736
NOT	7352	ORGIN	7572	OUT	6063	PCI	6563	PCL 2	7705	PCL	7711	PLUM	7326	POINT	0147
PCN	6550	PUD	7353	PUNCH	7573	PUP	6752	RCRA	6164	READ1	6160	R E A D Z	6170	READ	7501
REFSH	6236	RESET	6414	RE TUR N	5564	RETX	0164	RETY	6051	RET	7427	RUM	7720	RUN	6411
SAVAC	0140	SAVE	0145	SAVEL	0142	SAVNO	0141	SAVPC	0000	SAV1	0154	SAV2	0155	SAV3	0155
SAV4	0157	SAV5	0160	SE TPC	6600	SFL AG1	61 66	SFLAG3	6176	SHIFT	0153	SIN	7301	SK [P]	6162
SK1P2	6163	SKIP3	6172	SK I P4	6173	SNERD	6533	SNOT	7050	SCB	7053	SOC	7051	SOT	7120
SOUP	7025	STACK	C165	ST AR T	6000	STATUS	0143	STORE	0152	SWDB	6200	TABLE	6263	TAB	6543
TALK	7466	TAL	7426	TONT	6235	TEMP	0150	THRU	6246	TIME	0144	TKA	7023	T≮B	7024
TK1	6233	TK2	6234	TOK	6172	TCZ	6744	TTYP	7507	TUG 1	6742	TUG 2	6743	TUG	6741
THTY	7757	UDCS	6117	LG	6546	WCRA	6165	HCR E	6175			WRITE2	6171	NV R	6174
XEC	6644	20 K	7026	2012	7166	ZGL3	7217	ZONK	6727	201	6712				

CHAPTER 9 INTERCEPT JR. AUDIO CARD




FIGURE 9-1

INTRODUCTION

The INTERCEPT JR. AUDIO MODULE, 6957-AUD/VIS, pictured in Figure 9-1, is used in microprocessor tutorial courses developed by INTERSIL INC.

The user can "click" the speaker or produce tones by controlling the rate at which the speaker clicks; the user can read a switch register and load data to an LED display register in either binary or in both binary and octal.

DISCUSSION

The AUDIO card makes use of the three unused IOT instruction codes 64×1 , 64×4 and 64×5 brought out to connector pins Y, C and 15 of the INTERCEPT JR. module.

The card should be plugged in with the LED display on top and the speaker below using the card edge connector designated "to INTERCEPT JUNIOR".

The switch register is connected to the DX bus via two 340098 three-state hex buffers. The LED binary register is driven by three 74C175 quad D-latches with their inputs connected to the DX bus. The true outputs of the latches drive three 4511 BCD to 7 segment decoder drivers. The D input of each of the 4511's is grounded so that the seven segment display can only display in octal. The display can be blanked by pulling the blanking inputs on the 4511's low via the Display Control Switch S12.

All the switch outputs are pulled up to V_{CC} via the lOK resistor pack.


IOT 6401 along with DEVSEL and XTC drives a 4025 three input NOR so that during IOTA. DEVSEL. XTC the 74C74 flip-flop is clocked by the execution of this instruction. The flip-flop toggles every time it is clocked as its \overline{Q} output is connected back to the D input. This turns the transistors in the push-pull driver alternately ON or OFF, charging and discharging the 68 microfarad capacitor through the speaker voice coil and producing an audible click.

IOT 6404 is also an output instruction and thus is gated with DEVSEL and XTC to produce a load pulse (inverted by a 4069) to the three quad D-latches connected to the DX bus. The latches will thus store the contents of the AC which are placed on the bus by the IM6100 during IOTA.DEVSEL.XTC.

IOT 6405 is an input instruction and is decoded along with DEVSEL and XTC to produce a strobe pulse at IOTA-DEVSEL-XTC time. This pulse is inverted by a 4069 and enables the tristate buffers onto the DX bus and also turns ON the two 2N2222 transistors driving the C_0 and C_1 lines. The IM6100 thus reads the DX bus during IOTA-DEVSEL-XTC and loads the data into the accumulator.

The INTREQ and SKP lines to the IM6100 are multiplexed onto the same line. The data read strobe generated by an IOT 6405 enables the SKP line so that depression of the SKP switch will drive the SKP line low. The INTREQ line is always enabled except during DEVSEL time. Actually, the SKP line is sampled only during DEVSEL•XTC, but for simplicity, interrupt requests are disabled even during DEVSEL•XTC. In any case, the INTREQ line is sampled only during the last cycle of an instruction execution during the first major state time.

The LINK bit drives an LED diode directly via a 4069.



APPENDIX A INTERCEPT JR. PROGRAMMING FUNDAMENTALS

NUMBER SYSTEMS

INTERCEPT JR., as most digital computers, uses the binary system. Representation of binary numbers by positional notation is analogous to the common representation of decimal numbers by assigning ten different "weights" to each position. Any number of n digits may be written as the string of digits.

$$C_{n-1} C_{n-2} C_{1} C_{0}$$

where C's can range from 0 to 9.

This actually stands for

$$C_{n-1} \text{ followed by (n-1) zeros +} \\ C_{n-2} \text{ followed by (n-2) zeros +} \\ C_{n-3} \text{ followed by (n-3) zeros +} \\ \vdots \\ C_1 \text{ followed by 1 zero } + \\ C_0 \\ \text{or } C_{n-1} (10)^{n-1} + C_{n-2} (10)^{n-2} + \dots C_1 (10)^1 + C_0 (10)^0 \\ \text{For example, 1234 is 1000 + 200 } + 30 + 4 \text{ or 1 } X 10^3 + 2 \times 10^2 + \\ 3 \times 10^1 + 4.$$

Similarly, in the binary system, any number may be represented by a string of coefficients

which stands for

$$B_{n-1} (2)^{n-1} + B_{n-2} (2)^{n-2} + B_1 (2)^1 + B_0 (2)^0$$

where the B's may be 0 or 1.

The "radix", or base of the binary system is 2, whereas it is 0 in the case of the decimal system.

The reason that the binary system is universally used in digital computers is that it is very convenient and easy to provide for two states in digital circuits and this makes a binary representation of digital system states very practical.

Other physical systems may be easier to describe in a number system with a different number of states. To illustrate, consider this puzzle:

Given a scale balance, how many different weights would be needed to balance any object that could weigh a whole (integer) number of pounds up to 1000 pounds?

One way of looking at this puzzle is by imagining that the object is placed on one pan of the balance and the weights are added, or taken off, the other side until the pan balances.

Since a weight could either be on the pan, or not on the pan, we have two possible states for each weight--on or off the pan. By now, it may be intuitively apparent that we could take a group of weights, in ascending powers of two, and using them or not using them on the pan, we could balance any weight up to the sum total of all weights.

It takes ten binary digits, or "bits" for short, to represent any number from 0 to 1023. Our problem is solved by having ten weights, weighing 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 pounds each.

We have gone from 1000 to 10 by making the binary connection. Can we do better? Actually, we can, by going just a little further along the same train of thought.

What if we were allowed to place the weight on the opposite pan, along side the object? This adds a third possible state to each weight. Now it can either be on the "normal" side, on the "object" side, or not on the balance at all. We have a three-valued, or a ternary system.

By putting the object on the "object" side, we are effectively giving it a negative weight, as it acts to force the "normal" side of the pan upwards. So each physical weight has three mathematical "weights" assigned to it, 0 +1, -1 according to where it is--off, on or opposite side of the pan.

It can be proved, but it should also be intuitively apparent that now we need weights in ascending powers of three. The weights required are 1, 3, 9, 27, 81, 243, 729 so we have bettered our previous score by three.

Digital circuits are composed of vast quantities of two-state or bi-stable devices known as flip-flops.

In theory, binary numbers may be used to describe the condition of these flip_flops.

A system with 12 flip-flops could be represented by a 12 bit number, for example 1 0 1 1 0 0 1 1 1 0 0 1, where each bit represents the set or reset state of a particular flip-flop. Binary numbers are unwieldy to handle because of the long strings involved, so often a simplification is introduced.

Consider the numbers O through 15 written in their binary equivalent.

2 ³	2 ²	2 ¹	2 ⁰	
8	4	2	1	
2 ³ 8 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1	2 ² 4 0 0 0 1 1 1 0 0 0 0 1 1 1 1 1	2 ¹ 2 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1	2 ⁰ 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 2 3 4 5 6 7 8 9 10 11 2 3 14 15
1	1	1	1	15

Observe that in the "units", or 2^0 position, the state changes, or "toggles" most often, for example every time the number increments. In the next or 2^1 position, the bits toggle every two increments, and in the 2^2 position, every four times, etc.

Or, looking at this another way, the one bit groups 0 and l alternate every time, the two bit groups 00, 01, 10, 11 recur every fourth time, the three bit groups

000) 001) 010) 011) 100) 101) 110) 111)

recur every eight times, and so on.

Thus, to shorten binary numbers, we could encode these groups. The tradeoff is between the length of the number string, and the number of symbols required. We could encode the two bit groups with four symbols.

00 0 01 1 10 2 11 3

Then we could represent the same number we had before as shown:

10 11 00 11 10 01 2 3 0 3 2 1

The string has half the number of digits, but it took twice the number of symbols.

We could go further, and take three bit groups. Let us encode the group as follows:

The previous example is split up into three bit groups as shown:

101	100	111	001
5	4	7	1

We now have one-third the number of digits in the string, but instead of only three times the number of symbols, we have four times the number of symbols. This is because the number of symbols is doubled every time we increase the group size by one more.

Proceeding further, using four bit groups. We will run out of numerals, so we will use some alphabetic characters to help encode the group.

0000	0	1000	8
0001	1	1001	9
0010	2	1010	А
0011	3	1011	В
0100	4	1100	С
0101	5	1101	D
0110	6	1110	Е
0111	7	1111	F

Our 12 bit number may now be represented by three of the above codes:

1011	0011	1001
B	3	q

or

So, we have doubled the number of symbols to sixteen but reduced the length of our string only by one, from four to three. The code itself has also become a little unwieldy because the number of different symbols.

As a matter of fact, this representation by four bit groups is known as the hexadecimal system (base 16 system) and is widely used.

The system of representation with three bit groups encoded with the eight symbols 0 through 7 is known as the octal number system and is also in wide use.

We shall adopt the octal numbering system for INTERCEPT JR.

It should be evident by now that the choice is based purely on convenience and consistency with the available literature as almost all digital computers are fundamentally binary machines.

At this point, it is instructive to turn your machine ON. Press the CNTRL key and the MEM key and then keep pressing the MEM key. The address display will increment in an octal progression. By watching the addresses increment, the user can become familiar with the octal system.

To recapitulate, conversion from binary to octal is done by taking groups of three bits, starting from the least significant bit, filling in a zero or zeros to the most significant group, if necessary, and writing down the octal equivalent for each group.

Conversion from octal to binary is done by directly writing down three bits from each octal number.

INTERCEPT JR. uses two's complement arithmetic in its processing logic.

The processor performs binary addition between two operands but binary subtraction is best done adding the "negative" of one operand to the other. This requires an extra symbol to indicate the sign of the number. To avoid this, a form of representation known as two's complement has been devised to represent negative numbers. To illustrate the concept involved, let us look at a couple of analogies in the decimal system. In the decimal system, we could use the "ten's complement" to represent negative decimal numbers. Consider a ruler marked off in centimeters. If zero is your reference point, then "1" would be the same as +1. To measure "-1", you would have to turn the ruler around. Or, you could slide it so that the number 10 was opposite your reference point. Now, the point "-1" is marked by the number 9. That is, 9 is the 10's complement of 1. Similarly, 8 is the ten's complement of 2, 7 is the ten's complement of 3, etc., these numbers representing -1, -2, -3, etc.

To subtract one number from another, we add their ten's complement together and ignore the carry.

Thus 8 - 3 is given by adding 8 and 7 to get 15 and ignoring the carry to finally give 5.

The one's complement, by definition is obtained by subtracting each digit from one. In the binary system, this is particularly easy. All one has to do is to invert the bits.

	00000101
One's complement	11111010
Add 1 to get 2's complement	11111011

By taking the two's complement again, we get the negative of a negative number, so we should get the original number back again.

One's	complement	00000100
Add 1	to get 2's complement	00000101

Thus 8 - 3 in binary is 1000 - 0011, or taking two's complement 1000 + (1100 + 1) = 1000 + 1101 = 10101 or 1010 = 5 neglecting the high order carry.

11111011

ARITHMETIC PROGRAMMING EXAMPLE #1

ADDRESS	MEMORY	SYMBOL
0020 0021	7200 1026	CLA TAD 0026
0022	1027	TAD 0027
0023	3025	DCA 0025
0024	7402	HLT

We shall enter this program with INTERCEPT JR. via the keyboard to practice binary arithmetic. At this point, it is sufficient to know that CLA stands for clear accumulator, TAD for binary ADD, DCA for deposit into memory and HLT for halt.

The octal numbers on the left are successively numbered memory locations or "addresses" and the numbers on the right are the octal representations for the binary data that will be stored in these memory locations.

Each location can store four octal digits, that is, twelve binary digits, or bits. Each location may be thought of as a row of twelve flip-flops that are set or reset according to the data to be stored.

To enter this program, turn on the machine and perform the following sequence of key depressions:

CONTRL SETPC 0 0 2 0

This enters the starting address.

CONTRL MEM 7 2 0 0

This enters the first instructions.

MEM This increments the address.

CNTRL MEM 1 0 2 6

This enters the second instruction in location 0021.

MEM Increments address.

Finally, after HLT is entered, press MEM twice to step the address to 0026.

Now, enter an octal number, for example 7, into this address, step MEM again and enter a second octal number, for example 10. These are the operands in location 0026 and 0027. The program will add them and place the result in location 0025. In this case, 0017 will be seen in this location.

Now, to run the program, we have to get back to the beginning, so press

CONTRL SETPC 0 0 2 0

The display will show the address and the instruction.

Press

CONTRL RUN

The program will be executed, and the processor will halt, showing the result in location 0025. Note that if the sum of the two numbers is greater than 7777 in octal, a carry out or overflow will occur from the most significant bit position, setting the LINK bit in the processor.

Practice different addition problems on paper, in binary, then in octal and check them on INTERCEPT JR.

At this point, think of all the numbers as unsigned positive integers. Now, think of the numbers as signed two's complement numbers.

Write down two numbers, and subtract one from the other using this program to add one operand to the two's complement of the other operand.

EXAMPLE:	000	111	000	111	or	0707	
	111	000	111	000	or	7070	
	added	toget	ther				
	111	111	111	111	or	7777	

If 7070 is considered as a negative number, then, by taking the two's complement, we get:

000	111	000	111	+] =
000	111	001	000	or	0710

That is 0707 - 0710 = 7777. This can be seen to be true because 0710 is just one greater than 0707 and 7777 is obviously -1 (two's complement = 0000 + 1).

Since data entry and readout in INTERCEPT JR. is in octal, it may be convenient to work in eight's complement notation. This is a direct extension of the previously described technique:

EXAMPLE: Subtract 34568 from 71428

A)	7's complement of 34568	4321 ₈
В)	add 1 to get 2's complement	4322 ₈
C)	add to 7142	7142 ₈
		13464 ₈
D)	dis c ard high order carry to give answer =	3464 ₈

ARITHMETIC PROGRAMMING EXAMPLE #2

We shall now explore in greater detail the advantages of two's complement arithmetic.

As explained previously, to form the two's complement of a binary number, the one's complement is taken and one is added to it.

In general, this works with any radix (base). That is, the complement with respect to the largest single digit integer in the system is taken, and one is added to it to give the radix complement.

In particular, the binary system lets us implement the one's complement in a simple way. You simply invert the bits. This is very easily done in almost all modern digital logic families because inversion is a function basic to them all.

In many circuits, the true and inverted levels are available at the same time (flip-flops) and one just has to select the desired level.

The addition of 1 is also easy to do because the capability to add must be present anyway.

Thus 2's complement conversion, in conjunction with standard adders, allows the processor to do signed arithmetic. Multiplication and division are done by programming suitable algorithms, that is, computational sequences. We shall study these techniques later in this text.

The following program computes the two's complement of a binary number. Bear in mind that the number is entered in octal, and the two's complement is also displayed in octal.

ADDRESS	MEMORY	SYMBOLIC
0020 0021 0022 0023 0024 0025 0026 0027	7200 1026 7040 1027 3026 7402 0001	CLA / Clear accumulator TAD 0026 / Read data in 26 CMA / Complement accumulator TAD 0027 / Add one DCA 0026 / Deposit into 26 HLT / Halt / Result and user entered data 0001 / DATA = 1

Enter this program exactly as explained in example one. Notice that this program uses data supplied by the user as well as data contained in the program itself What if we would like to use both the program examples together?

If you look at the memory addresses used by the two programs, they look very similar. In fact, we just wrote over the first example and effectively lost it.

Let us assume we want to keep both example 1 and example 2 in memory. Since we wrote over example 1, let us choose to relocate it. Go back to the listing for that example and take a look at the symbolic code.

The octal numbers following the mnemonics are memory addresses that are referenced by the instructions.

All we have to do is to alter the memory references according to where the program is going to be relocated and make sure that the data is entered in the proper addresses where the program expects to find it.

Let us move the program up to twenty locations. All addresses must have twenty added to them and the three memory reference instructions must also have twenty added to them.

0040	7200
0041	1046
0042	7040
0043	1047
0044	3046
0045	7402
0046	
0047	0001

Enter this as explained before. Naturally, the data must be entered into 46 and the result will also be in 46. Run a few examples and check out the program

Now we can do signed arithmetic by using one program for addition and the other for calculating two's complement. The only problem is, each time we have to enter data, execute, read data and then repeat the process for the other program.

ARITHMETIC PROGRAMMING EXAMPLE #3

This brings us to the concept of linking programs together and passing parameters between them.

For example, we can link the two programs into a single program that subtracts one number from another and displays the result in two's complement notation.

One program must give the other program the number to be converted and receive the two's complement result from it so it can finish the addition, for example subtraction of the original number, and display the result.

We pass parameters by storing data where both programs can reference it. We pass control by using unconditional branch or jump instructions to change the flow of the program. A jump instruction specifies the location from which the next instruction is to be fetched.

ADDRESS	MEMORY	SYMBOLIC
0020 0021 0022 0023 0024 0025 0026 0027	7200 1026 7040 1027 3046 5040 0001	CLA TAD 0026 CMA TAD 0027 DCA 0046 JMP 0040 / DATA 1 0001
0040 0041 0042 0043 0044 0045 0046 0047	7200 1046 1047 3045 7402	CLA TAD 0046 TAD 0047 DCA 0045 HLT / RESULT DISPLAYED : DATA 2 - DATA 1 / DATA STORED BY FIRST PART OF PROGRAM / DATA 2

Note that location 24 is changed to store the two's complement of DATA 1 in location 46 instead of 26. Location 25 contains a JUMP to 0040 instead of a HLT. This causes the computer to fetch the next instruction from location 40 and, thus, execute the second segment of the program which finally halts showing the result of the subtraction in location 45.

Note that we could have relocated the data in 27 elsewhere and filled the space from 25 to 40 with NOP instruction, No Operation. This would have let the computer ripple down to the second segment of the program but would have been wasteful of memory space and not permitted the introduction of the JMP instruction.

A further simplification would have been to use the instruction CMA IAC or 7041 in location 0022. This would have eliminated the TAD instruction in 0023 and the data stored in 0027. CMA IAC complements the accumulator, then increments it in the same memory cycle. This is an example of the use of combinations of microinstructions. When using such combinations, the "logical sequence" of execution of the microinstructions must be carefully studied. In this example, for instance, CMA must be performed before the IAC. Refer to the IM6100 brochure for details on logical sequences.

Additional Reference: "Introduction to Programming", Digital Equipment Corporation Software Distribution Centers - 146 Main Street, Maynard, MA 01754 or 1400 Terrabella Road, Mountain View, CA 94040

ADDITION AND MULTIPLICATION TABLES

Addition

Multiplication

05 06 07

14

22

30

36

44

43 52 61

16

25

34

43

52

12

17

24

31

36

Binary Scale

0 + 0 = 0	$0 \ X \ 0 = 0$
0 + 1 = 1 + 0 = 1	$0 \times 1 = 1 \times 0 = 0$
1 + 1 = 10	1 X 1 = 1

0c [.]	ta	IS	ca	le

0			03					1	02	03	04
1	02 03 04	03	04	05	06	07	10	2	04	06	10
2	03	04	05	· 06	07	10	11	3	06	11	14
3	04	05	06	07	10	11	12	4	10	14	20
4	05	06	07	10	11	12	13	5	12	17	24
5	06	07	10	11	12	13	14	6	14	22	30
6	07	10	11	12	13	14	15	7	16	25	34
7	10	11	12	13	14	15	16		I		


APPENDIX B INTRODUCTION TO LOGIC

INTRODUCTION

This appendix briefly reviews truth tables as applied to simple logic elements, both combinatorial and sequential. Timing diagrams and state diagrams are illustrated using flip-flops as examples.

TRUTH TABLES

AND FUNCTION



Output is true only if all inputs are true, that is, input 1 AND input 2 AND...AND input N

Input 1	Input 2	••••	Input N	Output
0 0 0 1 1	1 0 0 0 0	· · · · · · · · · · · · · · · · · · ·	1 1 0 1 0	0 0 0 0
		• • •		
1	1	all l's	1	1

This table shows a conventional positive logic AND gate, with 1 representing logic high or true, and 0 representing logic low or false. Thus, only <u>one</u> combination of the inputs gives a high output.

Symbol for AND gate




Output is true if at least one of the inputs is true, for example Input 1 OR Input 2 \overrightarrow{OR} ...Input N OR any combination of true inputs yields a true output.

Input 1	Input 2	••••	Input N	Output
0	0	all 0's	0	0
0	1		0	1
1	1		0	1
0	0	• • • • •	1	1


Here, only <u>one</u> of the 2^N possible input combinations namely all 0's will yield a <u>false</u> or <u>low</u> output.

NOT FUNCTION


Symbol for inverter








Output is logical inversion of input.




The position of the "bubble" tells you what the active level of the input is expected to be by the designer. Quite often, it is drawn as in A above. NAND FUNCTION



This is the same as an AND gate followed by an inverter.


NOR FUNCTION



This is the same as an OR gate followed by an inverter.


EXCLUSIVE-OR FUNCTION

Symbol for EX-OR gate



A B C 0 0 0 0 1 1 1 0 1 1 1 0

Output is true if Input A OR B but not BOTH are true. Note that this gate can be used to detect the fact that the inputs are identical. Thus, it is used quite often in digital comparators.



	Ing	out		<u>Output</u>
D	Clock	Clear	Preset	Q <u>Q</u>
X X X X X 0 1	X X 0 1 + *	0 0 1 1 1 1 1 1	0 1 0 1 1 1 1 1	1 1 0 1 1 0 STABLE STABLE STABLE 0 1 1 0

The truth table for a D flip-flop is complicated by the sequential nature of this logic device. Strictly speaking, truth tables should represent combinatorial logic properties only.

In this case, the truth table also shows the edgetriggered action of the flip-flop with \downarrow representing the negative going edge and \uparrow the positive going edge. 0 and 1 show stable levels. The table is really a hybrid of a combinatorial truth table and a state table.

This flip-flop is a synchronous storage element. In other words, it stores data using a clock signal to synchronize the operation. In this case, the device is positive-going edge triggered, or simply, positive edge triggered.

The bottom two lines show that as long as the clear and present inputs are high, the positive clock edge loads the flip-flop with the data at D such that the Q output reflects the D input. The \overline{Q} output is always supposed to be the inverse of the Q input.

All other conditions of the clock--high, low, or negative edge, have no effect and the outputs remain stable (at the value loaded on the previous positive edge).


The D flip-flop thus delays data by one clock period. Note that during the preceding discussion, the clear and preset inputs were assumed high.

These inputs are asynchronous, and so can change the outputs regardless of the clock or data input.

The bubbles indicate active low operation.

When both asynchronous, or "direct" inputs are low, both Q and \overline{Q} go high, so this condition is normally forbidden.

In sequential circuits, other time related parameters are generally specified. Thus data inputs generally have to meet setup and hold times with respect to the active edge of the clock, or "interrogating" edge. A setup time is the time the data must be present before the active edge, and the hold time is the time for which it must continue to be present--"held", after the active edge in order for proper operation. Sequential device operation can be much better understood using another graphical technique known as a timing diagram. Such diagrams bring out the time-sequential interactions in these devices much more clearly. The next section will deal with timing diagrams.



Shown below is a timing diagram for a D flip-flop.

STATE DIAGRAMS

Sequential circuits inherently contain storage elements each of which may be in one of two stable states. Each "state" of a digital system, as explained in the section on truth tables, could be represented by a binary number. The system changes states in response to internal and/or external conditions. The state transition may be synchronous to a clock pulse train or asynchronous. Asynchronous sequential circuits will not be covered in detail in this book, and we shall deal only with clocked logic.

State tables and state transition diagrams are additional tools of analysis and design that digital engineers use.

As an example, we shall show the state table and state transition diagram for the J-K flip-flop.

^Q n	J n	К _n	Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0


The transition, if any, from Q_n to Q_{n+1} (Q at time t_n and Q at time t_{n+1}) is triggered by the negative going edge of the clock.

In words, when J and K are zero, the outputs do not change. When J and K are both one, the output toggles at every clock pulse and when J and K are at opposite levels, Q follows J (and \overline{Q} follows K).

Another form of the state table shows this relationship:

	J _n =0,K _n =0	J _n =0, K _n =1	J _n =1, K _n =0	J _n =1, K _n =1
Present State	Next State	Next State	Next State	Next State
^Q n	Q _{n+1}	^Q n+1	Q _{n+1}	^Q n+1
0	0	0	1	1
1	1	0	1	0

The number of inputs and outputs in a digital system are not related to the number of states. They only determine the number of paths along which a change of state may occur. In this specific case, the output is also the state.



The state diagram shows the different states of a digital system and the conditions necessary to cause the system to change states.

Information that is not shown on a state transition diagram is presented in other visual aids such as timing diagrams.

Thus, in general, a complex system must be studied with the aid of many different tools in order to gain insight into the operation of the system from many different angles. Digital systems may be "hardwired" or programmable. Hardwired digital systems have many logic devices scattered at random and many operations are done in parallel.

This "random logic" consists of such standard SSI and MSI functions as counters, multiplexers, decoders, latches, registers, etc.

Programmable logic systems usually have denser, more regularly arrayed chips such as ROMs, PROMs, RAMs, FPLAs, microprocessors, etc. and substitute many sequential operations for a single parallel operation, though this is not always the case.

Such systems replace the "randomness" in the logic with random bit patterns in the memory components. Programmable logic systems are gaining popularity with the advent of inexpensive LSI storage and processor devices.

APPENDIX C OCTAL-DECIMAL INTEGER CONVERSION TABLE

		0		2	3		5	6	7	-1					0	1	2	: 3		4	5	6	7					0		. :	2	3	4	5	6	7
0000 0000			1	2		4		0		_	1000	1	0512												000	1024		_								
0000 0000 to to 0777 0511 (Octal) (Decimal) Octal Decimal 10000- 4096 20000- 8192	0000 0010 0020 0030 0040 0050 0060 0070	0008 0016 0024 0032 0040 0048	0009 0017 0025 0033 0041 0049	0010 0018 0026 0034 0042 0050	0011 0019 0027 0035 0043 0051	0012 0020 0028 0036 0044 0052	001 002 002 003 003 004	3 001 002 0 003 7 003 5 004 8 005	6 0007 4 0015 2 0023 0 0031 8 0039 6 0047 4 0055 2 0063		to 1777 (Octa)		to 1023 Decimal)	1000 1010 1020 1030 1040 1050 1060 1070	0520 0528 0536 0544 0552 0560	0521 0529 0537 0545 0553 0561	052 053 053 054 054 054 054 054 054	14 05 22 05 30 05 38 05 46 05 54 05 52 05 70 05	23 0 31 0 39 0 47 0 55 0 63 0	524 (532 (540 (548 (556 (564 ()525)533)541)549)557)555	0526 0534 0542 0550 0558 0566	0527 0535 0543 0551 0559 0567	2	to 1777 Octal)	to 1535 (Decima	200 201 202 203 204 205 206 207	103 104 104 104 105 106 107	2 10 0 10 8 10 6 10 4 10 2 10	33 10 41 10 49 10 57 10 65 10 73 10	134 1 142 1 150 1 158 1 166 1 174 1	035 1 043 1 051 1 059 1 067 1 075 1	1036 1044 1052 1060 1068 1076	1037 1045 1053 1061 1069 1077	1030 1038 1046 1054 1062 1070 1078 1086	1039 1047 1055 1063 1071 1079
30000-12288 40000-16384 50000-20480 60000-24576 70000-28672	0100 0110 0120 0130 0140 0150 0160 0170	0064 0072 0080 0088 0096 0104 0112	0065 0073 0081 0089 0097 0105 0113	0066 0074 0082 0090 0098 0106 0114	0067 0075 0083 0091 0099 0107 0115	0068 0076 0084 0092 0100 0108 0116	0069 0077 0083 0093 0101 0109 0117	007 007 008 008 009 010 010 011	0 0071 8 0079 6 0087 4 0095 2 0103 0 0111 8 0119 6 0127					1100 1110 1120 1130 1140 1150 1160 1170	0584 0592 0600 0608 0616 0624	058 0593 0601 0605 0617 0625	5 058 3 059 1 060 9 061 7 061 5 062	78 05 86 05 94 05 02 06 10 06 18 06 26 06 34 06	87 0 95 0 03 0 11 0 19 0 27 0	588 (596 (604 (612 (620 (628 ()589)597)605)613)621)629	0590 0598 0606 0614 0622 0630	0591 0599 0607 0615 0623 0631				210 211 212 213 214 215 216 217) 109) 110) 111) 112) 112) 112) 113	6 10 4 11 2 11 0 11 8 11 6 11	97 10 05 11 13 11 21 11 29 11 37 11	98 1 06 1 14 1 22 1 30 1 38 1	099 1 107 1 115 1 123 1 131 1 139 1	1100 1108 1116 1124 1132 1140	1101 1109 1117 1125 1133 1141	1094 1102 1110 1118 1126 1134 1142 1150	1103 1111 1119 1127 1135 1143
	0200 0210 0220 0230 0240 0250 0250 0260 0270	0128 0136 0144 0152 0160 0168 0176	0129 0137 0145 0153 0161 0169 0177	0130 0138 0146 0154 0162 0170 0178	0131 0139 0147 0155 0163 0171 0179	0132 0140 0148 0156 0164 0172 0180	0133 0141 0149 0157 0165 0173 0181	013 014 015 015 016 016 017 018	4 0135 2 0143 0 0151 8 0159 6 0167 4 0175 2 0183 0 0191					1200 1210 1220 1230 1240 1250 1260 1270	0648 0656 0664 0672 0680 0688	0649 0657 0663 0673 0681 0681	062 7 062 5 066 3 067 1 068 9 069	42 06 50 06 58 06 66 06 74 06 82 06 90 06 98 06	51 0 59 0 67 0 75 0 83 0 91 0	652 (660 (668 (676 (684 (692 ()653)661)669)677)685)693	0654 0662 0670 0678 0686 0694	0655 0663 0671 0679 0687 0695				220 221 222 223 224 225 226 227	0 116 0 116 0 117 0 118 0 119 0 120	0 11 8 11 6 11 4 11 2 11 0 12	61 11 69 11 77 11 85 11 93 11	62 1 70 1 78 1 86 1 94 1	163 1 171 1 179 1 187 1 195 1 203 1	1164 1172 1180 1188 1188 1196 1204	1165 1173 1181 1189 1197 1205	1158 1166 1174 1182 1190 1198 1206 1214	1167 1175 1183 1191 1199 1207
	0300 0310 0320 0330 0340 0350 0360 0370	0192 0200 0208 0216 0224 0232 0240	0193 0201 0209 0217 0225 0233 0241	0194 0202 0210 0218 0226 0234 0242	0195 0203 0211 0219 0227 0235 0243	0196 0204 0212 0220 0228 0236 0244	0197 0205 0213 0221 0229 0237 0245	019 020 021 022 023 023 023	8 0199 6 0207 4 0215 2 0223 0 0231 8 0239 6 0247 4 0255					1300 1310 1320 1330 1340 1350 1360 1370	0712 0720 0725 0736 0744 0755	0713 0721 0723 0737 0745 0753	3 071 072 073 073 7 073 5 074 3 075		15 0 23 0 31 0 39 0 47 0 55 0	716 (724 (732 (740 (748 (756 (0717 0725 0733 0741 0749 0757	0718 0726 0734 0742 0750 0758	0719 0727 0735 0743 0751 0759				230 231 232 233 234 235 236 236 237	0 122 0 123 0 124 0 124 0 125 0 125 0 126	4 12 2 12 0 12 8 12 6 12 4 12	25 12 33 12 41 12 49 12 57 12 65 12	26 1 34 1 42 1 50 1 58 1 56 1	227 1 235 1 243 1 251 1 259 1 267 1	1228 1236 1244 1252 1260 1268	1229 1237 1245 1253 1261 1269	1222 1230 1238 1246 1254 1262 1270 1278	1231 1239 1247 1255 1263 1271
	0400 0410 0420 0430 0440 0450 0460 0470	0264 0272 0280 0288 0296 0304	0265 0273 0281 0289 0297 0305	0266 0274 0282 0290 0298 0306	0267 0275 0283 0291 0299 0307	0268 0276 0284 0292 0300 0308	0269 0277 0285 0293 0301 0309	027 027 028 028 029 030 031	2 0263 G 0271 8 0279 6 0267 4 0295 2 0303 0 0311 8 0319					1400 1410 1420 1430 1440 1450 1460 1470	0776 0784 0792 0800 0806 0806	0773 0785 0793 0793 0801 0809 0809	7 07 5 07 3 07 1 08 9 08 7 08	78 07 86 07 94 07 02 08 10 08 18 08	79 0 87 0 95 0 03 0 11 0 19 0	780 788 796 804 812 820	0781 0789 0797 0805 0813 0821	0782 0790 0798 0806 0814 0822	0775 0783 0791 0799 0807 0815 0823 0831				240 241 242 243 244 243 244 245 245	0 128 0 129 0 130 0 131 0 132 0 132	8 12 6 12 4 13 2 13 0 13 8 13	89 12 97 13 105 13 113 13 121 13 129 13	90 1 98 1 806 1 814 1 822 1 830 1	291 1 299 1 307 1 315 1 323 1 331 1	1292 1300 1308 1316 1324 1332	1293 1301 1309 1317 1325 1333	1286 1294 1302 1310 1318 1326 1334 1342	1295 1303 1311 1319 1327 1335
	0500 0510 0520 0530 0540 0550 0560 0570	0328 0336 0344 0352 0360 0368	0329 0337 0345 0353 0361 0369	0330 0338 0346 0354 0362 0370	0331 0339 0347 0355 0363 0371	0332 0340 0345 0356 0364 0372	0333 0341 0349 0357 0365 0373	033 034 035 035 035 036 036	6 0327 4 0335 2 0343 0 0351 8 0359 6 0367 4 0375 2 0383					1500 1510 1520 1530 1540 1550 1560 1570	0840 0848 0856 0864 0872 0880	0841 0849 0857 0865 0865 0865	084 085 085 085 086 085 085 085	42 08 50 08 59 08 66 08 74 08 82 08	43 0 51 0 59 0 67 0 75 0 83 0	844 852 860 868 876 884	0845 0853 0861 0869 0877 0885	0846 0854 0862 0870 0878 0836	0855 0863 0871 0879				250 251 252 253 254 255 255 255	0 135 0 136 0 136 0 137 0 138 0 139	2 13 0 13 8 13 6 13 4 13 2 13	153 13 161 13 169 13 177 13 185 13 193 13	354 1 362 1 370 1 378 1 386 1 394 1	355 363 371 379 387 387	1356 1364 1372 1380 1388 1396	1357 1365 1373 1381 1389 1397	1350 1358 1366 1374 1382 1390 1398 1406	1359 1367 1375 1383 1391 1399
	0600 0610 0620 0630 0640 0650 0660 0660 0670	0392 0400 0408 0416 0424 0432	0393 0401 0409 0417 0425 0433	0394 0402 0410 0418 0426 0434	0395 0403 0411 0419 0427 0435	0396 0404 0412 0420 0428 0436	0397 0405 0413 0421 0429 0437	039 040 041 042 043 043	0 0391 8 0399 6 0407 4 0415 2 0423 0 0431 8 0439 6 0447					1600 1610 1620 1630 1640 1650 1660 1670	0904 0912 0920 0928 0936 0944	0903 0913 0921 0929 0937 0945	5 090 3 091 1 092 9 093 7 093 5 094	06 09 14 09 22 09 30 09	07 0 15 0 23 0 31 0 39 0 47 0	908 (916 (924 (932 (940 (948 (0909 0917 0925 0933 0941 0949	0910 0918 0926 0934 0942 0950	0927 0935 0943 0951				260 261 262 263 264 265 266 266 266	0 141 0 142 0 143 0 144 0 144 0 144	6 14 4 14 2 14 0 14 8 14 6 14	17 1 25 1 33 1 41 1 49 1 57 1	18 1 26 1 34 1 42 1 50 1 58 1	419 427 435 443 451 459	1420 1428 1436 1444 1452 1460	1421 1429 1437 1445 1453 1461	1414 1422 1430 1438 1446 1454 1454 1462 1470	1423 1431 1439 1447 1455 1463
	0700 0710 0720 0730 0740 0750 0760 0770	0456 0464 0472 0480 0488 0496	0457 0465 0473 0481 0489 0497	0458 0466 0474 0482 0490 0498	0459 0467 0475 0483 0491 0499	0460 0468 0476 0484 0492 0500	0461 0469 0477 0485 0493 0501	046 047 047 048 048 049 050	4 0455 2 0463 0 0471 8 0479 6 0487 1 0495 2 0503 0 0511					1700 1710 1720 1730 1740 1750 1760 1770	0968 0976 0984 0992 1000	0969 0977 0985 0993 1001	9 093 7 093 5 094 5 094 6 095 1 106 9 10	78 09 86 09 94 09 02 10 10 10	71 0 79 0 87 0 95 0 03 1 11 1	972 980 988 996 094 012	0973 0981 0989 0997 1005 1013	0974 0982 0990 0998 1006 1014	0967 0975 0983 0991 0999 1007 1015 1023				270 271 272 273 274 275 276 277	0 148 0 148 0 149 0 150 0 151 0 152	0 14 8 14 6 14 4 15 2 15 0 15	181 1 189 1 197 1	482 490 498 506 514 522	1483 1491 1499 1507 1515 1523	1484 1492 1500 1508 1516 1524	1485 1493 1501 1509 1517 1525	1478 1486 1494 1502 1510 1518 1526 1534	1487 1495 1503 1511 1519 1527

ł

1

		0	1	2	3	4	5	6	7
3000 1536 to 3777 2047 (Octal) (Decimal)	3000 3010 3020 3030 3040 3050 3060 3070	1560 1568 1576 1584	1537 1545 1553 1561 1569 1577 1585 1593	1538 1546 1554 1562 1570 1578 1586 1594	1539 1547 1555 1563 1571 1579 1587 1595	1540 1548 1556 1564 1572 1580 1588 1596	1541 1549 1557 1565 1573 1581 1589 1597	1542 1550 1558 1566 1574 1582 1590 1598	1543 1551 1559 1567 1575 1583 1591 1599
	3100 3110 3120 3130 3140 3150 3160 3170	1600 1608 1616 1624 1632 1640 1648 1656	1601 1609 1617 1625 1633 1641 1649 1657	1602 1610 1618 1626 1634 1642 1650 1658	1603 1611 1619 1627 1635 1643 1651 1659	1604 1612 1620 1628 1636 1644 1652 1660	1605 1613 1621 1629 1637 1645 1653 1661	1614 1622 1630 1638	1607 1615 1623 1631 1639 1647 1655 1663
	3200 3210 3220 3230 3240 3250 3260 3270	1664 1672 1680 1688 1696 1704 1712 1720	1665 1673 1681 1689 1697 1705 1713 1721	1666 1674 1682 1690 1698 1706 1714 1722	1667 1675 1683 1691 1699 1707 1715 1723	1668 1676 1684 1692 1700 1708 1716 1724	1669 1677 1685 1693 1701 1709 1717 1725	1686 1694 1702	1671 1679 1687 1695 1703 1711 1719 1727
	3300 3310 3320 3330 3340 3350 3360 3360 3370	1736 1744 1752 1760 1768 1776 1784	1729 1737 1745 1753 1761 1769 1777 1785	1730 1738 1746 1754 1762 1770 1778 1786	1731 1739 1747 1755 1763 1771 1779 1787	1732 1740 1748 1756 1764 1772 1780 1788	1733 1741 1749 1757 1765 1773 1781 1789	1734 1742 1750 1758 1766 1774 1782 1790	1735 1743 1751 1759 1767 1775 1783 1791
	3400 3410 3420 3430 3440 3450 3450 3460 3470	1800 1808 1816 1824 1832 1840 1848	1793 1801 1809 1817 1825 1833 1841 1849	1794 1802 1810 1818 1826 1834 1842 1850	1795 1803 1811 1819 1827 1835 1843 1851	1796 1804 1812 1820 1828 1836 1844 1852	1797 1805 1813 1821 1829 1837 1845 1853	1806 1814 1822 1830 1838 1846 1854	1799 1807 1815 1823 1831 1839 1847 1855
	3500 3510 3520 3530 3540 3550 3560 3560 3570	1864 1872 1880 1888 1896 1904 1912	1857 1865 1873 1881 1889 1897 1905 1913	1858 1866 1874 1882 1890 1898 1906 1914	1859 1867 1875 1883 1891 1899 1907 1915	1860 1868 1876 1884 1892 1900 1908 1916	1877 1885 1893 1901 1909 1917	1870 1878 1886 1894 1902 1910 1918	1863 1871 1879 1887 1895 1903 1911 1919
	3600 3610 3620 3630 3640 3650 3660 3660 3670	1928 1936 1944 1952 1960	1921 1929 1937 1945 1953 1961 1969 1977	1922 1930 1938 1946 1954 1962 1970 1978	1923 1931 1939 1947 1955 1963 1971 1979	1924 1932 1940 1948 1956 1964 1972 1980	1925 1933 1941 1949 1957 1965 1973 1981	1934 1942 1950 1958 1966 1974 1982	1927 1935 1943 1951 1959 1967 1975 1983
	3700 3710 3720 3730 3740 3750 3760 3760 3770	2008 2016 2024 2032	1985 1993 2001 2009 2017 2025 2033 2041	1986 1994 2002 2010 2018 2026 2034 2042	1987 1995 2003 2011 2019 2027 2035 2043	1988 1996 2004 2012 2020 2028 2036 2044	1989 1997 2005 2013 2021 2029 2037 2045		1991 1999 2007 2015 2023 2031 2039 2047
		0	1	2	3	4	5	6	7
6000 3072 to to 6777 3583 (Octal) (Decimal)	6000 6010 6020 6030 6040 6050 6060 6070	3080 3088 3096 3104 3112	3073 3081 3089 3097 3105 3113 3121 3129	3074 3082 3090 3098 3106 3114 3122 3130	3083 3091 3099 3107 3115 3123	3076 3084 3092 3100 3108 3116 3124 3132	3085 3093 3101 3109 3117 3125		3079 3087 3095 3103 3111 3119 3127 3135
	6100 6110 6120 6130 6140 6150 6160 6170	3144 3152 3160 3168	3137 3145 3153 3161 3169 3177 3185 3193	3138 3146 3154 3162 3170 3178 3186 3194	3139 3147 3155 3163 3171 3179 3187 3195	3140 3148 3156 3164 3172 3180 3188 3196	3141 3149 3157 3165 3173 3181 3189 3197	3142 3150 3158 3166 3174 3182 3190 3198	3143 3151 3159 3167 3175 3183 3191 3199
	6200 6210 6220 6230 6240 6250 6260 6270	3200 3208 3216 3224 3232 3240 3248 3256	3201 3209 3217 3225 3233 3241 3249 3257	3202 3210 3218 3226 3234 3442 3250 3258	3203 3211 3219 3227 3235 3243 3251 3259	3204 3212 3220 3228 3236 3244 3252 3260	3205 3213 3221 3229 3237 3245 3253 3261	3206 3214 3222 3230 3238 3246 3254 3262	3207 3215 3223 3231 3239 3247 3255 3263
	6300 6310 6320 6330 6340 6350 6350 6360 6370	3264 3272 3280 3288 3296 3304 3312 3320	3265 3273 3281 3289 3297 3305 3313 3321	3266 3274 3282 3290 3298 3306 3314 3322	3267 3275 3283 3291 3299 3307 3315 3323	3268 3276 3284 3292 3300 3308 3316 3324	3269 3277 3285 3293 3301 3309 3317 3325	3270 3278 3286 3294 3302 3310 3318 3326	3871 3279 3287 3295 3003 3311 3319 3327
	6400 6410 6420 6430 6440 6450 6460 6470	3328 3336 3344 3352 3360 3368 3376 3384	3329 3337 3345 3353 3361 3369 3377 3385	3330 3338 3346 3354 3362 3370 3378 3386	3331 3339 3347 3355 3363 3371 3379 3387	3332 3340 3348 3356 3364 3372 3380 3388	3333 3341 3349 3357 3365 3373 3381 3389	3334 3342 3350 3358 3366 3374 3382 3390	3335 3343 3351 3359 3367 3375 3383 3391
	6500 6510 6520 6530 6540 6550 6560 6570	3392 3400 3408 3416 3424 3432 3440 3448	3393 3401 3409 3417 3425 3433 3441 3449	3450		3396 3404 3412 3420 3428 3436 3444 3452	3397 3405 3413 3421 3429 3437 3445 3453	3398 3406 3414 3422 3430 3438 3446 3454	3399 3407 3415 3423 3431 3439 3447 3455
	6600 6610 6620 6630 6640 6650 6660 6660 6670	3456 3464 3472 3480 3488 3496 3504 3512	3457 3465 3473 3481 3489 3497 3505 3513	3466 3474 3482 3490 3498 3506 3514	3467 3475 3483 3491 3499 3507 3515	3468 3476 3484 3492 3500 3508 3516	3517	3462 3470 3478 3486 3494 3502 3510 3518	3471 3479 3487 3495 3503 3511 3519
	6700 6710 6720 6730 6740 6750 6760 6770	3520 3528 3536 3544 3552 3560 3568 3576	3529 3537 3545 3553	3522 3530 3538 3546 3554 3562 3570 3578	3531 3539 3547 3555	3532 3540 3548 3556 3564 3572	3533 3541 3549 3557 3655 3573	3558 3566	3535 3543 3551 3559 3567 3575

4000 20 to 4 4777 25 (Octal) (Dec

		0	۱	2	3	4	5	6	7
			-						
9	4000	2048	2049	2050	2051	2052 2060 2068	2053	2054	2055
anal)	4010	2056	2057	2058	2059	2060	2061	2062	2063
18.()	4020	2064	2065	2066	2067	2068	2069	2070	2071
	4030					2076			
	4040	2080	2081	2082	2083	2084	2085	2086	2087
	4050	2088	2089	2090	2091	2092 2100	2093	2094	2095
	4060	2096	2097	2098	2099	2100	2101	2102	2103
	4070					2108			
	4100	2112	2113	2114	2115	2116 2124 2132 2140	2117	2118	2119
	4110	2120	2121	2122	2123	2124	2125	2126	2127
	4120	2128	2129	2130	2131	2132	2133	2134	2135
	4130	2136	2137	2138	2139	2140	2141	2142	2143
	4140	2144	2145	2146	2147	2148	2149	2150	2151
	4150	2152	2153	2154	2155	2156	2157	2158	2159
	4160	2160	2161	2162	2163	2164	2165	2166	2167
	4170					2172			
	4200	2176	2177	2178	2179	2180 2188 2196 2204 2212 2220	2181	2182	2183
	4210	2184	2185	2186	2187	2188	2189	2190	2191
	4220	2192	2193	2194	2195	2196	2197	2198	2199
	4230	2200	2201	2202	2203	2204	2205	2206	2207
	4240	2208	2200	2210	2211	2219	2200	2214	2215
	4250	2200	2203	2210	0010	0000	2213	0000	2210
	4260	2210	2217	2218	2219	2228	2221	2222	2223
	4270	2224	2223	2220	2221	2228	2229	2230	2231
	4300	2240 2248 2256 2264 2272	2241	2242	2243	2244	2245	2246	2247
	4310	2248	2249	2250	2251	2252	2253	2254	2255
	4320	2256	2257	2258	2259	2260 2268 2276 2284	2261	2262	2263
	4330	2264	2265	2266	2267	2268	2269	2270	2271
	4340	2272	2273	2274	2275	2276	2277	2278	2279
	4350	2280	2281	2282	2283	2284	2285	2286	2287
	4370	2288	2289	2290	2291	2292	2293	2294	2295
	4370	2296	2297	2298	2299	2300	2301	2302	2303
	4400	2304	2305	2306	2307	2308 2316 2324 2332 2340 2348 2356	2309	2310	2311
	4410	2312	2313	2314	2315	2316	2317	2318	2319
	4420	2320	2321	2322	2323	2324	2325	2326	2327
	4430	2328	2329	2330	2331	2332	2333	2334	2335
	4440	2336	2337	2338	2339	2340	2341	2342	2343
	4450	2344	2345	2346	2347	2348	2349	2350	2351
	4460	2252	2252	2254	2355	2356	2357	2358	2359
	4470	2360	2361	2362	2363	2364	2365	2366	2367
	4500	2368	2369	2370	2371	2372	2373	2374	2375
	4510	2376	2377	2378	2379	2380 2388 2396 2404 2412	2381	2382	2383
	4520	2384	2385	2386	2387	2388	2389	2390	2391
	4530	2302	2302	2304	2305	2306	2307	2308	2390
	4540	2400	2401	2402	2402	2404	2405	2406	2407
	4550	2409	2400	2410	2411	2412	2412	2114	2415
	4560	2416	2409	2419	2410	2420	2421	94.99	2423
	4570		2425	2426	2427	2428	2429	2430	2431
	4600	2432	2433	9434	2435	2436	9437	2438	2430
	4610	2440	2441	2449	2443	2444	2445	2446	2447
	4620	2440	0440	2442	0461	2444 2452	0462	0454	0455
		2110	2119	2100	2431	2432	2400	2434	2400
	4630	2430	2457	2435	2439	2400	2951	2402	2403
	4640	2404	2405	2400	240/	2468	2469	2470	24/1
	4650	2472	2473	2474	2475	2476	2477	2478	2479
	4660	2480	2481	2482	2483	2460 2468 2476 2484	2485	2486	2487
	4670	2488	2489	2490	2491	2492	2493	2494	2495
	4700					2500			
	4710	2504	2505	2506	2507	2508	2509	2510	
	4720					2516			
	4730	2520	9591	2522	9592	9594	9595	2526	2527
	4740	2528	2529	2530	2531	2532	2533	2534	2535
		0.000	0527	2520	2539	2540	2541	2542	2543
	4750								
	4750 4760	2536	2545	2546	2547	2548	2549	2550	2551
	4750 4760 4770	2528 2536 2544 2552	2545 2553	2546 2554	2547 2555	2548 2556	2549 2557	2550 2558	2551 2259

		e	1	2	3	4	5	6	7
5000 2560									
to to	5000	2560	2561	2562	2563	2564	2565	2566	2567
5777 3071	5010	2568		2570	2571	2572	2573	2574	2575
(Octal) (Decimal)	5020	2576							2583
	5030	2584			2587		2589	2590	2591
	5040 5050	2592 2600	2593 2601		2595 2603			2598 2606	2599
	5060		2609						2607 2615
	5070	2616						2622	2623
	5100	2624	2625					2630	2631
	5110 5120	2632 2640	2633 2641				2637	2638	2639
	5130	2648	2649		2651	2644 2652	2645 2653	2646 2654	2647 2655
	5140	2656	2657	2658	2659	2660	2661	2662	2663
	5150	2664	2665	2666	2667	2668 2676	2669	2670	2671
	5160		2673		2675	2676	2677	2678	2679
	5170	2680	2681	2682	2683	2684	2685	2656	2687
	5200	2688	2689	2690	2691	2692	2693	2604	2695
	5210	2696	2697	2698	2699		2093	2094	2695
	5220	2704	2705	2706	2707	2708	2709	2710	2711
	5230	2712	2713		2715	2716	2717	2718	
	5240 5250	2720 2728	2721 2729	2722 2730	2723	2724		2726	
	5260	2736		2730	2731 2739	2732 2740	2733 2741	2734 2742	2735 2743
	5270		2745	2746	2747	2748		2750	2743
	5300	2752	2753	2754	2755			2758	2759
	5310 5320		2761 2769	2762	2763			2766	2767
	5330	2776	2709	2770 2778	2771 2779	2772 2780	2773 2781	2774 2782	2775
	5340	2784	2785	2786	2787	2788		2790	2791
	5350	2792	2793	2794	2795	2796	2797	2798	2799
	5360	2900	2801	2802	2803	2804	2805	2806	2807
	5370	2808	2809	2810	2811	2812	2813	2814	2815
	5400	2816	2817	2818	2819	2820	2821	2822	2823
	5410		2825	2826	2827	2828	2829	2830	2831
	5420	2832	2833	2834	2835	2836		2838	2839
	5430 5440	2840 2848	2841 2849	2842 2850	2843 2851	2844	2845	2846	2847
	5450	2856	2857	2858	2851	2852 2860	2853 2861	2854 2862	2855 2863
	5460	2864	2865	2866	2867	2868	2869	2870	2803
	5470		2873	2874	2875	2876	2877	2878	2879
	5500								1
	5510	2880 2888	2881 2889	2882 2890	2883 2891	2884 2892	2885 2893		2887
	5520		2897	2898		2900		2894 2902	2895 2903
	5530	2904	2905	2906	2907				2911
	5540	2912	2913	2914	2915	2916	2917	2918	2919
	5550 5560		2921	2922	2923	2924		2926	2927
	5570	2928 2936	2929 2937	2930 2938	2931 2939	2932 2940	2933	2934 2942	2935 2943
						#01U	2941	2942	2340
	5600		2945	2946	2947	2948		2950	2951
	5610		2953	2954	2955	2956	2957	2958	2959
1	5620 5630	2960 2968	2961 2969	2962		2964	2965	2966	2967
	5640	2968 2976	2969 2977	2970 2978		2972 2980	2973 2981	2974 2982	2975 2983
	5650	2984	2985	2986		2988	2951	2982 2990	2983
	5660		2993	2994	2995	2996	2997	2998	
	5670	3000	3001	3002	3003	3004	3005	3006	3007
	5700	3008	3009	3010	3011	3012	3013	3014	3015
	5710		3017	3018	3019	3020	3013		3015
	5720		3025	3026	3027	3028	3029	3030	3031
	5730		3033	3034	3035	3036	3037	3038	
	5740 5750	3040	3041	3042	3043	3044	3045	3046	3047
	5760		3049 3057	3050 2058	3051 3059	3052	3053	3054	3055
	5770		3057		3059	3060 3068	3061	3062	3063 3071
			20110	30101	3001	3000	9009	3010	3071
•									
	1								
		0	1	2	3	4	5	6	7
7000 3584									
to to	7000	3584	3585	3586	3587	3588	3589	3590	3591
7777 4095	7010		3593		3595	3596		3598	3599
(Octal) (Decimal)	7020	3600	3601	3602	3603	3604	3605	3606	3607
	7030	3608	3609	3610	3611	3612	3613	3614	3615

							_		
	1	0	1	2	3	4	5	6	7
ſ									
	7000	3584 3592	3585 3593	3586 3594	3587 3595	3588 3596	3589 3597	3590 3598	3591
- 1	7010 7020	3600		3602	3595	3596	3605	3598	3599 3607
	7020		3609		3611	3612			3615
	7040	3616		3618		3620		3622	
	7050	3624	2625	3626		3628		3630	
1	7060		3633			3636		3638	
	7070	3640				3644		3646	
	7100	3648	3649	3650		3652	3653	3654	3655
	7110		2657			3660		3662 3670	3663
	7120 7130	3664 3672	3665 3673	3666 3674		3668 3676	3677	3678	
	7140		3681	3682	3683	3684	3685	3686	
	7150	3688	2689	2690		3692		3694	3695
	7160	3696	3697	3698	3699	3700	3701	3702	
	7170	3704		3706	3707	3708	3709	3710	
	7200	3712	3713	3714	3715	3716	3717	3718	3719
	7210	3720	3721	3722	3723	3724	3725	3726	3727
	7220	3728	3729	3730	3731	3732	3733	3734	3735
	7230	3736	3737	3738	3739	3740	3741	3742	3743
	7240 7250	3744 3752	3745 3753	3746 3754	3747 3755	3748 3756	3749 3757	3750 3758	3751 3759
	7260	3760	3761	3762	3763	3764	3765	3766	3767
	7270	3768		3770	3771	3772		3774	3775
	7300	3776	3777	3778	3779	3780	3781	3782	3783
1	7310	3784	3785	3786	3787	3798	3789	3790	3791
- 1	7320	3792	3893	3794	3795	3796	3797	3798	3799
	7330	3800	3801	3802	3803		3805	3806	3807
	7340	3808	3809	3810	3811	3812	3813	3814	3815
	7350 7360	3816 3824	3817 3825	3818 3826	3819 3827	3820 3828	3821 3829	3822 3830	
	7370	3832			3835		3837	3838	
	7400	3840	3841	3452	3843		3845	3846	3847
	7410	3848	3649		3851	3852	3853	3854	3855
	7420	2856	3857	3858	3859		3861	3862	3863
	7430	3864	3865		3867	3868	3869		3871
	7440 7450	3872 3850	3873 3881	3874 3882	3875 3883		3877 3885	3678 3686	
	7460	3888		3890		3892	3893		3895
	7470		3897				3901	3902	
	7500	3904	3905	3906	3907	3908	3909	3910	3911
1	7510	3912	3913		3915		3917	3918	3919
	7520	3920	3921	3922			3925		
	7530	3928				3932	3933		3935
l	7540 7550	3936	3937 2945		3939 3947	3940 3948	3941 3949		
	7560	3952			3955		3957	3958	
	7570	3960		3962	3963		3965		3967
1	7600	3968	3 969			3972	3973		3975
	7610	3976	3977	3978	3979		3981	3982	3983
	7620	3984	3985		3987	3988	3989	3990	3991
1	7630	3992	3993		3995		3997	3998	3999
	7640	4000	4001	4002	4003	4004	4005	4006 4014	4007 4015
	7650 7660	4008	4009 4017	4010 4018	4011 4019	4012 4020	4013 4021	4014	4015
	7660	4016	4017		4019	4020	4021		4023
	7700	4032	4033			4036	4037	4035	4039
	7710	4040	4041	4042	4043	4044	4045	4046	4047
	7720	4048	4049	4050	4051		4053	4054	4055
- 1	7730	4056	4057	4058	4059	4060	4061	4062	4063
	7740	4064	4065		4067	4068	4069	4070	
	7750	4072	4073		4075	4076	4077 4085	4078	
	7760 7770	4080	4081 4089		40S3 4091	4054		4094	
		1	1008	1000		1002			

APPENDIX D INSTRUCTION SUMMARY AND BIT ASSIGNMENTS

BASIC INSTRUCTIONS

~

	OCTAL										N	0. OF :	STATE	
MNEMONIC	CODE			0	PERA	TION				DIR		IN	D	AUTO
AND	0000		Lo	gical /	AND					10				16
TAD	1000		Bir	nary A	DD					10		1:		16
ISZ	2000				nt, and					16		2		22
DCA	3000		De	posit	and cle	ar AC				11		1		17
JMS	4000		Ju	mp to	subrou	Itine				11		1		17
JMP	5000		Ju	mp						10			5	16
IOT	6000		ln/	out tra	ansfer				17			-	-	
OPR	7000		Op	erate			_		10/15*			-	-	
MEMORY		0	1	2	3	4	5	6	7	8	9	10	11	*For ROTATES
				T	IA	MP		1				1 -	1	and OSR
REFERENCE		OF	CODE	0-5						ADDRESS				
INSTRUCTION				<u> </u>	1	1	1	<u> </u>		PAGE				
					T	ł	L		RELA	TIVE AD		-		
FORMAT							INDIRE		RESSIN	G				
0 = DIRECT														
							0 = P	AGE 0						
			1 = CURRENT PAGE							AGE				

PROCESSOR IOT INSTRUCTIONS

.

MNEMONIC	OCTA COD					OPE	RATIC		NO. OF STATES								
SKON	6000)			Skip if interruption on								17				
ION	6001				Inte	rrupt ti	urn on		17								
IOF	6002						urn off		17								
SRQ	6003				Skip if INT request								17				
GTF	6004				Get	flags	•			17							
RTF	6005				Return flags								17				
SGT	6006				Operation is determined by external devices,							es, if a	ny 17				
CAF	6007	•			Clear all flags								17				
BIT ASSIGNMENTS	0	1	2	3	4	5	6	7	8	9	10	11					
IOT	1	1	1 0 1		D	EVICE S	T SELECTI	I ON L									

GROUP I OPERATE MICROINSTRUCTIONS

MNEMONIC	OCTAL CODE					OPER			LOG SEQ.		NO. OF STATES				
NOP	7000		N	o oper	ation							1		10	
IAC	7001		Ir	creme	nt acc	umulat	tor					3		10	
RAL	7004		R	otate a	accum	ulator I	eft					4		15	
RTL	7006		R	otate t	4		15								
RAR	7010		Rotate accumulator right 4											15	
RTR	7012		Rotate two right 4											15	
BSW	7002		Dute autom												
CML	7020		Complement link 2												
CMA	7040		Complement link 2 Complement accumulator 2												
CIA	7041		Complement and increment accumulator 2,3												
CLL	7100		Clear link 1												
CLL RAL	7104		Clear link-rotate accum. left 1,4												
CLL RTL	7106		Clear link-rotate two left 1,4											15	
CLL RAR	7110		Clear link—rotate accum. right 1,4											15	
CLL RTR	7112		Clear link—rotate two right 1,4											15	
STL	7120		Set the link 1,2											10	
CLA	7200		Ċ	lear ad	cumu	lator						1		10	
CLA IAC	7201		Č	lear ad	cumu	lator	Increr	nent a	ccumu	lator		1,3		10	
GLT	7204		G	iet the	link							1,4		15	
CLA CLL	7300		Ċ	lear ad	cumu	lator-	clear l	ink				1		10	
STA	7240		Š	et the	accum	ulator						1,2		10	
BIT ASSIGNM	MENTS	0	1	2	3	4	5	6	7	8	9	10	11	-	_
GROUP 1		1	1 1	1 1	0	CLA	CLL	СМА	CML	RAR RTR	RAL RTL	0	IAC		
		BSW IF 8 & 9 AF AND BI													
		1-CL	L SEQU .A, CLL MA, CML												

2-CMA, CML 3-IAC 4-RAR, RAL, RTR, RTL, BSW

GROUP 2 OPERATE MICROINSTRUCTIONS

MNEMONIC	OCTAL CODE	LOG OPERATION SEQ	NO. OF STATES
NOP	7400	No operation 1	10
HLT	7402	Halt 3	10
OSR	7404	Or with switch register 3	15
SKP	7410	Skip 1	10
SNL	7420	Skip on non-zero link 1	10
SZL	7430	Skip on zero link 1	10
SZA	7440	Skip on zero accumulator 1	10
SNA	7450	Skip on non-zero accumulator 1	10
SZA SNL	7460	Skip on zero accum, or skip on non-zero	
OZA ONE	7400	link, or both	10
SNA SZL	7470	Skip on non-zero accum, and skip on	
		zero link 1	10
SMA	7500	Skip on minus accumulator 1	10
SPA	7510	Skip on positive accumulator 1	10
SMA SNL	7520	Skip on minus accum. or skip on	
OWA ONE	7520	non-zero link or both 1	10
SPA SZL	7530	Skip on positive accum. and skip on	
		zero link 1	10
SMA SZA	7540	Skip on minus accum. or skip on	
		zero accum. or both 1	10
SPA SNA	7550	Skip on positive accum. and skip on non-zero accum. 1	10
SMA SZA SNL	7560	Skip on minus accum. or skip on	10
OWNOLNOILE	7500	zero accum. or skip on non-zero link	
		or all 1	10
SPA SNA SZL	7570	Skip on positive accum, and skip on	
OF A ONA OZE	1010	non-zero accum. and skip on zero link 1	10
CLA	7600	Clear accumulator 2	10
LAS	7604		15
		Load accumulator with switch register 1,3	
SZA CLA	7640	Skip on zero accum. then clear accum. 1,2	10
SNA CLA	7650	Skip on non-zero accum. then clear accumulator 1.2	10
SMA CLA	7700	Skip on minus accum. then clear	10
	1100	accumulator 1.2	10
SPA CLA	7710	Skip on positive accum, then clear	
0021		accumulator 1,2	10
BIT ASSIGNM	TENTE	0 1 2 3 4 5 6 7 8 9 10 11	
		SMA SZA SNL 0	
GROUP 2		1 1 1 1 CLA $\frac{SMA}{SPA} \frac{SZA}{SNA} \frac{SNL}{SZL} \frac{0}{1} OSR HLT 0$	
	1		
		OGICAL SEQUENCES:	
		(Bit 8 is Zero) — SMA or SZA or SNL (Bit 8 is One) — SPA and SNA and SZL	
		2 — CLA	
		3 — OSR, HTL	

GROUP 3 OPERATE MICROINSTRUCTIONS

	MNEMONIC	OCTAL CODE					OPER	ATION					LOG SEQ		NO. OF STATES		
	NOP	7401		N	lo ope	ration					3		10				
	MQL	7421		MQ register load 2 MQ register into accumulator 2 Swap accum, and MQ register 3											10		
	MQA	7501													10		
1	SWP	7521												10			
	CLA	7601		Clear accumulator 1													
	CAM	7621		Clear accum, and MQ register 3													
	ACL	7701		Clear accum, and load MQ register													
							nulato		.09.00	•			3		10		
	CLA SWP	7721		0			and sv		num a	nd			-				
	02.011					regist		tup.uo					з		10		
F	BIT ASSIGN	MENTS	0	1	2	3	4	5	6	7	8	9	10	11			
					T		1	1		Г Т							
- C	FROUP 3		1	1	1	1	CLA	MQA		MQL	•	•	•	1			
			L	l	L		1	1		L I			L	1			
			LOGICAL SEQUENCE:										*Don't Care				
			1—CLA 2—MQA 3—ALL	, MQL	IS												

APPENDIX E

GLOSSARY

- ABSOLUTE ADDRESS: A binary number that is permanently assigned as the address of a memory storage location.
- ACCESS TIME: The time required to locate an off-line storage location.
- ACCESSING DATA: The process of locating the off-line storage location with which data is to be transferred.
- ACCUMULATOR: A 12-bit register in which the result of an operation is formed; abbreviation: AC.
- ADDRESS: A label, name, or number which designates a location where information is stored.
- ADDRESSING: The term given to the act of selecting a word in memory.
- ALGORITHM: A prescribed set of well-defined rules or processes for the solution of a problem in a finite number of steps.
- ALPHANUMERIC: Pertaining to a character set that contains both letters and numerals, and usually other characters.

ARGUMENT:

- 1. A variable or constant which is given in the call of a subroutine as information to it.
- 2. A variable upon whose value the value of a function depends.
- 3. The known reference factor necessary to find an item in a table or array (i.e. the index).
- ARITHEMETIC AND LOGIC UNIT (ALU): The unit which performs both arithmetic and logic operations.
- ARITHMETIC UNIT: The component of a computer where arithmetic and logical operations are performed.
- ASCII: An abbreviation for American Standard Code for Information Interchange.
- ASSEMBLE: To translate from a symbolic program to a binary program by substituting binary operation codes for symbolic operation codes and absolute or relocatable addresses for symbolic addresses.
- ASSEMBLER: A program which translates symbolic op-codes into machine language and assigns memory locations for variables and constants.
- AUTO-INDEXING: When one of the absolute locations from 0010 through 0017 is addressed indirectly, the content of that location is incremented by one, rewritten in that same location, and used as the effective address of the current instruction.

AUXILLARY STORAGE: Storage that supplements memory such as disk or tape.

- BASE ADDRESS: A given address from which an absolute address is derived by combination with a relative address, synonymous with address constant.
- BINARY: Pertaining to the number of system with a radix of two.
- BINARY CODE: A code that makes use of exactly two distinct characters, 0 and 1.
- BIT: A binary digit. In the IM6100 microprocessor each word is composed of 12 bits.
- BLOCK: A set of consecutive machine words, characters, or digits handled as a unit, particularly with reference to I/O.
- BOOTSTRAP: A technique or device designed to bring a program into the computer from an input device.
- BRANCH: A point in a routine where one of two or more choices is made under control of the routine.
- BUFFER: A storage area.
- BUG: A mistake in the design or implementation of a program resulting in erroneous results.
- BYTE: A group of binary digits usually operated upon as a unit.

CALL: To transfer control to a specified routine.

- CALLING SEQUENCE: A specified set of instructions and data necessary to set up and call a given routine.
- CENTRAL PROCESSING UNIT: The unit of a computing system that includes the circuits controlling the interpretation and execution of instructions--the computer proper, excluding I/O and other peripheral devices.
- CHARACTER: A single letter, numeral, or symbol used to represent information.
- CLEAR: To erase the contents of a storage location by replacing the contents, normally with zeros or spaces; to set to zero.
- CODING: To write instructions for a computer using symbols meaningful to the computer, or to an assembler, compiler or other language processor.

- COMMAND: A user order to a computer system, usually given through a Teletype keyboard.
- COMMAND DECODER: That part of a computer system which interprets used commands. Also called command-string decoder.
- COMPATIBILITY: The ability of an instruction or source language to be used on more than one computer.
- COMPILE: To produce a binary-coded program from a program written in source (symbolic) language, by selecting appropriate subroutines from a subroutine library, as directed by the instructions or other symbols of the source program. The linkage is supplied for combining the subroutines into a workable program, and the subroutine and linkage are translated into binary code.
- COMPILER: A program which translates statements and formulas written in a source language into a machine language program, e.g. a FORTRAN Compiler. Usually generates more than one machine instruction for each statement.
- COMPLEMENT: (One's) To replace all O bits with 1 bits and vice versa. (Two's) To form the one's complement and add 1.
- CONDITIONAL ASSEMBLY: Assembly of certain parts of a symbolic program only if certain conditions have been met.
- CONDITIONAL SKIP: Depending upon whether a condition within the program is met, control may transfer to another point in the program.
- CONSOLE: Usually the external front side of a device where controls and indicators are available for manual operation of the device.

CONVERT:

- 1. To change numerical data from one radix to another.
- 2. To transfer data from one recorded format to another.
- CORE MEMORY: The main high-speed storage of a computer in which binary data is represented by the switching polarity of magnetic cores.
- COUNT: The successive increase or decrease of a cumulative total of the number to times an event occurs.
- COUNTER: A register or storage location (variable) used to represent the number of occurrences of an operation.

- CURRENT LOCATION COUNTER: A counter kept by an assembler to determine the address assigned to an instruction or constant being assembled.
- CURRENT PAGE: The page of memory "pointed to" or addressed by the Program Counter. The page we are on.
- CYCLE TIME: The length of time it takes the computer to reference one word of memory.
- DATA: A general term used to denote any or all facts, numbers, letters and symbols. It connotes basic elements of information which can be processed or produced by a computer.
- DATA BREAK: A facility which permits I/O transfers to occur on a cycle-stealing basis without disturbing program execution.
- DEBUG: To detect, locate and correct mistakes in a program.
- DEVICE FLAGS: One-bit registers which record the current status of a device.
- DIGITAL COMPUTER: A device that operates on discrete data, performing sequences of arithmetic and logical operations on this data.
- DIRECT ADDRESS: An address that specifies the location of an instruction operand.
- DOUBLE PRECISION: Pertaining to the use of two computer words to represent one number. In the IM6100 a double precision result is stored in 24 bits.
- DUMP: To copy the contents of all or part of core memory, usually onto an external storage medium.
- EFFECTIVE ADDRESS: The address actually used in the execution of a computer instruction.
- EXECUTE: To carry out an instruction or run a program on the computer.
- EXTERNAL STORAGE: A separate facility or device on which data usable by the computer is stored (such as paper tape, tape or disk.

FIELD:

- 1. One or more characters treated as a unit.
- 2. A specified area of a record used for a single type of data.
- 3. A division of memory on a IM6100 computer referring to a 4K section of core.

- FILE: A collection of related records treated as a unit.
- FLAG: A variable or register used to record the status of a program or device. In the latter case, also called a device flag.
- FLIP-FLOP: A device with two stable states.
- FLOATING POINT: A number system in which the position of the radix point is indicated by one part of the number (the exponent) and another part represents the significant digits (the mantissa), I/O.
- FLOWCHART: A graphical representation of the operations required to carry out a data processing operation.
- HARDWARE: Physical equipment, e.g., mechanical, electrical or electronic devices.
- HEAD: A component that reads, records or erases data on a storage device.
- INDIRECT ADDRESS: An address in a computer instruction which indicates a location where the address of the referenced operand is to be found.
- INITIALIZE: To set counters, switches, and addresses to zero or other starting values at the beginning of, or at prescribed points in, a computer routine.
- INSTRUCTION: A command which causes the computer or system to perform an operation. Usually one line of a source program.
- INSTRUCTION FETCH (IFETCH): The act of completing an instruction address to memory and returning to the Microprocessor with the instruction.
- INSTRUCTION REGISTER (IR): The register which holds the instruction when it is obtained, or received, from memory.
- INTERNAL STORAGE: The storage facilities forming an integral physical part of the computer and directly controlled by the computer. Also called main memory.
- INTERPRETER: A program that translates and executes source language statements at run time.
- I/O: Abbreviation for input/output.

- JOB: A unit of code which solves a problem, i.e. a program and all its related subroutines and data.
- JUMP: A departure from the normal sequence of executing instructions in a computer.
- K: An abbreviation for the prefix kilo, i.e. 1000 in decimal notation.
- LABEL: One or more characters used to identify a source language statement or line.
- LANGUAGE, ASSEMBLY: The machine-oriented programming language used by an assembly system.
- LANGUAGE, COMPUTER: A systematic means of communicating instructions and information to the computer.
- LANGUAGE, MACHINE: Information that can be directly processed by the computer, expressed in binary notation.
- LANGUAGE, SOURCE: A computer language such as PAL III or FOCAL in which programs are written and which require extensive translation in order to be executed by the computer.
- LEADER: The blank section of tape at the beginning of the tape.
- LEAST SIGNIFICANT DIGIT: The right-most digit of a number.
- LIBRARY ROUTINES: A collection of standard routines which can be incorporated into larger programs.
- LINE FEED: The Teletype operation which advances the paper by one line.
- LINE NUMBER: In source languages such as FOCAL, BASIC, and FORTRAN, a number which begins a line of the source program for purposes of identification. A numeric label.

LINK:

- 1. A one-bit register in the IM6100.
- An address pointer generated automatically by the PAL-D or MACRO-8 Assembler to indirectly address an off-page symbol.
- 3. An address pointer to the next element of a list, or the next block number of a file.

LIST:

- 1. A set of items.
- 2. To print out a listing on the line printer or Teletype.

LOAD: To place data into internal storage.

- LOCATION: A place in storage or memory where a unit of data or an instruction may be stored.
- LOOP: A sequence of instructions that is executed repeatedly until a terminal condition prevails.
- MACHINE LANGUAGE PROGRAMMING: In this text, synonymous with assembly language programming. This term is also used to mean the actual binary machine instructions.
- MACRO INSTRUCTION: An instruction in a source language that is equivalent to a specified sequence of machine instructions.
- MANUAL INPUT: The entry of data by hand into a device at the time of processing.
- MANUAL OPERATION: The processing of data in a system by direct manual techniques.
- MASK: A bit pattern which selects those bits from a word of data which are to be used in some subsequent operation.
- MASS STORAGE: Pertaining to a device such as disk or tape which stores large amounts of data readily accessible to the central processing unit.
- MATRIX: A rectangular array of elements. Any table can be considered a matrix.

MEMORY:

- 1. The alterable storage in a computer.
- 2. Pertaining to a device in which data can be stored and from which it can be retrieved.
- MEMORY ADDRESS REGISTER (MAR): The register which contains the address where information is to be read from memory or written (stored) into memory.
- MEMORY PAGING: A system by which a memory is subdivided in order to permit addressing with a limited number of binary bits.
- MEMORY PROTECTION: A method of preventing the contents of some part of main memory from being destroyed or altered.
- MICROCOMPUTER: A complete small computing system that usually sells for less than \$5,000 and whose main processor building blocks are made of semiconductor integrated circuits. In function and structure it is similar to a minicomputer, with the main difference being price, size, speed and computing power.

- MICROPROCESSOR: The semiconductor central processing unit (CPU) and one of the principal components of the microcomputer. The elements of the microprocessor are frequently contained on a single chip or within the same package but sometimes distributed over several chips. Microprocessors can contain registers, an arithmetic logic unit, a PLA, and associated timing and control logic.
- MINICOMPUTER: A computer whose main frame sells for less than \$25,000. Usually it is a parallel binary system with 8, 12 16, 18, or 24-bit word lengths incorporating semiconductor or magnetic memory offering 4K words to 32K words of storage. A <u>naked minicomputer</u> is one without cabinet, console and power supplies and consists of as little as a single PC card selling for less than \$1,000.
- MONITOR: The master control program that observes, supervises, controls or verifies the operation of a system.
- MQ REGISTER: A register which is program accessible and interacts with the Accumulator.

NESTING:

- 1. Including a program loop inside loop. Special rules apply to the nesting of FORTRAN DO-loops.
- Algebraic nesting, such as (A+B* (C+D)), where execution proceeds from the innermost to the outermost level.

NORMALIZE: To adjust the exponent and mantissa of a floatingpoint number so that the mantissa appears in a prescribed format.

OBJECT PROGRAM: The binary coded program which is the output after translation of a source language program.

- OCTAL: Pertaining to the number system with a radix of eight.
- OFF-LINE: Pertaining to equipment or devices not under direct control of the computer, or processes performed on such devices.
- ON-LINE: Pertaining to equipment or devices under direct control of the computer and to programs which respond directly and immediately to user commands.

OPERAND:

- 1. A quantity which is affected, manipulated or operated upon.
- 2. The address, or symbolic name, portion of an assembly language instruction.

OPERATOR: The symbol or code which indicates an action (or operation) to be performed, e.g. + or TAD.

- OR: (Inclusive) A logical operation such that the result is true if either or both operands are true, and false if both operands are false. (Exclusive) A logical operation such that the result is true if either operand is true, and false if either or both operands are false. When neither case is specifically indicated, Inclusive OR is assumed.
- ORIGIN: The absolute address of the beginning of a section of code.
- OUTPUT: Information transferred from the internal storage of a computer to output devices or external storage.
- OVERFLOW: A condition that occurs when a mathematical operation yields a result whose magnitude is larger than the program is capable of handling.
- PAGE: A 128-word section of IM6100 memory beginning at an address which is a multiple of 200.
- PASS: One complete cycle during which a body of data is processed. An assembler usually requires two passes during which a source program is translated into binary code.

PATCH: To modify a routine in a rough or expedient way.

- PERIPHERAL EQUIPMENT: In a data processing system, any unit of equipment distinct from the central processing unit which may provide the system with outside storage or communication.
- POINTER ADDRESS: Address of a memory location containing the actual (effective) address of desired data.
- PRIORITY INTERRUPT: An interrupt which is given preference over other interrupts within the system.
- PROCEDURE: The course of action taken for the solution of a problem.
- PROGRAM COUNTER (PC): The register which contains, at any given time, the address in memory of the next instruction.
- PROGRAMMED LOGIC ARRAY (PLA): That section of the Microprocessor which correctly sequences the Microprocessor for the appropriate instruction.

PSEUDO-OP: See Pseudo-operation.

- PSEUDO-OPERATION: An instruction to the assembler; an operation code that is not part of the computer's hardware command repertoire.
- PUSHDOWN LIST: A list that is constructed and maintained so that the next item to be retrieved is the item most recently stored in the list.
- QUEUE: A waiting list. In time-sharing, the monitor maintains a queue of user programs waiting for processing time.
- RADIX: The base of a number system; the number of digits symbols required by a number system.
- RANDOM ACCESS: A storage device in which the addressability of data is effectively independent of the location of the data. Synonymous with direct access.
- RANDOM ACCESS MEMORY: A memory whose content can be predetermined, stored indefinitely, changed at will and retrieved at random
- READ ONLY MEMORY: A memory whose content, once predetermined, is permanent and can not be changed.
- REAL-TIME: Pertaining to computation performed while the related physical process is taking place so that results of the computation can be used in guiding the physical process.
- RECORD: A collection of related items of data treated as a unit.
- RECURSIVE SUBROUTINE: A subroutine capable of calling itself.
- REGISTER: A device capable of storing a specified amount of data, usually one word.
- RELATIVE ADDRESS: The number that specified the difference between the actual address and a base address.
- RELOCATABLE: Used to describe a routine whose instructions are written so that they can be located and executed in different parts of core memory.
- RESPONSE TIME: Time between initialing an operation from a remote terminal and obtaining the result. Includes transmission time to and from the computer, processing time and access time for files employed.

RESTART: To resume execution of a program.

- ROUTINE: A set of instructions arranged in proper sequence to cause the computer to perform a desired task. A program or subprogram.
- RUN: A single, continuous execution of a program.

SEGMENT:

- 1. That part of a long program which may be resident in memory at any one time.
- 2. To divide a program into two or more segments or to store part of a routine on an external storage device to be brought into core as needed.
- SERIAL ACCESS: Pertaining to the sequential or consecutive transmission of data to or from memory, as with paper tape: contract with random access.
- SHIFT: A movement of bits to the left or right frequently performed in the accumulator.
- SIMULATE: To represent the function of a device, system or program with another device, system or program.
- SINGLE STEP: Operation of a computer in such a manner that only one instruction is executed each time the computer is started.
- SOFTWARE: The collection of programs and routines associated with a computer.
- SOURCE LANGUAGE: See Language, source.
- SOURCE PROGRAM: A computer program written in a source language.
- STATEMENT: An expression or instruction in source language.
- STORAGE ALLOCATION: The assignment of blocks of data and instructions to specified blocks of storage.
- STORAGE CAPACITY: The amount of data that can be contained in a storage device.
- STORAGE DEVICE: A device in which data can be entered, retained and retrieved.

STORE: To enter data into a storage device.

STRING: A connected sequence of entities such as characters in a command string.

- SUBROUTINE, CLOSED: A subroutine not stored in the main part of a program, such a subroutine is normally called or entered with a JMS instruction and provision is made to return control to the main routine at the end of the subroutine.
- SUBROUTINE, OPEN: A subroutine that must be relocated and inserted into a routine at each place it is used.
- SUBSCRIPT: A number or set of numbers used to specify a particular item in an array.
- SWAPPING: In a time-sharing environment, the action of either temporarily bringing a user program into core or storing it on the system device.
- SWITCH: A device or programming technique for making selections.
- SYMBOL TABLE: A table in which symbols and their corresponding values are recorded.
- SYMBOLIC ADDRESS: A set of characters used to specify a memory location within a program.
- SYMBOLIC EDITOR: A system library program which helps users in the preparation and modification of source language programs by adding, changing or deleting lines of text.
- SYSTEM: A combination of software and hardware which performs specific processing operations.
- TABLE: A collection of data stored for ease of reference, generally as an array.
- TEMPORARY REGISTER (TEMP): A register which is used primarily as a latch for the result and ALU operation before it is sent to the destination register to avoid race conditions.
- TEMPORARY STORAGE: Storage locations reserved for immediate results.
- TERMINAL: A peripheral device in a system through which data can enter or leave the computer.
- TIMESHARING: A method of allocating central processor time and other computer resources to multiple users so that the computer, in effect, processes a number of programs simultaneously.
- TIME QUANTUM: In time-sharing, a unit of time allotted to each user by the monitor.

TOGGLE: To use switches to enter data into the computer memory.

TRANSLATE: To convert from one language to another.

TRUNCATION: The reduction of precision by dropping one or more of the least significant digits, e.g. 3.141592 truncated to four decimal digits is 3.141.

UNDERFLOW: A condition that occurs when a floating point operation yields a result whose magnitude is smaller than the program is capable of expressing.

USER: Programmer or operator of a computer.

VARIABLE: A symbol whose value changes during execution of a program.

WORD: With the IM6100, a 12-bit unit of data which may be stored in one addressable location.

WRITE: To transfer information from memory to a peripheral device or to auxiliary storage.

ZERO PAGE: The first page in the subdivided memory.

ZOMBIE: Appearance assumed by programmer attempting to debug undocumented object code.

.

.

APPENDIX F ASCII CHARACTER CODES

CHARACTER CODES

8-bit ASCII CODE	6-bit CODE	CHARACTER REPRESENTATION	REMARKS
240 241 242 243 244 245 246 247	40 41 42 43 44 45 46 47	! " # \$ % & !	space (non-printing) exclamation point quotation marks number sign dollar sign percent ampersand apostrophe or acute accent
250 251 252 253 254 255 256 257	50 51 52 53 54 55 56 57	() + , - , /	opening parenthesis closing parenthesis asterisk plus comma minus sign or hyphen period or decimal point slash
260 261 262 263 264 265 266 267	60 61 62 63 64 65 66 67	0 1 2 3 4 5 6 7	
270 271 272 273 274 275 276 277	70 71 72 73 74 75 76 77	8 9 ; < = ?	colon semicolon less than equals greater than question mark

8-bit ASCII <u>CODE</u>	6-bit <u>CODE</u>	CHARACTER REPRESENTATION	REMARKS
300	00	@	at sign ¹
301	01	A	
302	02	B	
303	03	C	
304	04	D	
305	05	E	
306	06	F	
307	07	G	
310	10	H	
311	11	I	
312	12	J	
313	13	K	
314	14	L	
315	15	M	
316	16	N	
317	17	O	
320	20	P	
321	21	Q	
322	22	R	
323	23	S	
324	24	T	
325	25	U	
326	26	V	
327	27	W	
330 331 332 333 334 335 336 337	30 31 32 33 34 35 36 37	X Y Z ∖ J ↑	opening bracket, SHIFT/K backslash, SHIFT/L closing bracket, SHIFT/M up arrow back arrow ²

Footnotes:

- (1) In 6-bit code, 00_8 represents CARRIAGE RETURN
- (2) In 6-bit code, 37_8 represents TAB

8-bit ASCII CODE	CHARACTER NAME		REMARKS
000	null		Ignored in ASCII input
200	leader/trailer		Leader/trailer code precedes and follows the data portion of binary files
203	CTRL/C	(1)	IFDOS break character, forces return to Keyboard Monitor, echoed as +C
207	BELL		CTRL/G
211	TAB		CTRL/I, horizontal tabulation
212	LINE FEED	(2)	Used as a control character by the Command Decoder and ODT
213	VT		CTRL/K, vertical tabulation
214	FORM		CTRL/L, form feed
215	RETURN		Carriage return, generally echoed as carriage return followed by a line feed
217	CTRL/0		Break Character, used conventionally to suppress Teletype output, echoed as $\diamond 0$
225	CTRL/U		Delete current input line, echoes as ↑U
232	CTRL/Z	(3)	End-of-File character for all ASCII and binary files (in relocatable binary files CTRL/Z is not a terminator if it occurs before the trailer code)
233	ESC		Escape replaces ALTMODE on some terminals Considered equivalent to ALTMODE
375	ALTMODE		Special break character for Teletype input
376	PREFIX		PREFIX replaces ALTMODE on some terminals. Considered equivalent to ALTMODE
377	RUBOUT		Key is labeled DELETE on some terminals Deletes the previous character typed

- (1) IFDOS break character--does not affect INTERCEPT JR. MONITOR
- (2) OCTAL DEBUGGING TECHNIQUE program as supplied on IM6312 ROM
- (3) Applies to IFDOS (INTERSIL FLOPPY DISK OPERATING SYSTEM)

APPENDIX G LOADING CONSTANTS INTO THE ACCUMULATOR

MNEMONIC	DECIMAL CONSTANT	OCTAL CODE	INSTRUCTIONS COMBINED
K0000 =	0	7300	CLA CLL
K0001 =	1	7301	CLA CLL IAC
K0002 =	2	7305	CLA CLL IAC RAL
		(or)	
K0002 =	2	7326	CLA CLL CML RTL
K0003 =	3	7325	CLA CLL CML IAC RAL
K0004 =	4	7307	CLA CLL IAC RTL
K0006 =	6	7327	CLA CLL CML IAC RTL
K0100 =	64	7203	CLA IAC BSW
K2000 =	1024	7332	CLA CLL CML RTR
K3777 =	2047	7350	CLA CLL CMA RAR
K4000 =	-0	7330	CLA CLL CML RAR
K5777 =	-1025	7352	CLA CLL CMA RTR
K6000 =	-1024	7333	CLA CLL CML IAC RTL
K7775 =	-3	7346	CLA CLL CMA RTL
K7776 =	-2	7344	CLA CLL CMA RAL
K7777 =	-1	7340	CLA CLL CMA

.

APPENDIX H KEY BOARD TENNIS PROGRAM WITH INTERCEPT JR.

DEMO PROGRAM: "PING"

IN 'PING', THE PLAYER PLAYS AGAINST THE MACHINE. THE COMPUTER "SERVES" FROM THE LEFT, AND THE "BALL" TRAVELS ALONG THE LED'S UNTIL IT REACHES BIT 11, THE RIGHTMOST LED.

IF THE PLAYER PRESSES THE YELLOW BUTTON (IAC), THE BALL WILL BE RETURNED WITH A 'CLICK'. THE MACHINE WILL RETURN THE BALL AND THE SEQUENCE IS REPEATED.

IN ORDER TO ADD EXCITEMENT TO THE GAME, EACH TIME THE PLAYER RETURNS THE BALL, IT SPEEDS UP.

WHEN THE PLAYER MISSES, BY PRESSING THE BUTTON TOO SOON OR TOO LATE, THE MACHINE BUZZES, DELAYS, THEN SERVES AT THE SLOWEST RATE.

HAVE FUN!


(NOTE: THE CONTENTS OF LOCATION 0262 DETERMINE THE ORIGINAL SPEED OF THE BALL, AND LOCATION 0263 DETERMINES HOW FAST IT SPEEDS UP.)

"PING"

ş

ADDRESS ₈	CONTENTS_8	ADDRESS ₈	CONTENTS ₈	ADDRESS ₈	
0201	7300	0223	7320	0245	1263
0202	1262	0224	6404	0246	3264
0203	3264	0225	6401	0247	7004
0204	7330	0226	2265	0250	3265
0205	6401	0227	5223	0251	1264
0206	6404	0230	7010	0252	3266
0207	3265	0231	2265	0253	1265
0210	1264	0232	5231	0254	6404
0211	3266	0233	7440	0255	7450
0212	7604	0234	5230	0256	5204
0213	7440	0235	5201	0257	2266
0214	5236	0236	6401	0260	5255
0215	2266	0237	7300	0261	5247
0216	5212	0240	1265	0262	0000
0217	1265	0241	7010	0263	1000
0220	7010	0242	7440	0264	
0221	7440	0243	5223	0265	······
0222	5206	0244	1264	0266	—

FLOWCHART FOR KEYBOARD TENNIS PROGRAM WITH INTERCEPT JR.



/KEY BOARD TENNIS WITH INTERCEPT JR-1 1 1 1 1 /RULES: 1 START AT LOCATION #200. SINCE JR IS WAITING FOR SIGN OF STARTER, PRESS IAC OR CTR WHCIHEVER STARTS FIRST TO PREPARE FOR SERVICE. 1 1 1 THEN, SERVE THE BALL BY PRESSING THE KEY-THE OPPONENT MUST PRESS KEY BEFORE BALL 1 1 HITTING THE SIDE BUT IN THE NEAREST 2 BITS NOT TO LOSE POINTS. 1 SCORE IS +1 FOR ONE SUCCESSFUL GOAL AND 1 +1 BY THE OPPONENT'S FAULT. THE HIGHEST SCORE WHICH CAN BE HANDLED IS 99. 1 1 1 /DEFINITIONS: /WRITE DISPLAY. 6400 WRI TED= 6400 CLICK=6401 /CLICK SPEAKER. 6401 TIMER= 6402 /TIMER ON OR OFF. 6402 6404 WRI TES= 6404 /WRITE DISPLAY OF I/O BRD. / SUBPRO GRAMS: 8828 *20 /TO DETECT KEY BOARD. 00020 0000 KEY. ø 00021 CLA CLL 7300 00022 /LOAD AC WITH SR. LAS 7604 00023 7804 RAL /CTR=4000. 00024 7430 SZL /CTR KEY PRESSED? JMP IDØ 66625 5840 /YES. 00026 /IAC=2000. 7084 RAL 66627 7620 SNL CLA /IAC KEY PRESSED? 00030 5420 JMP I KEY /NEITHER PRESSED. 00031 7140 CLL CMA /PUT ALL 1'S IN AC. 66632 3120 DCA ID /ID=1 FOR IAC PLAYER. /STOP FURTHER EXECUTION /UNTIL KEY IS RELEASED. 60. 00033 7684 LAS SZA CLA 00034 7640 00035 5033 JMP .-2 ISZ KEY /TO GET OUT OF WAITING LOOP. 2020 09037 5420 JMP I KEY CLL CLA 00040 7300 IDØ, 88841 3120 DCA ID /ID=0 FOR CTR PLAYER. 66642 5033 JMP GO /RETURN. /SUBROUTINE TO DISPLAY SCORES: 66643 0000 SHOW. 4 CLA CLL 88844 7300 DCA DIGIT2 TAD SCOREI /CLEAR REGISTER DIGIT2. 3117 00046 /BRING IAC PLAYER'S SCORE. 1124 88847 JMS DECIML /CONVERT OCTAL TO DECIMAL. 4074 /IST DECIMAL DIGIT. /STORE IT IN SAVEI. 00050 TAD DIGITI 1116 00051 3121 DCA SAVEI 00052 TAD DIGIT2 /STORE 2ND DECIMAL DIGIT 1117 00053 3122 DCA SAVEIØ /IN SAVE10. 00054 3117 DCA DIGIT2 /CLEAR DIGIT2. /BRING CTR PLAYER'S SCORE. 00055 1125 TAD SCORE2 /CONVERT IT INTO DECIMAL NO. 00056 4074 JMS DECIML /SHIFT IST DECIMAL NO. INTO /2ND BITE FROM RIGHT. TAD DIGITI 00057 1116 00060 CLL RTL 7106 88861 7886 RTL 00062 TAD SAVEL /JOIN TO IAC PLAYER'S SCORE. 1121 /SET BIT #0 TO DISPLAY THEM. 00063 1133 TAD K4999 JMS DELAY /DISPLAY IST DECIMAL DIGITS 00064 4106 00065 1117 TAD DIGIT2 /OF BOTH PLAYER'S SCORES. 00066 7106 CLL RTL /SHIFT 2ND DECIMAL NO. 00067 7006 RTL /JOIN TO IAC PLAYER'S SCORE-/SET BIT #1-/DISPLAY 2ND DECIMAL DIGITS /OF BOTH SCORES & RETURN-86678 1122 TAD SAVEIØ 88871 1132 TAD K2000 JMS DELAY JMP I SHOW 86872 4106 aaa73 5443 1 /SUBROUTINE TO CONVERT OCTAL TO DECIMAL. 86674 DECIML, Ø /KILL LINK BIT. 86875 7100 CLL TAD MI2 /AC=-12. 88876 1127 /NO MORE 2ND DECIMAL DIGITS? 7420 SNL 00100 51Ø3 JMP OUT /IF NOT, OUTPUT RESULTS.

00101	2117				/IF YES, COUNT THE DIGITS.
00102			JMP DECI		/EXHAUST 10TH DIGIT-
00103 00104		0012	TAD P12		/ADD 10 TO COMPENSATE. /STORE 1T.
00105			JMP I DI		STORE TI
00103	5474	1			
		1			
00106	0000	DELAY.	ø	/SUBROU	TINE TO DISPLAY & DELAY TIME.
00107	6400		WRITED		/DISPLAY AC CONTENTS.
00110	7300		CLA CLL		
00111	1131		TAD M70	88	/TO COUNT 512.
ØØ112			DCA TEMI		
00113			ISZ TEMI		/COMPLETED COUNTING?
00114			JMP1	ELAY	NOT YET.
00115	5506		JMP I DI	ELAY	YYES.
		/			
		/DATA (
00116	0000	•	DIGITI,	ø	
00117			DIGIT2,		
00120	0000		ID,	ø	
00121	0000		SAVE1,	ø	
00122	0090		SAVE10,	ø	
00123			TEMP,	ø	
00124			SCORE 1.		
00125			SCORE2,		
00126				-4	
00127			M12,	-12	
ØØ13Ø ØØ131			P12, M7000,	0012 7000	
00132			K2000,		
00133			K4000,		
00134			K7700.		
			1 FOR GAN		
		*200		IG ADDRE	
00200					AC=1 FOR TIMER OFF.
00201			TIMER Cla		AC MUST BE Ø FOR TIMER ON.
00202 00203			DCA SCO	PF 1	/INITIAL SCORE.
00204			DCA SCOL		
		DI SPLY,			/CLICK SPEAKER 64 TIMES
00206			DCA COUR		/IN 1.5 SEC FOR STARTING SIGN.
00207			CLICK		
00210	4043		JMS SHOT	W	/TO KEEP DISPLAYING.
00211			ISZ COUR		
00212			JMP 3		
00213			CLA CLL		/AC=1.
00214		RLEFT,			/DISPLAY AC. /Save display bit.
ØØ215 ØØ216			DCA SR JMS BOAN	PD	/CHECK KEY COMMAND.
00217			JMS SHOW		AB MS TIME DELAY
00220			JMS SHOT		/ TO KEEP DI SPLAYIN G.
00221			TAD SR		/BRING DISPLAY BIT BACK.
00222	7864		RAL		/SHIFT LEFT ONE.
00223	7420		SNL		/REACHED TO EDGE?
00224			JMP RLE	FT	NOT YET.
00225	7010		RAR		/YES.
ØØ226 ØØ227	64Ø4 3362	RRI GHT,	WRITES DCA SR		/DISPLAY• /SAVE IT•
00227 00230			JMS BOA	RD	/CHECK KEY INPUT.
00230			JMS SHOT		/40 MS TIME DELAY TO
00232			JMS SHOT		/DISPLAY.
	1362		TAD SR		
	7818		RAR		/SHIFT RIGHT ONE.
	7420		SNL		/REACHED TO EDGE?
	5226		JMP RRI	GHT	/IF NOT, KEEP SHIFTING.
00237			RAL	FŦ	/IF YES, CHANGE DIRECTION.
09240 09241	5214 1120	START,	JMP RLE	F 1	/CHCK WHICH PLAYER FIRST.
00241		SIARIS	SNA CLA		THE FOLLOWING ROUTINE
00242	5251		JMP ++6		BRINGS BALL TO THE
	7101		CLL IAC		/PLAYER'S SIDE.
88245			WRI TES		
66246	3362		DCA SR	_	SAVE DISPLAY BIT.
	1364		TAD LEF		/LEFT=RAL.
00250			JMP +5		
	1133		TAD K40	00	
ØØ252 ØØ253			WRITES DCA SR		/SAVE DISPLAY BIT.
	1365		TAD RIG	нт	/RIGHT=RAR•
00255	3266		DCA ROTA		/DEFINE SHIFT DIRECTION.
00256			JMS KEY		/GAME STARTED?
	5261		JMP .+2		NOT YET.
00260			JMP +3		YES, STARTED.
00261	4043		JMS SHOT		/TO KEEP DI SPLAYIN G.
00262			JMP 4		/CHECK KEY AGAIN.
	1274 3273		TAD SPEI		/INITIALIZE SPEED.
00264	5615		JVN JFL		

/BRING DISPLAY BIT TO SHIFT. /RAL OR RAR IS STORED HERE. 00265 TAD SR 1362 00266 0000 ROTATE, Ø 00267 7430 SZL /SUCCEEDED TO GOAL? /IF YES, SCORE & CLICK. /DISPLAY NEW SHIFTED BIT. 00270 5341 JMP SCORE 00271 6404 WRI TES /SAVE DISPLAY BIT. /THIS IS ONLY FOR SERVER. 00272 3362 DCA SR 00273 4043 SPEED, JMS SHOW 00274 4043 JMS SHOW /20 MS TIME DELAY. 00275 4043 JMS SHOW /20 MS. 00276 4043 JMS SHOW /20 MS. 00277 /FASTEST=40 MS, SLOWEST=100 MS. 4043 JMS SHOW /OPPONENT KEY PRESSED? /NOT YET, SO KEEP SHIFTING. 00300 4020 JMS KEY 00301 5265 JMP ROTATE-1 00302 1120 TAD ID 00303 SZA CLA /WHICH PLAYER RECEIVED BALL? 7640 00304 JMP CTR 5321 /CTR SIDE. TAD SR 00305 /IAC SIDE. 1362 TAD M7888 00306 1131 /DETERMINE RETURN SPEED. SZA 00307 7440 /HIT BALL AT 2ND BIT? 00310 5314 JMP AI /NO. EASY, TAD M7888 /IF YES, GIVE EASY BALL. /M7000="NOP". 00311 1131 00312 3273 DCA SPEED /RETURN THE BALL. 00313 JMP CHANGE 5330 7710 /IS IT FAULT OR BEST BIT? 00314 Al, SPA CLA 00315 /HIT IN WRONG REGION. 5351 JMP FAULT /IT WAS BEST HIT. SO, RETURN 00316 DFFCLT, 1363 TAD JMPDFF 00317 3273 DCA SPEED /BALL FASTEST. 00320 5330 JMP CHANGE ØØ321 1362 CTR TAD SR 00322 1126 TAD M4 /AC=-4. 00323 7450 SN A /HIT AT 2ND BIT. 00324 JMP EASY /YES. 5311 7700 00325 /IS IT FAULT HIT? SMA CLA 00326 5351 JMP FAULT /YES. /NO. IT WAS BEST HIT. 00327 5316 JMP DFFCLT 00330 1120 CHAN GE. TAD ID /CHANGE DIRECTION. 00331 7650 SNA CLA 00332 5335 JMP +3 ØØ333 1364 TAD LEFT 00334 5336 JMP .+2 00335 1365 TAD RIGHT 00336 3266 DCA ROTATE /DEFINE NEW DIRECTION. 00337 /CLEAR USELESS LINK BIT. /SHIFT TO THE DIRECTION. 7100 CL.I. 00340 5265 JMP ROTATE-1 00341 7300 SCORE, CLA CLL 00342 1120 TAD ID 00343 /WHICH SCORED? 765Ø SNA CLA 00344 5347 JMP .+3 00345 2124 ISZ SCOREI /IAC SIDE. 00346 5205 JMP DISPLY 00347 2125 ISZ SCORE2 /CTR SIDE. 00350 .5205 JMP DISPLY /CHECK WHO WAS AGAINST RULE. /GIVE POINT TO THE OPPONENT. 00351 FAULT TAD ID 1120 00352 7040 CMA 00353 3120 DCA ID 00354 5342 JMP SCORE+1 00355 6666 BO ARD, ø /SUBROUTINE BOARD. 00356 4828 JMS KEY /CHECK KEY. 00357 JMP I BOARD 5755 /IF NO INPUT, RETURN TO LOOP-JMP START 00360 5241 /IF SIGN, START GAME. 1 /DATA (2): 88361 *** COUNT, ø ØØ362 **** SR, 00363 5276 JNPDFF, 5276 00364 7884 LEFT, 7004 99365 7010 RI GHT. 7010 1 00366 7000 NOP

A1	8314
BOARD	0355
CHAN GE	Ø33Ø
CLICK	6401
COUNT	0361
CTR	0321
DECIML	8874
DELAY	0106
DFFCLT	Ø316
DIGITI	8116
DIGIT2	0117
DISPLY	0205
EASY	0311
FAULT	0351
GO	0033
ID	0120
1 DØ	8848
JMPDFF	Ø363
KEY	0020
K2000	Ø132
K4 000	0133
K7788	Ø134
LEFT	0364
M12	0127
M4	0126
m 7000	Ø131
OUT	0103
P12	0130
RIGHT	0365
RLEFT	0214
ROTATE	Ø266
-RRI GHT	0226
SAVEI	0121
SAVEIØ	0122
SCORE	
	0341
SCORE 1	0124
SCORE2	Ø125
SHOW	0043
SPEED	0273
SR	0362
START	0241
TEMP	0123
TIMER	6402
WRI TED	6400
WRITES	6404



10900 N. Tantau Ave., Cupertino, Calif. 95014, (408) 996-5000, TWX 910-338-0228