

PERSEUS Plus HEVC

the first single-FPGA real-time 4Kp60 encoder

Presented By



Name: Fabio Murra and Obioma Okehie

Title: PERSEUS Plus, the first single-FPGA real-time 4Kp60 encoder

Date: 10th December 2018






Traditional approaches to video compression

h.264, HEVC, VP9, AV1

Traditionally, standards have been developed within MPEG every 7-10 years to freeze the codec algorithms and deploy it as a hardware block within dedicated encoding / decoding devices and SoCs needed to deal with the high complexity of the algorithm in real time




Traditional encoding approaches






PERSEUS Plus: a new approach




- Unique hierarchical image representation is far more efficient than the traditional block-based codecs
- Combining PERSEUS Plus with an existing base codec improves the overall quality and bandwidth requirements
- The approach better utilises the hardware resources available in modern chipsets and FPGAs



EXILINX.



PERSEUS Plus: a new approach



- Unique hierarchical image representation is far more efficient than the traditional block-based codecs
- Combining PERSEUS Plus with an existing base codec improves the overall quality and bandwidth requirements
- The approach better utilises the hardware resources available in modern chipsets and FPGAs

V-Nova becoming a standard:



PERSEUS Pro undergoing standardization as VC-6/ST-2117




PERSEUS Plus in process for "Low Complexity Codec Enhancements"





PERSEUS on Xilinx FPGA: unique benefits



Unbeatable Density



Bandwidth savings



Codec Agnostic

- 4x increase in density on FPGA
- **50x** denser than the equivalent software-only implementation
- UHDp60 in single FPGA.

- Up to **50%** more efficient
- Live UHDp60 @8Mbps, 1080p60 @3Mbps
- Increase reach, improve quality of experience, reduce cost


- **PERSUS Plus** is codec agnostic
- Works with h.264, HEVC, VP9
 and even AV1 when available
- Maximum compatibility with existing workflow





The ONLY 4Kp60 real-time encoder on single FPGA

4Kp60 on single VU9P



4Kp60 on 80 x x86 cores











V-Nova PERSEUS+ NGC HEVC	NGC HEVC only	x265 Software (very slow preset)
Best Performance	Medium Performance	Lowest Performance
Lowest Cost	Medium Cost	Highest Cost
Lowest Power	Medium Power	Highest Power








PERSEUS: from Algorithm to Board

Compression algorithm to Board







Going through the implementation options

> Two options to achieving design implementation

- >> Full hardware flow
 - We have full control of every aspect of the implementation and deployment platforms
 - Tools used for pre-synthesis stages can be flexible
 - Take full responsibility on host / kernel drivers
 - Typically longer design times (Much work involved)
- >> SDAccel design flow
 - Static region abstracted out. Hence, only need to care about the core IP
 - Reduces design time
 - Integration with partner IP's much easier and faster


> Option we chose

- >> SDAccel **RTL-kernel** design flow
 - OpenCL runtime
 - XMA runtime






SDAccel





- > Started from a known good design
- Split design into separate kernels (parallelism)
- Generated RTL kernels (.xo) and microblaze executables (.elf) via Vivado
- Integrate host code and external IP within SDAccel





FPGA occupancy: 4Kp60 in a single VU9P FPGA





ltem	Current LUTs	Memory LUTs	Current DSPs	Current FFs	36kbit BRAMs (RAMB36)	(OR) 18kbit BRAMs (RAMB18)	BRAM (Kbits)	288Kbit UltraRams (RAMB288)
Core-IP %	62.94	20.11	45.77	32.91	45.09	19.12	64.22	41.67
DSA static %	9.36	1.35	0.04	5.56	10.42	0.19	10.60	0.00
Fitting Percentage (%)	72.3	21.5	45.8	38.5	55.5	19.3	74.8	41.7





SDAccel

- > Difficulties we faced and how we solved them (2017.4.op)
- Close communication with Xilinx SME's & FAE's will help resolve most issues in a timely manner.
 - >> Kernel verification (HW-Emu option does not enable backpressure on the memory interfaces)
 - Will require mixed signal simulator license to use external faster simulators for complex systems
 - Accessing local memory contents (e.g ROM values)
 - Create extra HW process to dump contents onto DDR
 - >> Debugging the microblaze code
 - Connecting the microblaze processor to the AXI-MM interface to dump text printouts onto DDR
 - Lack of control on allocation of local memory (DDR on FPGA)
 - Address re-routing logic required (for cases where the allocated address is outside the module address range)





Integrating PERSEUS Plus into FFmpeg framework





PERSEUS Plus


Visual Quality Improvement

UHD VQ improvements

MS-SSIM RD plots for RIDE_2160p60_420p

4x lift in density coupled with:


- Video quality improvement
- **Bandwidth** savings







UHD VQ improvements







Improving quality and density of existing deployments

QSV h.264

Quality (higher is better)

'Watchability (MS-SSIM)


0.96

0.92

0.88

0.84

0.80



PERSEUS



PERSEUS Plus Products:

- 1. Acceleration for any 3rd party IP
- 2. Acceleration for Xilinx Video IP

PERSEUS XSA – Available for deployment



Benefits

Enhance existing server performance:

- add real-time 4Kp60
- increase ABR density
- Reduce power
- Reduce \$ per channel

PERSEUS + any codec

QSV (available now)

x264 (available now)

x265 (available now)

VP9 (roadmap)

AVS2 (pending business case)

AV1 (pending business case)

VVC (pending business case)

PERSEUS Plus


Xilinx VU9P implementation of PERSEUS Plus works with any codec





PERSEUS XDE – Available soon

4Kp60 on single VU9P



4Kp60 on 80 x x86 cores











V-Nova PERSEUS+ NGC HEVC	NGC HEVC only	x265 Software (very slow preset)	
Best Performance	Medium Performance	Lowest Performance	
Lowest Cost	Medium Cost	Highest Cost	
Lowest Power	Medium Power	Highest Power	





PERSEUS Plus Xilinx IP Offering

Under review

Codec	Partner	Description	PERSEUS Plus benefits	Availability
H.264 HDE	Alma	High density encoder	Improve video quality	Feasibility
H.264 HQE	IDT	High quality encoder		
HEVC-HDE	NGCodec	High density encoder		
HEVC-HQE	NGCodec	High quality encoder	Improve density 4x Improve UHD VQ	SOON
VP9-HQE	NGCodec	High quality encoder	Improve density 4x Improve UHD VQ	Roadmap
Zynq-H.264	Xilinx	Hardened H.264 core	Improved video quality Improved density	Feasibility
Zynq-H.265	Xilinx	Hardened H.265 core	Improved video quality Improved density	Feasibility
Codec	Partner	Description	PERSEUS Plus benefits	Availability
x.264		Open source software encoder	Improve video quality (from –medium to –very-slow) Improve density	NOW
x.265		Open source software encoder	Improve video quality (from –fastest to –medium) Improve density	NOW
QSV		Intel hardened core	Improve density 3x Improve video quality	NOW





