

# V-by-One® HS Standard Version 1.52 September 2018



# Abridged Edition



## V-by-One® HS Standard\_Ver.1.52

## **Table of Contents**

	Table	of Co	ontents	2
1.	Intr	oduc	tion	4
	1.1.	Obj	jectives	4
	1.2.	Tec	hnical Overview	4
	1.2.	1.	Transmitter	5
	1.2.	2.	Receiver	5
	1.2.	3.	Data Lane	5
	1.2.	4.	HTPDN Signal	7
	1.2.	5.	LOCKN Signal	7
2.	Lin	k Spe	ecification	8
	2.1.	Fun	actional Specification	9
	2.1.	1.	Packer and Unpacker	9
	2.1.	2.	Scrambler and Descrambler	14
	2.1.	3.	Encoder and Decoder	17
	2.1.	4.	Serializer and Deserializer	
	2.1.	5.	Link Status Monitor	
	2.2.	Ope	erating Specification	20
	2.2.	1.	Transmitter State Diagram	20
	2.2.	2.	Receiver State Diagram	21
	2.2.	3.	Link Start up Flow	22
	2.2.	4.	Link Disable Flow	23
	2.2.	5.	Trainings	24
3.	Elec	ctrica	al Specification	28
	3.1.	Ove	erview	28
	3.2.	Tra	nsmitter Electrical Specifications	29
	3.3.	Rec	reiver Electrical Specifications	33
	3.4.	Eye	e Diagram Measurement Setting	35
	3.5.	Pov	ver on/off and Power Down Specification	35
	3.6.	Opt	tional Functions	35
	3.6.	1.	Pre-emphasis	35
	3.6.	2.	Equalizer	35
4.	Gui	delin	e for Interoperability	36
	4.1.	Byt	e length and Color Mapping	36

# Abridged Edition



## V-by-One® HS Standard\_Ver.1.52

4.2.	Μι	ultiple Data Lane Combination	38
4.2	2.1.	Allocation of Pixel to Data Lane	38
4.2	2.2.	Inter-lane Skewing	40
4.2	2.3.	RGB+CMY Color Mode	40
4.3.	3D	Frame Identification	41
4.3	3.1.	3D Flag on Blanking Period	41
4.3	3.2.	3D Flag on DE Active Period	42
4.4.	Co	ountermeasure against Frequency Change	43
4.5.	Tra	ansmitter Output Sequence	43
. Co	nnec	ctor and Cable	44
5.1.	Int	teroperability Order of Priority	44
5.2.	Pir	n Assignments	49
5.2	2.1.	Normal Ground Format	49
5.2	2.2.	Reduced Ground Format	50
5.3.	Co	onnector Characteristics	53
5.3	8.1.	Electrical	53
5.3	3.2.	Recommended Receptacle Interface Dimensions	53
5.4.	PC	CB Layout Considerations	54
i. Gl	ossar	ry	55
. Re	visio	on History	56
s. No	tices	s and Requests	57

#### 1. Introduction

## 1.1. Objectives

- V-by-One<sup>®</sup> HS targets a high speed data transmission of video signals based on internal connection of the equipment.
- V-by-One<sup>®</sup> HS pursues easier usage and lower power consumption compared with the current internal connection.
- V-by-One® HS supports up to 4Gbps data rate (effective data rate 3.2Gbps).
- V-by-One® HS supports scrambling and Clock Data Recovery (CDR) to reduce EMI.
- V-by-One® HS supports CDR to solve the skew problem between clock and data at conventional transfer system.

## 1.2. Technical Overview

With V-by-One® HS proprietary encoding scheme and CDR architecture, V-by-One® HS technology enables transmission up to 40bit video data, up to 24bit CTL data, Hsync, Vsync and Data Enable (DE) by some differential pair cables with minimal external components.

As shown in Figure 1, V-by-One<sup>®</sup> HS link includes data lanes, Hot Plug Detect signal (HTPDN), and CDR Lock signal (LOCKN). Number of data lanes is decided with the pixel rate and color depth (see Table 1). HTPDN connection between transmitter and receiver can be omitted as an application option.

As optional functions, it is possible to implement transmitter pre-emphasis and receiver equalizer.




Figure 1 V-by-One® HS Link System Diagram

Indicates microstrip lines or cables with their differential characteristic impedance being 100  $\Omega$ 

## 1.2.1. Transmitter

V-by-One<sup>®</sup> HS transmitter consists of packer, scrambler, encoder, serializer, and transmitter link monitor (Figure 3). Transmitter link monitor constantly monitor LOCKN and HTPDN signals. If the LOCKN signal is high, transmitter executes the CDR training. Transmitter sends the CDR training pattern on the CDR training mode. When CDR locked, transmitter shifts from CDR training mode to the normal mode, and then it starts to transmit input data from user logic.

## 1.2.2. Receiver

V-by-One<sup>®</sup> HS receiver consists of unpacker, descrambler, decoder, descrializer and receiver link monitor. The receiver synchronizes the pixel clock while referring to the CDR training pattern on the CDR training mode. After shifting from the CDR training mode to the normal mode, the receiver aligns byte and bit position using ALN training pattern. About ALN training, please refer to 2.2.5.2 in page 25).

#### 1.2.3. Data Lane

Data lane is AC-coupled differential pairs with termination.

Transmission rate is able to be set up to 4Gbps depend on video pixel clock rate and bit depth.

#### 1.2.3.1. Recommended Data Lane

Table 1 Video Data Format vs. Number of Lane Example

Resolution	Refresh Rate (Pixel clock)	Color Depth	Number of Data Lane*
Ш	60Hz(74.25MHz)	18/24/30/36 bit	1
HD e.g. 1280 x 720p	120Hz(148.5MHz)	18/24/30/36 bit	2
e.g. 1200 x 720p	240Hz(297MHz)	18/24/30/36 bit	4
	60Hz(148.5MHz)	18/24/30/36 bit	2
Full HD	120Hz(297MHz)	18/24/30/36 bit	4
e.g. 1920 x 1080p	240Hz(594MHz)	18/24/30/36 bit	8
	480Hz(1188MHz)	18/24/30/36 bit	16
Cinema Full HD	60Hz(185MHz)	18/24/30 bit	2
e.g. 2560 x 1080p	120Hz(370MHz)	18/24/30 bit	4
e.g. 2300 x 1000p	240Hz(740MHz)	18/24/30 bit	8
417 217	60Hz(594MHz)	18/24/30/36 bit	8
4K x 2K e.g. 3840 x 2160p	120Hz(1188MHz)	18/24/30/36 bit	16
e.g. 3040 X 2100p	240Hz(2376MHz)	18/24/30/36 bit	32

<sup>\*</sup> Another lane number could be chosen; however, for the interoperability, those are STRONGLY recommended.

#### 1.2.3.2. Data Lane Consideration

This chapter is informative only. It shows the procedure to select the minimum and maximum number of lanes necessary for the target application.

As a 1st step, [byte mode] (please refer to 2.1.1.4) is chosen from 3, 4, or 5 depending upon color depth. Literally 3, 4, or 5 byte mode conveys nominal 3, 4, or 5 byte data. For example, 10bit per color RGB image requires 30 bit data per pixel; therefore, 4 byte mode which conveys 4 byte (32 bit) is enough to carry the data.

As a 2nd step, total bit rate which is physically transmitted on V-by-One® HS line should be estimated. Because V-by-One® HS uses 8b10b encoding scheme, encoded data amount which is physically transmitted is 10bit per nominal decoded 8bit (1 byte) of original data. Multiplying [pixel clock] of the target application by encoded data amount per pixel results into [encoded total bit-rate] of V-by-One® HS transmission.

[encoded total bit-rate] (bps) = [byte mode] (byte) x 8 x 
$$\frac{10}{8}$$
 x [pixel clock] (Hz)

[encoded bit-rate per lane] can be calculated as [total bit rate] over [number of lanes] [number of lanes] should be chosen properly so that [encoded bit-rate per lane] is above 600Mbps and below 4Gbps.

[number of lanes] should be selected appropriate to signal handling in applications. For example, in case of video signal transmission, [number of lanes] is recommended to be divisor of Hactive, Hblank, and Htotal pixel number like 1, 2, 4, 8, etc. in order to help signal processing.

#### 1.2.4. HTPDN Signal

HTPDN indicates connecting condition between the transmitter and the receiver. HTPDN of the transmitter side is high when the receiver is not active or not connected. Then transmitter can enter into the power down mode. HTPDN is set to low by the receiver when receiver is active and connects to the transmitter, and then transmitter must start up and transmit CDR training pattern for link training. HTPDN is open drain output at the receiver side. Pull-up resistor is needed at the transmitter side.

HTPDN connection between the transmitter and the receiver can be omitted as an application option. In this case, HTPDN at the transmitter side should always be taken as low.




Figure 2 V-by-One® HS Link System without HTPDN Connection Schematic Diagram

#### 1.2.5. LOCKN Signal

LOCKN indicates whether the CDR PLL is in the lock state or not. LOCKN at the transmitter input is set to high by pull-up resistor when receiver is not active or at the CDR PLL training state. LOCKN is set to low by the Receiver when CDR lock is done. Then the CDR training mode finishes and transmitter shifts to the normal mode. LOCKN is open drain output at the receiver side. Pull-up resistor is needed at the transmitter side.

When HTPDN is included in an application, the LOCKN signal should only be considered when the HTPDN is pulled low by the receiver.

## 4. Guideline for Interoperability

In this chapter, guideline for interoperability is described.

## 4.1. Byte length and Color Mapping

The V-by-One® HS can be used to various types of color video format allocating D[39:0] to pixel data in packer and unpacker mapping. The color data mapping should refer to Table 11 and Table 12

Table 11 RGB/YCbCr444/RGBW/RGBY Color Data Mapping

ı	Mode	Э		er Input & ker Output	36bpp RGB /YCbCr444	30bpp RGB /YCbCr444	24bpp RGB /YCbCr444	18bpp RGB /YCbCr444	40bpp RGBW / RGBY	32bpp RGBW / RGBY
				D[0]	R/Cr[4]	R/Cr[2]	R/Cr[0]	_	R[2]	R[0]
				D[1]	R/Cr[5]	R/Cr[3]	R/Cr[1]	_	R[3]	R[1]
				D[2]	R/Cr[6]	R/Cr[4]	R/Cr[2]	R/Cr[0]	R[4]	R[2]
			D . A	D[3]	R/Cr[7]	R/Cr[5]	R/Cr[3]	R/Cr[1]	R[5]	R[3]
			Byte0	D[4]	R/Cr[8]	R/Cr[6]	R/Cr[4]	R/Cr[2]	R[6]	R[4]
				D[5]	R/Cr[9]	R/Cr[7]	R/Cr[5]	R/Cr[3]	R[7]	R[5]
				D[6]	R/Cr[10]	R/Cr[8]	R/Cr[6]	R/Cr[4]	R[8]	R[6]
				D[7]	R/Cr[11]	R/Cr[9]	R/Cr[7]	R/Cr[5]	R[9]	R[7]
				D[8]	G/Y[4]	G/Y[2]	G/Y[0]		G[2]	G[0]
		4		D[9]	G/Y[5]	G/Y[3]	G/Y[1]	_	G[3]	G[1]
		3byte Mode		D[10]	G/Y[6]	G/Y[4]	G/Y[2]	G/Y[0]	G[4]	G[2]
		Ĭ	D. 4 - 1	D[11]	G/Y[7]	G/Y[5]	G/Y[3]	G/Y[1]	G[5]	G[3]
		/te	Byte1	D[12]	G/Y[8]	G/Y[6]	G/Y[4]	G/Y[2]	G[6]	G[4]
		3b)		D[13]	G/Y[9]	G/Y[7]	G/Y[5]	G/Y[3]	G[7]	G[5]
	эpc	8		D[14]	G/Y[10]	G/Y[8]	G/Y[6]	G/Y[4]	G[8]	G[6]
	ž			D[15]	G/Y[11]	G/Y[9]	G/Y[7]	G/Y[5]	G[9]	G[7]
	4byte Mode			D[16]	B/Cb[4]	B/Cb[2]	B/Cb[0]	_	B[2]	B[0]
43				D[17]	B/Cb[5]	B/Cb[3]	B/Cb[1]	_	B[3]	B[1]
po				D[18]	B/Cb[6]	B/Cb[4]	B/Cb[2]	B/Cb[0]	B[4]	B[2]
ž			Byte2	D[19]	B/Cb[7]	B/Cb[5]	B/Cb[3]	B/Cb[1]	B[5]	B[3]
5byte Mode			Dytez	D[20]	B/Cb[8]	B/Cb[6]	B/Cb[4]	B/Cb[2]	B[6]	B[4]
5b				D[21]	B/Cb[9]	B/Cb[7]	B/Cb[5]	B/Cb[3]	B[7]	B[5]
				D[22]	B/Cb[10]	B/Cb[8]	B/Cb[6]	B/Cb[4]	B[8]	B[6]
				D[23]	B/Cb[11]	B/Cb[9]	B/Cb[7]	B/Cb[5]	B[9]	B[7]
				D[24]	(3DLR*)	(3DLR*)	_	-	R[0]	_
				D[25]	(3DEN*)	(3DEN*)	_	_	R[1]	_
				D[26]	B/Cb[2]	B/Cb[0]	-	_	G[0]	_
			Bvte3	D[27]	B/Cb[3]	B/Cb[1]	_	_	G[1]	_
			Бусез	D[28]	G/Y[2]	G/Y[0]	-	_	B[0]	_
				D[29]	G/Y[3]	G/Y[1]	_	-	B[1]	_
				D[30]	R/Cr[2]	R/Cr[0]	-	_	W/Y[0]	_
				D[31]	R/Cr[3]	R/Cr[1]	-	_	W/Y[1]	-
				D[32]	_	_	_	_	W/Y[2]	W/Y[0]
				D[33]	_	_	-	_	W/Y[3]	W/Y[1]
				D[34]	B/Cb[0]	_	-	_	W/Y[4]	W/Y[2]
			Bvte4	D[35]	B/Cb[1]	-	_	_	W/Y[5]	W/Y[3]
			5 y tc-4	D[36]	G/Y[0]	-	-	_	W/Y[6]	W/Y[4]
				D[37]	G/Y[1]	_	_	_	W/Y[7]	W/Y[5]
				D[38]	R/Cr[0]	-	_	_	W/Y[8]	W/Y[6]
L				D[39]	R/Cr[1]	-	_	_	W/Y[9]	W/Y[7]

<sup>\*</sup> Implementation specific



Table 12 YCbCr422 Color Data Mapping

	Mode	е		er Input &	32bpp	24bpp	20bpp	16bpp
	nou.		Unpac	ker Output	YCbCr422	YCbCr422	YCbCr422	YCbCr422
				D[0]	Cb/Cr[8]	Cb/Cr[4]	Cb/Cr[2]	Cb/Cr[0]
				D[1]	Cb/Cr[9]	Cb/Cr[5]	Cb/Cr[3]	Cb/Cr[1]
				D[2]	Cb/Cr[10]	Cb/Cr[6]	Cb/Cr[4]	Cb/Cr[2]
			Byte0	D[3]	Cb/Cr[11]	Cb/Cr[7]	Cb/Cr[5]	Cb/Cr[3]
			Dyteo	D[4]	Cb/Cr[12]	Cb/Cr[8]	Cb/Cr[6]	Cb/Cr[4]
				D[5]	Cb/Cr[13]	Cb/Cr[9]	Cb/Cr[7]	Cb/Cr[5]
				D[6]	Cb/Cr[14]	Cb/Cr[10]	Cb/Cr[8]	Cb/Cr[6]
				D[7]	Cb/Cr[15]	Cb/Cr[11]	Cb/Cr[9]	Cb/Cr[7]
				D[8]	Y[8]	Y[4]	Y[2]	Y[0]
		a)		D[9]	Y[9]	Y[5]	Y[3]	Y[1]
		oqe		D[10]	Y[10]	Y[6]	Y[4]	Y[2]
		3byte Mode	Byte1	D[11]	Y[11]	Y[7]	Y[5]	Y[3]
		yte	Dyter	D[12]	Y[12]	Y[8]	Y[6]	Y[4]
	d)	3b)		D[13]	Y[13]	Y[9]	Y[7]	Y[5]
	φo	`		D[14]	Y[14]	Y[10]	Y[8]	Y[6]
	Σ			D[15]	Y[15]	Y[11]	Y[9]	Y[7]
	4byte Mode			D[16]	_	_	_	_
υ				D[17]	_	_	_	_
5byte Mode				D[18]	_	_	_	_
$\geq$			Byte2	D[19]	_	_	_	_
Ϋ́			_,	D[20]	_	_	_	
5b				D[21]	_	_	_	_
				D[22]	_	_	_	_
				D[23]	-	_	_	_
				D[24]	Y[2]	_	_	_
				D[25]	Y[3]	_	_	_
				D[26]	Cb/Cr[2]	_	_	
			Byte3	D[27]	Cb/Cr[3]	-	-	
				D[28]	Y[6]	Y[2]	Y[0]	-
				D[29]	Y[7]	Y[3]	Y[1]	_
				D[30]	Cb/Cr[6]	Cb/Cr[2]	Cb/Cr[0]	
				D[31]	Cb/Cr[7]	Cb/Cr[3]	Cb/Cr[1]	_
				D[32]	Y[0]	_	_	_
				D[33]	Y[1]	_	_	_
				D[34] D[35]	Cb/Cr[0] Cb/Cr[1]		_	
			Byte4	D[35]	Y[4]	_ Y[0]		<del></del>
				D[36]	Y[5]	Y[0] Y[1]		
				D[37] D[38]	Cb/Cr[4]	Cb/Cr[0]	_	
				D[38]	Cb/Cr[4] Cb/Cr[5]	Cb/Cr[0]		
			I	บโจลไ	OD/ Or[3]	OD/ Or[1]	_	_




## 4.2. Multiple Data Lane Combination

#### 4.2.1. Allocation of Pixel to Data Lane

Depend on the data rate and pixel color depth, it is permitted to increase the data lanes. About the multiple data lanes combination, refers to Figure 27 as first recommendation. For multiple device transmission, signal space can be divided into multiple sections vertically described in the following pages and figures.

The V-by-One<sup>®</sup> HS compliant components must be implemented with at least one data lane. If the data rate of the required color depth and timing is higher than the components maximum supported data rate, additional data lane can be used. (The maximum data rate of V-by-One<sup>®</sup> HS data lane is 4Gbps per lane and the minimum is 600Mbps.) In this case, total lane count should be even number, under the condition of the fewer lane number.

The pixel number for the horizontal active and blanking term (Hactive, Hblank) should be adjusted to become the multiple number of the lane count.



<sup>\*</sup> The 1st pixel of each lane FSBP in vertical blanking period may convey 3D flag of next frame with particular assigned CTL bit

Figure 27 Allocation of Pixel to Data Lane

<sup>\*\*</sup> The 1st pixel of each lane in a frame may convey 3D flag of current frame with particular assigned bit 3DLR and 3DEN

	Lane 0	Lane 1	•••	Lane N/M-1	Lane N/M	Lane N/M+1	• • •	Lane N-1
	•	•	• • •	•	•	•	•••	•
	FSBS	FSBS	•••	FSBS	FSBS	FSBS	•••	FSBS
V	FSBP*	FSBP*	• • •	FSBP*	FSBP*	FSBP*	• • •	FSBP*
Blank	•	•	• • •	•	•	•	• • •	•
Dialik	FSBP	FSBP	• • •	FSBP	FSBP	FSBP	•••	FSBP
	FSBE_SR	FSBE_SR	• • •	FSBE_SR	FSBE_SR	FSBE_SR	• • •	FSBE_SR
	Pixel 1**	Pixel 2**	•••	Pixel N/M**	Pixel H/M+1**	Pixel H/M+2**	•••	Pixel (M-1)H/M+N/M**
	Pixel N/M+1	Pixel N/M+2	•••	Pixel 2N/M	Pixel H/M+N/M+1	Pixel H/M+N/M+2	•••	Pixel (M-1)H/M+2N/M
Line 1≺	•	•	•••	•	•	•	•••	•
	•	•	•••	•	•	•	•••	•
	•	•	•••	•	•	•	•••	•
	FSBS	FSBS	• • •	FSBS	FSBS	FSBS	•••	FSBS
н 📗	FSBP	FSBP	• • •	FSBP	FSBP	FSBP	•••	FSBP
Blank	•	•	•••	•	•	•	•••	•
Dialik	FSBP	FSBP	•••	FSBP	FSBP	FSBP	•••	FSBP
	FSBE	FSBE	•••	FSBE	FSBE	FSBE	•••	FSBE
	Pixel 1	Pixel 2	•••	Pixel N/M	Pixel H/M+1	Pixel H/M+2	•••	Pixel (M-1)H/M+N/M
	Pixel N/M+1	Pixel N/M+2	•••	Pixel 2N/M	Pixel H/M+N/M+1	Pixel H/M+N/M+2	•••	Pixel (M-1)H/M+2N/M
Line 2≺	•	•	•••	•	•	•	•••	•
1	•	•	•••	•	•	•	•••	•
	•	•	•••	•	•	•	•••	•
!	FSBS	FSBS	•••	FSBS	FSBS	FSBS	•••	FSBS
			•••				•••	
			•••				•••	
			•••				•••	
i	FSBE_SR	FSBE_SR	•••	FSBE_SR	FSBE_SR	FSBE_SR	•••	FSBE_SR
	***************************************				an a			i i comi i i

<sup>\*</sup> The 1st pixel of each lane FSBP in vertical blanking period may convey 3D flag of next frame with particular assigned CTL bit \*\* The 1st pixel of each lane in a frame may convey 3D flag of current frame with particular assigned bit 3DLR and 3DEN

Figure 28 N Lane Data with M Section Allocation in Frame (Horizontal Active : H pixels)

_	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6	Lane 7
	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS
V J	FSBP*	FSBP*	FSBP*	FSBP*	FSBP*	FSBP*	FSBP*	FSBP*
Blank	•	•	•	•	•	•	•	•
Ĺ	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR
۲	Pixel 1**	Pixel 2**	Pixel 481**	Pixel 482**	Pixel 961**	Pixel 962**	Pixel 1441**	Pixel 1442**
Line 1⊀	Pixel 3	Pixel 4	Pixel 483	Pixel 484	Pixel 963	Pixel 964	Pixel 1443	Pixel 1444
רוופ ו	•	•	•	•	•	•	•	•
Ĺ	Pixel 479	Pixel 480	Pixel 959	Pixel 960	Pixel 1439	Pixel 1440	Pixel 1919	Pixel 1920
н Г	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS
Blank	•	•	•	•	•	•	•	•
Dialik [	FSBE	FSBE	FSBE	FSBE	FSBE	FSBE	FSBE	FSBE
	Pixel 1	Pixel 2	Pixel 481	Pixel 482	Pixel 961	Pixel 962	Pixel 1441	Pixel 1442
Line 2≺	Pixel 3	Pixel 4	Pixel 483	Pixel 484	Pixel 963	Pixel 964	Pixel 1443	Pixel 1444
	•	•	•	•	•	•	•	•
Ĺ	Pixel 479	Pixel 480	Pixel 959	Pixel 960	Pixel 1439	Pixel 1440	Pixel 1919	Pixel 1920
	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS

<sup>\*</sup> The 1st pixel of each lane FSBP in vertical blanking period may convey 3D flag of next frame with particular assign \*\* The 1st pixel of each lane in a frame may convey 3D flag of current frame with particular assigned bit 3DLR and 3.

Figure 29 8 Lane Data with 4 Section Allocation Example (Horizontal Active : 1920 pixels)

For the DTV application, data lane number in Table 1 is STRONGLY recommended for interoperability.

## Abridged Edition



V-by-One® HS Standard\_Ver.1.52

## 4.2.2. Inter-lane Skewing

Allowable inter-lane skew is defined as tRISK. Refer to section 3.3.

V-by-One® HS transmitter is not required to make any intentional inter-lane skew between lanes.

#### 4.2.3. RGB+CMY Color Mode

If the transmitter and the receiver adopt the RGB+CMY (6 color mode) transmission, twice of the lanes are used for the RGB and CMY. In the CMY lanes, the positions of the C data, M data, and Y data are mapped at the positions of the R data, G data, and B data in the Table 11, respectively.

#### 4.3. 3D Frame Identification

3D display may have identification on every frame. Methods to label 3D information on frame are described. The description of 3D data allocation in this chapter is informative. Actual application may be different. 2 possible alternatives are introduced in this chapter; however, to apply both methods at the same time does not have to be required. Users have to choose one explicit method for their application.

#### 4.3.1. 3D Flag on Blanking Period

Packer and unpacker data mapping in Table 2 and Table 3 show that there is a potential to send arbitrary data on V-by-One® HS during blanking period. One way to carry 3D information is to make use of CTL data mapping. Use of CTL<1:0> is implementation specific.

#### 4.3.1.1. CTL Data Allocation to 3D Flag

It is suggested that CTL<0> and CTL<1> be used for 3D signaling. These signals correspond to CTL<1:0> in Table 2 and Table 3.

CTL<0> = Left/Right Indicator

 $CTL<0> = high (1) \rightarrow the next frame is the left view$ 

 $CTL<0> = low (0) \rightarrow the next frame is the right view$ 

CTL<1> = 3D Mode Enable

 $CTL<1> = high (1) \rightarrow 3D$  video is being transmitted

 $CTL<1> = low(0) \rightarrow 2D$  video is being transmitted

#### 4.3.1.2. CTL Data Timing of 3D Flag

CTL<1:0> of the first pixel of the FSBP on each lane in vertical blanking period is recommended to be used for processing on receiver side.

It is recommended to apply to the active video that immediately follows the vertical blanking period.




Figure 30 Schematic Diagram of 3D Flag on Blanking Period

#### 4.3.2. 3D Flag on DE Active Period

The color data mapping in Table 11 and Table 12 show that there are unused bits depending on the colors and byte mode used. It is possible (and allowable) to make use of these unused bits to carry the 3D information. Use of 3DLR and 3DEN is implementation specific.

#### 4.3.2.1. Color Data Mapping Allocation to 3D Flag

3D information can be conveyed using the 3DLR and 3DEN bits in Table 11 The 30bpp RGB/YCbCr 4 byte mode and 36bpp RGB/YCbCr 5 byte of Table 11 show the recommended placement of these controls.

3DLR = Left/Right Indicator

3DLR = high (1)  $\rightarrow$  the next frame is the left view

 $3DLR = low(0) \rightarrow the next frame is the right view$ 

3DEN = 3D Mode Enable

 $3DEN = high(1) \rightarrow 3D \text{ video is being transmitted}$ 

 $3DEN = low(0) \rightarrow 2D$  video is being transmitted

#### 4.3.2.2. Color Data Mapping Timing of 3D Flag

3DLR and 3DEN of the first pixel on each lane in particular frame is recommended to be used for processing.

It is recommended to apply 3D flag to the current frame.




Figure 31 Schematic Diagram of 3D Flag on DE Active Period



## 4.4. Countermeasure against Frequency Change

Some systems have unavoidable frequency change during operation when it is supposed to keep particular frequency for continuous stream. Because V-by-One® HS is the signal stream whose speed depending on inputted clock frequency, this frequency change during operation can result into undesired visible error. In order to avoid harmful situation, possible options are presented in this section.

First method is to stop data stream completely as described in 2.2.4 case (a) before changing frequency and restart link with the new frequency. This method can avoid signal unstable period in whole system.

Second method is to make frequency anomaly slow and easy enough even if it is undesired when it is originally supposed to keep particular frequency.

Third method is to place short time frequency anomaly occasion on long enough invisible blanking period when it is originally supposed to keep particular frequency. Frequency shift may cause unstable signal and require recovery time, while blanking period could prevent this unstable situation from actual visible experience at maximum extent. Possible example is shown below. Early stage of FSBP in vertical blanking period is one reasonable recommended option for frequency change occasion.




Figure 32 Frequency Change Timing Control Recommendation

Those method described in this section requires understanding of not only discrete device implementer but also whole system architect and especially designer of transmitter or signal source device.

#### 4.5. Transmitter Output Sequence

Before CDR training, transmitter should be fixed to some voltage level in order to avoid undesired output. Otherwise, receiver operation may fail by the undesired output from the transmitter [Informative]. The detail of transmitter state diagram is shown in Figure 14.




Figure 33 Transmitter Output Sequence

## 5. Connector and Cable

This chapter shows guideline of connector and cable to connect the V-by-One® HS transmitter (e.g. video processing unit) and receiver (e.g. panel module).

## 5.1. Interoperability Order of Priority

For interoperability, the following points are STRONGLY RECOMMENDED to be paid attention to.

- Pin assignment for V-by-One® HS transmission is absolutely irreplaceable and must be fixed.
- ➤ V-by-One® HS Hot Plug Detect
- ➤ V-by-One® HS Lock Detect
- ➤ V-by-One® HS CML Ground
- ➤ V-by-One® HS Lane

The following is an example of 8 lane case. V-by-One® HS related pin assignment must be kept.

Table 13 Irreplaceable V-by-One® HS Transmission Signals on 8 Lane Pin Assignment

	Tx	Description	Rx	
Pin No.	Symbol	·	Symbol	Pin No.
51 50 49 48 47 46 45 44 41 40 39 38 37 36 35 31 32 31 30 29 22 21 20 19 18 17 16 15 14 11 10 10 10 10 10 10 10 10 10 10 10 10	Vcc Vcc Vcc Vcc Vcc Vcc (Option)  HTPDN LOCKN CML GND Tx0p CML GND Tx0p CML GND Tx1p Tx1p CML GND CML GND Tx2p CML GND Tx2p CML GND Tx2p CML GND Tx3n Tx3p CML GND Tx4n Tx4p CML GND CML GND Tx4n Tx4p CML GND CML GND Tx5n Tx5p CML GND CML GND Tx5n Tx5p CML GND CML GND Tx5n Tx5p CML GND CML GND CML GND Tx5n Tx5p CML GND CML GND Tx5n Tx5p CML GND CML GND CML GND CML GND CML GND Tx6n Tx6p CML GND CML GND CML GND Tx6n Tx6p CML GND CML GND CML GND CML GND CML GND CML GND Tx6n Tx6p CML GND CML	Supply voltage for module (User option)	Vcc Vcc Vcc Vcc Vcc Vcc (Option)	1 2 3 4 4 5 6 7 8 9 10 111 12 13 14 15 16 17 18 19 20 11 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 4 11 42 34 44 45 46 47 48 49 50 51



- If power is supplied, the following rules must be kept.
- It must be placed from Rx pin No. 1 to Rx pin No. x .with sufficient number required.
- Minimum number of power is standard defined and another (option) pins can be added to power.

The following is an example of 8 lane case. power supply pin assignment must be from Rx pin No. 1.

Table 14 Irreplaceable Power Supply Pins on 8 Lane Pin Assignment

Tx		Description	Rx	
Pin No.	Symbol		Symbol	Pin No.
<u>51</u>	Vcc	Supply voltage for module	Vcc	1
<u>50</u>	Vcc	Supply voltage for module	Vcc	2
49	Vcc	Supply voltage for module	Vcc	1 2 3 4 5
48	Vcc	Supply voltage for module	Vcc	4
47	(Option)	(User option)	(Option)	5
46	(Option)	(User option)	(Option)	6
45	(Option)	(User option)	(Option)	7
44	(Option)	(User option)	(Option)	8
43	(Option)	(User option)	(Option)	9
42	(Option)	(User option)	(Option)	10
41	(Option)	(User option)	(Option)	11
40	(Option)	(User option)	(Option)	12
39	(Option)	(User option)	(Option)	13
38	(Option)	(User option)	(Option)	14
37	(Option)	(User option)	(Option)	15
36	HTPDN	V-by-One HS Hot plug detect	HTPDN	16
35	LOCKN	V-by-One HS Lock detect	LOCKN	17
34	CML GND	V-by-One HS CML Ground	CML GND	18
33	Tx0n	V-by-One HS Lane0 (CML)	Rx0n	19
32	Tx0p	V-by-One HS Lane0 (CML)	Rx0p	20
31	CML GND	V-by-One HS CML Ground	CML GND	21
30	CML GND	V-by-One HS CML Ground	CML GND	22
29	Tx1n	V-by-One HS Lane1 (CML)	Rx1n	23
28	Tx1p	V-by-One HS Lane1 (CML)	Rx1p	24
27	CML GND	V-by-One HS CML Ground	CML GND	25
26	CML GND	V-by-One HS CML Ground	CML GND	26
25	Tx2n	V-by-One HS Lane2 (CML)	Rx2n	27
24	Tx2p	V-by-One HS Lane2 (CML)	Rx2p	28
23	CML GND	V-by-One HS CML Ground	CML GND	29
22	CML GND	V-by-One HS CML Ground	CML GND	30
21	Tx3n	V-by-One HS Lane3 (CML)	Rx3n	31
20	Tx3p	V-by-One HS Lane3 (CML)	Rx3p	32
19	CML GND	V-by-One HS CML Ground	CML GND	33
18	CML GND	V-by-One HS CML Ground	CML GND	34
17	Tx4n	V-by-One HS Lane4 (CML)	Rx4n	35
16	Tx4p	V-by-One HS Lane4 (CML)	Rx4p	36
15	CML GND	V-by-One HS CML Ground	CML GND	37
14	CML GND	V-by-One HS CML Ground	CML GND	38
13	Tx5n	V-by-One HS Lane5 (CML)	Rx5n	39
12	Тх5р	V-by-One HS Lane5 (CML)	Rx5p	40
11	CML GND	V-by-One HS CML Ground	CML GND	41
10	CML GND	V-by-One HS CML Ground	CML GND	42
9	Tx6n	V-by-One HS Lane6 (CML)	Rx6n	43
8	Тх6р	V-by-One HS Lane6 (CML)	Rx6p	44
7	CML GND	V-by-One HS CML Ground	CML GND	45
6	CML GND	V-by-One HS CML Ground	CML GND	46
5	Tx7n	V-by-One HS Lane7 (CML)	Rx7n	47
4	Tx7p	V-by-One HS Lane7 (CML)	Rx7p	48
3	CML GND	V-by-One HS CML Ground	CML GND	49
2	(Option)	(User option)	(Option)	50
1	(Option)	(User option)	(Option)	51

If system need more power supply line, another pins can be attached from (options) to power pin assignment.

Table 15 Expanded Power Supply Example on 8 Lane Pin Assignment

	Tx	Description	Rx	
Pin No.	Symbol		Symbol	Pin No.
51 50 49 48 47 46 45 44 43 42-1	Vec Vec Vec Vec Vec Vec Vec (Option)	Supply voltage for module (Added) (User option)	Vcc Vcc Vcc Vcc Vcc Vcc (Option)	<b>1 2 3 4 5 6 7 8</b> 9 10-51



- Pins originally assigned to (user option) can be used for any purpose.
- ➤ It can be another power supply in order to support consumption.
- ► It can be ground to stabilize power supply and V-by-One® HS transmission more.
- ➤ Power ground pins assigned to (user option) should be beside power supply beyond 1 N/C pin
- It can be another control signals like I2C, SPI, GPIO or other user defined transmission.
- ➤ If there is remainder of (option) pins, those are supposed to be assigned to ground.

The following is an example of 8 lane case. There are 13 user option pins which can be used arbitrary.

Table 16 Multi Purpose User Option Pins on 8 Lane Pin Assignment

	Tx	Description	Rx	
Pin No.	Symbol		Symbol	Pin No.
51	Vcc	Supply voltage for module	Vcc	1
50	Vcc	Supply voltage for module	Vcc	2
49	Vcc	Supply voltage for module	Vcc	3
48	Vcc	Supply voltage for module	Vcc	4
<u>47</u>	(Option)	(User option)	(Option)	4 5 6 7 8 9 10 11 12 13 14 15 16
46	(Option)	(User option)	(Option)	<u>6</u>
<u>45</u>	(Option)	(User option)	(Option)	<u>7</u>
44	(Option)	(User option)	(Option)	8
47 46 45 44 43 42 41 40 38 37 36	(Option)	(User option)	(Option)	9
42	(Option)	(User option)	(Option)	<u>10</u>
<u>41</u>	(Option)	(User option)	(Option)	<u>11</u>
<u>40</u>	(Option)	(User option)	(Option)	<u>12</u>
<u>39</u>	(Option)	(User option)	(Option)	<u>13</u>
<u>38</u>	(Option)	(User option)	(Option)	<u>14</u>
<u>37</u>	(Option)	(User option)	(Option)	<u>15</u>
	HTPDN	V-by-One HS Hot plug detect	HTPDN	
35	LOCKN	V-by-One HS Lock detect	LOCKN	17
34	CML GND	V-by-One HS CML Ground	CML GND	18
33	Tx0n	V-by-One HS Lane0 (CML)	Rx0n	19
32	Tx0p	V-by-One HS Lane0 (CML)	Rx0p	20
31	CML GND	V-by-One HS CML Ground	CML GND	21
30	CML GND	V-by-One HS CML Ground	CML GND	22
29	Tx1n	V-by-One HS Lane1 (CML)	Rx1n	23
28	Tx1p	V-by-One HS Lane1 (CML)	Rx1p	24
27	CML GND	V-by-One HS CML Ground	CML GND	25
26	CML GND	V-by-One HS CML Ground	CML GND	26
25	Tx2n	V-by-One HS Lane2 (CML)	Rx2n	27
24	Tx2p	V-by-One HS Lane2 (CML)	Rx2p	28
23	CML GND	V-by-One HS CML Ground	CML GND	29
22 21	CML GND	V-by-One HS CML Ground	CML GND	30 31
	Tx3n	V-by-One HS Lane3 (CML)	Rx3n	
20 19	Tx3p	V-by-One HS Lane3 (CML)	Rx3p	32 33
18	CML GND CML GND	V-by-One HS CML Ground	CML GND CML GND	34
17	Tx4n	V-by-One HS CML Ground V-by-One HS Lane4 (CML)	Rx4n	35
16	Tx4p	V-by-One HS Lane4 (CML)	Rx4p	36
15	CML GND	V-by-One HS CML Ground	CML GND	37
14	CML GND	V-by-One HS CML Ground	CML GND	38
13	Tx5n	V-by-One HS Lane5 (CML)	Rx5n	39
12	Tx5p	V-by-One HS Lanes (CML)	Rx5p	40
11	CML GND	V-by-One HS CML Ground	CML GND	41
10	CML GND	V-by-One HS CML Ground	CML GND	42
9	Tx6n	V-by-One HS Lane6 (CML)	Rx6n	43
8	Тхбр	V-by-One HS Lane6 (CML)	Rx6p	44
7	CML GND	V-by-One HS CML Ground	CML GND	45
6	CML GND	V-by-One HS CML Ground	CML GND	46
5	Tx7n	V-by-One HS Lane7 (CML)	Rx7n	47
4	Tx7p	V-by-One HS Lane7 (CML)	Rx7p	48
3	CML GND	V-by-One HS CML Ground	CML GND	49
	(Option)	(User option)	(Option)	<u>50</u>
<u>2</u> 1	(Option)	(User option)	(Option)	51



- Multiple Rx PCBs with standard pin assignment can be connected to single carefully designed Tx PCB.
- ➤ Irreplaceable V-by-One® HS lines without HTPDN are supposed to be simply linked to Tx PCB node
- Tx HTPDN node should have two options to be connected to FFC or to be connected to Tx PCB GND
- ➤ Irreplaceable power supply lines are supposed to be simply linked to Tx PCB node
- $\triangleright$  (Option) pins are supposed to be linked to PCB node via passive component (e.g.  $0\Omega$  resistor)
- > Tx PCB can be carefully designed in order to realize multi Rx supplier system with parts mount




Figure 34 HTPDN Circuit on Tx PCB to Multiple Rx PCBs

The following two examples are 8 lane cases. Two standard recommended assignments are shown. Tx side PCB is the same one for both cases, while Rx side PCB is different; however, both follow the standard. Mounting or unmounting passive component on Tx PCB can realize multiple Rx PCB accommodation.

Tx PCB Node via series resistor Tx PCB arrangement condition Pin No. Symbol Symbol Pin No. Vcc Vcc Vcc N/C Connected by mounting part on Tx PCB
Connected by mounting part on Tx PCB Vcc Vcc 47 46 45 44 43 42 41 40 39 38 37 5 6 7 8 9 10 11 12 13 14 15 Connected by mounting part on Tx PCB Not connected Connected by mounting part on Tx PCB GND GND GND GND Connected by mounting part on Tx PCB Connected by mounting part on Tx PCB GND SCL SDA Connected by mounting part on Tx PCB
Connected by mounting part on Tx PCB SCL SDA DC control Connected by mounting part on Tx PCB
Connected by mounting part on Tx PCB DC control DC control Connected by mounting part on Tx PCB Not Connected by unmounting part on Tx PCB Not Connected by unmounting part on Tx PCE

Table 17 Tx PCB Arrangement Example to Rx PCB #1 on 8 Lane Pin Assignment




Figure 35 Tx PCB Arrangement Example to Rx PCB #1 on 8 Lane Pin Assignment



Tx PCB N	lode via series resistor	Tx PCB arrangement condition	Rx	
Pin No.	Symbol		Symbol	Pin No.
51-50 49 48 47 465 443 422 411 419 38 35-4 35-4 31 31 31 31 31 31 31 31 31 31 31 31 31	VCC VCC VCC VCC VCC VCC VCC VCC VCC SCD GND GND GND GND SCL SDA DC control DC control DC control DC control CML GND SCL	Supply voltage for module Supply voltage for module Connected by mounting part on Tx PCB Not Connected by unmounting part on Tx PCB Not Connected by unmounting part on Tx PCB Not connected by mounting part on Tx PCB Connected by mounting part on Tx PCB Connected by mounting part on Tx PCB Not Connected by unmounting part on Tx PCB Not Connected by unmounting part on Tx PCB Not Connected by unmounting part on Tx PCB Connected by unmounting part on Tx PCB Connected by mounting part on Tx PCB	Voc Voc Voc NCC GND GND GND GND GND GND DC control	1-2 3 4 5-6-7-8 9-0 11-12 13-14-15 16 17-48 49 50

Table 18 Tx PCB Arrangement Example to Rx PCB #2 on 8 Lane Pin Assignment




Figure 36 Tx PCB Arrangement Example to Rx PCB #1 on 8 Lane Pin Assignment

Just for more information, Tx side PCB can also be designed to reverse pin assignment. For example, [pin #39 SCL, pin #40 SDA] can be inverted to [pin #39 SDA, pin #40 SCL] with carefully designed PCB and mounting several passive components at the same time.




Figure 37 Circuit to Reverse Pin Assignment on Tx PCB



## 5.2. Pin Assignments

## 5.2.1. Normal Ground Format

1,2,4, and 8-lane pin assignments are shown below.

Table 19 Normal CML Ground Format Pin Assignment

	Table 19 Normal	CMIL Ground Form	nat Pin Assignment	
Normal CML GND Format	HD60Hz RGB30bit	FHD60Hz RGB30bit	FHD120Hz RGB30bit	FHD240Hz RGB30bit
Pin No.	21pins	21pins	31pins	51pins
to Panel (Rx)				
1	Vcc	Vcc	Vcc	Vcc
2	Vcc	Vcc	Vcc	Vcc
3	(Option)	(Option)	Vcc	Vcc
4	(Option)	(Option)	(Option)	Vcc
5	(Option)	(Option)	(Option)	(Option)
6	(Option)	(Option)	(Option)	(Option)
7	(Option)	(Option)	(Option)	(Option)
8	(Option)	(Option)	(Option)	(Option)
9	(Option)	(Option)	(Option)	(Option)
10	(HTPDN*)	(HTPDN*)	(Option)	(Option)
11	LOCKN	LOCKN	(Option)	(Option)
12	CML GND	CML GND	(HTPDN*)	(Option)
13	Rx0n	Rx0n	LOCKN	(Option)
14	Rx0p	Rx0p	CML GND	(Option)
15	CML GND	CML GND	Rx0n	(Option)
16	(Option)	CML GND	Rx0p	(HTPDN*)
17	(Option)	Rx1n	CML GND	LOCKN
18	(Option)	Rx1p	CML GND	CML GND
19	(Option)	CML GND	Rx1n	Rx0n
20	(Option)	(Option)	Rx1p	Rx0p
21	(Option)	(Option)	CML GND	CML GND
22	(Option)	(Option)	CML GND	CML GND
23			Rx2n	Rx1n
23			Rx2n Rx2p	Rx1p
25				CML GND
26			CML GND CML GND	CML GND
26 27				
28			Rx3n Rx3p	Rx2n Rx2p
29			CML GND	CML GND
30				CML GND
			(Option)	
31			(Option)	Rx3n
32				Rx3p
33				CML GND
34				CML GND
35				Rx4n
36				Rx4p
37				CML GND
38				CML GND
39				Rx5n
40				Rx5p
41				CML GND
42				CML GND
43				Rx6n
44				Rx6p
45				CML GND
46				CML GND
47				Rx7n
48				Rx7p
49				CML GND
50				(Option)
51				(Option)



#### 5.2.2. Reduced Ground Format

Some systems require both a lot of user option signals or power supply pins and a lot of lanes at the same time. For that case, reduced CML ground format is presented.

Around maximum speed transmission, this reduced ground format gives only slight margin; therefore, users must pay attentions to transmitter and receiver characteristics, PCB design, and connector/harness selection so that receiver side Eye diagram is wide enough to establish V-by-One® HS transmission.

Table 20 8 Lane Connector Reduced CML Ground Format Pin Assignment

Tx		Description	Rx		
Pin No.	Symbol	ŕ	Symbol	Pin No.	
51	Vcc	Supply voltage for module	Vcc	1	
50	Vcc	Supply voltage for module	Vcc	2	
49	Vcc	Supply voltage for module	Vcc	3	
48	Vcc	Supply voltage for module	Vcc	4	
47	(Option)	(User option)	(Option)	5	
46	(Option)	(User option)	(Option)	6	
45	(Option)	(User option)	(Option)	7	
44	(Option)	(User option)	(Option)	8	
43	(Option)	(User option)	(Option)	9	
42	(Option)	(User option)	(Option)	10	
41	(Option)	(User option)	(Option)	11	
40	(Option)	(User option)	(Option)	12	
39	(Option)	(User option)	(Option)	13	
38	(Option)	(User option)	(Option)	14	
37	(Option)	(User option)	(Option)	15	
36	(Option)	(User option)	(Option)	16	
35	(Option)	(User option)	(Option)	17	
34	(Option)	(User option)	(Option)	18	
33	(Option)	(User option)	(Option)	19	
32	(Option)	(User option)	(Option)	20	
31	(Option)	(User option)	(Option)	21	
30	(Option)	(User option)	(Option)	22	
29	(Option)	(User option)	(Option)	23	
28	(Option)	(User option)	(Option)	24	
27	(HTPDN*)	(V-by-One HS Hot plug detect*)	(HTPDN*)	25	
26	LOCKN	V-by-One HS Lock detect	LOCKN	26	
25	CML GND	V-by-One HS CML Ground	CML GND	27	
24	Tx0n	V-by-One HS Lane0 (CML)	Rx0n	28	
23	Tx0p	V-by-One HS Lane0 (CML)	Rx0p	29	
22	CML GND	V-by-One HS CML Ground	CML GND	30	
21	Tx1n	V-by-One HS Lane1 (CML)	Rx1n	31	
20	Tx1p	V-by-One HS Lane1 (CML)	Rx1p	32	
19	CML GND	V-by-One HS CML Ground	CML GND	33	
18	Tx2n	V-by-One HS Lane2 (CML)	Rx2n	34	
17	Tx2p	V-by-One HS Lane2 (CML)	Rx2p	35	
16	CML GND	V-by-One HS CML Ground	CML GND	36	
15	Tx3n	V-by-One HS Lane3 (CML)	Rx3n	37	
14	Tx3p	V-by-One HS Lane3 (CML)	Rx3p	38	
13	CML GND	V-by-One HS CML Ground	CML GND	39	
12	Tx4n	V-by-One HS Lane4 (CML)	Rx4n	40	
11	Tx4p	V-by-One HS Lane4 (CML)	Rx4p	41	
10	CML GND	V-by-One HS CML Ground	CML GND	42	
9	Tx5n	V-by-One HS Lane5 (CML)	Rx5n	43	
8	Tx5p	V-by-One HS Lane5 (CML)	Rx5p	44	
7	CML GND	V-by-One HS CML Ground	CML GND	45	
6	Tx6n	V-by-One HS Lane6 (CML)	Rx6n	46	
5	Tx6p	V-by-One HS Lane6 (CML)	Rx6p	47	
4	CML GND	V-by-One HS CML Ground	CML GND	48	
3	Tx7n	V-by-One HS Lane7 (CML)	Rx7n	49	
2	Tx7p	V-by-One HS Lane7 (CML)	Rx7p	50	
1	CML GND	V-by-One HS CML Ground	CML GND	51	

<sup>\*</sup> HTPDN connection can be eliminated in prepared system and turn it into ground or other user options.



4,8,16, 32 lane pin assignments are shown below.

**Table 21 Reduced CML Ground Format Pin Assignment** 

Reduced CML GND Format	FHD120Hz RGB30bit	FHD240Hz RGB30bit	4K2K120H	z RGB30bit
Pin No.	41pins	51pins	51pins	41pins
to Panel (Rx)	'	'	,	'
1	Vcc	Vcc	Vcc	CML GND
2	Vcc	Vcc	Vcc	Rx8n
3	Vcc	Vcc	Vcc	Rx8p
4	(Option)	Vcc	Vcc	CML GND
5	(Option)	(Option)	(Option)	Rx9n
6	(Option)	(Option)	(Option)	Rx9p
7	(Option)	(Option)	(Option)	CML GND
8	(Option)	(Option)	(Option)	Rx10n
9	(Option)	(Option)	(Option)	Rx10p
10	(Option)	(Option)	(Option)	CML GND
11	(Option)	(Option)	(Option)	Rx11n
12	(Option)	(Option)	(Option)	Rx11p
13	(Option)	(Option)	(Option)	CML GND
14	(Option)	(Option)	(Option)	Rx12n
15	(Option)	(Option)	(Option)	Rx12p
16	(Option)	(Option)	(Option)	CML GND
17	(Option)	(Option)	(Option)	Rx13n
18	(Option)	(Option)	(Option)	Rx13p
19	(Option)	(Option)	(Option)	CML GND
20	(Option)	(Option)	(Option)	Rx14n
21	(Option)	(Option)	(Option)	Rx14p
22	(Option)	(Option)	(Option)	CML GND
23	(Option)	(Option)	(Option)	Rx15n
24	(Option)	(Option)	(Option)	Rx15p
25	(HTPDN*)	(HTPDN*)	(HTPDN*)	CML GND
26	LOCKN	LOCKN	LOCKN	(Option)
27	CML GND	CML GND	CML GND	(Option)
28	Rx0n	Rx0n	Rx0n	(Option)
29	Rx0p	Rx0p	Rx0p	(Option)
30	CML GND	CML GND	CML GND	(Option)
31	Rx1n	Rx1n	Rx1n	(Option)
32	Rx1p	Rx1p	Rx1p	(Option)
33	CML GND	CML GND	CML GND	(Option)
34	Rx2n	Rx2n	Rx2n	(Option)
35	Rx2p	Rx2p	Rx2p	(Option)
36	CML GND	CML GND	CML GND	(Option)
37	Rx3n	Rx3n	Rx3n	(Option)
38	Rx3p	Rx3p	Rx3p	(Option)
39	CML GND	CML GND	CML GND	(Option)
40	(Option)	Rx4n	Rx4n	(Option)
41	(Option)	Rx4p	Rx4p	(Option)
42	(=====)	CML GND	CML GND	(====-/
43		Rx5n	Rx5n	
44		Rx5p	Rx5p	
45		CML GND	CML GND	
46		Rx6n	Rx6n	
47		Rx6p	Rx6p	
48		CML GND	CML GND	
49		Rx7n	Rx7n	
50		Rx7p	Rx7p	
51		CML GND	CML GND	



 Table 22
 Reduced CML Ground Format Pin Assignment (Continue)

Reduced CML GND Format		4K2K240Hz RGB30bit	· · · · · · · · · · · · · · · · · · ·
Pin No.	51pins	41pins	41pins
to Panel (Rx)	·		·
1	Vcc	CML GND	CML GND
2	Vcc	Rx8n	Rx20n
3	Vcc	Rx8p	Rx20p
4	Vcc	CML GND	CML GND
5	(Option)	Rx9n	Rx21n
6	(Option)	Rx9p	Rx21p
7	(Option)	CML GND	CML GND
8	(Option)	Rx10n	Rx22n
9	(Option)	Rx10p	Rx22p
10	(Option)	CML GND	CML GND
11	(Option)	Rx11n	Rx23n
12	(Option)	Rx11p	Rx23p
13	(Option)	CML GND	CML GND
14	(Option)	Rx12n	Rx24n
15	(Option)	Rx12p	Rx24p
16	(Option)	CML GND	CML GND
17	(Option)	Rx13n	Rx25n
18	(Option)	Rx13p	Rx25p
19	(Option)	CML GND	CML GND
20	(Option)	Rx14n	Rx26n
21	(Option)	Rx14p	Rx26p
22	(Option)	CML GND	CML GND
23	(Option)	Rx15n	Rx27n
24	(Option)	Rx15p	Rx27p
25	(HTPDN*)	CML GND	CML GND
26	LOCKN	Rx16n	Rx28n
27	CML GND	Rx16p	Rx28p
28	Rx0n	CML GND	CML GND
29	Rx0p	Rx17n	Rx29n
30	CML GND	Rx17p	Rx29p
31	Rx1n	CML GND	CML GND
32	Rx1p	Rx18n	Rx30n
33	CML GND	Rx18p	Rx30p
34	Rx2n	CML GND	CML GND
35	Rx2p	Rx19n	Rx31n
36	CML GND	Rx19p	Rx31p
37	Rx3n	CML GND	CML GND
38	Rx3p	(Option)	(Option)
39	CML GND	(Option)	(Option)
40	Rx4n	(Option)	(Option)
41	Rx4p	(Option)	(Option)
42	CML GND	(=====)	(===/
43	Rx5n		
44	Rx5p		
45	CML GND		
46	Rx6n		
47	Rx6p		
48	CML GND		
49	Rx7n		
50	Rx7p		
51	CML GND		

#### Note:

Some cables like Flexible Printed Circuits (FPC) do not have the symmetric conductor layout. This means that if users connect the cable at reverse direction, i.e. Rx plug is connected to transmitter's receptacle and Tx plug to receiver's receptacle, the correct connection cannot be achieved. Users must take care with the cable direction.

## 5.3. Connector Characteristics

## 5.3.1. Electrical

Operating Current : 0.5A per pin minimumOperating Voltage : 150VAC rms, maximum

■ Voltage proof : 200VAC for minimum of 1 minute

## 5.3.2. Recommended Receptacle Interface Dimensions

0.5mm signal terminal pitch connector is recommended for interoperability.




Figure 38 PCB Mount Receptacle Drawings (Recommended)

**Table 23 Form Factor of Receptacle** 

No. of CONTACT	А	В	С	D	E	F	G	Н
21	22.85	20.46	16	10	10	16	10	19.75
31	27.85	25.46	21	15	15	21	15	24.75
41	32.85	30.46	26	20	20	26	20	29.75
51	37.85	35.46	31	25	25	31	25	34.75



## 5.4. PCB Layout Considerations

Use at least 4-layer PCB with signals, GND, power, and signals assigned for each layer. Refer to figure below.

PCB traces for the high-speed signals must be single-ended microstrip lines or coupled microstrip lines whose differential characteristic impedance is  $100\Omega$ .

Minimize the distance between traces of a differential pair (S1 of Figure 39) to maximize common mode rejection and coupling effect which works to reduce Electro-Magnetic Interference (EMI).

Route differential signal traces symmetrically.

Avoid right-angle turns or minimize the number of vias on the high speed traces because they usually cause impedance discontinuity in the transmission lines and degrade the signal integrity. Mismatch among impedances of PCB traces, connectors, or cables also caused reflection, limiting the bandwidth of the high-speed lanes.




Figure 39 PCB Cross-sectional View for Microstrip Lines

# Abridged Edition



V-by-One® HS Standard\_Ver.1.52

## 6. Glossary

## **Table 24 Glossary of Terms**

Data Lane	One Differential Signal Line
Framing Symbol	FSACTIVE, FSBS, FSBP, FSBE, and FSBE_SR are the framing symbols.  One framing symbol is transmitted at the one pixel clock The size of framing symbols is decided by the byte mode
Byte Mode	3, 4, and 5 byte mode is prepared. The byte mode is decided by the color depth and color format (RGB or YCbCr etc.)
Character	8 bit data before 8b/10 encoder and after 8b/10b decoder 10 bit data after 8b/10 encoder and before 8b/10b decoder In addition to the pixel data, special character is assigned. See Table 4.



## 7. Revision History

Date	Version	
2008/5/26	Ver. 1.0	Original (obsolete)
2008/11/22	Ver. 1.1	The color mapping is changed. The order of the pin assignment is changed. PLL loop bandwidth of the transmitter is defined. Electrical specifications are described for LOCKN and HTPDN. Clarify the inter-pair skew and intra-pair skew specifications. RGBY and RGB+CMY are added to the color mapping. Inter lane skew is specified in the chapter 4.2.2. Collected the training pattern (D10.2) frequency for link training in chapter 2.4.5.1 CDR training. Organization and wording correction and clarification. (obsolete)
2009/1/15	Ver. 1.2	The range of VDL is extended, and VOL spec. is changed. The behavior of the scrambler is corrected. Correction of the value in tRISK_INTRA and tRISK_INTER. The eye diagram and CML jitter at transmitter are relaxed. Clarify the receiver eye measurement point. Correction of the range of tTBIT and tRBIT. Correction of some typos.
2010/07/07	Ver.1.3	Scrambler/descrambler chart is corrected. LFSR proceeds with K code. Vsync "1" in ALN training allocation is corrected to 4th last pixel. ALN training period per lane is fixed independent of lane counts. No HTPDN connection option is introduced. Basic receiver eye diagram measurement point is at CML input pins. Transmitter intra-pair skew accuracy definition is conditioned and relaxed. Examples of lane number according to format (2560x1080p, 480Hz) are added. Guideline of frame ID transmission method for 3D display is added Receiver side eye diagram measurement CDR setting explanation is added. Data lane consideration chapter is added. Section "Cable Characteristics" is deleted. Recommended approach to interoperable pin assignment is explained. 16 lane connection pin assignment guideline is added. Discrepancy of pulled up voltage is corrected. Description of FSBE_SR is clarified. Connector form factor of 51 pins receptacle is added. Page numbers on table of contents are corrected. Correction of some typos. Some descriptions are added.
2011/12/15	Ver.1.4	Maximum speed is enlarged to 4Gbps. Transmitter output under Tx PLL unstable condition is defined to be fixed. Countermeasure against frequency change is additionally described. Reduced pin number pin assignment guideline is added. HTPDN/LOCKN detection voltages are loosened. Multiple vertical section transmission mode guideline is additionally described. Freedom of polarity about DE, Vsync, and Hsync is explicitly described. Detailed measurement method of Tx eye diagram is additionally described. 3D flag and its timing description are additionally described. Recommended approach to interoperable pin assignment is re-defined. Correction of some typos. Some descriptions are altered or added
ı	1	Requirement of FSBE_SR input interval is extended.
2016/11/01	Ver.1.5	every 512th FSBE ⇒ less than or equal to 512 times of FSBE input.  Input timing of Vsync='1' in ALN pattern is extended.  4th last pixel ⇒ within the last 32 pixel counts except for 1st, 30th, 31st and 32nd pixel cycle.  Transmitter output sequence is added in chapter 4.5.  Some wrong descriptions are revised.
2016/11/01 2018/06/29 2018/09	Ver.1.5 Ver.1.51 Ver. 1.52	Input timing of Vsync='1' in ALN pattern is extended.  4th last pixel ⇒ within the last 32 pixel counts except for 1st, 30th, 31st and 32nd pixel cycle.  Transmitter output sequence is added in chapter 4.5.

## Abridged Edition



V-by-One® HS Standard Ver.1.52

## 8. Notices and Requests

- 1. THIS DOCUMENT AND RELATED MATERIALS AND INFORMATION ARE PROVIDED "AS IS" WITH NO WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. THINE ASSUMES NO RESPONSIBILITY FOR ANY ERRORS CONTAINED IN THIS DOCUMENT AND HAS NO LIABILITIES OR OBLIGATIONS FOR ANY DAMAGES ARISING FROM OR IN CONNECTION WITH THE USE OF THIS DOCUMENT.
- 2. THine may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppels or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.
- 3. This material contains our copy right, know-how or other proprietary. Copying without our prior permission is prohibited.
- 4. The specifications described in this material are subject to change without prior notice.
- 5. THine shall have no obligation to provide any support, installation or other assistance with regard to the information or products made in accordance with it.
- 6. THine, V-by-One, THine logo and V-by-One logo are trademarks or registered trademarks of THine or its subsidiaries in JAPAN and other countries.