

# Reference Voltage Buffer for a 12-bit 8 MS/s SAR ADC based on hybrid RC DAC in 0.13 $\mu\text{m}$ CMOS

Umanath Kamath, Lorenzo Rota, Aldo Pena Perez,  
Bojan Markovic, Aseem Gupta,  
Camillo Tamma, Angelo Dragone  
SLAC National Accelerator Lab, Menlo Park, CA.  
umanath@slac.stanford.edu

**Abstract**—Fast settling, accurate reference voltage buffer (RVB) are one of the key blocks of a successive approximation register (SAR) ADC. This paper presents the design of buffer, targeted for a 12-bit, 8 MS/s SAR ADC architecture which employs a hybrid RC DAC, and is implemented in 0.13  $\mu\text{m}$  CMOS. The design challenges associated with RVB, which is capable of driving a hybrid RC DAC : a popular architecture enabling area-efficient SAR architecture, is shown. The buffer operates from a 1.2V supply and consumes 760  $\mu\text{A}$  current while occupying  $1530\mu\text{m}^2$  of area. It is capable of settling to better than 12-bit accuracy within 3.9ns and has a total output noise of 87  $\mu\text{V}$ . Post-layout simulations together with the entire SAR ADC shows a ENOB of 11.5 bits thus confirming that the proposed reference voltage buffer serves the targeted application.

## I. INTRODUCTION

SAR ADC has been a popular architecture choice for data-converter design because it scales well with lower CMOS technology node as well as is low power. It only consists of an input sampling network made of switches and a capacitive charge redistribution based DAC, which together with a comparator sequentially converts the analog input to digital code. There have been numerous publications in literature discussing SAR ADC design with emphasis on improving the power and area efficiency, making them a good candidate for fast, power-efficient solution for medium resolution ADCs. One of the key component that determines the overall performance of the SAR ADC is the reference buffer which drives the DAC used to measure the input signal against. Typically such a reference voltage to the ADC can be provided by a discrete voltage reference buffer IC. In comparison, implementing an on-chip reference buffer is beneficial because it saves area on the PCB, reduces system cost and consumes lower overall power.

In this work, we present design details of RVB targeted for a 12-bit 8 MS/s SAR ADC. The paper is organized as follows. Section II describes the motivation for choice of the RVB and provides details of load i.e. hybrid DAC array used in this particular SAR ADC and its impact on the RVB design. Section III provides the design details of the proposed reference voltage buffer operation. Section IV presents the key post-layout simulation results followed by conclusion.




Fig. 1. Hybrid capacitor-resistor DAC for SAR ADC

## II. MOTIVATION FOR THE REFERENCE VOLTAGE BUFFER

The speed bottleneck in high-speed SAR ADCs which require medium-to-high resolution ( $>8$  bits) is determined by the settling time required by the DAC. SAR ADC of N-bit resolution requires N clock cycles to complete each conversion. In this work, we allocate 4 cycles for sampling the input, which translates to (N+4) cycles for overall conversion. For a 12-bit 8 MS/s, this translates to a ADC sample clock ( $f_{clk}$ ) of 128 MHz. Therefore the buffer driving the DAC is expected to settle within  $\frac{1}{2}$  LSB of 12-bit resolution in half-cycle of time period ( $T_{per} = 7.8125$  ns). For a dynamic range of 0.8V, this translates to an error below 97  $\mu\text{V}$ .

Traditionally off-chip reference drivers are employed in some applications. In the current system, the target application of the ADC is for a high-energy particle detector akin to an imager which consists of several ADC. Therefore integrated reference voltage buffers are essential. Besides it is seen that off-chip reference drivers are prone to ringing (much larger than LSB targeted) due to the associated bondwire inductance, which is in the order of few nH [1]. One way to overcome this is to ensure that the time instant of sampling is after the ringing is settled completely. This is challenging given the timing margin is decided by the overall throughput of the ADC and in most cases impossible. Alternative techniques such as using capacitors to absorb the transient ripple is not feasible as the required size is large. Therefore on-chip RVBs providing the three voltages ( $V_p, V_{cm}, V_n$ ) to the SAR ADC is required.

Power dissipation and chip area of a SAR ADC is af-

ected by the design of the DAC. One strategy to reduce this is to lower the total capacitance used to implement the DAC. Hybrid DACs are useful for efficient realization over conventional capacitive DAC [2]. N-bit hybrid DAC consists of a K-bit voltage-scaling resistive array together with M-bit charge-redistribution capacitive array ( $N=M+K$ ). For the first "M" conversions to determine the "M" most significant bits, the capacitive DAC is active followed by resistive DAC to determine the next "K" least significant bits. By using this technique, it can be seen that the overall capacitance of the DAC compared to the conventional capacitive DAC is reduced by  $2^K$ . It should be noted that in the hybrid DAC structure, the total capacitance ( $2^M \cdot C_{unit}$ ) should still satisfy the thermal noise ( $kT/C$ ) requirement as well as the mismatch requirement. Fig. 1 shows a possible implementation of hybrid DAC based SAR ADC [?]. Such a DAC architecture poses additional requirement on the reference voltage buffer. Reference voltage buffer suffers from disturbance when capacitors are charged or discharged, as well as during the transition between different impedances ,in case of hybrid DAC based SAR architecture, during cycles of conversion.

The buffer should be able to drive both capacitive and resistive loads. The absolute reference voltage magnitude should not change between the two parts of the conversion i.e. during SAR conversion of M-bits which is capacitive loading and subsequent K-bits which is resistive loading (any offset constant or varying is detrimental to the ENOB of the ADC). On-chip NMOS Source follower [1] based reference buffer provides bandwidth to recover the voltage within a limited time but at the cost of a higher supply voltage and higher power consumption. In comparison flipped voltage follower (FVF) based buffer can operate at a lower power consumption. FVF is a popular architecture for driving loads since it offers a low output impedance compared to its common-drain amplifier as well as it can drive large load currents without disturbing the transconductance of the input MOS device. This ensures good stability across different load conditions.

Conventional FVF based reference buffer consists of two parts: the voltage control generator followed by the FVF output stage. Typically the output stage is replicated to provide the required drive capability at the load. This replica output stage is not applicable if the load impedance changes (for example between capacitance and resistance in case of hybrid DAC [?]). This implies that the load should be directly driven by the output stage, as well as it requires additional negative feedback to set the output voltage to ensure the voltage does not vary during the change of impedance type in the hybrid DAC load (explained in later section). This approach was chosen over other method such as using a replica feedback [3], which relies on symmetrical load to ensure the correct output voltage.

### III. REFERENCE VOLTAGE BUFFER DESIGN

Fig. 2 shows the design of the proposed reference voltage buffer for driving the positive reference (1 V) of the SAR ADC ( $V_{refp}$ ). A complementary version is shown on the right which is used for negative reference( $V_{refn}=0.2V$ ) as well as




Fig. 2. Architecture of Reference Voltage Buffer (note : Identical node names used for representation only)

similar version for common-mode reference ( $V_{cm}=0.6V$ ). It consists of the output stage (local shunt feedback loop shown by loop "L1") which comprises a flipped voltage follower (FVF) used to provide a low impedance node driving the  $V_{refp}$  and as will be seen later has a large bandwidth to support the high-speed settling. The minimum supply required for the FVF stage is given by:

$$V_{dd_{min}} = 2 \cdot V_{dsat} + V_{thp}$$

The biasing of  $M_c$  is implemented using another negative feedback loop (shown by loop "L2") comprising of an amplifier, which takes the input from a central bandgap reference.

In Fig. 2,  $I_{bias}$  is the main bias current of the output stage and is always constant through  $M_c$  irrespective of the load current requirement.  $I_{bias}$  (410) sets the transconductance (6.7mS) of the input device  $M_c$ . The local negative feedback controls the  $V_{gs}$  of  $M_p$  so as to be able to source current  $I_{bias} + I_{load}$ . When  $V_{refp}$  changes, the transistor  $M_c$  senses this at the drain and in turn controls the gate voltage of  $M_p$ , which controls the output current thus bringing the output voltage back to  $V_{refp} = V_p$ .

$M_c$  is operated in open-loop  $V_{refp} = V_{gM_p} + V_{gsM_c}$   
 $V_{gsM_c} = \text{constant}$  since the  $I_{bias}$  is fixed.

In order to keep  $V_{refp}$  constant, we need to ensure gate of  $M_c$  is constant across PVT. This is achieved by lower bandwidth feedback loop (indicated by loop "L2"). The OTA in negative feedback regulates the gate voltage of  $M_c$  such that:  $V_{refp} = V_p$

where  $V_p$  is derived from a central bandgap. The OTA in feedback is implemented as a folded-cascode stage with a transconductance of 2mS. Decoupling capacitor  $C_{c1}$  (0.8pF) is placed at the gate of  $M_1$  so as to isolate any switching noise from coupling as a result of charge redistribution through gate-source capacitance of  $M_1$  during switching transients on

$V_{refp}$ , besides together with  $C_{c2}$  (0.2pF) ensures the FVF stage is stable during cycles of SAR conversion. The load capacitor  $C_{c1}$  also ensures the OTA is stable by establishing a dominant pole. The output impedance is given by eqn. (1), where  $g_{mc}$ ,  $r_{oc}$  are the transconductance and output resistance of  $M_c$ , while  $g_{mp}$  is transconductance of  $M_p$  and  $A$  is the open-loop gain of the feedback OTA.

$$r_{out} = (g_{m_{M_p}} * R_{op} * A * g_{m_{M_c}})^{-1} \quad (1)$$

The open-loop gain of the FVF stage is given by:

$$A_{fvf} = -g_{m_{M_p}} \cdot R_{ol} \quad (2)$$

where  $R_{ol} = R_b || (g_{M_c} \cdot R_{oc} || R_{op})$

The poles associated with the FVF [4] are at X (non-dominant) and at Y (dominant) given by:

$$\omega_Y = \frac{1}{C_y \cdot R_y}$$

$$\text{where } R_y = R_b || (g_{m_{M_p}} \cdot g_{m_{R_{omp}}} \cdot R_{o_{M_p}} \cdot R_{o_{M_c}})$$

$$\omega_X = \frac{1}{C_x \cdot R_x}$$

$$\text{where } R_x = \left[ \left( 1 + \frac{R_b}{R_{M_c}} \right) / g_{m_{M_c}} \right] || R_{o_{M_p}}$$

There is a zero formed by the load capacitance together with the switch-ON resistance of the capacitive DAC.

$$\omega_z = \frac{1}{R_{sw} \cdot C_{load}} \quad (3)$$

The load capacitance seen by the buffer is approximately 1.2 pF which is the MSB capacitance of the charge redistribution DAC through the switches of the SAR ADC. The settling time is within 3.9 ns to about 12 bit resolution. This translates to large bandwidth requirement of the FVF output stage.

The buffer needs to replenish the change in output voltage within the allotted time. This sets the slew rate as below and is provided by the Class-AB operation of the FVF.

$$\frac{\Delta V_{ref_{SAR}}}{t_{slew}} = \frac{0.8}{0.25 \cdot 3.9 \cdot 10^{-9}} = \frac{I_{out}}{C_L} \quad (4)$$

For a load capacitance of 1.2pF, the minimum output current translates to:

$$I_{out} = 984 \mu A \quad (5)$$

The negative voltage buffer ( $V_{refn} = 0.2V$ ) as well as common mode voltage buffer ( $V_{cm} = 0.6V$ ) is implemented using similar architecture as shown in Fig. 2 but using the NMOS counterpart ( $M1, M2$  are replaced by NMOS and  $I_{bias}$  is a sourcing). The specifications are similar for the  $V_{refn}$  buffer since it sees similar load as the  $V_{refp}$  buffer while the specification for common mode voltage buffer is different.

$V_{cm}$  buffer sees a larger load of approximately 4.2 pF but also has 4 cycles to settle during the initial input signal sampling, but subsequently has same settling requirement (1/2 period of sample clk) during conversion cycles.




Fig. 3. Reference Buffer settling during SAR ADC conversion




Fig. 4. Open loop Simulation of FVF loop

#### IV. SIMULATION RESULTS

Transistor level simulations of the proposed reference voltage buffer shown in Fig. 2 were completed. As first step, the stability of the buffer was evaluated. The open-loop simulation was done by breaking the loop shown by "blue" wire and output node  $V_{ref_{SAR}}$  was loaded by switches together with the capacitance of 1.2pF. This represents the performance of the output FVF loop and has the larger bandwidth. Fig. 4 shows the gain and phase plot which shows a DC open-loop gain of 48 dB with unity gain bandwidth of 412 MHz while having phase margin of 58 degrees.

The other negative feedback loop (shown in "purple" wire) used to regulate the  $V_{ctrl}$  voltage to ensure the output is set




Fig. 5. Open loop Simulation of negative feedback loop




Fig. 6. Output Noise PSD of the reference voltage buffer

to  $V_{refSAR}$  is broken to evaluate its stability. Fig. 5 shows the simulation results: DC open-loop gain of 43 dB with unity gain bandwidth of 143 MHz while having phase margin of 63 degrees. Fig. 7 shows the noise simulation of the reference voltage buffer.

Layout of the resulting reference voltage buffers ( $v_{refp}$ ,  $v_{cm}$ ,  $v_{refn}$ ) were completed and post-layout simulation done together with the complete SAR ADC.  $V_{refp}$  and  $V_{refn}$  occupy approximately  $82\mu m \cdot 27\mu m$  while the common-mode buffer ( $V_{cm}$ ) occupies  $30\mu m \cdot 51\mu m$ . Fig. 8 shows the spectrum for an input frequency of 242.19 kHz showing an ENOB of 11.5 bits.

## V. CONCLUSION

Reference voltage buffers is an important part of a SAR ADC architecture and motivation for realizing them on-chip is presented. FVF based reference voltage buffer targeted for a 12-bit 8 MS/s SAR ADC based on hybrid RC DAC is presented. The reference voltage buffer is capable of driving capacitive and resistive loads. Design details of such a reference




Fig. 7. Layout of the reference voltage buffer




Fig. 8. Transient post-layout simulation of the buffers ( $V_{refp}$ ,  $V_{cm}$ ,  $V_{refn}$ ) together with the SAR ADC

voltage buffer is presented together with related calculations. Finally simulation results of the stand-alone buffer show that it is stable and is capable of driving the targetted SAR ADC. Finally, we present the post-layout simulation results of all the three reference voltage buffers together with the SAR ADC thus highlighting that proposed design achieves the targeted ADC performance.

## REFERENCES

- [1] P. Harikumar and J. J. Wikner, "Design of a reference voltage buffer for a 10-bit 50 ms/s sar adc in 65 nm cmos," in *2015 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2015, pp. 249–252.
- [2] B. Sedighi, A. T. Huynh, E. Skafidas, and D. Micusik, "Design of hybrid resistive-capacitive dac for sar a/d converters," in *2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)*, 2012, pp. 508–511.
- [3] J. Xue, H. Ghaedrahmati, and J. Jin, "A 10-bit 160ms/s sar adc with fast-response reference voltage buffer," in *2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)*, 2018, pp. 1–3.
- [4] R. G. Carvajal, J. Ramirez-Angulo, A. J. Lopez-Martin, A. Torralba, J. A. G. Galan, A. Carlosena, and F. M. Chavero, "The flipped voltage follower: a useful cell for low-voltage low-power circuit design," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 52, no. 7, pp. 1276–1291, 2005.