

# LeapDragon ( <mark>跃龙</mark> )

# **PFC460**

Industrial Grade -24 Touch Keys 8-bit MTP MCU(FPPA<sup>™</sup>)

**Data Sheet** 

Version 0.04 Dec. 27, 2023

Copyright © 2023 by PADAUK Technology Co., Ltd., all rights reserved. 6F-6, No.1, Sec. 3, Gongdao 5th Rd., Hsinchu City 30069, Taiwan, R.O.C. TEL: 886-3-572-8688 🙀 www.padauk.com.tw



# **IMPORTANT NOTICE**

PADAUK Technology reserves the right to make changes to its products or to terminate production of its products at any time without notice. Customers are strongly recommended to contact PADAUK Technology for the latest information and verify whether the information is correct and complete before placing orders.

PADAUK Technology products are not warranted to be suitable for use in life-support applications or other critical applications. PADAUK Technology assumes no liability for such applications. Critical applications include, but are not limited to, those that may involve potential risks of death, personal injury, fire or severe property damage.

Any programming software provided by PADAUK Technology to customers is of a service and reference nature and does not have any responsibility for software vulnerabilities. PADAUK Technology assumes no responsibility for any issue caused by a customer's product design. Customers should design and verify their products within the ranges guaranteed by PADAUK Technology. In order to minimize the risks in customers' products, customers should design a product with adequate operating safeguards.



# **Table of Contents**

	vision History	
Us	age Warning	7
1.	Features	8
	1.1. Special Features.	8
	1.2. System Features	8
	1.3. CPU Features	9
	1.4. Ordering/ Package Information	9
2.	General Description and Block Diagram	10
3.	Pin Definition and Functional Description	11
4.	Central Processing Unit (CPU)	
	4.1. Functional Description	
	4.1.1. Processing Units	
	4.1.2. Program Counter	
	4.1.3. Program Structure	
	4.1.4. Arithmetic and Logic Unit	20
	4.2. Storage Memory	
	4.2.1. Program Memory – ROM	
	4.2.2. Data Memory – SRAM	
	4.2.3. System Register	
	4.2.3.1. ACC Status Flag Register( <i>FLAG</i> ), address = 0x00	
	4.2.3.2. FPPA unit Enable Register ( <i>FPPEN</i> ), address = 0x01	
	4.2.3.3. MISC Register( <i>MISC</i> ), address = 0x49	
	<ul> <li>4.3. The Stack</li> <li>4.3.1. Stack Pointer Register (<i>SP</i>), address = 0x02</li> </ul>	
	4.5.1. Stack Pointer Register (SP), address = 0x02 4.4. Code Options	
5.	Oscillator and System Clock	
5.		
	<ul> <li>5.1. Internal High RC Oscillator and Internal Low RC Oscillator</li> <li>5.2. External Crystal Oscillator</li> </ul>	
	5.2.1. External Oscillator Setting Register ( <i>EOSCR</i> ), address = 0x0F	
	5.2.2. Usages and Precautions of External Oscillator	
	5.3. System Clock and IHRC Calibration	
	5.3.1. System Clock	
	5.3.1.1. Clock Mode Register ( <i>CLKMD</i> ), address = 0x03	
	5.3.2. Frequency Calibration	
	5.3.2.1. Special Statement	
	5.3.3. System Clock Switching	35
6.	Reset	
	6.1. Power On Reset - POR	
	6.2. Low Voltage Reset - LVR	
	6.3. Watch Dog Timeout Reset	
_	6.4. External Reset Pin - PRSTB	
7.	System Operating Mode	
	7.1. Power-Save Mode ("stopexe")	
	7.2. Power-Down Mode ("stopsys")	
-	7.3. Wake-Up	
8.	Interrupt	
	8.1. Interrupt Enable Register ( <i>INTEN</i> ), address = 0x04	
	8.2. Interrupt Enable Register2 ( <i>INTEN2</i> ), address = 0x06	
	8.3. Interrupt Request Register ( <i>INTRQ</i> ), address = 0x05	
	<ul> <li>8.4. Interrupt Request Register2 (<i>INTRQ2</i>), address = 0x07</li> <li>8.5. Interrupt Edge Select Register (<i>INTEGS</i>), address = 0x5D</li> </ul>	
	<ul> <li>8.5. Interrupt Edge Select Register (<i>INTEGS</i>), address = 0x5D</li> <li>8.6. Interrupt Work Flow</li> </ul>	
	8.7. General Steps to Interrupt	
	8.8. Example for Using Interrupt	



9.	I/O	Port	50
	9.1.	IO Related Registers	
		9.1.1. Port A Digital Input Enable Register ( <i>PADIER</i> ), address = 0x4C	
		9.1.2. Port B Digital Input Enable Register ( <i>PBDIER</i> ), address = 0x4D	
		9.1.3. Port C Digital Input Enable Register ( <i>PCDIER</i> ), address = 0x4E	
		9.1.4. Port D Digital Input Enable Register ( <i>PDDIER</i> ), address = 0x4F	
		9.1.5. Port A/B/C Data Registers( <i>PA/PB/PC</i> ), address = 0x10/0x14/0x18	
		9.1.6. Port A/B/C Control Registers (PAC/PBC/PCC), address = 0x11/0x15//0x19	
		9.1.7. Port A/B/C Pull-High Registers ( <i>PAPH/PBPH/PCPH</i> ), address = 0x12/0x16/0x1A	
		9.1.8. Port A/B/C Pull-Low Register ( <i>PAPL/PBPL/PCPL</i> ), address = 0x13/0x17/0x1B	
		9.1.9. Port D Data Registers ( <i>PD</i> ), address = 0x1C	
		9.1.10. Port D Control Registers ( <i>PDC</i> ), address = 0x1D	
		9.1.11. Port D Pull-High Registers ( <i>PDPH</i> ), address = 0x1E	
		9.1.12. Port D Pull-Low Register (PDPL), address = 0x1F	
	9.2.	5 ( )/	
	•	9.2.1. IO Pin Structure	
		9.2.2. IO Pin Functions	
		9.2.2.1. IO Control Output Drive Capability Register( <i>IOHD</i> ), address = 0x5F	
		9.2.3. IO Pin Usage and Setting	
10	Tin	ner / PWM Counter	
10.	10.1		
	10.1.	10.1.1. Timer16 Introduction	
		10.1.2. Timer16 Time Out	
		10.1.3. Timer16Mode Register ( $T16M$ ), address = 0x08	
	10.2	8-bit Timer with PWM Generation (Timer2, Timer3)	
		10.2.1. Timer2, Timer3 Related Registers	
		10.2.1.1. Timer2/Timer3 Bound Register ( <i>TM2B/TM3B</i> ), address = 0x61/0x63	
		10.2.1.2. Timer2/Timer3 Counter Register (TM2CT/TM3CT), address = 0x29/0x2B	
		10.2.1.3. Timer2/Timer3 Scalar Register (TM2S/TM3S), address = 0x60/0x62	
		10.2.1.4. Timer2/Timer3 Control Register(TM2C/TM3C), address = 0x28/0x2A	
		10.2.2. Using the Timer2 to Generate Periodical Waveform	
		10.2.3. Using the Timer2 to Generate 8-bit PWM Waveform	62
		10.2.4. Using the Timer2 to Generate 6-bit PWM Waveform	63
	10.3.	11-bit PWM Generation (PWMG0/1/2)	63
		10.3.1. PWM Waveform	
		10.3.2. Hardware and Timing Diagram	
		10.3.3. Equations for 11-bit PWM Generator	65
		10.3.4. 11bit PWM Related Registers	66
		10.3.4.1. PWMG0 control Register (PWMG0C), address = 0x22	66
		10.3.4.2. PWMG0 Scalar Register (PWMG0S), address = 0x23	
		10.3.4.3. PWMG0 Duty Value High Register (PWMG0DTH), address = 0x50	
		10.3.4.4. PWMG0 Duty Value Low Register (PWMG0DTL), address = 0x51	
		10.3.4.5. PWMG0 Counter Upper Bound High Register (PWMG0CUBH), address = 0x52	
		10.3.4.6. PWMG0 Counter Upper Bound Low Register (PWMG0CUBL), address = 0x53	
		10.3.4.7. PWMG1 Control Register (PWMG1C), address = 0x24	
		10.3.4.8. PWMG2 Control Register (PWMG2C), address = 0x26	
		10.3.4.9. PWMG1/PWMG2 Scalar Register (PWMG1S/PWMG2S), address = 0x25/0x27	
		10.3.4.10. PWMG1/PWMG2 Duty Value High Register (PWMG1DTH/PWMG2DTH),	68
		10.3.4.11. PWMG1/PWMG2 Duty Value Low Register (PWMG1DTL/PWMG2DTL),	
		10.3.4.12. PWMG1/PWMG2 Counter Upper Bound High Register(PWMG1CUBH/PWMG2CUBH),.	
		10.3.4.13. PWMG1/PWMG2 Counter Upper Bound Low Register (PWMG1CUBL/PWMG2CUBL),	
		10.3.5. Examples of PWM Waveforms with Complementary Dead Zones	
	10.4.		
		10.4.1. LPWM Waveform	
		10.4.2. Hardware Diagram	
		10.4.3. Equations for 11-bit LPWM Generator	
		10.4.4. 11bit LPWM Related Registers	
		10.4.4.1. LPWMG0 Control Register (LPWMG0C), address= 0x0C	
		10.4.4.2. LPWMG1 Control Register (LPWMG1C), address = 0x0D	
		10.4.4.3. LPWMG2 Control Register (LPWMG2C), address = 0x0E	15



	10.4.4.4. LPWMG Clock Register (LPWMGCLK), address = 0x67	75
	10.4.4.5. LPWMG Counter Upper Bound High Register (LPWMGCUBH), address = 0x68	76
	10.4.4.6. LPWMG Counter Upper Bound Low Register (LPWMGCUBL), address = 0x69	
	10.4.4.7. LPWMG0/1/2 Duty Value High Register (LPWMGxDTH, x=0/1/2),	
	10.4.4.8. LPWMG0/1/2 Duty Value Low Register (LPWMGxDTL, x=0/1/2),	
	0.4.5. Examples of LPWM Waveforms with Complementary Dead Zones	
	ial Functions	
	Comparator	
	.1.1. Comparator Control Register (GPCC), address = 0x35	
	1.1.2. Comparator Selection Register ( <i>GPCS</i> ), address = 0x36	
	1.1.3. Comparator Results Triggle PWM Control Register( <i>GPC2PWM</i> ), address = 0x43	
	1.1.4. Internal Reference Voltage (Vinternal R)	
	<ul><li>1.1.5. Using the Comparator</li><li>1.1.6. Using the Comparator and Bandgap 1.20V</li></ul>	84
	VDD/2 Bias Voltage Generator	86
	Operational Amplifier (OPA) module	
	I.3.1. OPA Comparator Mode	
	I.3.2. OPA Amplifier Mode	
	I.3.3. OPA Control Register (OPAC), address = 0x33	
11	I.3.4. OPA Offset Register (OPAOFS), address = 0x34	
11.4.	Analog-to-Digital Conversion (ADC) module	
	I.4.1. The input requirement for AD conversion	
	I.4.2. Select the reference high voltage	
	.4.3. ADC clock selection	
	.4.4. Configure the analog pins	
	1.4.5. Using the ADC	
11	1.4.6. ADC Related Registers	
	11.4.6.1. ADC Control Register (ADCC), address = 0x20	
	<ul> <li>11.4.6.2. ADC Mode Register (ADCM), address = 0x21</li> <li>11.4.6.3. ADC Regulator Control Register (ADCRGC), address = 0x42</li> </ul>	
	11.4.6.4. ADC Result High Register (ADCRGC), address = 0x42	
	11.4.6.5. ADC Result Low Register (ADCRI), address = 0x4A	
11.5.	Multiplier	
	1.5.1. Multiplier Operand Register ( <i>MULOP</i> ), address = 0x2C	
	1.5.2. Multiplier Result High Byte Register ( <i>MULRH</i> ), address = 0x2D	
	Touch Function	
	.6.1. Touch Selection Register ( <i>TS</i> ), address = 0x37	
11	I.6.2. External Oscillator Setting Register (EOSCR), address = 0x0F	
11	.6.3. Touch Charge Control Register ( <i>TCC</i> ), address = 0x38	
	.6.4. Touch Key Enable 3 Register ( <i>TKE3</i> ), address = 0x39	
	.6.5. Touch Key Enable 2 Register ( <i>TKE2</i> ), address = 0x3A	
	.6.6. Touch Key Enable 1 Register ( <i>TKE1</i> ), address = 0x3B	
	.6.7. Touch Key Charge Counter High Register ( <i>TKCH</i> ), address = 0x7A	
	.6.8. Touch Key Charge Counter Low Register ( <i>TKCL</i> ), address = 0x7B	
	.6.9. Touch parameter setting register ( <i>TPS</i> ), IO address = 0x3C	
	.6.10. Touch parameter setting register 2 ( <i>TPS2</i> ), IO address = 0x3D	
	Programmable Frequency Generator (PFG)	
	1.7.2. PFG Output Pins	
	1.7.3. PFG Related Registers	
	11.7.3.1. Delta IHRC Trimming High Register ( <i>PFGRH</i> ), address = 0x30	104
	11.7.3.2. Delta IHRC Trimming Low Register ( <i>PFGRL</i> ), address = 0x31	
	11.7.3.3. PFG Control Register( $PFGC$ ), address = 0x32	
12. Notes	s for Emulation	
	ram Writing	
	Normal Programming Mode	
	On-Board Writing Mode	
	e Characteristics	
	Absolute Maximum Ratings	
17.1.		



14.2.	DC/AC Characteristics	107
14.3.	Typical ILRC frequency vs. VDD	
14.4.	Typical IHRC frequency deviation vs. VDD(calibrated to 16MHz)	
14.5.	PFG frequency deviation vs. VDD (calibrated to 36MHz)	
14.6.	Typical ILRC frequency vs. Temperature	
14.7.	Typical IHRC frequency vs. Temperature (calibrated to 16MHz)	
14.8.	PFG frequency deviation vs. Temperature (calibrated to 36MHz)	
14.9.	Typical operating current vs. VDD @ system clock = ILRC/n	
14.10.	Typical operating current vs. VDD @ system clock = IHRC/n	
	Typical operating current vs. VDD @ system clock = 32KHz EOSC / n	
	. Typical operating current vs. VDD @ system clock = 1MHz EOSC / n	
14.13.	Typical operating current vs. VDD @ system clock = 4MHz EOSC / n	
	Typical IO driving current ( $I_{OH}$ ) and sink current ( $I_{OL}$ )	
14.15.	Typical IO input high/low threshold voltage (VIH/VIL)	
14.16.	Typical resistance of IO pull high/low device	
14.17.	Typical power down current (IPD) and power save current (IPS)	
5. Inst	ructions	117
15.1.	Instruction Table	



### **Revision History**

Revis	ion	Data	Description						
			1. Amend watch dog timeout reset's description & usage warning.						
0.04	4	2023/12/27	2. Amend reset's description.						
			3. Add PFC460-Y24:SSOP24 (150mil)						

### **Usage Warning**

- There can be no overvoltage input (greater than the chip VDD voltage) at all IO pins of the chip, which will cause interference to the touch and cause abnormal touch.
  - User must read all application notes of the IC by detail before using it.

Please visit the official website to download and view the latest APN information associated with it.

http://www.padauk.com.tw/en/product/show.aspx?num=159&kw=460

(The following picture are for reference only.)

	♠ > Products	s > M series OTP M	CU > PFC460		
oducts					
		ty (±4KV) for pas	ssing safety re	gulation tests	s, ESD >
	suments Software & Tools Application Note	· //.			
Content	Description	Download (CN)	Download (EN)		
APNOO1	Output impedance of ADC analog signal source	*	<u>*</u>		
PN002	Over voltage protection	*	<u>*</u>		
PN003	Over voltage protection	*	<u>*</u>		
PN004	Semi-Automatic writing handler	<u>*</u>	*		
PN005	Effects of over voltage input to ADC	¥	÷		
\PN007	Setting up LVR level	¥	*		
APNO11	Semi-Automatic writing Handler improve writing stability	÷	*		
VPN013	Notification of crystal oscillator	Ł			
VPN015	Capacitive touch screen PCB design guide	*			
APN017	Enhance the anti-interference ability during power plug-in/out	¥			



### 1. Features

### **1.1. Special Features**

• High EFT series

Especially fit for the products that are AC powered with even using RC step-down circuit, or require strong noise immunity, or required high EFT capability (±4KV) for passing safety regulation tests.

- Operating temperature range: -40°C ~ 105°C
- ♦ ESD > 8 KV

### 1.2. System Features

- 4KW MTP program memory for four FPPA units (programming cycle at least 1,000 times)
- ◆ 512 Bytes data SRAM for four FPPA units
- One hardware 16-bit timer
- Two hardware 8-bit timers with PWM generation (Timer2/Timer3), Timer2/Timer3 also configured with NILRC oscillator. Its frequency is slower than ILRC and suitable for a more power-saving wake-up clock.
- ◆ Timer2/Timer3 PWM resolution is 6/7/8 bit
- Three hardware 11-bit PWM generators (PWMG0/PWMG1/PWMG2)
- One set triple 11bit SuLED (Super LED) PWM generators and timers(LPWMG0/LPWMG1/LPWMG2)
- Provide one PFG hardware circuit for precise frequency output
- Provide one hardware comparator
- Provide one OP Amplifier (OPA)
- Provide 1T 8x8 hardware multiplier
- ◆ 26 IO pins with optional pull-high / pull-low resistor
- Every IO pin can be configured to enable wake-up function
- For every wake-up enabled IO, two optional wake-up speed are supported: normal and fast
- Up to 24 IO pins could be selected as touch keys
- Built-in LDO hardware circuit provides 2V voltage reference for touch function
- Bandgap circuit to provide 1.20V reference voltage
- Up to 28-channel 12-bit resolution ADC with one channel comes from internal Bandgap reference voltage or 0.25\*V<sub>DD</sub>
- ◆ Provide ADC reference high voltage: external input, internal V<sub>DD</sub>, Bandgap(1.20V), 4V, 3V, 2V
- Clock sources: internal high RC oscillator (IHRC), internal low RC oscillator (ILRC) and external crystal oscillator (EOSC)
- Provide four IO output capabilities to satisfy different application requirements
  - (1) PB0 drive current could option 0/10mA, and it sink current could option 108/20mA
  - (2) PB2~PB7 drive current could option 28/10mA, and it sink current could option 75/20mA
  - (3) PA0~PA4 drive/sink current =10mA/20mA
  - (4) PA5~PA7, PB1, PC0~PC7, PD0~PD1 drive/sink current =10mA/14mA
- Built-in VDD/2 bias voltage generator to provide 5COM×21SEG dots LCD display
- 14 selectable levels of LVR reset from 2.0V to 4.5V
- 8 selectable external interrupt pins



### 1.3. CPU Features

- ◆ Operating modes: Four processing units FPPA<sup>™</sup> mode or Traditional one processing unit mode
- 104 powerful instructions
- Most instructions are 1T execution cycle
- Programmable stack pointer and adjustable stack level
- Direct and indirect addressing modes for data access. Data memories are available for use as an index pointer
- of Indirect addressing mode
- ◆ Register space, SRAM memory space and MTP space are independent

### 1.4. Ordering/ Package Information

- PFC460-S08: SOP8 (150mil);
- PFC460-S14: SOP14 (150mil);
- PFC460-S16: SOP16 (150mil);
- PFC460-S20: SOP20 (300mil);
- PFC460-H20: HTSOP20 (150mil);
- PFC460-T20: TSSOP20 (173mil);
- PFC460-S24: SOP24 (300mil);
- PFC460-Y24:SSOP24 (150mil);
- PFC460-S28: SOP28 (300mil);
- PFC460-T28: TSSOP28 (173mil);
- PFC460-Y24:SSOP24 (150mil);
- Please refer to the official website file for package size information: "Package information "



### 2. General Description and Block Diagram

The PFC460 family is an ADC-Type of PADAUK's parallel processing with touch function, fully static, MTP-based CMOS 8 bit\*2 processor array that can execute four peripheral functions in parallel. It employs RISC architecture based on patent pending FPPA<sup>™</sup> (Field Programmable Processor Array) technology and all the instructions are executed in one cycle except that some instructions are two cycles that handle indirect memory access.


4KW MTP program memory and 512 bytes data SRAM are inside for PFC460.

One up to 28 channels (including GND) 12-bit ADC is built inside the chip with one channel for internal Bandgap reference voltage or 0.25\*V<sub>DD</sub>.

C-Touch hardware circuit is built inside the PFC460, which up to 24 IO pins could be selected as touch keys.


PFC460 provides a hardware 16-bit timer, two hardware 8-bit timers with PWM generation (Timer2, Timer3), three hardware 11-bit timers with PWM generation (PWMG0/1/2) and one new triple 11-bit timer with SuLED PWM generation (LPWMG0/1/2).

PFC460 also supports a PFG frequency modulation circuit, an Operational Amplifier (OPA) and a hardware comparator, plus one VDD/2 bias voltage generator for LCD display application and one 8x8 hardware multiplier to enhance hardware capability in arithmetic function.





### 3. Pin Definition and Functional Description







PC2/PG0PWM/LPG0PWM/TK16/AD21		20 PC1/TK18/PFG/AD12
VDD/AVDD	2	19 GND/AGND
PC3/PG1PWM/LPG1PWM/TK19/AD22	3	18 PC0/PG2PWM/LPG2PWM/TK15/AD11
PA7/X1/INT0/CS0/AD20	4	17 PA0/INT0/COM2/PG0PWM/LPG0PWM/TK7/OPO/CO/AD10
PA6/X2/TK8/PFG/AD19	5	16 PA4/INT1/COM2/PG1PWM/LPG1PWM/TK6/OPIN-/OPIN+/CIN-/CIN+/AD9
PA5/PRSTB/LPG2PWM/TK17/CS1/AD18	6	15 PA3/INT1/TM2PWM/COM2/PG2PWM/LPG2PWM/TK5/OPIN-/CIN-/AD8
PB7/TM3PWM/PG1PWM/LPG1PWM/TK4/PFG/OPIN-/CIN-/AD7	7	14 PB3/PG2PWM//LPG2PWM/TK10/AD3
PB4/TM2PWM/PG0PWM//LPG0PWM/TK1/PFG/AD4	8	13 PB1/COM1/COM2/TK12/AD1/Vref
PB5/INT0/TM3PWM/COM1/PG0PWM/LPG0PWM//LPG2PWM/TK2/AD5	9	12 PB0/INT1/TM2PWM/COM1/COM2/TK11/PFG/AD0
PB6/INT1/TM3PWM/COM1/PG1PWM//LPG0PWM//PG1PWM/TK3/OPIN-/CIN-/AD6	10	11 PB2/TM2PWM/COM1/PG2PWM/LPG2PWM/TK9/AD2
	FC460-S20: SOP20 (3	
	C460-H20: HTSOP20 ( C460-T20: TSSOP20 (	
		1
PC2/PG0PWW/LPG0PWM/TK16/AD21		24 PC1/TK18/PFG/AD12
VDD/AVDD	2	23 GND/AGND
PC3/PG1PWW/LPG1PWM/TK19/AD22	2 3	22 PC0/PG2PWM/LPG2PWM/TK15/AD11
PC4/TK20/AD23	4	21 PC5/TK21/AD24
PA7/X1/INT0/CS0/AD20	5	20 PA0/INT0/COM2/PG0PWM/LPG0PWM/TK7/OPO/CO/AD10
PA6/X2/TK8/PFG/AD19	8	19 PA4/INT1/COM2/PG1PWM/LPG1PWM/TK6/OPIN-/OPIN+/CIN-/CIN+/AD9
PA2/INT0/TK14/AD17	7	18 PA1/TK13/AD16
PA5/PR STB/LPG2PWM/TK17/C S1/AD18	8	17 PA3/INT1/TM2PWM/COM2/PG2PWM/LPG2PWM/TK5/OPIN-/CIN-/AD8
PB7/TM3PWM/PG1PWM/LPG1PWM/TK4/PFG/OPIN-/CIN-/AD7	9	16 PB3/PG2PWW/LPG2PWWTK10/AD3
PB4/TM2PWM/PG0PWM//LPG0PWM/TK1/PFG/AD4	10	15 PB1/COM1/COM2/TK12/AD1/Vref
PB5/INT0/TM3PWM/COM1/PG0PWM/LPG0PWW/LPG2PWW/TK2/AD	5 11	14 PB0/INT1/TM2PWM/COM1/COM2/TK11/PFG/AD0
PB6/INT1/TM3PWM/COM1/PG1PWM//LPG0PWM//PG1PWM/TK3/OPIN-/CIN-/AD6	12	13 PB2/TM2PWM/COM1/PG2PWM/LPG2PWM/TK9/AD2
		•

PFC460-S24: SOP24 (300mil)



	28 PC1/TK18/PFG/AD12
2	27 GND/AGND
3	26 PC0/PG2PWM/LPG2PWM/TK15/AD11
4	25 PC5/TK21/AD24
5	24 PA0/INT0/COM2/PG0PWM/LPG0PWM/TK7/OPO/CO/AD10
6	23 PA4/INT1/COM2/PG1PWM/LPG1PWM/TK6/OPIN-/OPIN+/CIN-/CIN+/AD9
7	22 PA1/TK13/AD16
8	21 PA3/INT1/TM2PWM/COM2/PG2PWM/LPG2PWM/TK5/OPIN-/CIN-/AD8
9	20 PB3/PG2PWM//LPG2PWM/TK10/AD3
10	19 PB1/COM1/COM2/TK12/AD1/Vref
11	18 PC7/TK23/AD26
12	17 PB0/INT1/TM2PWM/COM1/COM2/TK11/PFG/AD0
13	16 PD1/AD28
14	15 PB2/TM2PWM/COM1/PG2PWM/LPG2PWM/TK9/AD2
	I 200
	3       4       5       6       7       8       9       10       11       12       13





Note: PFC460-Y24 pinout and S24 pinout are incompatible with each other.



Pin Name	I/O	Pull High/Low	Cryst- al	VDD/2	PWM	PFG	Touch	CS	ADC	Comp.	ΟΡΑ	Ex. Int	Ex. Reset	Pro- gram
PA0	$\checkmark$	H/L		COM2	PWMG0/ LPWMG0		TK7		AD10	со	OPO	INT0		
PA1		H/L					TK13		AD16					
PA2		H/L					TK14		AD17			INT0		
PA3	$\checkmark$	H/L		COM2	TM2PWM/ PWMG2/ LPWMG2		TK5		AD8	CIN-	OPIN-	INT1		$\checkmark$
PA4	$\checkmark$	H/L		COM2	PWMG1/ LPWMG1		TK6		AD9	CIN+/ CIN-	OPIN+/ OPIN-	INT1		
PA5		H/L			LPWMG2		TK17	CS1	AD18					
PA6		H/L	Xout				TK8		AD19					
PA7		H/L	Xin					CS0	AD20			INT0		
PB0	$\checkmark$	H/L		COM1/ COM2	TM2PWM	$\checkmark$	TK11		AD0			INT1		
PB1	$\checkmark$	H/L		COM1/ COM2			TK12		AD1/ Vref					
PB2	$\checkmark$	H/L		COM1	TM2PWM/ PWMG2/ LPWMG2		TK9		AD2					
PB3	$\checkmark$	H/L			PWMG2/ LPWMG2		TK10		AD3					
PB4	$\checkmark$	H/L			TM2PWM/ PWMG0/ LPWMG0	$\checkmark$	TK1		AD4					
PB5	V	H/L		COM1	TM3PWM/ PWMG0/ LPWMG0/ LPWMG2		TK2		AD5			INT0		
PB6	$\checkmark$	H/L		COM1	TM3PWM/ PWMG1/ LPWMG1/ LPWMG0		ТК3		AD6	CIN-	OPIN-	INT1		
PB7	$\checkmark$	H/L			TM3PWM/ PWMG1/ LPWMG1	$\checkmark$	TK4		AD7	CIN-	OPIN-			
PC0	$\checkmark$	H/L			PWMG2/ LPWMG2		TK15		AD11					
PC1		H/L					TK18		AD12					
PC2	$\checkmark$	H/L			PWMG0/ LPWMG0		TK16		AD21					
PC3	$\checkmark$	H/L			PWMG1/ LPWMG1		TK19		AD22					
PC4		H/L					TK20		AD23					
PC5		H/L					TK21		AD24					
PC6		H/L					TK22		AD25					
PC7		H/L					TK23		AD26					
PD0		H/L					TK0		AD27					
PD1		H/L							AD28					
VDD/ AVDD														$\checkmark$
GND/ AGND														$\checkmark$



Brief Description of Pin: (For other undescribed things, please refer to the relevant chapters of I/O)

- 1. All the I/O pins have: Schmitt Trigger input and CMOS voltage level.
- 2. PA5 is NOT open-drain output. Please put 33Ω resistor in series to have high noise immunity when PA5 is in input mode.
- 3. VDD is the IC power supply while AVDD is the Analog positive power supply. AVDD and VDD are double bonding internally and they have the same external pin.
- 4. GND is the IC ground pin while AGND is the Analog negative ground pin. AGND and GND are double bonding internally and they have the same external pin.
- 5. IO function is automatically deactivated when a pin is used as PWM output port.

### 4. Central Processing Unit (CPU)

### 4.1. Functional Description

There are four processing units (FPPA0 ~ FPPA3) inside the chip of PFC460. In each processing unit, it includes:

- a. its own Program Counter to control the program execution sequence
- b. its own Stack Pointer to store or restore the program counter for program execution
- c. its own accumulator
- d. status Flag to record the status of program execution.

Each FPPA unit has its own program counter and accumulator for program execution, flag register to record the status, and stack pointer for jump operation. Based on such architecture, each FPPA unit can execute its own program independently, thus parallel processing can be expected.

#### 4.1.1. Processing Units

These FPPA0 ~ FPPA3 units share the same 4KWx16bits MTP program memory, 512 bytes data SRAM and all the IO ports, these four FPPA units are operated at mutual exclusive clock cycles to avoid interference. One task switch is built inside the chip to decide which FPPA unit should be active for the corresponding cycle. The hardware diagram of FPPA units are illustrated in Fig. 1.






Fig. 1: Hardware Diagram of FPPA units

These four FPPA units are operated at mutual exclusive clock cycles and can be enabled independently.

The system performance is shared to the assigned FPPA units via *pmode* command; please refer to the description of *pomde* instruction. The bandwidth assignment is nothing to do with FPPA enable, which means that the bandwidth is also allocated to the assigned FPPA unit even though it is disabled.

Each FPPA units can be enabled or disabled by programming the *FPPA unit Enable Register*, and only FPPA0 is enabled after power-on reset. The system initialization will be started from FPPA0 and FPPA1 ~FPPA3 units can be enabled by user's program if necessary. FPPA0 ~ FPPA3 can be enabled or disabled by using any one FPPA unit, including disabled the FPPA unit itself.

#### Four FPPA units mode

Fig.2 shows the timing sequence of FPPA units for *pmode=6* which will assign the bandwidth to four FPPA units (FPPA0, FPPA1, FPPA2, FPPA3). For *pmode=6*, FPPA0, FPPA1, FPPA2 and FPPA3 will be operated at 2MHz if system clock is 8MHz, which means that each FPPA unit has quarter computing power of whole system.

For FPPA0 unit, its program will be executed once in sequence every four system clock, shown as (M-1)th, Mth, ... (M+4)th instruction. For FPPA1 unit, its program will be also executed once in sequence every four system clock, shown as (N-1)th, Nth, ... (N+3)th instructions. For FPPA2 unit, its program will be also executed once in sequence every four system clock, shown as (O-1)th, Oth, ... (O+3)th instructions. For FPPA3 unit, its program will be also executed once in sequence every four system clock, shown as (P-1)th, Pth, ... (P+3)th instructions.






Fig. 2: Hardware and Timing Diagram of four FPPA units

#### Two FPPA units mode

Fig.3 shows the timing sequence of FPPA units for *pmode*=0 which will assign the bandwidth to two FPPA units only. FPPA0 and FPPA1 each have half computing power of whole system; for *pmode*=0, FPPA0 and FPPA1 will be operated at 4MHz if system clock is 8MHz.

For FPPA0 unit, its program will be executed in sequence every other system clock, shown as (M-1)th, Mth, ... (M+4)th instruction. For FPPA1 unit, its program will be also executed in sequence every other system clock, shown as (N-1)th, Nth, ... (N+3)th instructions.






Fig. 3: Hardware and Timing Diagram of two FPPA units

#### Single FPPA unit mode

For traditional MCU user who does not need parallel processing capability, PFC460 provides single FPPA mode optional to behave as traditional MCU. After single FPPA mode is selected, FPPA1 ~ FPPA3 are always disabled and only FPPA0 is active. Fig.4 shows the timing diagram for each FPPA units, FPPA1/2/3 are always disabled and only FPPA0 active.




Fig. 4: Hardware and Timing Diagram of single FPPA unit



#### 4.1.2. Program Counter

Program Counter (PC) is the unit that contains the address of an instruction to be executed next. The program counter is automatically incremented at each instruction cycle so that instructions are retrieved sequentially from the program memory. Certain instructions, such as branches and subroutine calls, interrupt the sequence by placing a new value in the program counter. The bit width of the program counter is 16 for PFC460. After hardware reset, the program counters of FPPA0 ~ FPPA3 are 0, 1, 2, 3. Whenever an interrupt happens in FPPA0, the program counter will jump to 0x10 for interrupt service routine. Each FPPA unit has its own program counter to control the program execution sequence.

#### 4.1.3. Program Structure

#### Program structure of four FPPA units mode

After power-up, the program starting addresses of FPPA0 ~ FPPA3 are 0x000, 0x001, 0x002, 0x003. The 0x010 is the entry address of interrupt service routine, which belongs to FPPA0 only. The basic firmware structure for PFC460 is shown as Fig. 5, the program codes of four FPPA units are placed in one whole program space. Except for the initial addresses of processing units and entry address of interrupt, the memory location is not specially specified; the program codes of processing unit can be resided at any location no matter what the processing unit is. After power-up, the FPPA0Boot will be executed first, which will include the system initialization and other FPPA units enabled.



// Page 1 .romadr 0x00 // Program Begin goto FPPA0Boot; FPPA1Boot; goto FPPA2Boot: goto FPPA3Boot: aoto //-----Interrupt Service Routine------.romadr 0x010 pushaf; intrq.0; //PA.0 ISR t0sn goto ISR PA0; t0sn intrq.1; //PB.0 ISR //-----End of ISR ------//-----Begin of FPPA0 -----FPPA0Boot : //--- Initialize FPPA0 SP and so on... FPPA0Loop: goto FPPA0Loop: //----- End of FPPA0 ------

// Page 2 //----- Begin of FPPA1 ------FPPA1Boot: //--- Initialize FPPA1 SP and so on... FPPA1Loop: goto FPPA1Loop: //----- End of FPPA1 ------//----- Begin of FPPA2------FPPA2Boot: //--- Initialize FPPA2 SP and so on... FPPA2Loop: goto FPPA2Loop: //----- End of FPPA2 ------//----- Begin of FPPA3------FPPA3Boot: //--- Initialize FPPA3 SP and so on... FPPA3Loop:

... goto FPPA3Loop: //----- End of FPPA3 ------

Fig. 5: Program Structure

#### Program structure of single FPPA unit mode

After power-up, the program starting address of FPPA0 is 0x000, 0x010 is the entry address of interrupt service routine. For single FPPA unit mode, the firmware structure is same as traditional MCU. After power-up, the program will be executed from address 0x000, then continuing the program sequence.

#### 4.1.4. Arithmetic and Logic Unit

Arithmetic and Logic Unit (ALU) is the computation element to operate integer arithmetic, logic, shift and other specialized operations. The operation data can be from instruction, accumulator or SRAM data memory. Computation result could be written into accumulator or SRAM. FPPA0 ~ FPPA1 will share ALU for its corresponding operation.



### 4.2. Storage Memory

#### 4.2.1. Program Memory – ROM

The PFC460 program memory is MTP (Multiple Time Programmable), used to store data (including: data, tables and interrupt entry) and program instructions to be executed. All program codes for all FPPA units are stored in this MTP memory. The MTP program memory for PFC460 is 4K words that is partitioned as Table 1.

After reset, the initial address for FPPA0 is 0x000, 0x001 for FPPA1, 0x002 for FPPA2, 0x003 for FPPA3. The interrupt entry is 0x010 if used and interrupt function is for FPPA0 only.

The MTP memory from address 0xFE0 to 0xFFF are for system using, address space from 0x004 to 0x00F and from 0x011 to 0xFDF are user program spaces.

The last 32 addresses are reserved for system using, like checksum, serial number, etc.

Address	Function
0x000	FPPA0 reset – goto instruction
0x001	FPPA1reset – goto instruction
0x002	FPPA2 reset – goto instruction
0x003	FPPA3 reset – goto instruction
0x004	User program
•	•
0x00F	User program
0x010	Interrupt entry address
0x011	User program
•	•
0xFDF	User program
0xFE0	System Using
•	•
0xFFF	System Using

Table 1: Program Memory Organization



#### Example of Using Program Memory for Four FPPA mode

In order to have maximum flexibility for user program using, the user program memory is shared for all FPPA units, and the program space allocation is done by program compiler automatically, user does not need to specify the address if not necessary.

Table 2 shows one example of using program memory which four FPPA units are active.

Address	Function
0x000	FPPA0 reset – goto instruction (goto 0x020)
0x001	Begin of FPPA1 program
0x001	- goto instruction (goto 0x400)
0x002	Begin of FPPA2 program
0,002	– goto instruction (goto 0x5A8)
0x003	Begin of FPPA3 program
•	•
0x00F	goto 0xC00 to continue FPPA3 program
0x010	Interrupt entry address (FPPA0 only)
•	•
0x01F	End of ISR (depend on user code size)
0x020	Begin of FPPA0 user program
•	•
0x3FF	End of FPPA0 user program
0x400	Begin of FPPA1 user program
•	•
0x5A7	End of FPPA1 user program
0x5A8	Begin of FPPA2 user program
•	•
0xBFF	End of FPPA2 user program
0xC00	Continuing FPPA3 program
•	•
0xFDF	End of user program
0xFE0	System Using
•	•
0xFFF	System Using

Table 2: Example of using Program Memory for four FPPA units mode



#### Example of Using Program Memory for Two FPPA mode

Address	Function
0x000	FPPA0 reset – goto instruction (goto 0x020)
0x001	FPPA1reset – goto instruction (goto 0x7A1)
0x002	Reserved
0x003	Reserved
0x004	Not used
•	•
0x00F	Not used
0x010	Interrupt entry address(FPPA0 only)
•	•
0x01F	End of ISR (depend on user code size)
0x020	Begin of FPPA0 user program
•	•
0x7A0	End of FPPA0 user program
0x7A1	Begin of FPPA1 user program
•	•
0xF37	End of FPPA1 user program
0xF38	Not used
•	•
0xFDF	Not used
0xFE0	System Using
•	•
0xFFF	System Using

Table 3: Example of using Program Memory for two FPPA units mode

#### Example of Using Program Memory for Single FPPA mode

The entire user's program memory can be assigned to FPPA0 when single FPPA mode is selected.

Table 4 shows the example of program memory using for single FPPA unit mode.

Address	Function
0x000	FPPA0 reset
0x001	Begin of FPPA0 user program
•	•
0x00F	goto instruction (goto 0x020)
0x010	Interrupt entry address
•	• ISR
0x01F	End of ISR (depend on user code size)
0x020	user program
•	•
0xFDF	user program
0xFE0	System Using
•	•
0xFFF	System Using

Table 4: Example of using Program Memory for single FPPA mode



#### 4.2.2. Data Memory – SRAM

Fig. 6 shows the SRAM data memory organization of PFC460, all the SRAM data memory could be accessed by FPPA0 ~ FPPA3 directly with 1T clock cycle. The access of data memory can be byte or bit operation. Besides data storage, the SRAM data memory is also served as data pointer of indirect access method and the stack memory for all FPPA units.

The stack memory for each processing unit should be independent from each other, and defined in the data memory. The stack pointer is defined in the stack pointer register of each processing unit; the depth of stack memory of each processing unit is defined by the user. The arrangement of stack memory fully flexible and can be dynamically adjusted by the user.

For indirect memory access mechanism, the data memory is used as the data pointer to address the data byte. All the data memory could be the data pointer; it's quite flexible and useful to do the indirect memory access. Since the data width is 8-bit, all the 512 bytes data memory of PFC460 can be accessed by indirect access mechanism.

Bit defined in RAM: Addressed at  $0x00 \sim 0x1FF$ . However, bit defined in register space: Only addressed at  $0x00 \sim 0x3F$ .




Fig. 6: Data Memory Organization



#### 4.2.3. System Register

The register space of PFC460 is independent of SRAM space and MTP space.

The following is the PFC460 register address. For usage and description, please refer to their relevant chapters.

	onaptoro.							
	+0	+1	+2	+3	+4	+5	+6	+7
0x00	FLAG	FPPEN	SP	CLKMD	INTEN	INTRQ	INTEN2	INTRQ2
0x08	T16M	-	-	-	LPWMG0C	LPWMG1C	LPWMG2C	EOSCR
0x10	PA	PAC	PAPH	PAPL	PB	PBC	PBPH	PBPL
0x18	PC	PCC	РСРН	PCPL	PD	PDC	PDPH	PDPL
0x20	ADCC	ADCM	PWMG0C	PWMG0S	PWMG1C	PWMG1S	PWMG2C	PWMG2S
0x28	TM2C	тм2Ст	ТМЗС	ТМЗСТ	MULOP	MULRH		-
0x30	PFGRH	PFGRL	PFGC	OPAC	OPAOFS	GPCC	GPCS	TS
0x38	TCC	TKE3	TKE2	TKE1	TPS	TPS2	-	-
0x40	-	-	ADCRGC	GPC2PWMG	-	-	-	-
0x48	-	MISC	ADCRH	ADCRL	PADIER	PBDIER	PCDIER	PDDIER
0x50	PWMG0DTH	PWMG0DTL	PWMG0CUBH	PWMG0CUBL	PWMG1DTH	PWMG1DTL	PWMG1CUBH	PWMG1CUBL
0x58	PWMG2DTH	PWMG2DTL	PWMG2CUBH	PWMG2CUBL	-	INTEGS		IOHD
0x60	TM2S	TM2B	TM3S	ТМЗВ		-	-	LPWMGCLK
0x68	LPWMCUBH	LPWMCUBL	LPWMG0DTH	LPWMG0DTL	LPWMG1DTH	LPWMG1DTL	LPWMG2DTH	LPWMG2DTL
0x70	-	-	-	-	-		-	-
0x78	-	-	ТКСН	TKCL	-	-	-	-



#### 4.2.3.1. ACC Status Flag Register(*FLAG*), address = 0x00

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved. These four bits are "1" when read
3	-	R/W	OV (Overflow). This bit is set whenever the sign operation is overflow.
2		R/W	AC (Auxiliary Carry). There are two conditions to set this bit, the first one is carry out of low nibble in addition operation, and the other one is borrow from the high nibble into low nibble in subtraction operation.
1	-	R/W	C (Carry). There are two conditions to set this bit, the first one is carry out in addition operation, and the other one is borrow in subtraction operation. Carry is also affected by shift with carry instruction.
0	-	R/W	Z (Zero). This bit will be set when the result of arithmetic or logic operation is zero; Otherwise, it is cleared.

#### 4.2.3.2. FPPA unit Enable Register (FPPEN), address = 0x01

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved.
3	0	R/W	FPPA3 enable. This bit is used to enable FPPA3. 0/1: disable/enable
2	0	R/W	FPPA2 enable. This bit is used to enable FPPA2. 0/1: disable/enable
1	0	R/W	FPPA1 enable. This bit is used to enable FPPA1. 0/1: disable/enable
0	1	R/W	FPPA0 enable. This bit is used to enable FPPA0. 0/1: disable/enable

#### 4.2.3.3. MISC Register(*MISC*), address = 0x49

Bit	Reset	R/W	Description			
7	-	-	Reserved. (keep 0 for future compatibility)			
6	-	WO	O Reserved. Please set to 1 by manual.			
			Enable fast Wake up. Fast wake-up is NOT supported when EOSC is enabled.			
5	0	WO	0: Normal wake up. The wake-up time is 2048 ILRC clocks (Not for fast boot-up)			
			1: Fast wake up. The wake-up time is 32 ILRC clocks.			
4	0		Enable VDD/2 bias voltage generator			
4	0 WO	000	0 / 1: Disable / Enable			
			VDD/2bias voltage output pin selection:			
3	3 0 W	WO	0: LCD_B01256, including PB0/PB1/PB2/PB5/PB6			
			1: LCD_A034_B01, including PA0/PA3/PA4/PB0/PB1			
2	0	WO	Disable LVR function.			
2	0	000	0 / 1: Enable / Disable			
			Watch dog time out period			
			00: 8K ILRC clock period			
1 – 0	00	WO	01: 16K ILRC clock period			
			10: 64K ILRC clock period			
			11: 256K ILRC clock period			



### 4.3. The Stack

The stack pointer in each processing unit is used to point the top of the stack area where the local variables and parameters to subroutines are stored; the stack pointer register (*SP*) is located in register address 0x02. The bit number of stack pointer is 8 bit; the stack memory cannot be accessed over 256 bytes and should be defined in even positions within 256 bytes from 0x00 address. The stack memory of PFC460 for each FPPA unit can be assigned by user via stack pointer register, means that the depth of stack pointer for each FPPA unit is adjustable in order to optimize system performance. The following example shows how to define the stack in the ASM (assembly language) project:

· ROMADR 0 GOTO FPPA0	
GOTO FPPA1	
 · RAMADR 0	// Address must be less than 0x100
WORD Stack0 [1]	// one WORD
WORD Stack1 [2]	// two WORD
11	
 FPPA0: SP = Stack0;	// assign Stack0 for FPPA0 // one level call because of Stack0[1]
call function1	
 FPPA1:	
SP = Stack1;	// assign Stack1 for FPPA1
	// two level call because of Stack1[2]
call function2	

In Mini-C project, the stack calculation is done by system software, user will not have effort on it, and the example is shown as below:

void FPPA0 (void)
{
 ...
}



User can check the stack assignment in the window of program disassembling, Fig. 7 shows that the status of stack before FPPA0 execution, system has calculated the required stack space and has reserved for the program.

	20: 21: 00000	void	FPPA0 C028	(void)	GOTO	0x28
<						
<u>د</u>	21:	void	FPPAO	(void)		
	22:	{				
<>	00000	028	0030		WDRES	SET
	00000	1029	1F00		MOV A	) #0x0
	00000	)02A	0082		MOV S	SP A

Fig. 7: Stack Assignment in Mini-C project

### 4.3.1. Stack Pointer Register (*SP*), address = 0x02

Bit	Reset	R/W	Description
			Stack Pointer Register. Read out the current stack pointer, or write to change the stack
7 – 0	-	R/W	pointer. Please notice that bit 0 should be kept 0 due to program counter is 16 bits.



### 4.4. Code Options

Selection	Description
Enable	MTP content is protected 7/8 words
Disable(default)	MTP content is not protected so program can be read back
14 levels	4.5V, 4.0V, 3.75V, 3.5V, 3.3V, 3.15V, 3.0V, 2.7V, 2.5V, 2.4V, 2.3V, 2.2V, 2.1V, 2.0V
PA.0(default)	INTEN/ INTRQ.Bit0 is form PA.0
PB.5	INTEN/ INTRQ.Bit0 is form PB.5
PA.2	INTEN/ INTRQ.Bit0 is form PA.2
PA.7	INTEN/ INTRQ.Bit0 is form PA.7
PA.4(default)	INTEN/ INTRQ.Bit1 is form PA.4
PA.3	INTEN/ INTRQ.Bit1 is form PA.3
PB.0	INTEN/ INTRQ.Bit1 is form PB.0
PB.6	INTEN/ INTRQ.Bit1 is form PB.6
16MHz(default)	When <i>TMxC</i> [7:4]=0010, TMx clock source= 16 MHz (x=2/3)
32MHz	When <i>TMxC</i> [7:4]=0010, TMx clock source = 32 MHz (x=2/3)
6 Bit(default)	When $TMxS.7 = 1$ , TMx PWM resolution is 6 Bit (x=2/3)
7 Bit	When $TMxS.7 = 1$ , TMx PWM resolution is 7 Bit (x=2/3)
PB2(default)	When <i>TM2C[3:2]</i> =01, output pin is PB2
PB0	When <i>TM2C[3:2]</i> =01, output pin is PB0
Disable(default)	OPA / PWM are independent
Enable	OPA output control PWM output
16MHz(default)	When $PWMGxC.0 = 1$ , PWMGx clock source = 16 MHz (x=0/1/2)
32MHz	When $PWMGxC.0 = 1$ , PWMGx clock source = 32 MHz (x=0/1/2)
16MHz(default)	When <i>LPWMGCLK</i> .0 = 1, LPWMG clock source = 16 MHz
32MHz	When <i>LPWMGCLK</i> .0 = 1, LPWMG clock source = 32 MHz
PA.4(default)	Comparator plus input is from PA.4
PA.0	Comparator plus input is from PA.0
All_Edge(default)	The comparator will trigger an interrupt on the rising edge or falling edge
Rising_Edge	The comparator will trigger an interrupt on the rising edge
Falling_Edge	The comparator will trigger an interrupt on the falling edge
PA7(default)	Set PA7 as touch CS pin
PA5	Set PA5 as touch CS pin
Disable	Disable touch CS pin
Disable(default)	Disable EMI optimize option
Enable	The system clock will be slightly vibrated for better EMI performance
1-FPPA(default)	Single FPPA unit mode
4-FPPA	Four FPPA units mode
<u> </u>	
	Enable Disable(default) 14 levels PA.0(default) PB.5 PA.2 PA.7 PA.4(default) PA.3 PB.0 PB.0 PB.0 PB.6 16MHz(default) 32MHz 6 Bit(default) 7 Bit PB2(default) 7 Bit PB2(default) PB0 Disable(default) Enable 16MHz(default) 32MHz 16MHz(default) 32MHz PA.0 All_Edge(default) PA.0 All_Edge(default) PA.5 Disable PA5 Disable(default) PA5 Disable(default)



Option	Selection	Description		
nt	Older	Compatible with older versions (before 0.97C5)		
5 Occillator	5 Oscillator and System Clock			

### 5. Oscillator and System Clock

There are three oscillator circuits provided by PFC460: external crystal oscillator (EOSC), internal high RC oscillator (IHRC) and internal low RC oscillator (ILRC). These three oscillators are enabled or disabled by registers *EOSCR*.7, *CLKMD*.4 and *CLKMD*.2 independently.

User can choose one of these three oscillators as system clock source and use *CLKMD* register to target the desired frequency as system clock to meet different applications.

Oscillator Module	Enable / Disable
EOSC	EOSCR.7
IHRC	CLKMD.4
ILRC	CLKMD.2

Table 5: Three Oscillator Circuits provided by PFC460

### 5.1. Internal High RC Oscillator and Internal Low RC Oscillator

The frequency of IHRC / ILRC will vary by process, supply voltage and temperature. Please refer to the measurement chart for IHRC / ILRC frequency verse V<sub>DD</sub> and IHRC / ILRC frequency verse temperature.

The PFC460 writer tool provides IHRC frequency calibration (usually up to 16MHz) to eliminate frequency drift caused by factory production. ILRC has no calibration operation. For applications that require accurate timing, please do not use the ILRC clock as a reference time.

### 5.2. External Crystal Oscillator

The range of operating frequency of crystal oscillator can be from 32 KHz to 4MHz, depending on the crystal placed on; higher frequency oscillator than 4MHz is NOT supported. Fig. 8 shows the hardware connection under this application.




Fig. 8: Connection of crystal oscillator



#### 5.2.1. External Oscillator Setting Register (*EOSCR*), address = 0x0F

Bit	Reset	R/W	Description
7	0	WO	Enable external crystal oscillator. 0 / 1 : Disable / Enable
			External crystal oscillator selection.
			00 : reserved
6 – 5	00	WO	01 : Low driving capability, for lower frequency, ex: 32KHz crystal oscillator
			10 : Middle driving capability, for middle frequency, ex: 1MHz crystal oscillator
			11 : High driving capability, for higher frequency, ex: 4MHz crystal oscillator
4	-	-	Reserved.
3	-	WO	LDO output voltage option。0/1: 2.4V/2V
2	-	WO	Touch module power option 0/1: VDD/LDO
1 – 0	-	-	Reserved.

#### 5.2.2. Usages and Precautions of External Oscillator

Besides crystal, external capacitor and options of PFC460 should be fine-tuned in *EOSCR* register to have good sinusoidal waveform. The *EOSCR*.7 is used to enable crystal oscillator module. *EOSCR*.6 and *EOSCR*.5 are used to set the different driving current to meet the requirement of different frequency of crystal oscillator.

Table 6 shows the recommended values of C1 and C2 for different crystal oscillator; the measured start-up time under its corresponding conditions is also shown. Since the crystal or resonator had its own characteristic, the capacitors and start-up time may be slightly different for different type of crystal or resonator, please refer to its specification for proper values of C1 and C2.

Frequency	C1	C2	Measured Start-up time	Conditions
4MHz	4.7pF	4.7pF	6ms	(EOSCR[6:5]=11)
1MHz	10pF	10pF	11ms	(EOSCR[6:5]=10)
32KHz	22pF	22pF	450ms	(EOSCR[6:5]=01)

Table 6: Recommend values of C1 and C2 for crystal and resonator oscillators

Configuration of PA7 and PA6 when using crystal oscillator:

- (1) PA7 and PA6 are set as input;
- (2) PA7 and PA6 internal pull-high resistors are set to close;
- (3) Set PA6 and PA7 as analog inputs with the PADIER register to prevent power leakage.



**Note:** Please read the PMC-APN013 carefully. According to PMC-APN013, the crystal oscillator should be used reasonably. If the following situations happen to cause IC start-up slowly or non-startup, PADAUK Technology is not responsible for this: the quality of the user's crystal oscillator is not good, the usage conditions are unreasonable, the PCB cleaner leakage current, or the PCB layouts are unreasonable.

When using the crystal oscillator, user must pay attention to the stable time of oscillator after enabling it. The stable time of oscillator will depend on frequency, crystal type, external capacitor and supply voltage. Before switching the system to the crystal oscillator, user must make sure the oscillator is stable. The reference program is shown as below:

void	FPPA0 (void)								
ĩ	.ADJUST_IC SYSCLK=IHRC/16, IHRC=16MHz, V <sub>DD</sub> =5V 								
	\$ EOSCR Enable, 4Mhz;	// EOSCR = 0b110_00000;							
	\$ T16M EOSC, /1, BIT13;	// while T16.Bit13 0 => 1, Intrq.T16 => 1							
		// suppose crystal eosc. is stable							
	WORD count = 0; stt16 count; Intrq.T16 = 0;								
	while (! Intrq.T16) NULL; clkmd=0xB4;	// count from 0x0000 to 0x2000, then trigger INTRQ.T16 // switch system clock to EOSC;							
	clkmd.4 = 0;	// disable IHRC							
}									

Please notice that the crystal oscillator should be fully turned off before entering the Power-Down mode, in order to avoid unexpected wake-up event.



### 5.3. System Clock and IHRC Calibration

#### 5.3.1. System Clock

The clock source of system clock comes from IHRC, ILRC or EOSC, the hardware diagram of system clock in the PFC460 is shown as Fig. 9.




Fig. 9: Options of System Clock

#### 5.3.1.1. Clock Mode Register (*CLKMD*), address = 0x03

Bit	Reset	R/W	Description				
			System clock selection				
			Type 0, <i>CLKMD</i> [3]=0	Type 1, <i>CLKMD</i> [3]=1			
		R/W	000: IHRC÷4	000: IHRC/16			
			001: IHRC/2	001: IHRC/8			
7 – 5	111		010: Reserved	010: ILRC/16			
7 - 5			011: EOSC/4	011: IHRC/32			
			100: EOSC/2	100: IHRC/64			
			101: EOSC	101: EOSC/8			
			110: ILRC/4	110: ILRC/2			
			111: ILRC(default)	Others: Reserved			
4	1	R/W	IHRC oscillator Enable. 0 / 1: disable / enable				
2	3 0 1	0 R/W	Clock Type Select. This bit is used to select the clock type in bit [7:5].				
3			0 / 1: Type 0 / Type 1				
	2 1	R/W	ILRC Enable. 0 / 1: disable / enable.				
2			If ILRC is disabled, watchdog timer is also disabled.				
1	1	R/W	Watch Dog Enable. 0 / 1: disable / enable.				
0	0	R/W	Pin PA5/PRSTB function. 0 / 1: PA5 / PRSTB				



#### 5.3.2. Frequency Calibration

The IHRC frequency and Bandgap reference voltage may be different chip by chip due to manufacturing variation, PFC460 provide the IHRC frequency calibration to eliminate this variation, and this function can be selected when compiling user's program and the command will be inserted into user's program automatically.

The calibration command is shown as below:

.ADJUST\_IC SYSCLK=IHRC/(p1), IHRC=(p2)MHz, V<sub>DD</sub>=(p3)V

Where,

p1=2, 4, 8, 16, 32; In order to provide different system clock.

p2=16 ~ 18; In order to calibrate the chip to different frequency, 16MHz is the usually one.

 $p3=3.9 \sim 5.5$ ; In order to calibrate the chip under different supply voltage.

Usually, .ADJUST\_IC will be the first command after boot up, in order to set the target operating frequency whenever stating the system. The program code for IHRC frequency calibration is executed only one time that occurs in writing the codes into MTP memory; after then, it will not be executed again.

If the different option for IHRC calibration is chosen, the system status is also different after boot. As shown in table 7:

SYSCLK	CLKMD	IHRCR	Description
○ Set IHRC / 2	= 34h (IHRC / 2)	Calibrated	IHRC calibrated to 16MHz, CLK=8MHz (IHRC/2)
○ Set IHRC / 4	= 14h (IHRC / 4)	Calibrated	IHRC calibrated to 16MHz, CLK=4MHz (IHRC/4)
○ Set IHRC / 8	= 3Ch (IHRC / 8)	Calibrated	IHRC calibrated to 16MHz, CLK=2MHz (IHRC/8)
○ Set IHRC / 16	= 1Ch (IHRC / 16)	Calibrated	IHRC calibrated to 16MHz, CLK=1MHz (IHRC/16)
o Set IHRC / 32	= 7Ch (IHRC / 32)	Calibrated	IHRC calibrated to 16MHz, CLK=0.5MHz (IHRC/32)
○ Set ILRC	= E4h (ILRC / 1)	Calibrated	IHRC calibrated to 16MHz, CLK=ILRC
∘ Disable	No change	No Change	IHRC not calibrated, CLK not change, bandgap OFF

Table 7: Options for IHRC Frequency Calibration

The following shows the different states of PFC460 under different options:

#### (1) .ADJUST\_IC SYSCLK=IHRC/4, IHRC=16MHz, V<sub>DD</sub>=5V

After boot up, CLKMD = 0x14:

- a. IHRC frequency is calibrated to 16MHz@VDD=5V and IHRC module is enabled
- b. System CLK = IHRC/4 = 4MHz
- c. Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

#### (2) .ADJUST\_IC SYSCLK=IHRC/8, IHRC=16MHz, V<sub>DD</sub>=2.5V

After boot up, CLKMD = 0x3C:

- a. IHRC frequency is calibrated to 16MHz@VDD=2.5V and IHRC module is enabled
- b. System CLK = IHRC/8 = 2MHz
- c. Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode



#### (3) .ADJUST\_IC SYSCLK=ILRC, IHRC=16MHz, V<sub>DD</sub>=5V

After boot up, CLKMD = 0xE4:

- a. IHRC frequency is calibrated to 16MHz@Vpp=5V and IHRC module is disabled
- b. System CLK = ILRC
- c. Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

#### (4) .ADJUST\_IC DISABLE

After boot up, CLKMD is not changed (Do nothing):

- a. IHRC is not calibrated.
- b. System CLK = ILRC or IHRC/64
- c. Watchdog timer is enabled, ILRC is enabled, PA5 is in input mode

#### 5.3.2.1. Special Statement

- (1) The IHRC frequency calibration is performed when IC is programmed by the writer.
- (2) Because the characteristic of the Epoxy Molding Compound (EMC) would some degrees affects the IHRC frequency (either for package or COB), if the calibration is done before molding process, the actual IHRC frequency after molding may be deviated or becomes out of spec. Normally, the frequency is getting slower a bit.
- (3) It usually happens in COB package or Quick Turnover Programming (QTP). And PADAUK would not take any responsibility for this situation.
- (4) Users can make some compensatory adjustments according to their own experiences. For example, users can set IHRC frequency to be 0.5% ~ 1% higher and aim to get better re-targeting after molding.

#### 5.3.3. System Clock Switching

After IHRC calibration, the system clock of PFC460 can be switched among IHRC, ILRC and EOSC by setting the *CLKMD* register at any time, **but please notice that the original clock module can NOT be turned off at the same time as writing command to** *CLKMD* **register. For example, when switching from A clock source to B clock source, you should first switch the system clock source to B and then close the A clock source. The examples are shown as below and more information about clock switching, please refer to the "Help" -> "Application Note" -> "IC Introduction" -> "Register Introduction" ->** *CLKMD***".** 

Case 1: Switching system clock from ILRC to IHRC/4

			//	system clock is ILRC
CLKMD.4	=	1;	//	turn on IHRC first to improve anti-interference ability
CLKMD	=	0x14;	//	switch to IHRC/4, ILRC CAN NOT be disabled here
// CLKMD.2	=	0;	//	if need, ILRC CAN be disabled at this time

Case 2: Switching system clock from IHRC/4 to EOSC

			//	system clock is IHRC/4
CLKMD	=	0XB0;	//	switch to EOSC, IHRC CAN NOT be disabled here
CLKMD.4	=	0;	//	IHRC CAN be disabled at this time



Case 3: Switching system clock from IHRC/8 to IHRC/4

OX14:

... CLKMD system clock is IHRC/8, ILRC is enabled here switch to IHRC/4

Case 4: System may hang if it is to switch clock and turn off original oscillator at the same time

//

//

			//
CLKMD	=	0x10;	//
			//

system clock is ILRC

CAN NOT switch clock from ILRC to IHRC/4 and turn off ILRC oscillator at the same time

### 6. Reset

There are many causes to reset the PFC460, once reset is asserted, most of all the registers in PFC460 will be set to default values, system should be restarted once abnormal cases happen, or by jumping program counter to address 0x00.

After a power-on reset or LVR reset occurs, if VDD is greater than VDR (data storage voltage), the value of the data memory will be retained, but if the SRAM is cleared after re-power, the data cannot be retained; if VDD is less than VDR, the data The value of the memory will be turned into an unknown state that is in an indeterminate state.

If a reset occurs, and there is an instruction or syntax to clear SRAM in the program, the previous data will be cleared during program initialization and cannot be retained.

The content will be kept when reset comes from PRSTB pin or WDT timeout.

### 6.1. Power On Reset - POR

POR (Power-On-Reset) is used to reset PFC460 when power up. Time for boot-up is about 2048 ILRC clock cycles. The power up sequence is shown in the Fig. 10. Customer must ensure the stability of supply voltage after power up no matter which option is chosen.

After power-up, the SRAM data will be kept when  $VDD>V_{DR}$  (SRAM data retention voltage). However, if SRAM is cleared after power-on again, the data cannot be kept, the data memory is in an uncertain state when  $VDD=V_{DR}$ .








Fig. 11 shows the typical program flow after boot up. Please notice that the FPPA1 - FPPA3 are disabled after reset and recommend NOT enabling other FPPA units before system and FPPA0 initialization.




Fig. 11: Boot Procedure

## 6.2. Low Voltage Reset - LVR

If VDD drops below the Voltage level of LVR(Low Voltage Reset), LVR Reset will occur in the system. The LVR reset timing diagram is shown in figure 12.

After LVR reset, the SRAM data will be kept when VDD>VDR(SRAM data retention voltage). However, if SRAM is cleared after power-on again, the data cannot be kept, the data memory is in an uncertain state when VDD<VDR.




Fig. 12: Low Voltage Reset Sequence



LVR level selection is done at compile time. User must select LVR based on the system working frequency and power supply voltage to make the MCU work stably.

SYSCLK	VDD	LVR
8MHz	≧ 4.5V	4.5V
4MHz	≧ 2.7V	2.7V
2MHz	≧ 2.2V	2.2V

The following are Suggestions for setting operating frequency, power supply voltage and LVR level:

Table 8: LVR setting for reference

- (1) The setting of LVR (2.0V ~ 4.5V) will be valid just after successful power-on process.
- (2) User can set MISC.2 as "1" to disable LVR. However, V<sub>DD</sub> must be kept as exceeding the lowest working voltage of chip; Otherwise IC may work abnormally.
- (3) The LVR function will be invalid when IC in stopexe or stopsys mode.

	MISC Register ( <i>MISC</i> ), address = 0x49			
Bit	Reset	R/W	Description	
7	-	-	Reserved. (keep 0 for future compatibility)	
6	0	WO	The crystal oscillator driving current selection.	
5	0	WO	Enable fast Wake-up.	
4	0	WO	Enable VDD/2 bias voltage generator	
3	0	WO	VDD/2 bias voltage output pin selection.	
2	0	WO	Disable LVR function. 0 / 1 : Enable / Disable	
1 – 0	00	WO	Watch dog time out period: 00: 8K ILRC clock period 01: 16K ILRC clock period 10: 64K ILRC clock period 11: 256K ILRC clock period	

## 6.3. Watch Dog Timeout Reset

The watchdog timer (WDT) is a counter with clock coming from ILRC, so it will be invalid if ILRC is off. The frequency of ILRC may drift a lot due to the variation of manufacture, supply voltage and temperature. User should reserve guard band for safe operation.

Besides, watchdog is open by default, but when the program executes ADJUST\_IC, the watchdog will be closed. To use the watchdog, you need to reconfigure the open. Watchdog will be inactive once ILRC is disabled.. It is suggested to clear WDT by wdreset command after these events to ensure enough clock periods before WDT timeout.

To ensure the watchdog is cleared before the timeout overflow, the instruction *wdreset* can be used to clear the WDT within a safe time. WDT can be cleared by power-on-reset or by command *wdreset* at any time.



When WDT is timeout, PFC460 will be reset to restart the program execution. The relative timing diagram of watchdog timer is shown as Fig. 13.

The PFC460 data memory will be reserved when the WDT reset occurs.




Fig. 13: Sequence of Watch Dog Timeout reset

There are four different timeout periods of watchdog timer can be chosen by setting the *MISC*[1:0]. And watchdog timer can be disabled by *CLKMD*.1.

	Clock Mode Register( <i>CLKMD</i> ), address = 0x03			
Bit Reset R/W Description				
7 - 5	111	R/W	System clock selection	
4	1	R/W	IHRC oscillator Enable. 0 / 1: disable / enable	
3	0	R/W	Clock Type Select.	
2	1	R/W	ILRC Enable. 0 / 1: disable / enable If ILRC is disabled, watchdog timer is also disabled.	
1	1	R/W	Watch Dog Enable. 0 / 1: disable / enable	
0	0	R/W	Pin PA5/PRSTB function. 0 / 1: PA5 / PRSTB	

## 6.4. External Reset Pin - PRSTB

The PFC460 supports external reset and its external reset pin shares the same IO port with PA5. Using external reset function requires:

- (1) Set PA5 as input;
- (2) Set CLKMD.0 =1 to make PA5 as the external PRSTB input pin.

When the PRSTB pin is high, the system is in normal working state. Once the reset pin detects a low level, the system will be reset. The timing diagram of PRSTB reset is shown in figure 14.

The PFC460 data memory will be reserved when the PRSTB reset occurs.






Fig. 14: Sequence of PRSTB reset

# 7. System Operating Mode

There are three operational modes defined by hardware:

- (1) ON mode
- (2) Power-Save mode
- (3) Power-Down mode

ON mode is the state of normal operation with all functions ON.

Power-Save mode (stopexe) is the state to reduce operating current and CPU keeps ready to continue.

Power-Down mode (stopsys) is used to save power deeply.

Therefore, Power-Save mode is used in the system which needs low operating power with wake-up periodically and Power-Down mode is used in the system which needs power down deeply with seldom wake-up.



## 7.1. Power-Save Mode ("stopexe")

Using stopexe instruction to enter the Power-Save mode, only system clock is disabled, remaining all the oscillator modules be active. So only the CPU stops executing instructions. Wake-up from input pins can be considered as a continuation of normal execution.

The detail information for Power-Save mode shown below:

- (1) IHRC and oscillator modules: No change, keep active if it was enabled
- (2) ILRC oscillator modules: must remain enabled, need to start with ILRC when waking up
- (3) System clock: Disable, therefore, CPU stops execution
- (4) MTP memory is turned off.
- (5) Timer counter: Stop counting if its clock source is system clock or the corresponding oscillator module is disabled; otherwise, it keeps counting. (The Timer contains TM16, TM2/3, PWMG0/1/2, LPWMG.)
- (6) Wake-up sources:
  - a. IO toggle wake-up: IO toggling in digital input mode (*PxC* bit is 1 and *PxDIER* bit is 1)

b. Timer wake-up: If the clock source of Timer is not the SYSCLK, the system will be awakened when the Timer counter reaches the set value.

c. Comparator wake-up: It need setting GPCC.7=1 and GPCS.6=1 to enable the comparator wake-up function at the same time. Please note: the internal 1.20V bandgap reference voltage is not suitable for the comparator wake-up function.

An example shows how to use Timer16 to wake-up from "stopexe":

\$ T16M ILRC, /1, BIT8 // Timer16 setting ... WORD count = 0; STT16 count; stopexe; ...

The initial counting value of Timer16 is zero and the system will be woken up after the Timer16 counts 256 ILRC clocks.



# 7.2. Power-Down Mode ("stopsys")

Power-Down mode is the state of deeply power-saving with turning off all the oscillator modules. By using the *stopsys* instruction, this chip will be put on Power-Down mode directly. It is recommending to set *GPCC*.7=0 to disable the comparator before the command *stopsys*.

Wake-up from input pins can be considered as a continuation of normal execution. To minimize power consumption, all the I/O pins should be carefully manipulated before entering Power-Down mode.

The following shows the internal status of PFC460 in detail when *stopsys* command is issued:

- (1) All the oscillator modules are turned off
- (2) MTP memory is turned off
- (3) The contents of SRAM and registers remain unchanged
- (4) Wake-up sources:
  - a. IO toggle in digital mode (*PxDIER* bit is 1)
  - b. TM3C.NILRC wake-up: The clock source of Timer3 selects NILRC.

The reference sample program for power down mode is shown as below:

CLKMD =	0xF4;	//	change clock from IHRC to ILRC, disable watchdog timer
CLKMD.4=	0;	//	disable IHRC
while (1)			
{			
sto	opsys;	//	enter Power-Down mode
if	() break;	//	if wake-up happen and check OK, then return to high speed,
		//	else stay in Power-Down mode again.
}			
CLKMD =	0x14;	//	change clock from ILRC to IHRC/4



## 7.3. Wake-Up

After entering the Power-Down or Power-Save modes, the PFC460 can be resumed to normal operation by toggling IO pins or *TM3C*.NILRC wake-up. Other Timer wake-up are available for Power-Save mode ONLY. Table 9 shows the differences in wake-up sources between STOPSYS and STOPEXE.

Differences in wake-up sources between STOPSYS and STOPEXE						
	IO Toggle	TM3C.NILRC wake-up	Others Timer wake-up			
STOPSYS	Yes	Yes	No			
STOPEXE	Yes	Yes	Yes			

Table 9: Differences in wake-up sources between Power-Save mode and Power-Down mode

When using the IO pins to wake-up the PFC460, registers *PxDIER* should be properly set to enable the wake-up function for every corresponding pin. The time for normal wake-up is about 2048 ILRC clocks counting from wake-up event; fast wake-up can be selected to reduce the wake-up time by *MISC* register, and the time for fast wake-up is about 32 ILRC clocks from IO toggling.

Suspend mode	Wake-up mode	Wake-up time (twup) from IO toggle	
stopexe suspend		32 * T <sub>ILRC,</sub>	
or	Fast wake-up	Where TILRC is the time period of ILRC	
stopsys suspend			
stopexe suspend		2048* T <sub>ILRC</sub> ,	
or	Normal wake-up		
stopsys suspend	/	Where $T_{ILRC}$ is the clock period of ILRC	

Table 10: Differences in wake-up time between fast/normal wake-up



# 8. Interrupt

There are eleven interrupt sources for PFC460, including two external IO interrupts. The two external interrupt sources have a total of eight IO for users to choose. The details are as follows:

- External interrupt PA0/PB5/PA2/PA7 (by Code Option Interrupt Src0)
- External interrupt PB0/PA4/PA3/PB6 (by Code Option Interrupt Src1)
- ♦ ADC interrupt
- GPC interrupt
- Timer16 interrupt
- Timer2 interrupt
- Timer3 interrupt
- ◆ LPWM (SuLED PWM) interrupt
- PWMG0 interrupt
- TK\_OV interrupt
- TK\_END interrupt

Every interrupt request line to CPU has its own corresponding interrupt control bit to enable or disable it. The hardware diagram of interrupt controller is shown as Fig. 15. All the interrupt request flags are set by hardware and cleared by writing *INTRQ/INTRQ2* register. When the request flags are set, it can be rising edge, falling edge or both, depending on the setting of register *INTEGS*. All the interrupt request lines are also controlled by *engint* instruction (enable global interrupt) to enable interrupt operation and *disgint* instruction (disable global interrupt) to disable it.

The stack memory for interrupt is shared with data memory and its address is specified by stack register *SP*. Since the program counter is 16 bits width, the bit 0 of stack register *SP* should be kept 0. Moreover, user can use *pushaf / popaf* instructions to store or restore the values of *ACC* and *flag* register *to / from* stack memory. Since the stack memory is shared with data memory, the stack position and level are arranged by the compiler in Mini-C project. When defining the stack level in ASM project, users should arrange their locations carefully to prevent address conflicts.

During the interrupt service routine, the interrupt source can be determined by reading the *INTRQ/INTRQ2* register.






Fig. 15: Hardware diagram of Interrupt controller

# 8.1. Interrupt Enable Register (*INTEN*), address = 0x04

Bit	Reset	R/W	Description
7	-	R/W	Enable interrupt from Timer3. 0 / 1: disable / enable.
6	-	R/W	Enable interrupt from Timer2. 0 / 1: disable / enable.
5	-	R/W	Enable interrupt from PWMG0. 0 / 1: disable / enable.
4	-	R/W	Enable interrupt from comparator. 0 / 1: disable / enable.
3	-	R/W	Enable interrupt from ADC. 0 / 1: disable / enable.
2	-	R/W	Enable interrupt from Timer16 overflow. 0 / 1: disable / enable.
1	-	R/W	Enable interrupt from PB0/PA4/PA3/PB6. 0 / 1: disable / enable. (by code option Interrupt Src1)
0	-	R/W	Enable interrupt from PA0/PB5/PA2/PA7. 0 / 1: disable / enable. (by code option Interrupt Src0)



# 8.2. Interrupt Enable Register2 (*INTEN2*), address = 0x06

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved.
3	-	R/W	Enable interrupt from TK_OV. 0/1: disable / enable.
2	-	R/W	Enable interrupt from TK_END. 0/1: disable / enable.
1	-	R/W	Enable interrupt from LPWM. 0/1: disable / enable.
0	-	-	Reserved.

# 8.3. Interrupt Request Register (*INTRQ*), address = 0x05

Bit	Reset	R/W	Description						
7	_	R/W	Interrupt Request from Timer3, this bit is set by hardware and cleared by software.						
			0 / 1: No request / Request						
6		R/W	Interrupt Request from Timer2, this bit is set by hardware and cleared by software.						
0	-	N/W	0 / 1: No request / Request						
5		DAA	Interrupt Request from PWMG0, this bit is set by hardware and cleared by software.						
5	-	R/W	0 / 1: No request / Request						
	4 -	- R/M	Interrupt Request from comparator, this bit is set by hardware and cleared by software.						
4			0 / 1: No request / Request						
0	3 - RA				Interrupt Request from ADC, this bit is set by hardware and cleared by software.				
3		R/W	0 / 1: No request / Request						
			Interrupt Request from Timer16, this bit is set by hardware and cleared by software.						
2	-	-	-	-	-	-	-	R/W	0 / 1: No request / Request
	- R/W		Interrupt Request from pin PB0/PA4/PA3/PB6, this bit is set by hardware and cleared by						
1		R/W	software. 0 / 1: No request / Request						
			Interrupt Request from pin PA0/PB5/PA2/PA7, this bit is set by hardware and cleared by						
0	-	-	-	R/W	software. 0 / 1: No Request / request				

# 8.4. Interrupt Request Register2 (*INTRQ2*), address = 0x07

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved.
			Interrupt Request from TK_OV, this bit is set by hardware and cleared by software.
3	-	R/W	0 / 1: No request / Request
			Interrupt Request from TK_END, this bit is set by hardware and cleared by software.
2	-	R/W	0 / 1: No request / Request
			Interrupt Request from LPWM, this bit is set by hardware and cleared by software.
1	1 -	R/W	0 / 1: No request / Request
0	-	-	Reserved.



## 8.5. Interrupt Edge Select Register (*INTEGS*), address = 0x5D

Bit	Reset	R/W	Description
7 – 5	-	WO	Reserved.
4	0	WO	<ul><li>Timer16 edge selection.</li><li>0 : rising edge of the selected bit to trigger interrupt</li><li>1 : falling edge of the selected bit to trigger interrupt</li></ul>
3-2	00	WO	<ul> <li>PB0/PA4/PA3/PB6 edge selection.</li> <li>00 : both rising edge and falling edge of the selected bit to trigger interrupt</li> <li>01 : rising edge of the selected bit to trigger interrupt</li> <li>10 : falling edge of the selected bit to trigger interrupt</li> <li>11 : reserved.</li> </ul>
1 – 0	00	WO	PA0/PB5/PA2/PA7 edge selection. 00 : both rising edge and falling edge of the selected bit to trigger interrupt 01 : rising edge of the selected bit to trigger interrupt 10 : falling edge of the selected bit to trigger interrupt 11 : reserved.

#### Note:

*INTEN/INTEN2* and *INTRQ/INTRQ2* have no initial values. Please set required value before enabling interrupt function.

Even if INTEN/INTEN2=0, INTRQ/INTRQ2 will be still triggered by the interrupt source.

## 8.6. Interrupt Work Flow

Once the interrupt occurs, its operation will be:

- (1) The program counter will be stored automatically to the stack memory specified by register SP.
- (2) New SP will be updated to SP+2.
- (3) Global interrupt will be disabled automatically.
- (4) The next instruction will be fetched from address 0x010.

After finishing the interrupt service routine and issuing the *reti* instruction to return back, its operation will be:

- (1) The program counter will be restored automatically from the stack memory specified by register SP.
- (2) New SP will be updated to SP-2.
- (3) Global interrupt will be enabled automatically.
- (4) The next instruction will be the original one before interrupt.



## 8.7. General Steps to Interrupt

When using the interrupt function, the procedure should be:

Step1: Set INTEN/INTEN2 register, enable the interrupt control bit.
Step2: Clear INTRQ/INTRQ2 register.
Step3: In the main program, using *engint* to enable CPU interrupt function.
Step4: Wait for interrupt. When interrupt occurs, enter to Interrupt Service Routine.
Step5: After the Interrupt Service Routine being executed, return to the main program.

When interrupt service routine starts, use *pushaf* instruction to save *ALU* and *FLAG* register. *Popaf* instruction is to restore *ALU* and *FLAG* register before *reti* as below:

	void Interrupt (void) {	<pre>// Once the interrupt occurs, jump to interrupt service routine // enter disgint status automatically, no more interrupt is accepted</pre>
	PUSHAF;	
	 POPAF;	
	<i>} // reti</i> will be	added automatically. After reti being executed, engint status will be restored

\* Use *disgint* in the main program can disable all interrupts.



## 8.8. Example for Using Interrupt

User must reserve enough stack memory for interrupt, two bytes stack memory for one level interrupt and four bytes for two levels interrupt.

For interrupt operation, the following sample program shows how to handle the interrupt, noticing that it needs four bytes stack memory to handle interrupt and *pushaf*.

```
void
               FPPA0
                          (void)
 {
     $ INTEN PAO;
                             // INTEN =1; interrupt request when PA0 level changed
     INTRQ = 0;
                             // clear INTRQ
     ENGINT
                             // global interrupt enable
     ...
     DISGINT
                             // global interrupt disable
     ...
}
void Interrupt (void)
                                 // interrupt service routine
ł
     PUSHAF
                               // store ALU and FLAG register
     // If INTEN.PA0 will be opened and closed dynamically,
     // user can judge whether INTEN.PA0 =1 or not.
     // Example: If (INTEN.PA0 && INTRQ.PA0) {...}
     // If INTEN.PA0 is always enable,
     // user can omit the INTEN.PA0 judgement to speed up interrupt service routine.
     If (INTRQ.PA0)
     {
                               // Here for PA0 interrupt service routine
          INTRQ.PA0 = 0;
                               // Delete corresponding bit (take PA0 for example)
     }
  // (X:) INTRQ = 0;
                           // It is not recommended to use INTRQ = 0 to clear all at the end of the
                       // interrupt service routine.
                       // It may accidentally clear out the interrupts that have just occurred
                       // and are not yet processed.
    POPAF
                             // restore ALU and FLAG register
}
```



# 9. I/O Port

# 9.1. IO Related Registers

## 9.1.1. Port A Digital Input Enable Register (*PADIER*), address = 0x4C

Bit	Reset	R/W	Description
			Enable PA7 digital input and wake-up event and interrupt request. 1 /0: enable / disable.
7	1	WO	This bit should be set to low to prevent leakage current when external crystal oscillator is used.
			Enable PA6 digital input and wake-up event. 1 /0: enable / disable.
6	1	WO	This bit should be set to low to prevent leakage current when external crystal oscillator is
			used.
5	1	WO	Enable PA5 digital input and wake-up event. 1 /0: enable / disable.
1 0	444		Enable PA4/PA3/PA2 digital input and wake-up event and interrupt request.
4 – 2	111	WO	1 /0: enable / disable.
1	1	WO	Enable PA1 digital input and wake-up event. 1 /0: enable / disable.
0	1	WO	Enable PA0 digital input and wake-up event and interrupt request.1 /0: enable / disable.

### 9.1.2. Port B Digital Input Enable Register (*PBDIER*), address = 0x4D

Bit	Reset	R/W	Description
7	1	WO	Enable PB7 digital input and wake-up event. 1 /0: enable / disable.
6 – 5	11	WO	Enable PB6~PB5 digital input and wake-up event and interrupt request. 1 /0: enable / disable.
4 – 1	1111	WO	Enable PB4~PB1 digital input and wake-up event. 1 /0: enable / disable.
0	1	WO	Enable PB0 digital input and wake-up event and interrupt request. 1 /0: enable / disable.

## 9.1.3. Port C Digital Input Enable Register (*PCDIER*), address = 0x4E

Bit	Reset	R/W	Description
7 – 0	0xFF	WO	Enable PC7~PC0 digital input and wake-up event. 1 /0: enable / disable.

## 9.1.4. Port D Digital Input Enable Register (PDDIER), address = 0x4F

Bit	Reset	R/W	Description
7 – 2	-	-	Reserved.
1 – 0	11	WO	Enable PD1~PD0 digital input and wake-up event. 1 /0: enable / disable.

### 9.1.5. Port A/B/C Data Registers(PA/PB/PC), address = 0x10/0x14/0x18

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Data registers for Port A/B/C.



## 9.1.6. Port A/B/C Control Registers (PAC/PBC/PCC), address = 0x11/0x15//0x19

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Port A/B/C control registers. These registers are used to define input mode or output
7 – 0	0,000	r////	mode for each corresponding pin of port A/B/C. 0 / 1: input / output.

### 9.1.7. Port A/B/C Pull-High Registers (PAPH/PBPH/PCPH), address = 0x12/0x16/0x1A

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Port A/B/C pull-high registers. These registers are used to enable the internal pull-high
7 = 0	0000	r/w	device on each corresponding pin of port A/B/C. 0 / 1 : disable / enable

### 9.1.8. Port A/B/C Pull-Low Register (PAPL/PBPL/PCPL), address = 0x13/0x17/0x1B

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Port A/B/C pull-low register. These registers are used to enable the internal pull-low device on each corresponding pin of port A/B/C. 0 / 1 : disable / enable

### 9.1.9. Port D Data Registers (*PD*), address = 0x1C

Bit	Reset	R/W	Description
7 – 2	-	-	Reserved.
1 – 0	00	R/W	Data registers bit[1:0] for Port D.

#### 9.1.10. Port D Control Registers (PDC), address = 0x1D

Bit	Reset	R/W	Description
7 – 2	-	-	Reserved.
1 – 0	00	00 R/W	Port D control registers. This register is used to define input mode or output mode for
1-0	00	1.7.4.4	PD0 ~ PD1. 0 / 1: input / output.

### 9.1.11. Port D Pull-High Registers (*PDPH*), address = 0x1E

Bit	Reset	R/W	Description
7 – 2	-	-	Reserved.
1 – 0	00	R/W	Port D pull-high registers. This register is used to enable the internal pull-high device on PD0 ~ PD1. $0/1$ : disable / enable

### 9.1.12. Port D Pull-Low Register (*PDPL*), address = 0x1F

Bit	Reset	R/W	Description
7 – 2	-	-	Reserved.
1 – 0	00	R/W	Port B pull-low register. This register is used to enable the internal pull-low device on PD0 $\sim$ PD1. 0 / 1 : disable / enable



## **9.2.IO Structure and Functions**

### 9.2.1. IO Pin Structure

Almost all the IO pins of PFC460 have the same structure. The hardware diagram of IO buffer is shown as Fig. 16.

PA5 of PFC460 is similar to others IO and can be used as a general input/output pin, rather than open-drain output.

For the description of the drive capability, please refer to the specification of the *IOHD* register below.




Fig. 16: Hardware diagram of IO buffer

## 9.2.2. IO Pin Functions

### (1)Input / Output function:

PFC460 all the pins can be independently set into digital input, analog input, output low, output high.

Each IO pin can be independently configured for different state by configuring the data registers (*PA/PB/PC/PD*), control registers (*PAC/PBC/PCC/PDC*), pull-high registers (*PAPH/PBPH/PCPH/PDPH*) and pull-low registers (*PAPL/PBPL/PCPL/PDPL*).

The corresponding bits in registers *PxDIER* should be set to low to prevent leakage current for those pins are selected to be analog function. When it is set to output mode, the pull-high / pull-low resistor is turned off automatically.

If user wants to read the pin state, please notice that it should be set to input mode before reading the data port. If user reads the data port when it is set to output mode, the reading data comes from data register, NOT from IO pad.



As an example, Table 11 shows the configuration table of bit 0 of port A.

PAC.0	PAPH.0	PAPL.0	Description	
0	0	0	0 Input without pull-high / pull-low resistor	
0	1	0	0 Input with pull-high resistor	
0	0	1	Input with pull-low resistor	
0	1	1	1 Input with pull-low / pull-high resistor	
1	Х	Х	Output low without pull-high / pull-low resistor	
1	Х	х	Output high without pull-high / pull-low resistor	
	0 0 0 0 1	0 0 0 1 0 0 0 1 1 X	0         1         0           0         0         1         0           0         1         1         1           1         X         X	

Table 11: PA0 Configuration Table

#### (2) Wake-up function:

When PFC460 put in Power-Down or Power-Save mode, every IO pin can be used to wake-up system by toggling its state. Therefore, those pins needed to wake-up system must be set to digital input mode and set the corresponding bits of registers *PxDIER* to high.

#### (3) External interrupt function:

When the IO acts as an external interrupt pin, the corresponding bit of *PxDIER* should be set to high. For example, *PADIER.0* should be set to high when PA0 is used as external interrupt pin.

#### (4)Drive capability optional:

PB0 and PB2~PB7 of PFC460 have two kinds of strong/normal drive capability for output, and users can flexibly adjust capability through the *IOHD* register.

### 9.2.2.1. IO Control Output Drive Capability Register(IOHD), address = 0x5F

Bit	Reset	R/W	Description
7	0	WO	PB7 IOH/IOL drive capability selection. 0/1: Normal/Strong
6	0	WO	PB6 IOH/IOL drive capability selection. 0/1: Normal/Strong
5	0	WO	PB5 IOH/IOL drive capability selection. 0/1: Normal/Strong
4	0	WO	PB4 IOH/IOL drive capability selection. 0/1: Normal/Strong
3	0	WO	PB3 IOH/IOL drive capability selection. 0/1: Normal/Strong
2	0	WO	PB2 IOH/IOL drive capability selection. 0/1: Normal/Strong
1	-	-	Reserved
0	0	WO	PB0 IOH/IOL drive capability selection. 0/1: Normal/Strong



### 9.2.3. IO Pin Usage and Setting

- (1) IO pin as digital input
  - When IO is set as digital input, the level of Vih and Vil would changes with the voltage and temperature. Please follow the minimum value of Vih and the maximum value of Vil.
  - The value of internal pull high resistor would also change with the voltage, temperature and pin voltage. It is not the fixed value.

(2) If IO pin is set to be digital input and enable wake-up function

- Configure IO pin as input mode by PxC register.
- Set corresponding bit to "1" in PxDIER.
- For those IO pins of PD that are not used, PDDIER[7:2] should be set low in order to prevent them from leakage.

(3) PA5 is set to be PRSTB input pin.

- Configure PA5 as input.
- Set *CLKMD*.0=1 to enable PA5 as PRSTB input pin.

(4) PA5 is set to be input pin and to connect with a push button or a switch by a long wire

- Needs to put a >33 $\Omega$  resistor in between PA5 and the long wire.
- Avoid using PA5 as input in such application.
- (5) In order to provide the IC with better electrical characteristics, please add a 0.1uF capacitor as close as possible to the VDD/GND of IC. And it is recommended to connect an electrolytic capacitor at least 10uF in parallel.



# **10. Timer / PWM Counter**

## **10.1. 16-bit Timer (Timer16)**

### 10.1.1. Timer16 Introduction

PFC460 provide a 16-bit hardware timer (Timer16/T16) and its block diagram is shown in Fig. 17. The clock source of timer16 is selected by register *T16M*[7:5]. Before sending clock to the 16-bit counter (counter16), a pre-scaling logic with divided-by-1, 4, 16 or 64 is selected by *T16M*[4:3] for wide range counting.

*T16M*[2:0] is used to select the interrupt request. The interrupt request from Timer16 will be triggered by the selected bit which comes from bit[15:8] of this 16-bit counter. Rising edge or falling edge can be optional chosen by register *INTEGS.4*.

The 16-bit counter performs up-counting operation only, the counter initial values can be stored from data memory by issuing the *stt16* instruction and the counting values can be loaded to data memory by issuing the *ldt16* instruction.




Fig. 17: Hardware diagram of Timer16



There are three parameters to define the Timer16 using; 1<sup>st</sup> parameter is used to define the clock source of Timer16, 2<sup>nd</sup> parameter is used to define the pre-scalar and the 3<sup>rd</sup> one is to define the interrupt source.

T16M	IO_RW 0x06	
\$ 7~5 <i>:</i>	STOP, SYSCLK, X, PA4_F, IHRC, EOSC, ILRC, PA0_F	// 1 <sup>st</sup> par.
\$ 4~3:	/1, /4, /16, /64	// 2 <sup>nd</sup> par.
\$2~0:	BIT8, BIT9, BIT10, BIT11, BIT12, BIT13, BIT14, BIT15	// 3 <sup>rd</sup> par.

User can choose the proper parameters of *T16M* to meet system requirement, examples as below:

\$ T16M SYSCLK, /64, BIT15; // choose (SYSCLK/64) as clock source, every 2^16 clock to set /NTRQ.2=1 // if system clock SYSCLK = IHRC / 4 = 4 MHz // SYSCLK/64 = 4 MHz/64 = 16 uS, about every 1 S to generate /NTRQ.2=1

#### \$ T16M PA0\_F, /1, BIT8;

// choose PA0 as clock source, every 2^9 to generate INTRQ.2=1
// receiving every 512 times PA0 to generate INTRQ.2=1

*\$ T16M STOP;* 

// stop Timer16 counting

If Timer16 is operated at free running, the frequency of interrupt can be described as below:

 $F_{INTRQ_T16M} = F_{clock \ source} \div P \div 2^{n+1}$ 

Where, F is the frequency of selected clock source to Timer16;

P is the selection of *T16M* [4:3]; (1, 4, 16, 64)

N is the n<sup>th</sup> bit selected to request interrupt service, for example: n=10 if bit 10 is selected.

### 10.1.2. Timer16 Time Out

When select \$ *INTEGS*  $BIT_R$  (default value) and *T16M* counter BIT8 to generate interrupt, if *T16M* counts from 0, the first interrupt will occur when the counter reaches to 0x100 (BIT8 from 0 to 1) and the second interrupt will occur when the counter reaches 0x300 (BIT8 from 0 to 1). Therefore, selecting BIT8 as 1 to generate interrupt means that the interrupt occurs every 512 counts. Please notice that if *T16M* counter is restarted, the next interrupt will occur once Bit8 turns from 0 to 1.

If select \$ *INTEGS* BIT\_F(BIT triggers from 1 to 0) and T16M counter BIT8 to generate interrupt, the T16M counter changes to an interrupt every 0x200/0x400/0x600/. Please pay attention to two differences with setting *INTEGS* methods.



Bit	Reset	R/W	Description
			Timer Clock source selection:
			000: Timer 16 is disabled
			001: CLK (system clock)
			010: reserved
7 – 5	000	R/W	011: PA4 falling edge (from external pin)
			100: IHRC
			101: EOSC
			110: ILRC
			111: PA0 falling edge (from external pin)
			Internal clock divider.
			00: /1
4 – 3	00	R/W	01: /4
			10: /16
			11: /64
		1	Interrupt source selection. Interrupt event happens when selected bit is changed.
			0: bit 8 of Timer16
			1: bit 9 of Timer16
			2: bit 10 of Timer16
2 – 0	000	R/W	3: bit 11 of Timer16
			4: bit 12 of Timer16
			5: bit 13 of Timer16
			6: bit 14 of Timer16
			7: bit 15 of Timer16

### 10.1.3. Timer16Mode Register (*T16M*), address = 0x08



# 10.2. 8-bit Timer with PWM Generation (Timer2, Timer3)

Two 8-bit hardware timers (Timer2/TM2, Timer3/TM3) with PWM generation are implemented in the PFC460. Timer2 is used as an example to describe its function due to these principles of two 8-bit timers are similar. Fig. 18 shows the Timer2 hardware diagram.

Bit[7:4] of register *TM*2*C* are used to select the clock source of Timer2. And the output of Timer2 is selected by *TM*2*C*[3:2]. The clock frequency divide module is controlled by bit [6:5] of *TM*2*S* register. *TM*2*B* register controls the upper bound of 8-bit counter. It will be clear to zero automatically when the counter values reach for upper bound register. The counter values can be set or read back by *TM*2*CT* register.

There are two operating modes for Timer2: period mode and PWM mode. Period mode is used to generate periodical output waveform or interrupt event, and PWM mode is used to generate PWM output waveform with optional 6-bit ~ 8-bit PWM resolution.




Fig. 18: Timer2 hardware diagram


The hardware diagram of Timer3 is similar to Timer2, but its counter clock source has one more NILRC oscillator than Timer2, and its PWM output pin is PB5, PB6 or PB7.

Bit [7:4] of register *TM3C* selects NILRC as clock source, which can support lower-power wake-up "stopexe" and "stopsys". NILRC is a slower clock than ILRC, and it is used to make a wake-up clock source with lower power consumption. It can be used by Timer3 ONLY. NILRC and ILRC estimate frequency through IHRC, however NILRC's frequency drifts a lot. It needs to estimate frequency before it can be used. If users need related demo, please contact FAE.

Selecting code option OPA\_PWM can control the generated PWM waveform by the comparator result. Please refer the section of OPA for details.



Fig. 19 shows the timing diagram of Timer2 for both period mode and PWM mode.



Mode 0 – Period Mode

Mode 1 – 6-bit PWM Mode

Fig. 19: Timing diagram of Timer2 in period mode and PWM mode (TM2C.1=1)

### 10.2.1. Timer2, Timer3 Related Registers

#### 10.2.1.1. Timer2/Timer3 Bound Register (TM2B/TM3B), address = 0x61/0x63

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Timer2/Timer3 bound register.

#### 10.2.1.2. Timer2/Timer3 Counter Register (TM2CT/TM3CT), address = 0x29/0x2B

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Bit [7:0] of Timer2/Timer3 counter register.

#### 10.2.1.3. Timer2/Timer3 Scalar Register (TM2S/TM3S), address = 0x60/0x62

Bit	Reset	R/W	Description
7	0	WO	PWM resolution selection. 0: 8-bit 1: 6-bit or 7-bit (by code option TMx_bit)
6 – 5	00	WO	Timer2/Timer3 clock pre-scalar. $00 : \div 1$ $01 : \div 4$ $10 : \div 16$ $11 : \div 64$
4 – 0	00000	WO	Timer2/Timer3 clock scalar.



Bit	Reset	R/W	Desc	ription
7-4	0000	R/W	Timer2 clock selection. 0000: disable 0001: CLK 0010: IHRC or IHRC *2 (by code option TMx_source) 0011: EOSC 0100: ILRC 0101: comparator output 0110: OPA (Comparator mode) compare output 1000: PA0 (rising edge) 1001: ~PA0 (falling edge) 1010: PB0 (rising edge) 1011: ~PB0 (falling edge) 1100: PA4 (rising edge) 1101: ~PA4 (falling edge) 0thers: reserved	Timer3 clock selection. 0000: disable 0001: CLK 0010: IHRC or IHRC *2 (by code option TMx_source) 0011: EOSC 0100: ILRC 0101: comparator output 0110: OPA (Comparator mode) compare output 0111: NILRC 1000: PA0 (rising edge) 1001: ~PA0 (falling edge) 1011: ~PB0 (rising edge) 1011: ~PB0 (falling edge) 1011: ~PB0 (falling edge) 1100: PA4 (rising edge) 1101: ~PA4 (falling edge) 0thers: reserved
3-2	00	R/W	Timer2 output selection. 00: disable 01: PB2 or PB0 (by code option TM2C[3:2]=1) 10: PA3 11: PB4 Timer2/Timer3 mode selection.	Timer3 output selection. 00: disable 01: PB5 10: PB6 11: PB7
1 0	0	R/W R/W	0 / 1: period mode / PWM mode Enable to inverse the polarity of Timer2/Ti 0 / 1: disable / enable	imer3 output.

### 10.2.1.4. Timer2/Timer3 Control Register(TM2C/TM3C), address = 0x28/0x2A



### 10.2.2. Using the Timer2 to Generate Periodical Waveform

If periodical mode is selected, the duty cycle of output is always 50%. Its frequency can be summarized as below:

### Frequency of Output = $Y \div [2 \times (K+1) \times S1 \times (S2+1)]$

```
Where,
```

Y = TM2C[7:4] : frequency of selected clock source K = TM2B[7:0] : bound register in decimal S1 = TM2S[6:5] : pre-scalar (S1 = 1, 4, 16, 64)S2 = TM2S[4:0] : scalar register in decimal (S2 = 0 ~ 31)

Example 1:

 $\overline{TM2C} = 0b0001_{1100}, Y=4MHz$   $TM2B = 0b0111_{111}, K=127$   $TM2S = 0b0_{00}_{00000}, S1=1, S2=0$ frequency of output = 4MHz ÷ [ 2 × (127+1) × 1 × (0+1) ] = 15.625KHz

Example 2:

 $TM2C = 0b0001_1000$ , Y=4MHz  $TM2B = 0b0000_0001$ , K=1  $TM2S = 0b0_00_00000$ , S1=1, S2=0 frequency = 4MHz ÷ [2 × (1+1) × 1 × (0+1)]=1MHz

The sample program for using the Timer2 to generate periodical waveform to PA3 is shown as below:

```
void FPPA0 (void)
{
     . ADJUST IC
                     SYSCLK=IHRC/4, IHRC=16MHz, VDD=5V
     . . .
     TM2CT = 0x00;
     TM2B = 0x7f:
     TM2S = 0b0_00_00001;
                                         //
                                              8-bit PWM, pre-scalar = 1, scalar = 2
     TM2C = 0b0001 10 0 0;
                                        //
                                              system clock, output=PA3, period mode
     while(1)
     {
        nop;
     3
}
```



### 10.2.3. Using the Timer2 to Generate 8-bit PWM Waveform

If 8-bit PWM mode is selected, it should set *TM2C*[1]=1 and *TM2S*[7]=0, the frequency and duty cycle of output waveform can be summarized as below:

Frequency of Output =  $Y \div [256 \times S1 \times (S2+1)]$ Duty of Output =[ (K+1) ÷ 256] × 100%

Where,

Y = TM2C[7:4] : frequency of selected clock source K = TM2B[7:0] : bound register in decimal S1 = TM2S[6:5] : pre-scalar (S1 = 1, 4, 16, 64)S2 = TM2S[4:0] : scalar register in decimal (S2 = 0 ~ 31)

#### Example 1:

*TM2C* = 0b0001\_1010, Y=4MHz *TM2B* = 0b0111\_1111, K=127 *TM2S* = 0b0\_00\_00000, S1=1, S2=0

frequency of output =  $4MHz \div (256 \times 1 \times (0+1)) = 15.625KHz$ duty of output =  $[(127+1) \div 256] \times 100\% = 50\%$ 

#### Example 2:

*TM2C* = 0b0001\_1010, Y=4MHz *TM2B* = 0b0000\_1001, K = 9 *TM2S* = 0b0\_00\_00000, S1=1, S2=0

frequency of output =  $4MHz \div (256 \times 1 \times (0+1)) = 15.625KHz$ duty of output =  $[(9+1) \div 256] \times 100\% = 3.9\%$ 

The sample program for using the Timer2 to generate PWM waveform from PA3 is shown as below:

```
void
        FPPA0 (void)
{
   .ADJUST IC SYSCLK=IHRC/4, IHRC=16MHz, VDD=5V
   wdreset;
   TM2CT = 0x00;
   TM2B = 0x7f;
   TM2S = 0b0_00_00001;
                               //
                                    8-bit PWM, pre-scalar = 1, scalar = 2
   TM2C = 0b0001 10 1 0;
                               //
                                    system clock, output=PA3, PWM mode
   while(1)
   {
        nop;
   }
}
```



#### 10.2.4. Using the Timer2 to Generate 6-bit PWM Waveform

If 6-bit PWM mode is selected, it should set *TM2C*[1]=1 and *TM2S*[7]=1, the frequency and duty cycle of output waveform can be summarized as below:

Frequency of Output =  $Y \div [64 \times S1 \times (S2+1)]$ 

#### Duty of Output = $[(K+1) \div 64] \times 100\%$

#### Where,

TM2C[7:4] = Y : frequency of selected clock sourceTM2B[7:0] = K : bound register in decimalTM2S[6:5] = S1 : pre-scalar (S1 = 1, 4, 16, 64)TM2S[4:0] = S2 : scalar register in decimal (S2 = 0 ~ 31)

#### Example 1:

 $TM2C = 0b0001_1010$ , Y=4MHz  $TM2B = 0b0011_1111$ , K=63  $TM2S = 0b1_00_00000$ , S1=1, S2=0 frequency of output = 4MHz ÷ (64 × 1 × (0+1)) = 62.5KHz duty of output = [(63+1) ÷ 64] × 100% = 100%

#### Example 2:

 $TM2C = 0b0001_1010, Y=4MHz$   $TM2B = 0b0000_0000, K=0$   $TM2S = 0b1_00_00000, S1=1, S2=0$ Frequency = 4MHz ÷ ( 64 × 1 × (0+1) ) = 62.5KHz Duty = [(0+1) ÷ 64] × 100% =1.5%

## 10.3. 11-bit PWM Generation (PWMG0/1/2)

Three 11-bit hardware PWM generators (PWMG0, PWMG1 & PWMG2) are implemented in the PFC460. PWMG0 is used as the example to describe its functions due to all of them are almost the same. Their individual outputs are listed as below:

- (1) PWMG0 PA0, PB4, PB5, PC2
- (2) PWMG1 PA4, PB6, PB7, PC3
- (3) PWMG2 PA3, PB2, PB3, PC0



### 10.3.1. PWM Waveform

A PWM output waveform (Fig. 20) has a time-base ( $T_{Period}$  = Time of Period) and a time with output high level (Duty Cycle). The frequency of the PWM output is the inverse of the period ( $f_{PWM}$  = 1/ $T_{Period}$ ), the resolution of the PWM is the clock count numbers for one period (N bits resolution,  $2^N \times T_{clock} = T_{Period}$ ).

Besides, selecting code option OPA\_PWM can control the generated PWM waveform by the comparator result. Please refer the section of OPA for details.





Fig. 20: PWM Output Waveform

### 10.3.2. Hardware and Timing Diagram

Fig. 21 shows the hardware diagram of 11-bit Timer. The clock source can be IHRC or system clock. The PWM output pin is selected by register *PWMG0C*. The period of PWM waveform is defined in the PWM upper bond high and low registers (*PWMG0CUBH* and *PWMG0CUBL*), the duty cycle of PWM waveform is defined in the PWM duty high and low registers (*PWMG0DTH* and *PWMG0DTL*).








Fig. 22: Output Timing Diagram of 11-bit PWM Generator

## 10.3.3. Equations for 11-bit PWM Generator

The frequency and duty cycle of 11bit PWM can be obtained from the following formula:

 PWM Frequency FPWM =  $F_{clock \ source}$  ÷ [ P × (K + 1) × (CB10\_1 + 1) ]

 PWM Duty(in time) = (1 /  $F_{PWM}$  ) × ( DB10\_1 + DB0 × 0.5 + 0.5) ÷ (CB10\_1 + 1)

 PWM Duty(in percentage) = ( DB10\_1 + DB0 × 0.5 + 0.5) ÷ (CB10\_1 + 1) × 100%

Where,

P = PWMGxS [6:5] : pre-scalar (P = 1, 4, 16, 64)
K = PWMGxS [4:0] : scalar in decimal (K =0 ~ 31)
DB10\_1 = Duty\_Bound[10:1] = {PWMGxDTH[7:0], PWMGxDTL[7:6]}, duty bound
DB0 = Duty\_Bound[0] = PWMGxDTL[5] (x=0/1/2)
CB10\_1 = Counter\_Bound[10:1] = {PWMGxCUBH[7:0], PWMGxCUBL[7:6]}, counter bound



## 10.3.4. 11bit PWM Related Registers

#### 10.3.4.1. PWMG0 control Register (PWMG0C), address = 0x22

Bit	Reset	R/W	Description	
7	0	R/W	Enable PWMG0 generator. 0 / 1: disable / enable	
6	-	RO	Output status of PWMG0 generator.	
5	0	R/W	Enable to inverse the polarity of PWMG0 generator output. 0 / 1: disable / enable.	
4	0	R/W	PWMG0 counter reset. Writing "1" to clear PWMG0 counter and this bit will be self-clear to 0 after counter reset.	
3 – 1	000	R/W	Select PWM output pin for PWMG0. 000: none 001: PB5 010: PC2 011: PA0 100: PB4 Others: reserved	
0	0	R/W	Clock source of PWMG0 generator. 0: CLK 1: IHRC or IHRC*2 (by code option PWM_source)	

#### 10.3.4.2. PWMG0 Scalar Register (*PWMG0S*), address = 0x23

Bit	Reset	R/W	Description
7	0	WO	PWMG0 interrupt mode 0: Generate interrupt when counter matches the duty value 1: Generate interrupt when counter is 0
6 – 5	00	WO	PWMG0 clock pre-scalar 00: ÷1 01: ÷4 10: ÷16 11: ÷64
4 – 0	00000	WO	PWMG0 clock divider

## 10.3.4.3. PWMG0 Duty Value High Register (*PWMG0DTH*), address = 0x50

Bit	Reset	R/W	Description
7 - 0	-	WO	Duty values bit[10:3] of PWMG0.



#### 10.3.4.4. PWMG0 Duty Value Low Register (*PWMG0DTL*), address = 0x51

Bit	Reset	R/W	Description
7 – 5	-	WO	Duty values bit[2:0] of PWMG0.
4 – 0	-		Reserved.

Note: It's necessary to write *PWMG0DTL* Register before writing *PWMG0DTH* Register.

#### 10.3.4.5. PWMG0 Counter Upper Bound High Register (*PWMG0CUBH*), address = 0x52

Bit	Reset	R/W	Description
7 – 0	-	WO	Bit[10:3] of PWMG0 counter upper bound.

#### 10.3.4.6. PWMG0 Counter Upper Bound Low Register (*PWMG0CUBL*), address = 0x53

Bit	Reset	R/W	Description	
7 – 6	-	WO	Bit[2:1] of PWMG0 counter upper bound.	
5	-	WO	Bit[0] of PWMG0 counter upper bound.	
4 – 0	-	-	Reserved.	

#### 10.3.4.7. PWMG1 Control Register (*PWMG1C*), address = 0x24

Bit	Reset	R/W	Description	
7	0	R/W	Enable PWMG1. 0 / 1: disable / enable	
6	-	RO	Output status of PWMG1 generator.	
5	0	R/W	Enable to inverse the polarity of PWMG1 generator output. 0 / 1: disable / enable.	
4	0	R/W	PWMG1 counter reset. Writing "1" to clear PWMG1 counter and this bit will be self clear to 0 after counter reset.	
3 – 1	000	R/W	Select PWMG1 output pin. 000: none 001: PB6 010: PC3 011: PA4 100: PB7 Others: reserved	
0	0	R/W	Clock source of PWMG1. 0: CLK 1: IHRC or IHRC*2 (by code option PWM_source)	



#### 10.3.4.8. PWMG2 Control Register (PWMG2C), address = 0x26

Bit	Reset	R/W	Description	
7	0	R/W	Enable PWMG2. 0 / 1: disable / enable	
6	-	RO	Output status of PWMG2 generator.	
5	0	R/W	Enable to inverse the polarity of PWMG2 output. 0 / 1 : disable / enable.	
4	0	R/W	PWMG2 counter reset. Writing "1" to clear PWMG2 counter and this bit will be self-clear to 0 after counter reset.	
3 – 1	0	R/W	Select PWMG2 output pin. 000: none 001: PB3 010: PC0 011: PA3 100: PB2 Others: reserved	
0	0	R/W	Clock source of PWMG2. 0: CLK 1: IHRC or IHRC*2 (by code option PWM_source)	

#### 10.3.4.9. PWMG1/PWMG2 Scalar Register (PWMG1S/PWMG2S), address = 0x25/0x27

Bit	Reset	R/W	Description	
7	0	WO	PWMG1/PWMG2 interrupt mode. 0: Generate interrupt when counter matches the duty value 1: Generate interrupt when counter is 0	
6 – 5	00	WO	PWMG1/PWMG2 clock pre-scalar. 00 : ÷1 01 : ÷4 10 : ÷16 11 : ÷64	
4 – 0	00000	WO	PWMG1/PWMG2 clock divider.	

#### 10.3.4.10. PWMG1/PWMG2 Duty Value High Register (PWMG1DTH/PWMG2DTH), address = 0x54/0x58

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Duty values bit[10:3] of PWMG1/PWMG2.

#### 10.3.4.11. PWMG1/PWMG2 Duty Value Low Register (PWMG1DTL/PWMG2DTL), address = 0x55/0x59

Bit	Reset	R/W	Description
7 – 5	000	WO	Duty values bit[2:0] of PWMG1/PWMG2.
4 – 0	-	-	Reserved.

Note: It's necessary to write *PWMG1DTL* Register before writing *PWMG1DTH* Register. PWMG2 should be set in the same method.



#### 10.3.4.12. PWMG1/PWMG2 Counter Upper Bound High Register(PWMG1CUBH/PWMG2CUBH),

address = 0x56/0x5A

Bit	Reset	R/W	Description	
7 - 0	0x00	WO	Bit[10:3] of PWMG1/PWMG2 counter upper bound.	

#### 10.3.4.13. PWMG1/PWMG2 Counter Upper Bound Low Register (PWMG1CUBL/PWMG2CUBL), address = 0x57/0x5B

Bit	Reset	R/W	Description	
7 – 6	00	WO	Bit[2:1] of PWMG1/PWMG2 counter upper bound.	
5	0	WO	Bit[0] of PWMG1/PWMG2 counter upper bound.	
4 – 0	-	-	Reserved.	

### 10.3.5. Examples of PWM Waveforms with Complementary Dead Zones

Users can use two 11bit PWM generators to output two complementary PWM waveforms with dead zones. Take PWMG0 output PWM0, PWMG1 output PWM1 as an example, the program reference is as follows.

In addition, Timer2 and Timer3 can also output 8-bit PWM waveforms with complementary dead zones of two bands. The principle is similar to this, and it will not be described in detail.

#define dead\_zone\_R 2 // Control dead-time before rising edge of PWM1 #define dead\_zone\_F 3 // Control dead-time after falling edge of PWM1 void FPPA0 (void) { .ADJUST\_IC SYSCLK=IHRC/16, IHRC=16MHz, VDD=5V; //..... Byte duty 60; // Represents the duty cycle of PWM0 // Byte \_duty 100 - duty; Represents the duty cycle of PWM1 //\*\*\*\*\*\*\*\*\*\*\*\* Set the counter upper bound and duty cycle \*\* PWMG0DTL = 0x00; PWMG0DTH \_duty; = PWMG0CUBL 0x00; = PWMG0CUBH 100; = PWMG1DTL 0x00: = PWMG1DTH = \_duty - dead\_zone\_F; //Use duty cycle to adjust the dead-time after the falling edge of PWM1 PWMG1CUBL 0x00; = PWMG1CUBH 100; // The above values are assigned before enable PWM output = \$ PWMG0C Enable, Inverse, PA0, SYSCLK; PWMG0 output the PWM0 waveform to PA0  $\parallel$ \$ PWMG0S INTR AT DUTY,/1,/1;



}

# PFC460 - Industrial Grade 24 Touch keys 8-bit MTP MCU

.delay dead\_zone\_R; // Use delay to adjust the dead-time before the rising edge of PWM1

\$ PWMG1C Enable, PA4, SYSCLK; \$ PWMG1S INTR\_AT\_DUTY, /1, /1;

}

// PWMG1 output the PWM1 waveform to PA4

//\*\*\*\*\* Note: for the output control part of the program, the code sequence can not be moved \*\*\*\*\*//

While(1) { nop;

The PWM0 / PWM1 waveform obtained by the above program is shown in Fig. 23.




Fig. 23: Two complementary PWM waveforms with dead zones

Users can modify the **dead\_zone\_R** and **dead\_zone\_F** values in the program to adjust the dead-time. Table 12 provides data corresponding to different dead-time for users' reference. Where, if dead-time = 4us, then there are dead zones of 4us before and after PWM1 high level.

dead Time (us)	dead_zone_R	dead_zone_F
4(minimum)	0	2
6	2	3
8	4	4
10	6	5
12	8	6
14	10	7

Table 12: The value of dead-time for reference



**Dead\_zone\_R** and **dead\_zone\_F** need to work together to get an ideal dead-time. If user wants to adjust other dead-time, please note that **dead\_zone\_R** and **dead\_zone\_F** need to meet the following criteria:

dead_zone_R	dead_zone_F
1/2/3	> 1
4/5/6/7	> 2
8/9	> 3

Table 13: The parameter regulation of dead-time

# 10.4. 11-bit SuLED LPWM Generation (LPWMG0/1/2)

Three 11-bit SuLED(Super LED) hardware LPWM generators are built in the PFC460. Their individual outputs are listed as below:

- LPWMG0 PA0, PB4, PB5, PB6, PC2
- LPWMG1 PA4, PB6, PB7, PC3
- LPWMG2 PA3, PA5, PB2, PB3, PB5, PC0

LPWMG0 and LPWMG2 share output pin PB5, but they cannot output LPWM to PB5 at the same time;

At the same way, LPWMG0 and LPWMG1 share output pin PB6, but they cannot output LPWM to PB6 at the same time.

### 10.4.1. LPWM Waveform

A LPWM output waveform (Fig. 24) has a time-base ( $T_{Period}$  = Time of Period) and a time with output high level (Duty Cycle). The frequency of the LPWM output is the inverse of the period ( $f_{LPWM}$  = 1/ $T_{Period}$ ),




Fig. 24: PWM Output Waveform



### 10.4.2. Hardware Diagram

Fig. 25 shows the hardware diagram of 11-bit LPWM generation. These triple of LPWM generators use UP-Counter together and clock source selection switch to generate the time-base. So the starting point(rising) of the LPWM cycle is synchronized, and the clock source can be IHRC or system clock. The LPWM output pin is selected by register *LPWMGxC*. The period of LPWM waveform is defined in the LPWM upper bond high and low registers, the duty cycle of LPWM waveform is defined in the LPWM duty high and low registers.

The two attached logic gates OR and XOR in the LPWMG0 channel are used to generate complementary non-overlapping switches with dead zones to control waveforms.

Besides, selecting code option OPA\_PWM can control the generated LPWM waveform by the comparator result. Please refer the section of OPA for details.




Fig. 25: Hardware Diagram of three 11-bit LPWM Generators






Fig. 26: Output Timing Diagram of 11-bit LPWM Generator

### 10.4.3. Equations for 11-bit LPWM Generator

LPWM Frequency  $F_{LPWM} = F_{clock source} \div [P \times (CB10_1 + 1)]$ 

LPWM Duty (in time) =  $(1 / F_{LPWM}) \times (DB10_1 + DB0 \times 0.5 + 0.5) \div (CB10_1 + 1)$ 

LPWM Duty (in percentage) = (DB10\_1 + DB0 × 0.5 + 0.5) ÷ (CB10\_1 + 1) × 100%

Where,

**P**=*LPWMGCLK*[6:4]; pre-scalar **P**=1,2,4,8,16,32,64,128

**DB10\_1** = Duty\_Bound[10:1] = {*LPWMGxDTH* [7:0], *LPWMGxDTL*[7:6]}, (x=0/1/2) duty bound

**DB0** = Duty\_Bound[0] = LPWMGxDTL[5] (x=0/1/2)

**CB10\_1** = Counter\_Bound[10:1] = {*LPWMGCUBH*[7:0], *LPWMGCUBL*[7:6]}, counter bound



### 10.4.4. 11bit LPWM Related Registers

### 10.4.4.1. LPWMG0 Control Register (LPWMG0C), address= 0x0C

Bit	Reset	R/W	Description						
7	-	-	Reserved.						
6	-	RO	Output status of LPWMG0 generator.						
5	0	WO	Enable to inverse the polarity of LPWMG0 generator output. 0 / 1: disable / enable.						
4	0	WO	PWMG0 output selection. LPWMG0 output LPWMG0 XOR LPWMG1 or LPWMG0 OR LPWMG1 (by bit 0 of LPWMG0C)						
3-1	000	R/W	LPWMG0 output pin selection. 000: none 001: PB5 010: PC2 011: PA0 100: PB4 101: PB6 (Only enabled when PB6 is not used as LPWMG1 output) Others: reserved						
0	0	R/W	thers: reserved PWMG0 output pre-selection. LPWMG0 XOR LPWMG1 LPWMG0 OR LPWMG1						

#### 10.4.4.2. LPWMG1 Control Register (LPWMG1C), address = 0x0D

Bit	Reset	R/W	Description					
7	-	-	Reserved.					
6	-	RO	Dutput status of LPWMG1 generator.					
5	0	R/W	nable to inverse the polarity of LPWMG1 generator output. / 1: disable / enable.					
4	0	R/W	PWMG1 output selection. LPWMG1 LPWMG2					
3-1	000	R/W	LPWMG1 output pin selection. 000: none 001: PB6 010: PC3 011: PA4 100: PB7 1xx: reserved					
0	-	R/W	Reserved.					



### 10.4.4.3. LPWMG2 Control Register (*LPWMG2C*), address = 0x0E

Bit	Reset	R/W	Description			
7	-	-	Reserved.			
6	-	RO	Output status of LPWMG2 generator.			
5	0	R/W	Enable to inverse the polarity of LPWMG2 generator output. 0 / 1: disable / enable.			
4	0	R/W	LPWMG2 output selection. 0: LPWMG2 1: LPWMG2 ÷2			
3 - 1	000	R/W	LPWMG2 output pin selection. 000: none 001: PB3 010: PC0 011: PA3 100: PB2 101: PA5 110: PB5 (Only enabled when PB5 is not used as LPWMG0 output) 111: reserved			
0	-	R/W	Reserved.			

### 10.4.4.4. LPWMG Clock Register (*LPWMGCLK*), address = 0x67

Bit	Reset	R/W	Description					
7	0	RO	LPWMG disable/enable. 0: LPWMG disable 1: LPWMG enable					
6 - 4	000	RO	LPWMG clock pre-scalar. 000: ÷1 001: ÷2 010: ÷4 011: ÷8 100: ÷16 101: ÷32 110: ÷64 111: ÷128					
3 – 1	-	-	Reserved.					
0	0	RO	_PWMG clock source selection. D: system clock 1: IHRC or IHRC*2 ( by code option LPWM_Source)					



### 10.4.4.5. LPWMG Counter Upper Bound High Register (LPWMGCUBH), address = 0x68

Bit	Reset	R/W	Description			
7 – 0	-	RO	Bit[10:3] of LPWMG counter upper bound.			

#### 10.4.4.6. LPWMG Counter Upper Bound Low Register (LPWMGCUBL), address = 0x69

Bit	Reset	R/W	Description			
7 – 6	-	RO	it[2:1] of LPWMG counter upper bound.			
5 – 0	-	-	Reserved.			

#### 10.4.4.7. LPWMG0/1/2 Duty Value High Register (LPWMGxDTH, x=0/1/2), address = 0x6A/0x6C/0x6E

Bit	Reset	R/W	Description			
7 – 0	-	RO	Duty values bit[10:3] of LPWMG0/LPWMG1/LPWMG2.			

#### 10.4.4.8. LPWMG0/1/2 Duty Value Low Register (LPWMGxDTL, x=0/1/2), address = 0x6B/0x6D/0x6F

Bit	Reset	R/W	Description			
7 – 5	-	RO	Duty values bit [2:0] of LPWMG0/LPWMG1/LPWMG2.			
4 – 0	-	-	Reserved.			

Note: It's necessary to write LPWMGxDTL Register before writing LPWMGxDTH Register.(x=0/1/2)

### 10.4.5. Examples of LPWM Waveforms with Complementary Dead Zones

Based on the specific 11 bit SuLED LPWM architecture of PFC460, here we employ LPWM2 output and LPWM0 inverse output after LPWM0 xor LPWM1 to generate two LPWM waveforms with complementary dead zones. Example program is as follows:

#define	dead_zone	10	//	dea	d time = 10% * (1/LPWM_Frequency) us
#define	LPWM_Pulse	50		//	set 50% as LPWM duty cycle
#define	LPWM Pulse	1 35		//	set 35% as LPWM duty cycle
	LPWM_Pulse_			//	set 60% as LPWM duty cycle
#define	switch_time	400	*2	//	adjusting switch time
//Note: T	To avoid noise, sv	witch_time	must be a r	multi	ole of LPWM period. In this example LPWM period =
400us,					
// so swite	ch_time = 400*2	us.			
roid FPF	PAN (void)				

void FPPA0 (void)
{
.ADJUST\_IC SYSCLK=IHRC/16, IHRC=16MHz, VDD=5V;



//----- Set the counter upper bound and duty cycle -----LPWMG0DTL 0x00; = LPWMG0DTH LPWM\_Pulse + dead\_zone; = LPWMG1DTL 0x00: = LPWMG1DTH // After LPWMG0 xor LPWMG, LPWM duty cycle=LPWM\_Pulse% dead\_zone; = LPWMG2DTL = 0x00:LPWMG2DTH LPWM\_Pulse + dead\_zone\*2; LPWMGCUBL = 0x00: LPWMGCUBH 100; = //---- Configure clock and pre-scalar -----Enable, /1, sysclk; \$ LPWMGCLK //----- Output control ------\$ LPWMG0C Enable, Inverse, LPWM Gen, PA0, gen xor; After LPWMG0 xor LPWMG, // // output the inversed waveform through PA0 \$ LPWMG1C Enable, LPWMG1, disable; disable LPWMG1 output // \$ LPWMG2C Enable, PA3; // output LPWMG2 waveform through PA3 while(1) { // To avoid the possible instant disappearance of dead zone, user should comply with the following *II* instruction sequence. II When increase the duty cycle:  $50\%/60\% \rightarrow$ 35% LPWMG0DTL = 0x00; LPWMG0DTH = LPWM\_Pulse\_1 + dead\_zone; LPWMG2DTL = 0x00: LPWMG2DTH = LPWM\_Pulse\_1 + dead\_zone\*2; .delay switch time //When decrease the duty cycle:  $35\% \rightarrow 60\%$ LPWMG2DTL 0x00; LPWMG2DTH = LPWM\_Pulse\_2 + dead\_zone\*2; LPWMG0DTL = 0x00; LPWMG0DTH = LPWM Pulse 2 + dead zone; .delay switch time } }



The following figures show the waveforms at different condition.

1. The PWM waveform in a fixed-duty cycle:




Fig.27: Complementary LPWM waveform with dead zones




Fig.28: Complementary LPWM waveform with dead zones

User can find that above example only provides dead zone where LPWM are both in high. If need dead zone where LPWM are both in low, you can realize it by resetting each control register's Inverse like:

\$ LPWMG0C Enable,LPWM\_Gen,PA0,gen\_xor; \$ LPWMG2C Enable, Inverse, PA3;



### **11. Special Functions**

### 11.1. Comparator

One hardware comparator is built inside the PFC460; Fig. 29 shows its hardware diagram. It can compare signals between two input pins. The two signals to be compared, one is the plus input and the other one is the minus input. The plus input pin is selected by register *GPCC*.0, and the minus input pin is selected by *GPCC*[3:1].

The output result can be:

- (1) read back by GPCC.6;
- (2) inversed the polarity by GPCC.4;
- (3) sampled by Time2 clock (TM2\_CLK) which comes from GPCC.5;
- (4) enabled to output to PA0 directly by GPCS.7;
- (5) used to request interrupt service.
- (6) control various PWM outputs, please refer to GPC2PWM register for detailed usage.




Fig. 29: Hardware diagram of comparator



### 11.1.1. Comparator Control Register (*GPCC*), address = 0x35

Bit	Reset	R/W	Description					
7	0	R/W	Enable comparator. 0 / 1 : disable / enable When this bit is set to enable, please also set the corresponding input pins to be					
			digital disable to prevent IO leakage.					
			Comparator result.					
6	-	RO	0: plus input < minus input					
			1: plus input > minus input					
			Select whether the comparator result output will be sampled by TM2_CLK?					
5	0	R/W	0: result output NOT sampled by TM2_CLK					
			1: result output sampled by TM2_CLK					
			Inverse the polarity of result output of comparator.					
4	0	R/W	0: polarity is NOT inversed.					
			1: polarity is inversed.					
			Selection the minus input (-) of comparator.					
			000: PA3					
			001: PA4					
		5 4 4 4	010: Internal 1.20 volt Bandgap reference voltage					
3 – 1	000	R/W	011: Vinternal R					
			100: PB6					
			101: PB7					
			110: PA0 111: reserved					
			Selection the plus input (+) of comparator.					
0	0	R/W	0 : Vinternal R					
			1 : PA4 or PA0 (by code option GPC_P_In)					

### 11.1.2. Comparator Selection Register (GPCS), address = 0x36


Bit	Reset	R/W	Description					
			Comparator output enable (to PA0).					
7	0	wo	0 / 1 : disable / enable					
1	0	000	Before setting this bit to enable the comparator, please make sure the OPA is not					
			enabled to prevent signal fighting at PA0.					
		WO	Wakeup by comparator enable. (The comparator wakeup effectively when gpcc.6					
6	0		electrical level changed)					
			0 / 1 : disable / enable					
5	0	WO	Selection of high range of comparator.					
4	0	WO	Selection of low range of comparator.					
	0000		Selection the voltage level of comparator.					
3 – 0	0000	0000	WO	0000 (lowest) ~ 1111 (highest)				



### 11.1.3. Comparator Results Triggle PWM Control Register(*GPC2PWM*), address = 0x43

Bit	Reset	R/W	Description			
7	0	WO	Comparator results control Timer2 PWM output. 0/1: disable/enable			
6	0	WO	Comparator results control Timer3 PWM output. 0/1: disable/enable			
5	0	WO	Comparator results control PWMG2 PWM output. 0/1: disable/enable			
4	0	WO	Comparator results control PWMG1 PWM output. 0/1: disable/enable			
3	0	WO	Comparator results control PWMG0 PWM output. 0/1: disable/enable			
2	0	WO	Comparator results control LPWMG2 PWM output. 0/1: disable/enable			
1	0	WO	Comparator results control LPWMG1 PWM output. 0/1: disable/enable			
0	0	WO	Comparator results control LPWMG0 PWM output. 0/1: disable/enable			

When the output result of the comparator is 1, disable PWM output; when the comparator result is 0, enable PWM output. Please refer to Fig. 30 for the principle of comparator control PWM output.



### Fig .30: Comparator results control PWM output



### 11.1.4. Internal Reference Voltage (Vinternal R)

The internal reference voltage V<sub>internal R</sub> is built by series resistance to provide different level of reference voltage, bit 4 and bit 5 of *GPCS* register are used to select the maximum and minimum values of V<sub>internal R</sub> and bit [3:0] of *GPCS* register are used to select one of the voltage level which is deivided-by-16 from the defined maximum level to minimum level. By setting the *GPCS* register, the internal reference voltage V<sub>internal R</sub> can be ranged from  $(1/32)^*V_{DD}$  to  $(3/4)^*V_{DD}$ .




Fig. 31: Vinternal R hardware connection if GPCS.5=0 and GPCS.4=0




Fig. 32: Vinternal R hardware connection if GPCS.5=0 and GPCS.4=1






Fig. 33: Vinternal R hardware connection if GPCS.5=1 and GPCS.4=0




Fig. 34: Vinternal R hardware connection if GPCS.5=1 and GPCS.4=1



### 11.1.5. Using the Comparator

#### <u>Case 1:</u>

Choosing PA3 as minus input and Vinternal R with (18/32)\*VDD voltage level as plus input. Vinternal R is configured as the above Figure "GPCS[5:4] = 2b'00" and GPCS[3:0] = 4b'1001 (n=9) to have Vinternal R = (1/4)\*VDD + [(9+1)/32]\*VDD = [(9+9)/32]\*VDD = (18/32)\*VDD.

GPCS = 0b0_0_00_1001;	// Vinternal R = VDD*(18/32)
GPCC = 0b1_0_0_000_0;	// enable comp, - input: PA3, + input: V <sub>internal R</sub>
PADIER = 0bxxxx_0_xxx;	// disable PA3 digital input to prevent leakage current

or

\$ GPCS V<sub>DD</sub>\*18/32; \$ GPCC Enable, N\_PA3, P\_R; // - input: N\_xx, + input: P\_R(V<sub>internal R</sub>) PADIER = 0bxxxx\_0\_xx;

<u>Case 2:</u>

Choosing V<sub>internal R</sub> as minus input with  $(22/40)^*V_{DD}$  voltage level and PA4 as plus input, the comparator result will be inversed and then output to PA0. V<sub>internal R</sub> is configured as the above Figure "*GPCS*[5:4] = 2b'10" and *GPCS*[3:0] = 4b'1101 (n=13) to have V<sub>internal R</sub> = (1/5)\*V<sub>DD</sub> + [(13+1)/40]\*V<sub>DD</sub> = [(13+9)/40]\*V<sub>DD</sub> = (22/40)\*V<sub>DD</sub>.

GPCS = 0b1_0_10_1101;	// output to PA0, $V_{internal R} = V_{DD}^*(22/40)$
GPCC = 0b1_0_0_1_011_1;	// Inverse output, - input: V <sub>internal R</sub> , + input: PA4
PADIER = 0bxxxx_0_xxx;	// disable PA4 digital input to prevent leakage current

or

```
$ GPCS Output, V<sub>DD</sub>*22/40;
$ GPCC Enable, Inverse, N_R, P_PA4; // - input: N_R(V<sub>internal R</sub>), + input: P_xx
PADIER = 0bxxx_0_xxx;
```

Note: When selecting output to PA0 output, *GPCS* will affect the PA3 output function in ICE. Though the IC is fine, be careful to avoid this error during emulation.



### 11.1.6. Using the Comparator and Bandgap 1.20V

The internal Bandgap module provides a stable 1.20V output, and it can be used to measure the external supply voltage level. The Bandgap 1.20V is selected as minus input of comparator and V<sub>internal R</sub> is selected as plus input, the supply voltage of V<sub>internal R</sub> is VDD, the VDD voltage level can be detected by adjusting the voltage level of V<sub>internal R</sub> to compare with Bandgap.

If N (*GPCS*[3:0] in decimal) is the number to let V<sub>internal R</sub> closest to Bandgap 1.20 volt, the supply voltage VDD can be calculated by using the following equations:

For using Case 1:  $V_{DD} = [32 / (N+9)] * 1.20$  volt ; For using Case 2:  $V_{DD} = [24 / (N+1)] * 1.20$  volt ; For using Case 3:  $V_{DD} = [40 / (N+9)] * 1.20$  volt ; For using Case 4:  $V_{DD} = [32 / (N+1)] * 1.20$  volt ;

Case 1:

\$ GPCS	V <sub>DD</sub> * <b>12/40;</b>	//	4.0V * 12/40 = 1.2V
\$ GPCC	Enable, BANDGAP, P_R;	//	- input: BANDGAP, + input: P_R(V <sub>internal R</sub> )
		.,	00000
if (GPC_O	ut)	//	or GPCC.6
ł		//	when $V_{DD} > 4V$
 1		11	when vbb > 4v
r else			
{			
· 		//	when $V_{DD} < 4V$
}			




### 11.2. VDD/2 Bias Voltage Generator


PFC460 provides a VDD/2 bias voltage generator, which can be used as COM function for LCD application. It also has two sets of five optional VDD/2 output pins: LCD\_B01256 means that the VDD/2 bias voltage output through PB0/PB1/PB2/PB5/PB6. At the same time, LCD\_A034\_B01 output VDD/2 bias voltage through PA0/PA3/PA4/PB0/PB1. This function can be enabled or disable through the register *MISC*.4, and the output pin is selected through *MISC*.3.

	MISC Register ( <i>MISC</i> ), address = 0x49				
Bit	t Reset R/W Description		Description		
7 – 5	-	I	Reserved. (keep 0 for future compatibility)		
6	-	WO	Reserved, please set to 1 by manually.		
5	0	WO	Fast wake-up function.		
4	0	wo	Enable VDD/2 bias voltage generator 0 / 1 : Disable / Enable		
			Select VDD/2 output pin		
3	0	wo	0: LCD_B01256, including PB0/PB1/PB2/PB5/PB6		
			1: LCD_A034_B01, including PA0/PA3/PA4/PB0/PB1		
2	0	WO	Disable LVR function. 0 / 1 : Enable / Disable		
1 – 0	00	WO	Watch dog time out period		

The COM port can generate VDD/2 by switching it to input mode (PAC.x / PBC.x=0). However, keep in mind to turn off the pull-high / pull-low resistor (PxPH.x / PxPL.x=0) and digital input from PADIER.x / PBDIER.x register to prevent the output voltage level from disturbing. Fig.35 shows how to use this function.

The output function of COM port is the same as other normal IO.







### 11.3. Operational Amplifier (OPA) module

An Operational Amplifier (OPA) is built-in in the PFC460, the basic configuration is shown in the following diagram. There are 2 different configurations, one is called OPA Comparator mode and the other is Amplifier mode.




Fig. 36: hardware diagram of OPA

When user turns on the OPA by enabling the *OPAC*.7, the IO port PA0 turns to be the output of OPA. User can measure the analog PA0 voltage by GPC or ADC in Amplifier mode, or read the digital OPA compare result from PA0 directly in Comparator mode.

### 11.3.1. OPA Comparator Mode

The open-loop configuration shown in the above diagram is called OPA Comparator mode. There is no feedback path between input and output (PA0) of OPA. In this mode, user can enable *PADIER*.0 to read the compare result from *OPAC*.6. Like the comparator (GPC), the compare result of OPA can also be the counting source of TM2 or TM3.

Moreover, user can select the internal reference voltage V<sub>internal R</sub> which generated in GPC as one of the plus or minus input of OPA as the compare reference voltage.

The Code Option OPA\_PWM means that the PWM waveform is controlled by the output result of the OPA comparator mode. After OPA comparator mode is enabled, disable PWM output when the OPA output result is 1; enable PWM output when the OPA output result is 0. As shown in Fig. 37. This function is valid for 8bit/11bit PWM.






Fig. 37: OPA comparator mode control PWM output

### 11.3.2. OPA Amplifier Mode

Another configuration is called Amplifier mode, which needs some external components to make a feedback amplifier. When it is configured as a feedback amplifier, PA0 becomes an analog output pad. Always keep in mind to disable *PADIER*.0 to prevent it from current leakage.

PA0 can be selected as the input of comparator (GPC) or ADC, therefore the output voltage of OPA can be compared by GPC or measured by ADC as well.

Bit	Reset	R/W	Description
			Enable OPA. 0 / 1 : disable / enable
7	0	R/W	When this bit is set to enable, please also set the corresponding analog input pins to be
,	0	1.7, 4, 4	digital disable to prevent IO leakage. Please note PA0 will be assigned to the output of
			OPA when it is enabled.
			Compare result of OPA in Comparator mode.
6	-	RO	0: plus input < minus input
			1: plus input > minus input
			Select whether the compare result of OPA output is sampled by TM2_CLK?
5	0	R/W	0: result output NOT sampled by TM2_CLK
			1: result output sampled by TM2_CLK
			Selection the minus input (-) of OPA.
			000 : PA3
			001 : PA4
4 – 2	000	R/W	010 : Internal 1.20 volt Bandgap reference voltage
			011 : Vinternal R
			100 : PB6
			101 : PB7
			11X: reserved
			Selection the plus input (+) of OPA.
			00 : PA4
1 – 0	00	R/W	01 : GND
			10: Vinternal R from the comparator (refer to GPCS register)
			11 : reserved


### 11.3.3. OPA Control Register (OPAC), address = 0x33



### 11.3.4. OPA Offset Register (OPAOFS), address = 0x34

Bit	Reset	R/W	Description			
7 – 4	-	-	Reserved.			
			Select the offset level of OPA.			
			0000 : +1mV	0000 : +1mV 1000 : -1mV		
			0001 : +2mV 1001 : -2mV			
			0010 : +5mV 1010 : -5mV			
3 – 0	0000	R/W	0011 : +10mV 1011 : -10mV			
			0100 : +15mV	1100 : -15mV		
			0101 : +20mV	1101 : -20mV		
			0110 : +25mV 1110 : -25mV			
			0111 : +30mV	1111 : -30mV		

### 11.4. Analog-to-Digital Conversion (ADC) module





The following steps are required to do the AD conversion procedure:

- (1) Configure the voltage reference high by *ADCRGC* register
- (2) Configure the AD conversion clock by **ADCM** register
- (3) Configure the pin as analog input by **PxDIER** register
- (4) Select the ADC input channel by ADCC register
- (5) Enable the ADC module by ADCC register
- (6) Delay a certain amount of time after enabling the ADC module

**Condition 1:** Using bandgap 1.2V or 2V/3V/4V related circuit, either it is used as an internal reference high voltage or an AD Input channel, it must delay more than 1 ms. Or it must delay 200 AD clocks when the time of 200 AD clocks is larger than 1ms. When internal BG/2V/3V/4V is enabled as reference high voltage, IHRC must be opened.

**Condition 2:** Without using any bandgap 1.2V or 2V/3V/4V related circuit, it needs to delay 200 AD clocks only.

**Note:** The 200 AD clocks in the above two conditions, which refer to the ADC conversion clock rather than the system clock after configured by the ADCM register.

- (7) Execute the AD conversion and check if ADC data is ready Set '1' to ADDC.6 to start the conversion and check whether ADDC.6 is '1'
- (8) Read the ADC result registers:
   First read the *ADCRH* register and then read the *ADCRL* register.

If user power down the ADC and enable the ADC again, or switch ADC reference voltage and input channel, be sure to go to step 6 to confirm the ADC becomes ready before the conversion.

### 11.4.1. The input requirement for AD conversion

For the AD conversion to meet its specified accuracy, the charge holding capacitor ( $C_{HOLD}$ ) must be allowed to fully charge to the voltage reference high level and discharge to the voltage reference low level. The analog input model is shown as Fig.39, the signal driving source impedance (Rs) and the internal sampling switch impedance (Rss) will affect the required time to charge the capacitor  $C_{HOLD}$  directly. The internal sampling switch impedance may vary with ADC supply voltage; the signal driving source impedance will affect accuracy of analog input signal. User must ensure the measured signal is stable before sampling; therefore, the maximum signal driving source impedance is highly dependent on the frequency of signal to be measured. The recommended maximum impedance for analog driving source is about 10K $\Omega$  under 500KHz input frequency.






Fig.39: Analog Input Model

Before starting the AD conversion, the minimum signal acquisition time should be met for the selected analog input signal, the selection of ADCLK must be met the minimum signal acquisition time.

### **11.4.2.** Select the reference high voltage

The ADC reference high voltage can be selected via bit[7:5] of register *ADCRGC* and its option can be V<sub>DD</sub>, 4V, 3V, 2V, 1.20V bandgap reference voltage or PB1 from external pin.

### **11.4.3.** ADC clock selection

The clock of ADC module (ADCLK) can be selected by **ADCM** register; there are 8 possible options for ADCLK from CLK÷1 to CLK÷128 (CLK is the system clock). Due to the signal acquisition time  $T_{ACQ}$  is one clock period of ADCLK, the ADCLK must meet that requirement. The recommended ADC clock is to operate at 2us.

### **11.4.4.** Configure the analog pins

There are 28 analog signals can be selected for AD conversion, 26 analog input signals come from external pins and one is from internal bandgap reference voltage or 0.25<sup>\*</sup>V<sub>DD</sub>, the other uses GND as the ADC input channel. There are 4 voltage levels selectable for the internal bandgap reference, they are 1.2V, 2V, 3V and 4V. For external pins, those pins defined for analog input should disable the digital input function to avoid leakage current at the digital circuit (set the corresponding bit of **PxDIER** register to be 0).

The measurement signals of ADC belong to small signal; it should avoid the measured signal to be interfered during the measurement period, the selected pin should (1) be set to input mode (2) turn off weak pull-high resistor (3) set the corresponding pin to analog input by port A/B/C/D digital input disable register (*PxDIER*).



#### 11.4.5. Using the ADC

The following example shows how to use ADC with PB0~PB3.

First, defining the selected pins:

PBC = PBPH = PBPL = PBDIER	0B_XXXX_0000; 0B_XXXX_0000; 0B_XXXX_0000; = 0B_XXXX_0000;	    	PB0 ~ PB3 as Input PB0 ~ PB3 without pull-high PB0 ~ PB3 without pull-low PB0 ~ PB3 digital input is disabled
Next, setting ADCC	register, example as below	:	
\$ ADCC	Enable, PB3;	//	set PB3 as ADC input
\$ ADCC	Enable, PB2;	//	set PB2 as ADC input
\$ ADCC	Enable, PB0;	//	set PB0 as ADC input
//Note: O	nly one input channel can b	e sele	ected for each AD conversion
Next, setting ADCM	and ADCRGC register, exa	ample	as below:
\$ ADCM	12BIT, /16;	//	recommend /16 @System Clock=8MHz
		//	recommend ADCLK=500KHz
\$ ADCM	12BIT, /8;	//	recommend /8 @System Clock=4MHz
		//	recommend ADCLK=500KHz

\$ ADCRGC VDD;

- // reference voltage is VDD,
- // the delay is 200 ADCLK

Next, delay 400us(ADCLK=500KHz, 200\*ADCLK=400us), example as below:

.Delay 8*400;	// System Clock=8MHz
.Delay 4*400;	// System Clock=4MHz

Please Note: If using bandgap 1.2V or 2V/3V/4V as ADC input channel, the delay time must be more than 1ms.

\$ ADCC ADC					
\$ ADCRGC	VDD	ADC_BG	BG_2V		reference voltage is VDD
				11	input channel is BG_2V
.Delay 4*1010;				//	if the system clock=4MHz
-				//	the delay time must be more than 1ms

Finally, it can read ADC result when AD\_DONE is high:

WORD Data;	//	two bytes result: ADCRH and ADCRL
Data\$1 = ADCRH		
Data\$0 = ADCRL;		
Data = Data >> 4;		

The ADC can be disabled by using the following method:

\$ ADCC Disable;

or

ADCC = 0;



### 11.4.6. ADC Related Registers

### 11.4.6.1. ADC Control Register (*ADCC*), address = 0x20

Bit	Reset	R/W		Description
7	0	R/W	Enable ADC function. 0/1: Disa	able/Enable.
6	0	R/W	ADC process control bit. Read "1" to indicate the ADC is	s ready or end of conversion.
			Channel selector. These five b	its are used to select input signal for AD conversion.
			00000: PB0/AD0,	10000: PA1/AD16
			00001: PB1/AD1,	10001: PA2/AD17
			00010: PB2/AD2,	10010: PA5/AD18
			00011: PB3/AD3,	10011: PA6/AD19
			00100: PB4/AD4,	10100: PA7/AD20
			00101: PB5/AD5,	10101: PC2/AD21
			00110: PB6/AD6,	10110: PC3/AD22
5 – 1	00000	R/W	00111: PB7/AD7,	10111: PC4/AD23
			01000: PA3/AD8,	11000: PC5/AD24
			01001: PA4/AD9,	11001: PC6/AD25
			01010: PA0/AD10,	11010: PC7/AD26
			01011: PC0/AD11	11011: PD0/AD27
			01100: PC1/AD12	11100: PD1/AD28
			01101: reserved	11101: GND
			01110: reserved	11110: reserved
			01111: reserved	11111: (Channel F) Bandgap reference voltage or $0.25^*V_{\text{DD}}$
0	-	-	Reserved. (keep 0 for future co	ompatibility)

### 11.4.6.2. ADC Mode Register (*ADCM*), address = 0x21

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved.
			ADC clock source selection.
			000: CLK (system clock) ÷ 1,
			001: CLK (system clock) ÷ 2,
			010: CLK (system clock) ÷ 4,
3 – 1	000	WO	011: CLK (system clock) ÷ 8,
			100: CLK (system clock) ÷ 16,
			101: CLK (system clock) ÷ 32,
			110: CLK (system clock) ÷ 64,
			111: CLK (system clock) ÷ 128,
0	_	-	Reserved.



### 11.4.6.3. ADC Regulator Control Register (*ADCRGC*), address = 0x42

Bit	Reset	R/W	Description
			These three bits are used to select input signal for ADC reference high voltage.
			000: V <sub>DD</sub> ,
			001: 2V,
7 – 5	000	WO	010: 3V,
7 - 5	000	VVO	011: 4V,
			100: PB1,
			101: Bandgap 1.20 volt reference voltage
			Others: reserved
			ADC channel F selector:
4	0	WO	0: Bandgap reference voltage
			1: 0.25 <sup>*</sup> V <sub>DD</sub> . The deviation is within $\pm 0.01^*$ V <sub>DD</sub> mostly.
			Bandgap reference voltage selector for ADC channel F:
			00: 1.2V
3 – 2	00	WO	01: 2V
			10: 3V
			11: 4V
1 – 0	-	-	Reserved. Please keep 0.

#### 11.4.6.4. ADC Result High Register (ADCRH), address = 0x4A

Bit	Reset	R/W	Description	
7 0	0 -		These eight read-only bits will be the bit [11:4] of AD conversion result. The bit 7 of this	
7 = 0		RO	register is the MSB of ADC result for any resolution.	

#### 11.4.6.5. ADC Result Low Register (*ADCRL*), address = 0x4B

Bit	Reset	R/W	Description	
7 – 4	-	RO	These four bits will be the bit [3:0] of AD conversion result.	
3 – 0	-	-	Reserved.	



### 11.5. Multiplier

There is an 8x8 multiplier on-chip to enhance hardware capability in arithmetic function, its multiplication is an 8 x 8 unsigned operation and can be finished in one clock cycle. Before issuing the *mul* command, both multiplicand and multiplicator must be put on *ACC* and register *MULOP* (0x08); After *mul* command, the high byte result will be put on register *MULRH* (0x09) and low byte result on *ACC*. The hardware diagram of this multiplier is shown as Fig.40.




Fig. 40: Block diagram of hardware multiplier

### 11.5.1. Multiplier Operand Register (*MULOP*), address = 0x2C

Bit	Reset	R/W	Description	
7 – 0	-	R/W	Operand for hardware multiplication operation.	

### 11.5.2. Multiplier Result High Byte Register (MULRH), address = 0x2D

Bit	Reset	R/W	Description
7 – 0	-	RO	High byte result of multiplication operation (read only).



### **11.6.** Touch Function

A touch detecting circuit is included in PFC460. Its functional block diagram is shown as Fig. 41.




Fig. 41: Functional block diagram of the touch detecting circuit

The Touch detecting circuit in PFC460 applies the method of capacitive sensing, detecting the capacitive virtual ground effect of a finger, or the capacitance between sensors.

When using the touch function, the user can configure the touch module power through the register *ESOCR* [3:2].

- 1. Set ESOCR[2] to select ByPass/LDO mode.
- 2. when ByPass mode is selected, the touch module power supply is chip VDD, an accurate and low-leakage external capacitor CS is required to be connect between CS pin and VDD.
- 3. when the LDO mode is selected, the touch module power supply can be provided by 2.4V/2V LDO through the *ESCR*[3] selection, an accurate and low-leakage external capacitor CS is required to be connect between CS pin and GND.
- 4. In the meantime, users should set PA5/PA7 as CS pin through the Code\_OPTION CS\_Sel. Please note, the CS1/TK17 function of PA5 cannot be used at the same time.



For starting touch detecting process, user should follow the procedures below:

- 1. Selecting the touch pad to be measure by setting *TKE1/TKE2/TKE3* registers. Only one pad should be selected a time.
- 2. Issuing a Touch START command by writing "0x10" into TCC register. The capacitor CS will be automatically discharged to VSS firstly. The discharging time is selectable from 32, 64 and 128 Touch clocks by **TS[1:0]**.
- 3. The larger the CS capacitance value, the longer the discharge time is needed to fully discharge the capacitor to VSS. However, in some cases, 128 Touch clocks may still be not long enough to fully discharge the CS capacitor. At this time, user should do it manually by writing "0x30" into TCC register instead of "0x10". After a certain discharge time decided by the user, user can issue a Touch START (0x10) command to continue this touch conversion progress. Or user can also abort the conversion progress by writing "0x00" into TCC register.
- 4. After discharging, the CS will be charged toward VDD per Touch clock (TK\_CLK). The charging speed is determined by the capacitance value of the selected Touch pad.
- The charging progress will be stopped automatically when its voltage reaches the internal generated threshold voltage (VREF). The program determines whether the charging process is stopped by reading INTRQ[3]. The VREF voltage is selectable from 0.2\*TP ~ 0.8\*TP by *TS[4:2]*.
- 6. By reading the Touch Counter value from TKCH & TKCL registers, user can monitor the capacitance value change of the Touch pad. The value reads from Touch Counter is related to the ratio of CS and CP (Capacitive Touch Sensor Pin), while CP represents the total capacitance that is the combination of PCB, wire and touch pad whose capacitance can be varied by human finger's touch. Once the CP value is altered, the periods required to charge the CS to VREF shorten. The user can judge whether the touch pad is pressed or released by reading the difference of the touch counter.
- 7. The user can change the sensitivity of the touch by adjusting the value of the CS capacitor. If a CS capacitor with an excessively large value is used, the touch counter value may overflow. At this time, the INTRQ.TK\_OV flag will be automatically set by the hardware, and The touch count value will continue to count from 0 again.




Fig. 42: Timing diagram of Touch converting progress



#### Note:

- 1. When the VREF voltage is first set or the reference voltage option is switched midway, please discard the first *TKCH* and *TKCL* data read after that.
- The touch key channel and ADC channel cannot be enabled by the same IO pin currently. If enabled at the same time, the touch key count will decrease. The default ADC conversion channel is PB0/TK11. When PB0/TK11 is used, the default ADC channel must be set to other pins.
- 3. Under the same conditions, the touch key count value of different pins will be slightly different due to the capacitive effect of individual IO pins (drive current, package...and other factors). Touch key channel TK7/PA0 and TK17/PA5/CS1 will have touch key count values slightly smaller than the other pins.
- 4. In ByPass mode, the Touch START (write "0x10" into TCC register) command must be executed at a system frequency of 250KHz (IHRC/64). The LDO mode does not have this limitation.

Bit	Reset	R/W	Description
			Touch clock selection (TK_CLK)
			000: ILRC
			001: IHRC/2
			010: IHRC/4
7 – 5	000	R/W	011: IHRC/8
			100: IHRC/16
			101: IHRC/32
			110: IHRC/64
			111: IHRC/128
			Touch VREF selection (TP: Touch Power, the default is LDO 2V)
			000: 0.8 * TP
			001: 0.7 * TP
			010: 0.6 * TP
4 – 2	011	R/W	011: 0.5 * TP
			100: 0.4 * TP
			101: 0.3 * TP
			110: 0.2 * TP
			111: reserved
			Select the discharge time before starting the touch function (TK_DISCHG)
			00: reserved
1 – 0	00	R/W	01: 32 * CLK
			10: 64 * CLK
			11: 128 * CLK

### 11.6.1. Touch Selection Register (*TS*), address = 0x37

Note: LDO mode TP defaults to LDO 2V, ByPass mode TP is IC\_VDD.



### 11.6.2. External Oscillator Setting Register (EOSCR), address = 0x0F

Bit	Reset	R/W	Description			
7	0	WO	Enable external crystal oscillator. 0 / 1 : Disable / Enable			
			xternal crystal oscillator selection.			
			00 : reserved			
6 – 5	00	WO	01 : Low driving capability, for lower frequency, ex: 32KHz crystal oscillator			
			0 : Middle driving capability, for middle frequency, ex: 1MHz crystal oscillator			
			11 : High driving capability, for higher frequency, ex: 4MHz crystal oscillator			
4	-	-	Reserved.			
3	-	WO	DO output voltage option。0/1: 2.4V/2V			
2	-	WO	Fouch module power option。0/1: VDD/LDO			
1 – 0	-	-	Reserved.			

Note: Set EOSCR[3:2] to select touch module power (TP).

### 11.6.3. Touch Charge Control Register (*TCC*), address = 0x38

Bit	Reset	R/W		Description						
			OV Enable.	0/1: disable/enable						
7	0	-	After OV is	enabled, the counter will start countir	ng from zero automatically when it					
			overflows.							
				Touch control and st	atus					
			Data	Command (W)	Status (R)					
		WO	000	TK_STOP	Ready / End					
				(Touch module power down)						
6 – 4	-		- wo	WO	TK_RUN	Desition				
								001	(Touch START)	Running
							011	Discharge	Distantia	
			011	(Discharge CS capacitor)	Discharging					
			Others	Reserved	Reserved					
3 – 0	-	-	reserved							

Note: In ByPass mode, the Touch START (write "0x10" into TCC register) command must be executed at a system frequency of 250KHz (IHRC/64). The LDO mode does not have this limitation.

### 11.6.4. Touch Key Enable 3 Register (*TKE3*), address = 0x39

Bit	Reset	R/W	Description	
7	0	R/W	Enable PC7/TK23. 0/1: disable/enable	
6	0	R/W	Enable PC6/TK22. 0/1: disable/enable	
5	0	R/W	Enable PC5/TK21. 0/1: disable/enable	
4	0	R/W	Enable PC4/TK20. 0/1: disable/enable	
3	0	R/W	Enable PC3/TK19. 0/1: disable/enable	
2	0	R/W	Enable PC1/TK18. 0/1: disable/enable	
1	0	R/W	Enable PA5/TK17. 0/1: disable/enable	
0	0	R/W	Enable PC2/TK16. 0/1: disable/enable	

Note: The touch key channel and ADC channel cannot be enabled by the same IO pin currently.



### 11.6.5. Touch Key Enable 2 Register (*TKE2*), address = 0x3A

Bit	Reset	R/W	Description			
7	0	R/W	nable PC0/TK15. 0/1: disable/enable			
6	0	R/W	Enable PA2/TK14. 0/1: disable/enable			
5	0	R/W	Enable PA1/TK13. 0/1: disable/enable			
4	0	R/W	nable PB1/TK12. 0/1: disable/enable			
3	0	R/W	nable PB0/TK11.0/1: disable/enable			
2	0	R/W	Enable PB3/TK10. 0/1: disable/enable			
1	0	R/W	nable PB2/TK9. 0/1: disable/enable			
0	0	R/W	Enable PA6/TK8. 0/1: disable/enable			

Note: 1. The touch key channel and ADC channel cannot be enabled by the same IO pin currently.

2. When PB0/TK7 is used as the touch key channel, it is necessary to change the default ADC channel to another channel.

### 11.6.6. Touch Key Enable 1 Register (*TKE1*), address = 0x3B

Bit	Reset	R/W	Description
7	0	R/W	Enable PA0/TK7. 0/1: disable/enable
6	0	R/W	Enable PA4/TK6. 0/1: disable/enable
5	0	R/W	Enable PA3/TK5. 0/1: disable/enable
4	0	R/W	Enable PB7/TK4. 0/1: disable/enable
3	0	R/W	Enable PB6/TK3. 0/1: disable/enable
2	0	R/W	Enable PB5/TK2. 0/1: disable/enable
1	0	R/W	Enable PB4/TK1. 0/1: disable/enable
0	0	R/W	Enable PD0/TK0. 0/1: disable/enable

Note: The touch key channel and ADC channel cannot be enabled by the same IO pin currently.

### 11.6.7. Touch Key Charge Counter High Register (*TKCH*), address = 0x7A

Bit	Reset	R/W	Description	
7 – 4	-	-	reserved	
3 – 0	-	RO	tkc [11:8] of touch key charge counter.	

### 11.6.8. Touch Key Charge Counter Low Register (*TKCL*), address = 0x7B

Bit	Reset	R/W	Description
7 – 0	-	RO	tkc [7:0] of touch key charge counter.

### 11.6.9. Touch parameter setting register (TPS), IO address = 0x3C

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Reserved, keep 0x00

Note : TPS = 0x00;



### 11.6.10. Touch parameter setting register 2 (TPS2), IO address = 0x3D

Bit	Reset	R/W	Description							
7 - 6	-	R/W	Touch module type: (For specific settings of different power supplies, please refer to							
			Section 11.6)							
			00: Type A (ByPass mode, CS capacitor connect to VDD)							
			01: Type B (LDO mode, CS capacitor connect to GND)							
5 - 2	0000	R/W	Reserved, keep 0							
1 - 0	00	R/W	01: VREF always on throught entire process. Suggestion:keep 0x01							

Case:

// Bypass Mode:

\$ EOSCR TK\_VDD;

\$ TPS2 Type A, Always On

//ByPass, Type A, CS capacitor connect to VDD

### // LDO Mode

\$ EOSCR TK 2V,TK\_LDO

\$ TPS2 Type B, Always\_On

//LDO, Type B, CS capacitor connect to GND



### **11.7. Programmable Frequency Generator (PFG)**

PFC460 provides a programmable frequency generator (PFG) for precise frequency output. It's hardware diagram is shown in Fig. 43.




Fig. 43: Hardware Diagram of PFG

The PFG oscillator circuit is only provided by the Delta IHRC oscillator and is independent of the IHRC. The Delta IHRC frequency can be trimming to 36MHz by setting the registers *PFGRH[1:0]* and *PFGRL*. And there are 1024 trimming steps separated to ±512 steps, and about 0.12% per step. The system default frequency of Delta IHRC is 36MHz (*PFGRH*[1:0]=0x2, *PFGRL=0*).

The Delta IHRC oscillator can control scalar to generate the PFG central frequency through the register *PFGRH*[7:3], and then the PFG central frequency can be post-scalar to support more system requirements.

The Delta IHRC oscillator may be a non-precision 36MHz oscillator. It will be affected by the manufacturing process, operating voltage, operating temperature... Due to the influence of other factors, the oscillation frequency is drifted around 36MHz. It is recommended that the Delta IHRC oscillator must be calibrated for frequency before using PFG, and the frequency correction can use the internal IHRC or system runtime as a standard clock calibration source. After the correction, refill the appropriate 10-Bits correction value (PFGRH [1:0] + PFGRL [7:0]).



### 11.7.1. PFG Central Frequency

Set the required PFG central frequency by the register *PFGRH*[7:3]. Frequently-used central frequencies are shown in the following table, which are 3.3MHz/3MHz/2.4MHz/1.7MHz. For other frequencies, users can still configure them according to their needs.

Delta_ (MH		PFGRH[7:3] (Decimal)	Result (MHz)
36	6	11	3.27
36	6	12	3.00
36	6	15	2.40
36	6	21	1.71

Table 14: PFG Central Frequency Set Parameter

PFG center frequency calculation formula:

PFG frequency=Y ÷ S1

Y=PFGRH[1:0] + PFGRL[7:0] : Delta IHRC oscillator frequency

S1=PFGRH[7:3] : Pre-partition register set value (decimal)

### 11.7.2. **PFG Output Pins**

The central frequency can be divided by 1,8,16,32 through setting the post-scalar register *PFGC*[4:3]. And after setting the register *PFGC*[7:5], the system will automatically change the PFG signal output by the corresponding port.

The Delta IHRC oscillator is enabled after setting the PFG output channel. When *PFGC*[7:5]=000, the PFG module is disable.

PFG output frequency =  $Y \div S1 \div S2$ 

Y = PFGRH[1:0]+PFGRL[7:0] : delta IHRC oscillator frequency

S1 = PFGRH[7:3] : pre-partition register set value (decimal)

S2 = PFGC[4:3] : post-division frequencies, which are divided by /1, /8, /16, /32



### 11.7.3. PFG Related Registers

### 11.7.3.1. Delta IHRC Trimming High Register (*PFGRH*), address = 0x30

Bit	Reset	R/W	Description						
7 – 3	0x0b	R/W	Scalar Register. Central frequency = Delta IHRC / <i>PFGRH</i> [7:3]						
2	-		reserved						
1 – 0	0x2	R/W	Delta IHRC trimming high register						

### 11.7.3.2. Delta IHRC Trimming Low Register (*PFGRL*), address = 0x31

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Delta IHRC trimming low register

Note: the configuration of *PFGRL* should be written after *PFGRH*.

### 11.7.3.3. PFG Control Register(PFGC), address = 0x32

Bit	Reset	R/W	Description
7 – 5	000	R/W	PFG output pin selection 000: PFG Disable (Delta IHRC oscillator Disable) 001: PA6 010: PB0 011: PB4 100: PB7 101:: PC1 Others: reserved
4 – 3	00	WO	PFG post-scalar 00: ÷ 1 01: ÷ 8 10: ÷ 16 11: ÷ 32

### **12. Notes for Emulation**

It is recommended to use 6S-M-001 for emulation of PFC460. Please notice the following items while simulating:

- (1) 6S-M-001 can support the single-core (1 FPPA) simulation debugging mode and Single/multi-core operation mode at full speed.
- (2) 6S-M-001 will occupy part of the memory space: ROM is occupied from 0xD00, RAM is occupied from 0x1F8 ~ 0x1FF.
- (3) 6S-M-001 will occupy PD0/PD1.
- (4) For other emulation matters needing attention, please refer to the 6S-M-001user manual on the PADAUK official website.



### **13. Program Writing**

There are 5 pins for using the writer to program: PA3, PA5, PA6, VDD and GND.

Please use 5S-P-003 to program. 3S-P-002 or older versions do not support programming PFC460.

Jumper connection: Please follow the instruction inside the writer software to connect the jumper.

### 13.1. Normal Programming Mode

Range of application:

- Single-Chip-Package IC with programming at the writer IC socket or on the handler.
- Multi-Chip-Package (MCP) with PFC460. Be sure its connected IC and devices will not be damaged by the following voltages, and will not clam the following voltages.

#### The voltage conditions in normal programming mode:

- (1) VDD is 7.5V, and the maximum supply current is up to about 20mA.
- (2) PA5 is 5.8V.
- (3) The voltages of other program pins (except GND) are the same as VDD.

Important Cautions:

• You MUST follow the instructions on APN004 and APN011 for programming IC on the handler.

 Connecting a 0.01uF capacitor between VDD and GND at the handler port to the IC is always good for suppressing disturbance. But please DO NOT connect with > 0.01uF capacitor, otherwise, programming mode may be fail.

### 13.2. On-Board Writing Mode

PFC460 can support On-board writing. On-Board Writing is known as the situation that the IC has to be programmed when the IC itself and other peripheral circuits and devices have already been mounted on the PCB. Five wires of 5S-P-003 are used for On-Board Writing: ICPCK(PA3), ICPDA(PA6), VDD, GND and ICVPP(PA5). They are used to connect PA3, PA6, VDD, GND and PA5 of the IC correspondingly.

Please select "MTP On-Board VDD Limitation" or "On-Board Program" on the writer screen to enable the On-board writing mode. (Please refer to the file of Writer "5S-P-003 UM").






Fig. 44: Schematic Diagram of On-Board Writing

The above figure shows the connection for PFC460 on-board writing. In this figure,  $\pm$  can be either resistors or capacitors. They are used to isolate the programming signal wires from the peripheral circuit. it should be  $\geq$  10K $\Omega$  for resistance while  $\leq$ 220pF for capacitance.

### Notice:

- The electrical characteristics of the On-board Writing are the same as the Normal Programming Mode, and the maximum of VDD is up to 7.5V. Please refers to the Normal Programming Mode for more details.
- Any zener diode ≤7.5V, or any circuitry which clamp the 7.5V to be created SHOULD NOT be connected between VDD and GND of the PCB.
- Any capacitor ≥500uF SHOULD NOT be connected between VDD and GND of the PCB.
- In general, the writing signal pins PA3, PA5 and PA6 SHOULD NOT be considered as strong output pins.



### **14. Device Characteristics**

### 14.1. Absolute Maximum Ratings

Name	Min	Тур.	Мах	Unit	Notes
Supply Voltage (VDD)	2.2# / 2.1		5.5	V	Exceed the maximum rating may cause permanent damage !!
Input Voltage	-0.3	J	V <sub>DD</sub> + 0.3	V	
Operating Temperature	-40		105	°C	
Storage Temperature	-50		125	°C	
Junction Temperature		150		°C	

<sup>#</sup>The first batch of wafer characteristic parameters

### 14.2. DC/AC Characteristics

All data are acquired under the conditions of  $V_{DD}$ =5.0V, f<sub>SYS</sub> =2MHz unless noted.

Symbol	Description	Min	Тур	Max	Unit	Conditions (Ta=25°C)
V <sub>DD</sub>	Operating Voltage	2.2#/2.1		5.5	V	*Subject to LVR tolerance
LVR%	Low Voltage Reset Tolerance	-5		5	%	
	System clock (CLK) *=					
	IHRC/2	0		8M		V <sub>DD</sub> ≧4.5V <sup>#</sup> ; V <sub>DD</sub> ≧4.0V
fsys	IHRC/4	0		4M		V <sub>DD</sub> ≧2.7V <sup>#</sup> ; V <sub>DD</sub> ≧2.4V
	IHRC/8	0		2M	Hz	V <sub>DD</sub> ≧2.2V <sup>#</sup> ; V <sub>DD</sub> ≧2.1V
	ILRC		59K			$V_{DD} = 5V$
Pcycle	Program cycle	1000			cycles	
			0.89		mA	f <sub>SYS</sub> =IHRC/16=1MIPS@5V
IOP	Operating Current		96		uA	fsys=ILRC=59KHz@5V
IPD	Power Down Current		0.8		uA	fsys= 0Hz,V <sub>DD</sub> =5V
IPD	(by stopsys command)		0.8		uA	18YS= 0112, VDD=5 V
	Power Save Current				uA	V <sub>DD</sub> =5V; f <sub>SYS</sub> = ILRC
I <sub>PS</sub>	(by stopexe command)		3.5			Only ILRC module is
						enabled.
VIL	Input low voltage for IO lines	0		0.1V <sub>DD</sub>	V	
Vih	Input high voltage for IO lines	$0.7 V_{\text{DD}}$		V <sub>DD</sub>	V	
	IO lines drive current					
lau	PB2~PB7 (Strong)		-28		m۸	V <sub>DD</sub> =5V, V <sub>OH</sub> =4.5V
Іон	PB2~PB7 (Normal)		-10		mA	VDD=3V, VOH=4.3V
	Others IO		-10			



Symbol	Description	Min	Тур	Max	Unit	Conditions (Ta=25°C)
lol	IO lines sink current PA0~PA4 PB0 (Strong) PB0 (Normal) PB2~PB7 (Strong) PB2~PB7 (Normal) Others IO		20 102 20 78 20 14		mA	V <sub>DD</sub> =5V, V <sub>OL</sub> =0.5V
VIN	Input voltage	-0.3		V <sub>DD</sub> +0.3	V	
I <sub>INJ (PIN)</sub>	Injected current on pin			1	mA	$V_{DD}$ +0.3 $\geq V_{IN} \geq -0.3$
R <sub>PH</sub>	Pull-high Resistance		80		ΚΩ	V <sub>DD</sub> =5.0V
$R_{PL}$	Pull-low Resistance		81		KΩ	V <sub>DD</sub> =5.0V
$V_{\text{BG}}$	Bandgap Reference Voltage	1.145*	1.20*	1.255*	V	V <sub>DD</sub> =3.9V ~ 5.5V -40°C < Ta < 105°C*
		15.84*	16*	16.16*		V <sub>DD</sub> =5V, Ta=25°C
f <sub>IHRC</sub>	Frequency of IHRC after calibration *	15.20*	16*	16.80*	MHz	V <sub>DD</sub> =3.9V~5.5V, -40°C <ta<105°c*< td=""></ta<105°c*<>
f <sub>DIHRC</sub>	Frequency of Delta IHRC after calibration *		36		MHz	
t <sub>INT</sub>	Interrupt pulse width	30			ns	V <sub>DD</sub> =5V
Vad	AD Input Voltage	0		Vdd	V	
ADrs	ADC resolution			12	bit	
ADcs	ADC current consumption		0.93 0.83		mA	@5V @3V
ADclk	ADC clock period		2		us	3.9V ~ 5.5V
<b>t</b> adconv	ADC conversion time (T <sub>ADCLK</sub> is the period of the selected AD conversion clock)		16		Tadclk	12-bit resolution
AD DNL	ADC Differential NonLinearity		±2*		LSB	
AD INL	ADC Integral NonLinearity		±4*		LSB	
ADos	ADC offset*		2		mV	V <sub>DD</sub> =3V
Vrefh	ADC reference high voltage 4V 3V 2V	3.90 2.93 1.95	4 3 2	4.10 3.07 2.05		V <sub>DD</sub> =5V, 25 °C
V <sub>DR</sub>	RAM data retention voltage*	1.5			V	in power-down mode
-			8K			MISC[1:0]=00 (default)
			16K			<i>MISC</i> [1:0]=01
t <sub>WDT</sub>	Watchdog timeout period		64K		T <sub>ILRC</sub>	MISC[1:0]=10
			256K			<i>MISC</i> [1:0]=11
	Wake-up time period for fast wake-up		45			Where TILRC is the time
t <sub>WUP</sub>	Wake-up time period for normal wake-up		3000		T <sub>ILRC</sub>	period of ILRC
t <sub>SBP</sub>	System boot-up period from power-on		50		ms	V <sub>DD</sub> =5V
t <sub>RST</sub>	External reset pulse width	120			us	V <sub>DD</sub> =5V




Symbol	Description	Min	Тур	Max	Unit	Conditions (Ta=25°C)
CPos	Comparator offset*	-	±10	±20	mV	
CPcm	Comparator input common mode*	0		V <sub>DD</sub> -1.5	V	
CPspt	Comparator response time**		100	500	ns	Both Rising and Falling
CPmc	Stable time to change comparator mode		2.5	7.5	us	
CPcs	Comparator current consumption		25		uA	$V_{DD} = 5V$
OPAcm	OPA input common mode*	0		VDD -1.3	V	
OPAos	OPA offset*		±10		mV	Vdd =5V
ЮРА	OPA output current*	200			uA	
OPAgain	OPA DC gain*		80		dB	

\*The first batch of wafer characteristic parameters

\*These parameters are for design reference, not tested for every chip.


The characteristic diagrams are the actual measured values. Considering the influence of production drift and other factors, the data in the table are within the safety range of the actual measured values.

### 14.3. Typical ILRC frequency vs. VDD






#### 14.4. Typical IHRC frequency deviation vs. VDD(calibrated to 16MHz)




14.5. PFG frequency deviation vs. VDD (calibrated to 36MHz)











### 14.7. Typical IHRC frequency vs. Temperature (calibrated to 16MHz)





### 14.8. PFG frequency deviation vs. Temperature (calibrated to 36MHz)




### 14.9. Typical operating current vs. VDD @ system clock = ILRC/n

#### Conditions:

1-FPPA (FPPA0: tog PA0)

**ON**: ILRC, Bandgap, LVR; **OFF**: IHRC, EOSC, T16, TM2, TM3, ADC modules; **IO**: PA0: 0.5Hz output toggle and no loading, **others**: input and no floating






#### 14.10. Typical operating current vs. VDD @ system clock = IHRC/n

Conditions:

1-FPPA (FPPA0: tog PA0)


ON: IHRC, Bandgap, LVR; OFF: ILRC, EOSC, LVR, T16, TM2, TM3, ADC modules;

IO: PA0:0.5Hz output toggle and no loading, others: input and no floating



### 14.11. Typical operating current vs. VDD @ system clock = 32KHz EOSC / n


Conditions: **ON:** EOSC, MISC.6 = 1, Bandgap, LVR; **OFF:** IHRC, ILRC, T16, TM2, TM3, ADC modules; **IO:** PA0: 0.5Hz output toggle and no loading, **others**: input and no floating






#### 14.12. Typical operating current vs. VDD @ system clock = 1MHz EOSC / n

Conditions: **ON**: EOSC, MISC.6 = 1, Bandgap, LVR; **OFF**: IHRC, ILRC, T16, TM2, TM3, ADC modules; **IO**: PA0:0.5Hz output toggle and no loading, **others**: input and no floating



### 14.13. Typical operating current vs. VDD @ system clock = 4MHz EOSC / n


Conditions: **ON**: EOSC, MISC.6 = 1, Bandgap, LVR; **OFF**: IHRC, ILRC, T16, TM2, TM3, ADC modules; **IO**: PA0:0.5Hz output toggle and no loading, **others**: input and no floating






### 14.14. Typical IO driving current ( $I_{OH}$ ) and sink current ( $I_{OL}$ )

(VOH=0.9\*VDD, VOL=0.1\*VDD)











### 14.16. Typical resistance of IO pull high/low device



### 14.17. Typical power down current (IPD) and power save current (IPS)



VDD (V)



### **15. Instructions**

Symbol	Description
ACC	Accumulator (Abbreviation of accumulator)
а	Accumulator (Symbol of accumulator in program)
SP	Stack pointer
FLAG	ACC status flag register
I	Immediate data
&	Logical AND
	Logical OR
<i>←</i>	Movement
۸	Exclusive logic OR
+	Add
_	Subtraction
~	NOT (logical complement, 1's complement)
Ŧ	NEG (2's complement)
ov	Overflow (The operational result is out of range in signed 2's complement number system)
Z	Zero (If the result of ALU operation is zero, this bit is set to 1)
с	Carry (The operational result is to have carry out for addition or to borrow carry for subtraction in unsigned number system)
AC	Auxiliary Carry (If there is a carry out from low nibble after the result of <i>ALU</i> operation, this bit is set to 1)
IO.n	The bit of register, only addressed in 0~0x3F (0~63) is allowed
M.n	It can address in the full space of SRAM.
pc0	Program counter of FPPA0
pc1	Program counter of FPPA1
pc2	Program counter of FPPA2
pc3	Program counter of FPPA3



### **15.1.** Instruction Table

mov M, a m mov a, M m mov a, IO m mov IO, a m mov IO, a m	ructions $mov$ a, 0x0f; $a \leftarrow 0$ fh; $mov$ MEM, a; MEM $\leftarrow$ a $mov$ a, MEM ; $a \leftarrow$ MEM; Flag Z is set when MEM is zero. $mov$ a, pa ; $a \leftarrow$ pa; Flag Z is set when pa is zero. $mov$ pb, a; $pb \leftarrow a$ ; $mov$ pb, a; $pb \leftarrow a$ ;	1 1 1 1 1	- - Y Y	- - - -	-	-
movM, ammova, Mmmova, IOmmovIO, ammovIO, ammovIO, am	movMEM, a;MEM $\leftarrow$ amova, MEM;a $\leftarrow$ MEM; Flag Z is set when MEM is zero.mova, pa;a $\leftarrow$ pa; Flag Z is set when pa is zero.movpb, a;pb $\leftarrow$ a;	1 1 1	- Y Y		-	-
mov a, M m mov a, IO m mov IO, a m mov IO, a m	mova, MEM;a $\leftarrow$ MEM; Flag Z is set when MEM is zero.mova, pa;a $\leftarrow$ pa; Flag Z is set when pa is zero.movpb, a;pb $\leftarrow$ a;	1	Y Y	-		
mov a, IO m mov IO, a m mov IO, a m	mova, pa;a $\leftarrow$ pa; Flag Z is set when pa is zero.movpb, a;pb $\leftarrow$ a;	1	Y	-	-	-
mov IO, a m mov IO, a m	<i>nov</i> pb, a; pb $\leftarrow$ a;			-		
mov IO, a m		1			-	-
nmol M.o.	<i>mov</i> pb, a; $pb \leftarrow a$ ;		-	-	-	-
nmov M,a n		1	-	-	-	-
	nmov MEM, a; MEM ← 〒a	1	-	-	-	-
ldt16 word ld	<i>dt16</i> word; word ← 16-bit timer	1	-	-	-	-
stt16 word s	stt16 word; 16-bit timer ← word	1	-	-	-	-
Idtabh index Id	dtabh index; a ← {bit 15~8 of MTP [index]};	2	-	-	-	-
Idtabl index lo	<i>dtabl index;</i> a $\leftarrow$ {bit7~0 of MTP [index]};	2	-	-	-	-
<i>idxm</i> a, index <i>id</i>	dxm a, index; $a \leftarrow [index]$ , where index is declared by word.	2	-	-	-	-
<i>idxm</i> index, a <i>id</i>	dxm index, a; [index] $\leftarrow$ a; where index is declared by word.	2	-	•	-	-
xch M x	xch MEM; MEM ← a , a ← MEM	1	-	-	-	-
pushaf p	pushaf, $[sp] \leftarrow \{flag, ACC\}; sp \leftarrow sp + 2;$	1	-	I	-	-
popaf p	$popaf;$ sp ← sp - 2; {Flag, ACC} ← [sp];	1	Υ	Υ	Y	Y
pushw word p	bushw word; $[sp] \leftarrow word$ ; $sp \leftarrow sp + 2$	2	-	I	-	-
popw word p	popw word; sp ← sp - 2 ; word ← [sp];	2	-		-	-
Arithmetic Operati	ion Instructions	I			1	
add a, I a	add a, 0x0f; $a \leftarrow a + 0$ fh	1	Y	Y	Y	Y
adda, Ma	add a, MEM ; a ← a + MEM	1	Υ	Y	Y	Y
add M, a a	add MEM, a; MEM ← a + MEM	1	Υ	Y	Y	Y
addca, Ma	addc a, MEM; $a \leftarrow a + MEM + C$	1	Y	Y	Y	Y
addc M, a a	addc MEM, a ; MEM ← a + MEM + C	1	Υ	Y	Y	Y
addca a	addc a; $a \leftarrow a + C$	1	Υ	Y	Y	Y
addc M a	addc MEM ; MEM ← MEM + C	1	Υ	Y	Y	Y
nadd a, M n	nadd a, MEM ; a ← 〒a + MEM	1	Υ	Y	Y	Y
nadd M, a n	nadd MEM, a; MEM ← 〒MEM + a	1	Υ	Y	Y	Y
suba, Is	sub a, 0x0f; $a \leftarrow a - 0$ fh ( $a + [2's complement of 0$ fh] )	1	Υ	Y	Y	Y
suba, Ms	sub a, MEM ; a $\leftarrow$ a - MEM ( a + [2's complement of M] )	1	Y	Y	Y	Y
sub M, a s	sub MEM, a; MEM $\leftarrow$ MEM - a (MEM + [2's complement of a])	1	Y	Y	Y	Y
subca, Ms	subc MEM, a; a ← a – MEM - C	1	Y	Y	Y	Y
subc M, a s	subc MEM, a ; MEM ← MEM – a - C	1	Y	Y	Y	Y
subc a s	subca; a ← a - C	1	Y	Y	Y	Y
subc M s	subc MEM; MEM $\leftarrow$ MEM - C	1	Y	Y	Y	Y



Instructions	Function	Cycles	z	С	AC	ov
inc M	<i>inc</i> MEM; MEM $\leftarrow$ MEM + 1	1	Y	Y	Y	Y
dec M	dec MEM; MEM $\leftarrow$ MEM - 1	1	Y	Y	Y	Y
clear M	<i>clear</i> MEM; MEM $\leftarrow$ 0	1	-	-	-	-
Shift Operation I	nstructions	-				
sr a	<i>sr</i> a ; a (0,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)	1	-	Y	-	-
src a	<i>src</i> a ; a (c,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)	1	-	Y	-	-
sr M	sr MEM; MEM(0,b7,b6,b5,b4,b3,b2,b1) ← MEM(b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b0)	1	-	Y	-	-
src M	<i>src</i> MEM ; MEM(c,b7,b6,b5,b4,b3,b2,b1) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b0)	1	-	Y	-	-
sl a	s/ a ; a (b6,b5,b4,b3,b2,b1,b0,0) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a (b7)	1	-	Y	-	-
slc a	<i>slc</i> a ; a (b6,b5,b4,b3,b2,b1,b0,c) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b7)	1	-	Y	-	-
s/ M	s/ MEM ; MEM (b6,b5,b4,b3,b2,b1,b0,0) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b7)	1	-	Y	-	-
slc M	<i>slc</i> MEM ; MEM (b6,b5,b4,b3,b2,b1,b0,C) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM (b7)	1	-	Y	-	-
swap a	<i>swap</i> a ; a (b3,b2,b1,b0,b7,b6,b5,b4) ← a (b7,b6,b5,b4,b3,b2,b1,b0)	1	-	-	-	-
swap M	swap MEM ; MEM (b3,b2,b1,b0,b7,b6,b5,b4) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0)	1	-	-	-	-
Logic Operation						
and a, I	and a, 0x0f; $a \leftarrow a \& 0$ fh	1	Y	-	-	-
and a, M	and a, RAM10; a $\leftarrow$ a & RAM10	1	Y	-	-	-
and M, a	and MEM, a ; MEM ← a & MEM	1	Y	-	-	-
or a, l	or a, 0x0f; $a \leftarrow a \mid 0$ fh	1	Y	-	-	-
or a, M	or a, MEM ; a ← a   MEM	1	Y	-	-	-
or M, a	or MEM, a ; MEM ← a   MEM	1	Y	-	-	-
xor a, l	xor a, 0x0f; $a \leftarrow a^{0}$ 0fh	1	Y	-	-	-
xor IO, a	<i>xor pa, a ;</i> pa ← a ^ pa ;	1	-	-	-	-
<i>xor</i> a, M	xor a, MEM ; a ← a ^ RAM10	1	Y	-	-	-
<i>xor</i> M, a	xor MEM, a; MEM ← a ^ MEM	1	Y	-	-	-
not a	not a; $a \leftarrow \sim a$	1	Y	-	-	-
not M	<i>not</i> MEM; MEM $\leftarrow \sim$ MEM	1	Y	-	-	-
<i>neg</i> a	<i>neg</i> a; a ← ⊤a	1	Y	-	-	_
neg M	neg MEM; MEM ← 〒MEM	1	Y	-	-	-
<i>comp</i> a, I	<i>comp</i> a, 0x55; Flag will be changed by regarding as (a - 0x55)	1	Y	Y	Y	Y



Instructions	Function	Cycles	z	С	AC	٥v
comp a, M	<i>comp</i> a,MEM; Flag will be changed by regarding as ( a - MEM )	1	Υ	Y	Y	Y
comp M, a	<i>comp</i> MEM,a; Flag will be changed by regarding as (MEM - a)	1	Y	Y	Y	Y
Bit Operation Ins	structions					
<i>set0</i> IO.n	set0 pa.5; PA5=0	1	-	-	-	-
set1 IO.n	set1 pb.5; PB5=1	1	-	-	-	•
<i>set0</i> M.n	set0 MEM.5 ; set bit 5 of MEM to low	1	-	-	-	-
set1 M.n	set1 MEM.5 ; set bit 5 of MEM to high	1	-	-	-	-
swapc IO.n	swapcIO.0; $C \leftarrow IO.0$ , $IO.0 \leftarrow C$ When IO.0 is a port to output pin, carry C will be sent to IO.0;When IO.0 is a port from input pin, IO.0 will be sent to carry C;	1	-	Y	-	-
tog IO.n	tog pa.5; PA5 changes to the opposite state.	1	-	-	-	-
Conditional Ope	ration Instructions			n		
ceqsn a, l	<i>ceqsn</i> a, 0x55 ; <i>inc</i> MEM ; <i>goto</i> error ; If a=0x55, then "goto error"; otherwise, "inc MEM".	1/2	Y	Y	Y	Y
<i>ceqsn</i> a, M	ceqsn a, MEM; If a=MEM, skip next instruction	1/2	Υ	Y	Y	Y
ceqsn M, a	ceqsn MEM, a; If a=MEM, skip next instruction	1/2	Y	Y	Y	Y
cneqsn a, M	<i>cneqsn</i> a, MEM; If a≠MEM, skip next instruction	1/2	Y	Y	Y	Y
<i>cneqsn</i> M, a	<i>cneqsn</i> MEM, a; If a≠MEM, skip next instruction	1/2	Y	Y	Y	Y
cneqsn a, l	<i>cneqsn</i> a, 0x55 ; <i>inc</i> MEM ; <i>goto</i> error ; If a≠0x55, then "goto error"; Otherwise, "inc MEM"	1/2	Y	Υ	Y	Y
<i>t0sn</i> IO.n	tOsn pa.5; If bit 5 of port A is low, skip next instruction	1/2	-	-	-	-
<i>t1sn</i> IO.n	<i>t1sn</i> pa.5; If bit 5 of port A is high, skip next instruction	1/2	-	-	-	-
<i>t0sn</i> M.n	<i>t0sn</i> MEM.5 ; If bit 5 of MEM is low, then skip next instruction	1/2	-	-	-	-
<i>t1sn</i> M.n	<i>t1sn</i> MEM.5 ; If bit 5 of MEM is high, then skip next instruction	1/2	-	-	-	-
izsn a	<i>izsn</i> a; a $\leftarrow$ a + 1,skip next instruction if a = 0	1/2	Y	Y	Y	Y
dzsn a	dzsn a; $a \leftarrow a - 1$ , skip next instruction if $a = 0$	1/2	Y	Y	Y	Y
izsn M	<i>izsn</i> MEM; MEM $\leftarrow$ MEM + 1, skip next instruction if MEM= 0	1/2	Υ	Y	Y	Y
dzsn M	dzsn MEM; MEM $\leftarrow$ MEM - 1, skip next instruction if MEM= 0	1/2	Υ	Y	Y	Y
<i>wait0</i> IO.n	<i>wait0</i> pa.5; Wait here until bit n of IO port is low.	1	-	-	-	-
<i>wait1</i> IO.n	wait1 pa.5; Wait here until bit n of IO port is high.	1	-	-	-	-
System Control	Instructions				•	
<i>call</i> label	<i>call</i> function1; [sp] $\leftarrow$ pc + 1, pc $\leftarrow$ function1, sp $\leftarrow$ sp + 2	2	-	-	-	-
<i>goto</i> label	<i>goto</i> error; go to error and execute program.	2	-	-	-	-
delay I	delay 0x05; delay 6 cycles	1	-	-	-	-
<i>delay</i> a	delay a; delay 16 cycles if ACC=0fh	1	-	-	-	-
delay M	delay M; delay 256 cycles if M=ffh	1			-	

(1) Since ACC is a temporary buffer for instruction count, please ensure that it will not be interrupted when executing this instruction. Otherwise, the delay time may not be right.



Instructions	Function	Cycles	z	С	AC	٥v
(2) Single FPPA	mode does not support this instruction.					
ret I	<i>ret</i> 0x55; $A \leftarrow 55h$ ret;	2	-	-	-	-
ret	<i>ret;</i> sp $\leftarrow$ sp - 2 pc $\leftarrow$ [sp]	2	-	-	-	-
reti	<i>reti</i> ; Return to programfrom interrupt service routine. After this command is executed, global interrupt is enabled automatically.	2	-	-	-	-
nop	nop; Nothing changed.	1	-	-	-	-
pcadd a	pcadd a; pc $\leftarrow$ pc + a	2	-	-	-	-
engint	engint, Interrupt request can be sent to FPPA0	1	-	-	-	-
disgint	disgint ; Interrupt request is blocked from FPPA0	1	-	-	-	-
stopsys	stopsys; Stop the system clocks and halt the system	1	-	-	-	-
stopexe	<i>stopexe</i> ; Stop the system clocks and keep oscillator modules active.	1	-	-	-	-
reset	reset, Reset the whole chip.	1	-	-	-	-
wdreset	wdreset; Reset Watchdog timer.	1	-	-	-	-
<i>pmode</i> n	Operation mode selection of each FPPA unit pmode 0; Set the bandwidth sharing mode of the FPPA unit is mode 0 Mode FPPA0 ~ FPPA4 bandwidth sharing 0: /2, /2 1: /2, /4, /4 2: /4, /2, /4 3: /2, /4, /8, /8 4: /4, /2, /8, /8 5: /8, /2, /4, /8	1	-	_	-	-