ESF LOAD SEQUENCER

SOFTWARE VERIFICATION AND VALIDATION REPORT

prepared by:

SIMPACT ASSOCIATES, INC. 5520 Ruffin Road San Diego, CA 92123

September 9, 1982

ESF LOAD SEQUENCER

SOFTWARE VERIFICATION AND VALIDATION REPORT

TABLE OF CONTENTS

 $K^{\mathcal{I}}$

	<u>P</u>	age
1.	OBJECTIVE	1
2.	STUDY PROCEDURE AND RESULTS SUMMARY	2
3,•	SPECIFICATION REQUIREMENTS	4
4.	SOFTWARE STRUCTURE	5
5.	SYSTEM ROUTINES	7
6.	UNDERVOLTAGE MONITORING	9
7.	ESF BUS LOAD SEQUENCING	10
8.	AUTOTESTING	12
9.	PERFORMANCE/DESIGN DEMONSTRATION TEST RESULTS	16
10.	CONCLUSION	17
	APPENDIX A	۱۲

ESF LOAD SEQUENCER

SOFTWARE VERIFICATION AND VALIDATION REPORT

1. OBJECTIVE

The objective of the Software Verification and Validation Study is to verify that the software of the ESF Load Sequencer meets the requirements of the design specification, and that no sneak software paths (circuits) exist that would render the system inoperable. The ESF Load Sequencer is a module in the Balance of Plant (BOP) Engineered Safety Features Actuation System (ESFAS) supplied by General Atomic Company (GA) to the Palo Verde Nuclear Generating Station under Arizona Public Service Company Purchase Order 10407-13-JM-104 and Bechtel Power Corporation Specification 13-JM-104. This module controls loading of the station ESF bus and diesel generators under loss of power conditions or if an accident signal is present.

The purpose of this report is to outline the methods used to perform this study and to detail the findings of the study.

2. STUDY PROCEDURE AND RESULTS SUMMARY

The following steps were taken to perform the study:

- a. Review of Bechtel Specification (13-JM-104). This specification was reviewed in detail to determine the functional requirements of the ESF Load Sequencer.
- b. Review of General Atomic Operations and Maintenance Manual (E-115-760). This manual was reviewed to determine how the functional requirements had been implemented and in particular, which functions had been implemented in software. The major functions implemented in software are:
 - i. Monitoring of accident signals and sequencing control of ESF bus loads.
 - ii. Monitoring loss of power condition and generation of load shed signal and loss of power off delay.
 - iii. Auto-testing of all ESFAS Modules including ESF Load Sequencer.
 - c. Review of Software Documentation (SK-1678). This documentation includes program listings and flowcharts for all software modules in the ESF Load Sequencer. The documentation was reviewed for completeness. In addition, each module was reviewed individually to determine that the flowcharts matched the program code, that the program code was properly documented and that the code as implemented performed the required functions.
 - d. Review of Performance Test Report (E-115-787) and Design Demonstration Test Report (E-160-972). The Performance Test demonstrates the functional performance of the ESFAS equipment. The Design Demonstration Test verifies that the design of the ESF Load Sequencer permits no credible common failure modes to exist in response to credible input perturbations and series of events. Both test reports were reviewed to determine whether the tests exercised all program paths within the software of the ESF Load Sequencer.

The results of this study show that the software of the ESF Load Sequencer meets the requirements of ESFAS Specification, 13-JM-104. Two minor anomalies were noted in the software, neither of which will cause a malfunction of the ESFAS equipment.

The first anomaly results from disabling interrupts during test of the bottom half of RAM memory. This causes an increase in the sampling interval of the contact debounce algorithm which in turn delays posting of an input change. Since the delay is of the order of 10 msec, there is no significant affect on the performance of the ESFAS system.

- The second anomaly is in the load sequencer logic and can cause 2 msec pulses on certain relay outputs. The duration of these pulses is not sufficient to cause activation of any device.

3. SPECIFICATION REQUIREMENTS

£1

The Bechtel Specification, 13-JM-104, defines the technical requirements for all aspects of the ESFAS system. The functions specific to the ESF Load Sequencer are defined in Section 4.5.14 of that specification. These functions are implemented in the ESF Load Sequencer software. In addition, this software also controls the auto-testing functions as specified in Section 4.5.13 and certain alarm contact outputs as specified in Section 4.5.16. The major requirements of the specification are:

- a. Monitor undervoltage input from LOP/LS module. Upon detection of undervoltage condition generate a 1 second load shed pulse and activate loss of power signal. When undervoltage condition clears ensure that it remains in the cleared condition for 60 seconds before deactivating loss of power signal.
- and accident signals. Monitor loss of power Upon detection of specific combinations of these inputs, initiate one of four loading sequences or modes (see specification attachment 4-1, sheet 8). Activate one contact per sequencer mode to indicate sequencing in progress. Activate up to ten independent, time separated loading signals, adjustable in one second increments over a total time span of 60 seconds (for outputs and timing, see specification attachment 4-2, tables 8 and 9, respectively).
- c. Automatically test the operation of the maximum possible portion of the ESFAS system. Upon detection of circuit malfunction, immediately initiate remote annunciator and indicate malfunction locally. This automatic testing, under normal or failure condition of the test features must not interfere with the normal operation of system or cause protective action.


4. SOFTWARE STRUCTURE

The software consists of a number of routines which operate in conjunction with each other to fulfill all functions of the system. These routines fall into four categories.

- a. System Routines. These routines handle timer interrupts and input/output. They also control the execution of the other programs in the system.
- b. Task Routines. These routines implement the major functions in the system, i.e., under voltage monitoring, mode detection/output sequencing and auto-testing.
- c. Task Subroutines. These routines implement specific functions within the task routines.
- d. Common Subroutines. These routines implement functions common to several tasks.

The software structure and hierarchy is shown in Figure 4-1. Appendix A contains a profile of each routine in the system. The profile lists the following information for each routine:

- a. Category (e.g., system routine, task, etc.)
- b. Function
- c. Verification Study Data, including:
 - i. accuracy and completeness of flowcharts
 - ii. accuracy and completeness of program listing comments
 - iii. specific design demonstration/performance tests which exercise the code
 - iv. coding or design errors detected in the routine
 - v. comments



* These common subroutines called by multiple tasks or task subroutines

Figure 4-1 Software Structure Chart

5. SYSTEM ROUTINES

To meet the functional requirements defined in section 3, the system must provide the following major features:

- a. Accurate time base generator to control time-related functions e.g., input debouncing, load shed pulse duration, loss-of-power off delay and sequencing of loads onto the ESF bus.
- b. Concurrent operation of several different functions e.g., undervoltage monitoring, mode determination/load sequencing and automatic testing.

These features are implemented in two system routines, the timer interrupt handler (RST75/RST65) and the executive program (EXEC). The overall design of these programs was validated and the detailed implementation of each feature was verified. Particular emphasis was placed on verification of the major features outlined above.

The system meets the time base generator requirements by implementation of two timer interrupts. The lower priority interrupt occurs every 2 msec, the higher priority interrupt occurs every 10 msec. The 2 msec interrupt routine reads all digital inputs and processes them through a debounce routine. The debounce algorithm is based on the 2 msec sampling time and ensures that the input has reached a steady state before reporting any change to the other software routines. The 10 msec interrupt routine sets a software flag for the executive program in addition to debouncing the inputs. The executive uses this 10 msec flag to allocate execution time to each of the concurrent functions and as a time base to schedule programs handling time-related functions.

The executive allocates 10 msec time slots for execution of the concurrent functions required in the system. Each concurrent function outlined in (b) above is designed as a separate program(s) (see Table 5-1). These programs, or tasks, run under control of the executive which allocates 10 msec time slots to each as required. Within the 10 msec time slot the task must execute to completion and return control to the executive. The system complies with this requirement; the execution time for each task is shown in Table 5-1.

Every 250 msec the executive allocates one 10 msec time slot to the task S0 which monitors the undervoltage condition and checks for a stall condition in the opposite train (redundant system). It also allocates one 10 msec time slot to the task S1 which detects changes in the sequencer mode and performs the bus load sequencing operation. The remaining twenty-three 10 msec time slots are allocated to autotesting tasks. The sequential time slot during which each task may be executed is shown in Table 5-1. Since the task S0 and S1

TABLE 5-1

Task Name	Function Performed	Executed during time-slot	Approximate execution time
so	Check loss of power condition *Generate/check stall opposite train signal	0	, : 1 msec
sı	Sequencer mode determination Sequencer output control	1	3 msec
S2	*Generate 10msec/50msec module test pulse	2	l msec
S3	*Check 10 msec module test pulse on	3	l msec
S4	*Check 10 msec module test pulse off	4	1 msec
S 7	*Check 50 msec module test pulse on	7	l msec
S24	*Check 50 msec module test pulse off	24	l msec
TlRAM	*Test top half of RAM memory	2-24	7 msec
BlRAM	*Test bottom half of RAM memory	2-24	8 msec
ROM	*Test ROM memory	2-24	4 msec

* Auto testing functions

2.4

. 3

are executed every 25th time slot, they execute at 250 msec (1/4 sec) intervals. This synchronous execution permits the timed execution of functions at 1 sec intervals as required for load shed pulse, loss-of-power off delay and sequencing of loads onto the ESF bus. This inherent program timing is also used in the autotesting software to control the duration of test pulses to the other ESF modules.

The design was found to be valid and met the system requirements of the specification. No discrepancies were detected in the software implementation of the design.

UNDERVOLTAGE MONITORING

The design specification defines the following major requirements for the undervoltage monitoring function:

- a. Monitor an input from LOP/LS module for undervoltage condition on the 4.16 kV ESF bus.
- b. Upon occurrence of undervoltage condition, generate a one second load shed pulse and set loss of power condition.
- c. If undervoltage condition clears and remains cleared for 60 sec, clear loss of power condition (off-delay).

These functions are implemented in subroutine CKLOP which is executed every 250 msec by the task SO. The overall design of the subroutine was validated and the detailed implementation of each feature was verified. Particular emphasis was placed on verification of the major features outlined above.

The program monitors the bus undervoltage input from the LOP/LS module. Upon detection of an undervoltage condition it activates the load shed output to the LOP/LS module and illuminates the loss of power indicator on the Load Sequencer module. Internally it indicates the loss of power condition by setting a software flag. The program uses the synchronous nature of the task (it executes every 250 msec) to control the duration of the load shed pulse. On the fourth execution of the program after the signal is activated, it is deactivated terminating the load shed pulse.

After generation of the load shed pulse, the system continues to monitor the undervoltage input. If the undervoltage clears and remains in the cleared state for 60 seconds, the loss of power indicator is extinguished and the loss of power software flag is cleared. Again, the synchronous nature of the task is used to determine this 60 sec off-delay. Should the undervoltage condition re-occur within the 60 off-delay period, the design of the software ensures that the 60 sec off-delay is terminated without resetting the loss of power indicator or flag. A new 60 sec off-delay is started when the undervoltage clears again. The design of the software also ensures that the load shed pulse occurs only once for each loss of power condition. The load shed pulse generated when the undervoltage condition is first No further load shed pulses are generated until detected. the 60 sec off-delay completes although several undervoltage conditions may occur within this time interval.

The design was found to be valid and met the undervoltage monitoring requirement of the specification. No discrepancies were detected in the software implementation of the design.

7. ESF BUS LOAD SEQUENCING

٠,

(بريد، دا:

,e 1 j

15

1

30

ه ۱۹۴۴

, 1,

The design specification defines the following major requirements for the ESF bus load sequencing function:

- a. Monitor loss of power condition and accident signal inputs for specified combinations of these inputs.
- b. Upon detection of any such combination, initiate/terminate load sequencing mode. The input combinations which cause mode transitions are defined in specification attachment 4-1, sheet 8.
- c. Upon initiation of any mode, start bus loading sequence defined for that mode per specification attachment 4-2, table 9. Initiate contact closure to indicate currently active mode.
- d. Sequence loads onto ESF bus at the specified time intervals for the active mode.
- e. Upon termination of a sequencing mode, return all outputs to idle state (mode 0) and clear mode indication contact.

The mode determination function is implemented in task SI which executes every 250 msec. The load sequencing function is implemented in the subroutine OSEQ. OSEQ is called by task SI when the sequencer is in any mode other than mode 0. The overall design of these programs was validated and the detailed implementation of each feature was verified. Particular emphasis was placed on verification of the major features outlined above.

The task S1 checks initially for an active sequencing mode (modes 1-4). If such a mode is active, it verifies that the specified inputs are still in the required state. All inputs which are not specified for the mode are considered as "don't care" inputs and are ignored. If all specified inputs are still true, no mode change is required. If some inputs have changed state, the sequencer returns to the idle state (mode 0), the mode indication output is cleared and all sequencer output signals are returned to the The sequencer always returns to the idle state condition. when conditions for the active sequencing mode are no longer true even though conditions may be correct for entry into another sequencing mode. The next execution of the task will cause the transition to the new mode.

If the sequencer is in the idle state (mode 0) upon entry to the task, the loss of power software flag and the accident signals are checked. If the state of these inputs matches the state specified for any of the sequencing modes 1-4, that mode is activated. Again, all inputs which are not specified for the mode are treated as "don't care" conditions. Upon

transition to the mode, the mode indication output is set and the sequencing timer is started.

Prior to exiting task S1, a check of the current sequencing mode is made. If the mode is not zero (output sequence active) the subroutine OSEQ is called. This routine handles the contact closure outputs and the time activation of these signals necessary to sequence the loads onto the ESF bus. Since the routine executes every 1/4 sec the time resolution load sufficiently accurate to meet the sequencing The routine is table-driven in design; requirements. means that all sequencing modes are handled by the same executable program code with variable parameters (e.g., output signal, activation time) stored in a table of each All table entries were verified and found to be mode. correct.

A design anomaly was found in the routine OSEQ. As with all digital outputs in the system, this routine sets/clears outputs in the output bit map. This output bit map is copied to the output ports every 2 msec by the timer interrupt routine. Certain actuation signals exist which change state twice during a sequencing mode e.g., Charging Pumps in These require two entries in the mode table which specifies the parameters for OSEQ, one to activate the output, the other to deactivate the output. The design of the software is such that if, for example, the signal is activated at time 0 sec and deactivated at time 40 sec, every time the routine executes after the 40 sec time, the signal will first be set, then cleared in the output bit map. If an interrupt occurs while the bit is set, the bit is copied from The bit will remain set the bit map to the output port. until the next interrupt, 2 msec later, by which time OSEQ will have reset the bit. The probability of occurrence of this 2 msec pulse is small; in addition, the duration of the pulse is insufficient to cause actuation of the controlled This anomaly will cause no malfunction of the ESFAS device. system.

ş.(

All other features of the design were found to be valid and met the requirements of the specification. No discrepancies were detected in the software implementation of the design.

8. AUTOTESTING

The state of the s

17,

The design specification defines the following requirements for the autotesting function:

- a. Test automatically and continually maximum possible portion of the ESFAS system.
- b. Under normal or failure conditions of the testing system, ensure that it interferes in no way with the normal operation of the system.
- c. Upon detection of circuit malfunction, initiate a remote annunciator and locally indicate malfunction.
- d. Permit convenient interruption of autotesting at any time.

These functions are implemented in three categories; redundant system (opposite train) monitoring by task SO, ESFAS module testing by tasks S2, S3, S4, S7 and S24, and Load Sequencer testing by tasks T1RAM, B1RAM and ROM. The overall design of each test was validated and the detailed implementation of the testing features verified.

The task SO monitors a square wave input with a 10 second period which is generated by the opposite train (redundant system). If a transition is not detected every 5 secs, an indicator on the Load Sequencer module is illuminated to indicate a stall. In addition, the stall opposite train annunciator is activated. The task SO also generates a square wave output with a 10 second period which is monitored by the opposite train. This feature continually monitors the correct operation of each system.

The other testing features are executed only if the Manual/Auto switch is in the Auto position and only if the sequencer is in the idle state (mode 0). The executive routine monitors the Manual/Auto switch and prevents scheduling of the autotest tasks if it is in the Manual position. This meets the requirement to permit convenient interruption of autotesting at any time.

The system tests the other modules within the ESFAS system by generation of test pulses to those modules. The tasks S2, S3 and S4 working in conjunction with each other, generate and test responses to 10 msec test pulses. The tasks S2, S7 and S24 generate and test responses to 50 msec test pulses. The synchronous nature of task scheduling by the executive, permits generation of accurate pulse lengths. This test pulse software is table driven in the same manner as the output sequencer (OSEQ) routine. The test output, the expected module input and the expected test return are all defined within the parameter table for each module. To test

a module the output is set. At 10 msec (or 50 msec) later the state of the module inputs and the test return inputs are If found in the correct state the test output is tested. At 10 msec (or 170 msec) later the state of the module inputs and the test return inputs are again tested to ensure that they have returned to the cleared state. should be noted that the program not only tests the correct response of the module input and test return which correspond to the activated test output, but it also tests all other module inputs and test returns to ensure that they do not If an error is detected the test is terminated and the test indicator lamp on the module under test is flashed. The autotest suspend annunciator is also activated. features satisfy the requirements specified in item (c) above.

Under normal autotesting conditions the task SO checks for the presence of a real input, as opposed to a test output response. If a real input is found, autotesting is suspended and initiation of the new sequencer mode (if required) will be performed by task Sl. Suspension of autotesting due to a real input or due to a module test failure, does not affect the mode determination or the load sequencing functions of the Load Sequencer in any way.


Autotesting of the Load Sequencer module itself is performed by the tasks TIRAM, BIRAM and ROM. These tasks test the top half of RAM memory, the bottom half of RAM memory and ROM respectively. The RAM memory tests write/read/compare operation of all data patterns into all RAM memory locations. The ROM memory test does a checksum calculation/comparison operation on all ROM memory locations. If an error is detected in any of these tests, an error light pattern is flashed on the Load Sequencer module and all software functions are inhibited. It is not possible to continue system operation when an error is detected in one of the tests as failure of RAM or ROM can cause unpredictable operation of the system.

An anomaly was found in the design of task BlRAM. Inputs are sampled by the interrupt routine which normally executes at 2 msec intervals. Any input change is processed by a debounce algorithm which requires three consecutive sample values to determine the true debounced state. This results in a delay of up to 4 msec between the occurrence of the change and the reporting of it to the processing task.

Interrupts are disabled while testing the bottom half of RAM. This ensures that no data is changed during execution of the test which requires slightly in excess of 8 msec of the 10 msec exection slot assigned by the Executive. The inputs are sampled once prior to disabling of the interrupt, once upon reenabling of the interrupt and a third time at the end of the 10 ms execution time slot (see Figure 8-1). Assuming

this extended sample interval (8 msec) will still match the mechanical characteristics of the input contact, the delay between the occurrence of the change and the reporting of it to the processing task (i.e., time required for three consecutive samples of the input) has now increased to 10 msec. This is an increase of 150% in the reporting delay experienced with the 2 msec sample interval. It will have no significant affect on the operation of the Load Sequencer however; the undervoltage monitoring and sequencer mode determination functions are only performed once every 250 msec.

All other features of the design were found to be valid and met the requirements of the specification. No discrepancies were detected in the software implementation of the design.



9. PERFORMANCE/DESIGN DEMONSTRATION TEST RESULTS

The results of the Performance Test Report (E-115-787) and the Design Demonstration Test Report (E-160-972) were reviewed to determine whether all program paths within the software had been exercised by these tests. Appendix A lists tests which exercised the logic of each program. In general, almost all program paths were tested. Exceptions are the failure paths for the RAM and ROM test programs, and the fatal error routine (HALT) to which they transfer control. These program paths are straightforward and perform their designed function.

All test results indicate that the design and implementation of the software fulfill the requirements of the design specification.

10. CONCLUSION

The results of this study show that the software of the ESF Load Sequencer meets all the requirements of the ESFAS Design Specification 13-JM-104. In addition, no sneak circuits or software paths exist that would render the system inoperable. The two anomalies which were noted, 2 msec pulses on sequencer output relays and variations in debounce timing of inputs, will cause no malfunction in the ESFAS equipment.

APPENDIX A
PROGRAM DATA

HALT

Category:

System Routine

Function:

Terminates system execution on fatal error. Displays flashing error code in lights of Load Sequencer module:

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

This routine was not exercised by either the Design Demonstration Test

or the Performance Test.

Design/Coding Errors:

None

Comments:

COLD

Category:

System Routine

Function:

Initializes software and hardware on system power up (cold start).

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Performance Test on start up

(ELA 342-0062, Sheet 33 of 70)

Design/Coding Errors:

None

Comments:

Program Name: RST75/RST65

Category: System Routine

Function: Processes timer interrupts. Reads

inputs and stores debounced results in input bit map. Copies output bit map to output ports. Sets 10 msec

interrupt flag for executive.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Performance Test and Design

Demonstration Test on each interrupt

(every 2 msec).

Design/Coding Errors: None

Comments: None

DEBNC

Category:

System Routine

Function:

Debounces digital inputs. system routine RST75/RST65. Called by

Flowchart:

Complete and Correct

Source Code Comments:

Adequate

Exercised by:

Performance Test and Design Test on each interrupt (every 2 msec).

Design/Coding Errors:

None

Comments:

Category: System Routine

Function: Initializes I/O ports and timers.

Called by system routine COLD.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Performance Test on start up

INIT

(ELA 342-0062 Sheet 33 of 70)

Design/Coding Errors: None

Comments: None

EXEC

Category:

System Routine

Function:

Controls execution of tasks within

system.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Autotest section of Performance Test

(ELA 342-0062 Sheet 55 of 70).

Design/Coding Errors:

None

Comments:

7.1

S0

Category:

Task

Function:

Calls STALL to check for stall of opposite train (redundant system).

Updates system running flag for this

train.

Calls CKLOP to monitor undervoltage condition.

Checks for any real inputs to stop/resume autotesting.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Stall/system running; tested by Performance Test (ELA 342-0062, Sheet 65 of 70).

Undervoltage monitoring; tested by Design Demonstration Test (ELA 342-0063, Page 16 of 43, Test 1)

Stop autotesting on real input; tested by Design Demonstration Test (ELA 342-0063, Page 22 of 43, Test 6)

Resume autotesting on absence of real inputs tested by Design Demonstration Test (ELA 342-0063, Page 24/43, Test 8A/8B)

Design/Coding Errors:

None

Comments:

Sl

Category:

Task

Function:

Monitors loss of power and accident signals to determine sequencing mode.

Calls output sequencing (OSEQ) routine

to sequence bus loads.

Flowchart:

Complete and correct.

Source Code Comments:

Accurate

Exercised by:

Mode transitions tested by Desing Demonstration Test (ELA 342-0063, Pages 22 and 23 of 43, Tests 6, 7A

and 7B).

Design/Coding Errors:

None

Comments:

Category: Task

Function: Activates test pulse for module

autotesting.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Performance Test (ELA 342-0062, Sheet

58 of 70).

Design/Coding Errors: None

Comments: None

S3

Category:

Task

Function:

Checks "on" condition of test return for 10 msec test pulse (module autotesting) and deactivate test

pulse.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Performance Test (ELA 343-0062, Sheet

58 of 70).

Design/Coding Errors:

None

Comments:

Task, S3, S4, S7 and S24 are all a part of the same source code module (TEST) and use a common error exit,

TSTERR.

Category: Task

Function: Check "off" condition of test return

for 10 msec test pulse (module

autotesting).

Flowchart: Complete and corret

Source Code Comments: Adequate

Exercised by: Performance Test (ELA 34-0062, Sheet

58 of 70).

Design/Coding Errors: None

Comments: Part of source code module TEST.

S7

Category:

Task

Function:

Checks "on" condition of test return for 50 msec test pulse (module autotesting) and deactivate test

pulse.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Performance Test (ELA 342-0062, Shweet

58 of 70).

Design/Coding Errors:

None

Comments:

Part of source code module TEST.

Task Category:

Function:

Checks "off" condition of test return for 50 msec test pulse (module

autotesting).

Flowchart: Complete and correct

Source Code Comments: Adequate

Performance Test (ELA 342-0062, Sheet Exercised by:

58 of 70).

Design/Coding Errors; None

Part of source code module 'TEST. Comments:

TIRAM

Category:

Task

Function:

Tests the top half of RAM memory.

Flowchart:

Complete and correct.

Source Code Comments:

Adequate

Exercised by:

Autotest section of Performance Test (ELA 342-0062, Sheet 58 of 70). Failure condition not encountered during test, hence no testing of

failure path.

Design/Coding Errors:

None

Comments:

BIRAM

Category:

Task

Function:

Tests the bottom half of RAM memory.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Autotest section of Performance Test (ELA 642-0062, Sheet 58 of 70). Failure condition not encountered during test hence no testing of

failure path.

Design/Coding Errors:

This test disables interrupt for approximately 8 msec. This affects the input debouncing algorithm and can delay updating of debounced inputs in input bit map. No coding errors.

Comments:

ROM

Category:

Task

Function:

Tests ROM memory

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by;

Autotest section of Performance Test (ELA 642-0062, Sheet 58 of 70). Failure condition not encountered during test hence no testing of

 $K^{-\ell}$

failure path.

Design/Coding Errors:

None

Comments:

STALL

Category:

Task Subroutine called by S0

Function:

Check for stall of opposite train

(redundant system).

Flowchart:

Complete and correct

Source Code Comments:

Adequate .

Exercised by:

Exercised continuously during testing. Stall condition simulated during Performance Test (ELA 342-0062, Sheet

65/70)

Design/Coding Errors:

None

Comments:

Program Name: LIGHT

Category: Task Subroutine called by S0

Function: Toggles lights which have blink status

set.

Flowchart: Complete and Correct

Source Code Comments: Minimal

Exercised by: Performance Test failure simulation.

(ELA 342-0062, Sheet 64 of 70).

Design/Coding Errors: None

Comments: None

CKLOP

Category:

Task Subroutine called by SO

Function:

Monitors undervoltage condition and generates load shed pulse and loss of

power indication.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

All path's exercised by Design Demonstration Test (ELA 342-0063, Page 19 of 43, Test 4 and Page 18 of 43,

Test 3).

Desig/Coding Errors:

None

Comments:

OSEQ

Category:

Task Subroutine called by S1

Function:

Controls time sequencing of loads onto

ESF bus.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Actuation response time measurements of Performance Test (ELA 342-0062,

Sheet 40 of 70 to Sheet 44 of 70).

Design/Coding Errors:

Design can cause unwanted 2 msec pulses on signals which change state

twice during bus loading sequence.

Comments:

Program Name: ITT1/ITT2

Category: Task Subroutine called by S2

Function: Initializes parameters for

10msec/50msec pulse testing of module

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Autotest section of Performance Test

(ELA 342-0062, Sheet 58 of 70).

Design/Code Errors: None

Comments: Flowcharts for these programs are

included with programs for task S2.

ONCK

Category:

Task Subroutine called by S3 and S7.

Function:

Checks "on" condition for specified input, "off" condition for all other

inputs.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Autotest section of Performance Test

(ELA 342-0062, Sheet 58 of 70).

Design/Coding Errors:

None

Comments:

Program Name: OFFCK

Category: Task Subroutine called by S4 and S24

Function: Check "off" condition for specified

input.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Autotest section of Performance Test

(ELA342-0062, Sheet 58 f 70).

Design/Coding Errors: None

Comments: None

NEXT

Category:

Task Subroutine called by S2 and S24

Function:

Advances testing to next entry in parameter table used for 10msec/50msec

pulse testing.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Autotest section of Performance Test

(ELA 342-0062, Sheet 58 of 70).

Design/Coding Errors:

None

Comments:

Category: Common Subroutine

Function: Updates test parameters for

UPDATE

10msec/50msec pulse test of module.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Autotest section of Performance Test

(ELA 3432-0062, Sheet 58 of 70).

Design/Coding Errors: None

Comments: None

TSTW

Category:

Common Subroutine

Function:

Compares byte (8 bits) with specified byte of input bit map.

Flowchart:

Complete and correct

Source Code Comments:

Minimal

Exercised by:

Autotesting section of Performance

Test (ELA 342-0062, Sheet 58 of 70).

Design/Coding Errors:

None

Comments:

Program Name: SETB

Common Subroutine Category:

Sets bit corresponding to designated output in output bit map. Function:

Flowchart: Complete and correct

Source Code Comments: Minimal

Load shed pulse generation of Design Demonstration Test (ELA 342-0062, Page 19 of 43, Test 4). Exercised by:

Design/Coding Errors: None

Comments: None

CLRB

Category:

Common Subroutine

Function:

Clears bit corresponding to designated output in output bit map.

Flowchart:

Complete and correct

Source Code Comments:

Minimal

Exercised by:

Load Shed pulse generation of Design Demonstration Test (ELA 342-0062,

Page 19 of 43, Test 4).

Design/Coding Errors:

None

Comments:

TSTB Program Name:

Common Subroutine Category:

Tests bit corresponding to designated Function:

input in input bit map.

Flowchart: Complete and correct

Source Code Comments: Minimal

Load Shed pulse generation of Design Exercised by:

Demonstration Test (ELA Page 19 of 43, Test 4). 342-0062,

Design/Coding Errors: None

Comments: None

SUSP

Category:

Common Subroutine

Function:

Calls STOP to terminate sequencing mode or autotesting, then sets system in autotesting suspended state.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Autotest termination in Design Demonstration Test (ELA 342-0063,

Page 24 of 43, Test 8A/8B).

Design/Coding Errors:

None *

Comments:

STOP

Category:

Common Subroutine

Function:

Terminates sequencing mode or autotesting. Sets all outputs to idle state and turns off all lights except

STOP.

Flowchart:

Complete and correct

Source Code Comments:

Adequate

Exercised by:

Mode 1 or mode 4 termination in Design Demonstration Test (ELA 342-0063,

Page 24 of 43, Test 8A/8B).

Design/Coding Errors:

None

Comments:

• y , . 4

BOP ESFAS CHANGE Scope of Work

The following software modules have been changed to redefine the bit 7 of OBM+3 from the mode \emptyset indicator to the stall opposite train annunciator:

By searching the cross reference files for OBM+3 and A7:

1. EQUATE .SRC: Change 1 place for the redefinition of bit 7.

2. S1 .SRC: Remove code in 2 places where the mode Ø indicator was both

set and reset.

3. STALL .SRC: Add code in 2 places to both set and reset the stall

opposite train annunciator.

4. SUBS .SRC: Change code in STOP routine such that it will not set the

mode Ø indicator bit.

In addition, add a date and revision module. (ID.SRC)
 Link this module last so that it will be in the second EPROM.

Put the following ASCII data in the date and revision module:

DATE August 18, 1982

REVISION PVLS.03

[18-464-65]

```
- ISIS-II 8050/2005 HACRO ASSEMBLER, V2.0
                                           EQUATE PASE
                                                         i
                            SCURCE STATEMENT
   LCC LODY
                  932
                             MAKE
                                    ECUATE
                             TITLE ('LOAD SEQUENCER - EQUATE FILE <10-AUG-82>')
                    3 ;
                    4;
                             DATE:
                                           05-JAN-78
                    5 i
                             PROGRAMMER:
                                          S. P. SKOGLUND
                    5 ;
                    8;
                    9;
                             THIS FILE CONTAINS THE SYSTEM EQUATES FOR
                   10 ; .
                   11 ;
                             THE LOAD SEGUENCER.
                   12 ;
                   15
                             PUELIC PRTICS:PRTIA, PRTIE, PRTIC, PRTITL, FRTITH
                             PUBLIC PRICES PRICA PRICE PRICE PRICEL PRICEIN
                   14
                   17
                             PUBLIC PRIBA, PRIBB, PRIBC, PRIBCS
                             PUBLIC PRIMAPRIABIRATION PRIMACS
                   19
                             PUBLIC FREVAS, CREFAS, CRUIAS, SIAS, LOP, AFAS1, AFAS2, ALLIN
                   19
                   20
                             PUBLIC TEBEVARATCREFASATCRVIASATCPIASATEGSSATLOP
                             PUBLIC LOPI, LOPSO, AUTO, THOD, TEGR, TEGR
                   22
                             PUPLIC BORUH, DOBKR
                   23
                             PUBLIC HESI, LPSI, CREANU, DEESS, FREXAF, AF, CS, ECU
                             PUBLIC ESP, ESSCHL, CHSP, DATCH, LC480, CEBHH, CCHTN, NORCHL
                   25
                             PUFLIC LO,L1,L2,L3,L4,L5,L6,L7,L8,L9,L10,L11,L12,L13,L14,L15
                   26.
                             PUBLIC ADJALIAZJAZJAAJASJA6JA7
                   27
                             PUFLIC RO.R1:R2:R3:R4:R5:R6:R7:R8:R9:R10:R11:R12:R13:R14:R15
                   28
                             PUBLIC X4CCAA,X2AA,X2CC,TGRP
                   29 j
                   31 ;
                   32;
                   33 ;
                   34 ;
                             HARDWARE PORT ASSIGNMENTS
                   35 :
                   36 ;
                   37 ;
                             PEVICE 1
                   32 ;
                   30 ;
                   40 1
   0010
                   41 PRTIES EQU
                                           CONTROL/STATUS 1
   9011
                   42 PRT14 EQU 17
                                           HIMPUT PORT 1 'A'
                   43 FATIR E00 13
   (212
                                           FIRPUT FORT 1 'B'
                                 13
   0013
                   44 PRITE EGU
                                           FINFUT FORT 1 'C'
   2014
                   AE FREITL EQU
                                    29
                                           STIPER LEB 1
   SSIE
                   45 PRIVITE EGU
                                    21
                                           FTERER her 1
                   47 ;
                   42 :
                   19
                             TENICE 3
                   50 1
```

#CONTOGE/STATUS 2

2213

E2 PRICES EQU

24

ISIS-II SIGD/SGSS HADRO ASCLHELER, V2.0 LOAD SEQUENCER - EQUATE FILE (18-AUG-82)

\bigcirc	FBC CBN		SOURCE S	TATEHENT	
	2019 2016	53 PRTCA 54 PRTC8	EGU EFU	25 26	FREST PORT 2 'A'
	0112	55 PRT20	EOU	27	POSTEUT FORT 2 'C'
	0010	56 FFT2:L	EGU	28	ITHER LEG 2
	0010	57 FRT2TA	EGY	27	TIMER HER 2
	****	59 ;			•
		59 ;	•		
		i 0ù	DEVICE :	3	•
		61 ;		-	
		62 †			
	9929	63 ; 64 prija	E03	32	(CUIPUT FORT 3 'A'
	0021	65 PRT33	Ean	33	CONTROL LEW 2 . P.
	0022	88 21 1 30	650	34	jeutput port 3 °c°
	0023	67 PRTBCS	669	35	ICONTROL/STATUS 3
		£8 ;			
		69 i			·
		70 ;	DEVICE	4	
_		71 †		-	-
	0000	72 }		10	*
914	6029 6029	73 art4a 74 art4b	660	40 41	foutrut rort 4 ta* foutrut rort 4 tb*
å.	9020	75 ert4c	60U 60U	42	joutret port 4 °c°
	002B	76 FRT4CS	EGA	43	1CONTROL/STATUS 4
النيا	****	77 1	5-1-5		
,		73 1112211	*****	*****	fitsefss924865552325 22 2252532525252525253
¥		79 ;			
		20;		4	
		81 i		encht be	T 822711477AUA
		92 ; 93 ;	RUPULE	16501 81	T DEFINITIONS .
		33 ; 34 ;			1
	0100	85 FREVAS	EQU	0100Н	FUEL BUILDING ESSENTIAL VENTILATION
	0200	86 CREFAS	EGA	02003	FORTROL ROOM ESSENTIAL FILTRATION
	04:0	87 ERVIAS	EGÜ	0400H	MOITALORI MOTALITATION ISOLATION
	0900	SAIS SB	ECU	0900#	SAFETY INJECTION
	1000	89 FC5	egu	1000H	FLOSS OF PEWER .
	2000	90 AFASI	EGU	2000H	FAUXILIARY FEEDVATER - 1
	4090	91 AFA92	ECU	409011	
	6003	92 H3RVH	E3:3	8000H	FORESEL GENERATOR CUN INPUT
	***	93 ;	EGU	AFAS14A	5480
	0100 0000	94 X2AA 95 X2CC	E90	CECEASI	
	5500 5500	36 X4CC44			Cryiastafasitafasz
	FFID	97 ALLIN	E47		CREFASICAVIASISIARILOCHAFASIIAFASRIDGRUN
	5700	99 TGRP	EGU		oferastorviastastasitafas2tosuh
		00;			
		100 ;			ч
_		191 :	TEST RE	uran ine	UT PIT PEFIPITIONS
		102 F			# 15 d d d d d d d d d d d d d d d d d d
	•••	193 :		,,	ASPRE PREIMAL PRINTE PRO S. MAGNICO
	71*(1	104 17127/6			FIRST SETURD (FURL FILD ECCENTIAL VENTILATION)
	***** *****	INSTERNIC			ATTET PETULA (COST BEEN CONTRACTOR FRIENDES A) ATTEM BETUNA (COST BEEN VONTABATION ASSISTATION
	74.1 0001	105 TORVIAS 107 TOPIAS		0301H	TEST RETURN (??????)
	(111	201101-191	547	Angrill	rimit had soll to exist f

•	130	C3J	520	SOURCE S	PHEMENT	
	1001		103 11800	EGU	10918	HEST RETURN (DIESEL GENERATOR START SIGNAL)
	2001		109 YLCP	Eau	24.91H	PTEST PETURE (LOSS OF POVER)
	4001		110 XXX	E93	4001H	PMA PDIESEL CEMERATOR IREAKER HARDT (MODULE IMPUT)
	2091		111 1955E 112 }	rej	5001H	PRESEL LENERALK TARREK TRACT GROUDE THATT
			113;			1 FELIXITIONS ,
			11: ;			
	0102			EGU 1	01028	HAUTO/KARTAL SHITCH (C=KARL1=AUTO)
			117 ; 118 ;	RELAY I	RETURN IN	PUT BIT DEFINITIONS
			119 ; 120 ; .			***************************************
	0103		121 HPSI	EGU	0103H	THIGH PRESSURE SAFETY INJECTION PUMP
	0203		122 LPSI	£63	02028	ALON PRESSURE SAFETY INJECTION PURP
	0403					FOCHTROL ROOM ESSENTIAL AND
	0803					ADTEGEL GENERATOR ESSENTIAL EXHAUST FAN
	1003					FUEL BUILDING ESSENTIAL EXHAUST FAN
	2003					AUXILIARY FEERINTER PURP
	4593					ACCUTATIONAL SOCIAL PURP
	E003 ~					FESSENTIAL COCLEMB WATER PUMP FESSENTIAL SPRAY POND PUMP
	0104 0204		120 E860KL			JESSENTIAL CHILLER
_	0404					FCHARGING PURP PERMISSIVE
از	0804					PATTERY CHARCER
	1004					1480 VOLT LOAD CENTER EREAKER
	2004					ICEDN HORMAL ACU PERHISSIVE
:	4504					CONTAINMENT NORMAL ACU PERMISSIVE
	2004		136 KORCHI.			
			137 ;			
			138 ; † † † † † † † † † † † † † † † † † †	!} ! }	*******	1*&!\$1%6392%1*\$642882*\$2*\$2*\$2*\$2*\$2*\$2**2*2
			. 140 i	LISHT (output bi	T DEFINITIONS
			141 1			A *
	0100		142 ; 143 LĐ	בריו	64.650	FFREVAS (FUTL BUILDING ESSENTIAL VENTILATION)
	0200		143 L1	EGU	0200H	ICREFAS (COMPOL ROOM ESSENTIAL FILIRATION)
	0400		145 L2	EGU	04008	SCPIAS (CONTAINMENT FUNGE ISOLATION)
	9500		146 L3	E67	0000K	FEST SECOND
	1070		147 L4	EQU	16068	SLEP/LS TST
	2000		148 L5	EQU	20000	FAUTO TEST FAIL
	4000		149 LS	298	49008	; ???
	8000	1	150 L7	EGN	80178	; ???
	0101		151 L9	E29	010111	CRIVIAS (CENTROL ROCH VENTILATION ISOLATION)
	0301		150 L?	EQU	\$291H	10000 SIAO (DIESEL GENERATAR START EICHAL -
	6461		153 ; 154 L10	E90	64018	CAMBLE HOLLANDS MALLOSOM ACCOUNTS SECOND (SECOND SECOND) FOR SECOND SECO
	7501		155 L11	EGU .	CEPEH	11000 ARAN-1 GRAVELIANT FRANCISCE - 1)
	1001		153 F15	E39	1001H	#1255 #755-7 (PGC)HARF FEEDMARR - 2)
3	2001		157 1.13	EGA	21011	TOPIES SYCIAL STALLED
ال.	4001		159 L14	Edit.	2000A	100 PEN JEST NU TERFFATOR FORD
	C601		157 L15	25U	* 3 / K	108 LVP (CLECKL FEMERATER CLECKER)
	- • • •		150 ;		. /	
			161 ;	4:3000	ime er	int bit refinitions
			162 #			

	TCC GEN	429	SOURCE STATERENT	•		
	•	197 (•		
	0113	:44 43	E9U 0103H	HERE I ANNUNCIATOR	_	
	(2)7	145 #1	E9U 0207H	HOTE 2 AMERICIATES	•	•
	6403	116 22	EGU C403H	PHONE 3 ANNUNCIATOR		•
	2030	147 43	HECGS USE	THISDE A ANABACIATOR		
	1003	163 44	E9U 1093H	FLOP DRIVE	k e	_
•	2117	169 AS	E00 2003H	ISTOP INDICATOR		•
	4003	179 A6	EGU 4003H	START INDICATER		• ,
	5003	171 67	HEOC3 UE3	ISTALL OPPOSITE TRAIN ANNUNCIATOR		•
		172 ; 173 ;	RELAY CUTPUT BI	T ECCIPITIONS		ı
		174 i	ALLHI CJIFUI EI	1 5271011000		
		175 }				
	0101	176 RO	EQU 0104H	HP SI		
	0204	177 R1	EQU 9204H	ilp SI		
	0404	179 R2	EQU CACAH	FCRE AMU		
	0304	179 R3	EGU CSC4X	IBS ESS'(EXAFU)		
	1004	190 R4	EGU 1004H	FFE EXAFU		
	2004	181 RS	EQU 2004H	110		
	4004	182 RS	EGU 4004H	ICS (
	9004	193 87	E29 8004H	†ECU \		
, ,	9195	194 88	EGU 0105H	;ESP		
	COSE	195 R9	EQU 0205X	FEES CHL	•	
$\left(\cdot \right)$	9435	126 R10	ESU 0405H	JCHG P	•	
(/	CESE	187 R11	egy ososh	FEAT CH		•
	1005	123 R12	E0U 1005H	3420 LC		
, a	2005	167 R13	EQU - 2005!1	icedy hor		
ч	4005	190 R14	EGU 4005H	SCORT NOR		
-	5003	191 215	EGU 8005H	MOR CHL		
		192 ;			•-	
		193			•	
		194 ;		SITTANA		
		175 ;	CUTPUT BIT DEFI	.R111638		•
		196 #	400000000000000000000000000000000000000			
	6467	197 }	rou Ata/u	the only that one or a live		
	0105 0208	198 TEGR	E9U 0106H E0U 0206H	AND POSARCO TEST CHIESE LINE	•	
		199 IDGB		103 EREARER TEST FULSE LINE		•
	3640	200 1221	EGU 0404H	ALCO 1 SIC PULSE		
	0008 2008	201 LCP50 202 THOD	EQU 0894H EQU 2006H	FLOP 60 SEC OFF-DELAY CUIFUT FROSVLE TEST PULSE LINE		
	2000	203 ;	TAG TAACU	HISTORE TEST FORSE EINE		
		204 ;				
		205	END			
		275	P117.			
:	STOCKED STEEL					
	10 A 0103	A1 A 0703	A2 A 0493	5 A3 A CC93 A4 A 1003	A3 A 2003	A6 A 4003
	N7 A 9003	AF A 2003	AFAE1 A 2000		A/ITO A 0102	ACCO & ROTAG
	E1991 A 2004	CV29 A 2424	COVER A 400-		CKV14S A 6700	CS A 4483
	91 75 A 9001	ECESS A GROZ	popul a equ		EGDERL A GODA	FREWAS A 0100
	FIREF A 1003	1991 A 0193	L9 A 9100		L11 A 0051	L12 A 1001
A.M.	37 A 2001	114 A 4:01	L15 A 980		18 A 1500	L5 A 2000
:	3 4100	17 à 3000	12 A 6100		USP A 1050	1591 A 2003
	1000 A 0006	1931 # 0233	27702 A 200		fario la Clis	687100 A 0.1A
	11178 4 1715	SKILTE A GM4	80,304 A 6619		FRICES A COIS	FR1214 (3010
	PRIORE A OFFICE	SPEE A 0020	FRIER A 600		F: T4A - 4 C428	PP143 A C027

USER SYNOUS	•					
ao a cias as a o		A C403 A3			A5 A 2003	45 - A 4003
AT A SOOT AF A 2	3 AFAS1	A 2000 AF	as2 a 4000 - A	allin a ffoo	AUTO A 0102	Patch a 0804
CEPHY A 2004 CHOP A C	A CONTR	A 4004 CR	Xeaxu a' 0403 💎 C	CREFAS A 0200	ervias a 0400	ES A 4603
BOSKP A 8001 BOSSS A 0	is derun	A 8000 EC	W A 8003 E	ESP A 0104	ESSCHL A 0204	FREVAS A 0100
FREXAF A 1003 HPSI A 0	3 LO .	A 0100 L1	. A 0200 L	.10 A 0401	L11 A CE01	L12 A 1001
LIE A 2001 LIA A 4	1 L15	A 8901 L2	A 0400 E	.3 A 0390	L4 A 1000	L5 A 2000
LS A 4120 L7 A 2	0 L8	A 0101 L9	A 0201 L	4001 A C2FO.	LEP A 1000	L001 A 0408
LEPSO A GENS LPSI A G	3 MORCHL	A 8004 PR	T1A ^ A CO11 F	RT1D 4 0012	frtic a 0013	PRTIES A 0010
PRITTH A COSS PRITTL A C	a prtea	A 0019 FR	T2B A 001A F	RT2C A 001B	PRT2ES A GO18	PRT2TH A COID
PRIOTE A COLO PRIOTA A C	ertan e	A 0021 PR	RT3C A 0022 F	PRTICS A 0023	PRT4A A 6028	PRT43 A 0029
PRIAC A COCA PRIACS A C	3 80 E	A 0104 R1	A 0204 F	R10 A 0495	R11 A 0805	R12 A 1005
RIT A 2015 RIA A 4	E R15	A 8005 R2	2 A 0404 F	R3 A 0804	R4 A 1004	R5 A 2004
E6 A 4004 R7 A 6)4 R3	A 0105 R9	P A 0205 S	EIAS A GEOO	tepias a egoi	TOREFA A 0201
PTERVIA A 6401 TEGE A 6	e tegr	A 0106 TD	0895 A 100Ì 7	IFBEVA A 0161	terp a e700	TLCP A 2001
S A AADX ECTO A CONTY)0 X200	A 0500 X4	iccaa a 6600 -)	XXX - A 4001 1		•

A 0805

A 1004

R12

65

TLES

A 1005

A 2004

A 2001

TOSEFA A 0201

ASSEMBLY COMPLETE, NO ERRORS

Tar

... 41,4

146}

145 }

151t

152\$

200#

201#

136}

47.7

FETTA3

CPT:1S

Fa*10

1.3

L4

L5

Ŀ

L?

ſε

rcas)

1.33


LiFi

A POSSERL

```
PETITI
         15
                 41.4
FRITT
          :5
                 :::
 FRT24 (
                 534
         18
 19129
          15
                 543
 PRIZE |
          14
                 554
 PRICES 16
                 523
 PRT274 16
                 571
 PRICIL: 15
                 548
 PPT74 | 17
                 415
                 657
 12233
         17
 PRIZC
       📑 17
                 4/4
 PETRES
         17
                 67$
 PRT45
          18
                 734
          13
                 748
 PRT43
 PRT40
          18
                 75%
 FRT4CS
          13
                 754
 £2
          27
                1761
 2:
          27
                1774
 210
          27
                195₽
 311
          27
                197#
          27
 R12
                1681
 1:13
          27
                13?$
          27
 F:14
                190$
 2:5
          27
                1911
. 22
          27
                1781
 1:3
          27
                1751
          27
 2.4
                130‡
 5.5
                191$
3.7
          27
                182$
          27
 2.7
                1934
 £3
          27
                1844
 7.9
          27
                1854
 22.2
        19
                 $53
                        ۶7
 TEPIAS
          20
                107#
 TCEEFA
          20
                1054
 TERVIA
          20
                1054
 1038
          21
                1994
 1558
                192#
 TOSSS
          20
                193#
 TEREVA
          20
                1047
 TGSP
          23
                 139
 TLCP
          20
                109#
 THES
          21
                202ŧ
 XZAA
          23
                 941
 X22C
          23
                 951
 X4CCAA
         23
                 761
 ΣΣΧ
         1100
```

CROSS REFERENCE COMPLETE

TOTTE OF POTENTLY -THENESSES - NUCUST 19, 1962 - *********



- ISIS-II 9080/8085 MACRO ASSEMBLER, V2.0

SI PAGE

LCC CBJ	S	EQ	SOURCE S	THEMSTATE	•
		1 2 \$ 3 ;	HANZ TITLE		STATE 1 PROCESSOR (18-AUG-82)')
		4; 5; 6; 7; 8;	Date: Program		11-JAN-78 S. F. SKOSLUND
		9 10; -	PUBLIC	Si	•
		711 12 13 14 15 16 17;	extrn	GTAS+LG TGRP	TB.IBN.TERN.OSEO.CLRB.STOP
		17 ; 18 ; 19 20 ;	CSEG	.	a de la companya de
٠		21 ; 22 ; 23 ;	STATE 1	Processi	OR HODULE
		24 ; 25 ; 26 ;	ENTER E		MILLI-SECONDS. PERFORMS THE FOLLOWING
		27 ; 28 ; 29 ;		CHA	MS INPUTS FOR CHANGE OF STATE SET HODE TO INPUT CONDITIONS.
		30 ; 31 ;		2. IF 18	OT IN HODE O, THEN RUN SEQUENCER.
- 0000 JA0000 0003 P7 0004 EASA00 0007 JD 0003 CA790 0018 JD	9 C	32 S1; 33 34 35 36 37	LDA OMA JZ BOR JZ DOR	A Ko A H1	HOSE NODE HOSE G ? HOSE, JUNP HOSE 1 ? HOSE 2 ?
) C	33 39	JZ DCR	Н2 . А	YES, JUNP NOES 3 ? YES, JUNP
7921 TLDEA	, ,	41 i	EXIT :	ODE 4 CILE	CK ROUTINE
6019 01060 6019 01060	3 6 0 E	45 45 47	LXI C'LL	SEIR BISIAS	EDACETY TO TETTEN STENAL ON F
0018 02150 0011 04011 0025 87	(C (E	49 . 50 51	Jaz Lea Gra	reset Lepflo A	THESS OF FEVER STOWAL ON ?
9928 65986) C	52	J:12	RETEY	FIES, JUNP

				:-007 / 5:50 :507 <53-406-		,	C4 1107 &
\odot	LGC	693		SE3 .	SOURCE !	etatekent	
	2020	619090	r	57	! !!	D.7155P	
		616000					PRESUME, COEFAS, COVIAS, AFASI, AFAS2, EGRUN ON ?
	2205	C.3500	_	ह्य इ.स	17	gerry	1.000 IF NOR OR
	0.070	ECSEGO	ŗ	23 23	160	CUSCE	FOTHERWISE CHECK HODE
	Vu-	iestevv		57 ;	21.1	21:25/	:VIII. 19162 C. Color Hebe
		Í		53 ;	CVIT V	PPT 7 PUE	CK ROUTINE
		}		59 ;	EALI M		
		1					
	* *		_	50 ;	144 (D 40 "	
					LXI (ATTISTS ALL LISTE TO THE PARTAGE
		000000					FTURN ON HOSE 3 INDICATOR
						221212	
		000000					ISAFETY INJECTION SIGNAL ON ?
		022560					YES, JUIP
	0244	360000	Ε,			LSFFLG	
	0047	27		6?	911A *	A	FLOSS OF POWER CYCLE ON?
	0048	042700	C	ଌ	JZ	reset	ino, Juhp
	0045	010000	Ε	69	LXI	D+DSBKR	
	004E	600000	Ε	70	CALL	TSTD	ADJESEL GENERATOR EMEAKER SIGNAL ON ?
	(051	CASFGO	3	71			HO, JUNE .
		CBFECO				CHECK	JOTHERUISE EXIT.
•	•••	,	_	73 ;			
**				74)	EXIT IS	DEE 2 CHE	CK ROUTINE
				. 75 i			
\bigcirc				76 ;			
	DOE?	010000	Ξ		LXI	B:A1	
		CP0139		78			FTURN ON HORE 2 INDICATOR
		010000	Ε	79		F:SIAS	Fight of Nevi 2 Indicator
			Ē	80			ACCURATE THEORETICAL CACALA CAL 2
					CALL		SAFETY INJECTION SIGNAL ON ?
		CASFOO	E .	£1	JZ		and, jung
		3A0000	Ε	82	LPA		41 COO OF DEUED OVOLE ON O
	6553		_	83	620		FLOSS OF PEWER CYCLE ON ?
		CASFOO					1KO, JUKP
	0040	010000	Ę	85	LXI	B. LGDYR	
		000000				1213	IDIESEL CEMERATOR PREAKER SIGNAL ON ?
		CASFOO		87	JZ		ino. Jump
	0078	CBFECO	C	58	Jiip	CHECK	JOTHERNISE EXIT
				89 ;			
				70 ;	EXIT H	ore a chec	CK AGUTINE
•				91 j			
				92 ;	•		
	0079	010003	Ε	93 111:	LXI	8,45	
	0070	000000	2	94	CALL	5573	FIGHT ON ROLE 1 INDICATOR
	0077	010000	Ξ	95	LXI	0,5148	
	0030	600000	3	?5	CALL	1812	JENSETY INJECTION SIGNAL ON ?
	0025	CASFOC	Ĉ	97	JZ		and, June
		340010		93		LG371.G	
	(:59		-	99	93A		FLOSS OF FOTER SIGNAL ON ?
		CAFECO	£	190	JZ JZ		THE TURN
	• • • •		L	101 f	űL	Cilibia	1021 - 504
63					7010 6		LE CHARSE BICK TO BODE O
(,)				102 ;	13115 13	וול אבורי.	LE CHARGE I JUN TO HEDE V
	A =		_	103 ;	• • • •		ARRY 5,11577 W.S. S.
		500000	2	104 (5007)		erie.	FEST NEWS TO G A FROST ALL COTFUTS
		3E:7		145	Eni	A+7	
	C)94	30213	Ε	198	914	3346	ASST THE TO 7 (ASTO SUCRETO)

```
LCC 03J
               SE3
                        - COURCE STATEMENT
                102 5
                          EXIT HODE O CHECK ROUTINE
                157 }
                110 ;
                111 ;
009A 010000 E 112 HO:
                          LXI
                               P:Sias
                          CALL ISIB ISAFETY INJECTION SIGNAL ON ?
009D CD0000 E 113
00A0 020000 C 11A
                           JHZ.
                               3106
                                         1725, JUNE
                115 ;
                115 ;
                          ENTER KODE 3 OR 4 CHECK ROUTINE
                117 ;
                113 ;
                          LDA LOFFLO
COCCAE TACO
           E 119
                120
                           ORA A FLOSS OF POWER SIGNAL ON ?
00A5 E7
00A7 C28809
            € -121
                               hod
                                         TYES, JUMP
                122 ;
                          ENTER HOSE 4 CHECK ROUTINE
                123 ;
                124 ;
                125 ;
          E 124
                          LXI
                               e, terp
004A 010000
6040 600000 E 107
                          CALL TETB FERNAS, CREFAS, CRUIAS, AFASI, AFAS2, ESKUR CR ?
0020 CASEGO C 129
0023 C10000 E 122
                          JZ CKECK
LXI B,A3
                                         HO, JEEP
                          KUI
0036 1504
                130
                               D: 4
0088 638900 6
              131
                           The
                                  CHAINE ACHAIGE TO HODE 4
                132 i
                133 i
                          ENTER HODE 3 CHECK ROUTING
                134 f
                135 ;
009B 010000 E 136 NOD:
                          LXI P. DEEKS
COFE CB0000 E 137
                           CALL TOTA - IDJESEL CENERATOR DREAKER ON ?
0001 CAFE00 C 138
                           JZ CHECK THO, JUMP
000A 010000 E 139
                        LXI
                               BiA2
0007 1403
               140
                           KVI
                               0,3
COC9 C3E900 C 141
                                  CHANGE 4CHANGE TO MODE 3
                142 ;
                142 3
                          ENTER HONE 1 OR 2 CHECK ROUTINE
                144 1
                145 j
0000 EAC000
                               LOFFLO
           Ε
              146 8001
                           LPA
                           SRA
                                         $1005 OF POWER SIGNAL ON ?
00CF 197
                147
                               A
                           J?
                                  KOJ
                                         110, 3232
CCD0 CAE400 C
              14?
                149 ;
                150 1
                           ENTER MODE 2 CHECK MOUTINE
                151 i
                152 i
0003 010000 E 153
                           LMI BIRGIME
0076 620000 E 104
                           CALL TEYP
                                         ADJELEL CENERATOR FLENDER SIGNAL OR ?
CCER CAFEWS C
                :55
                           J2
                                  CHECK HOW JAS
(320 (1333)
                           LXI
              17.5
                               P:Al
VIF 1462
                15?
                           ri!!I
                               0.2
0 (1929) 13.7
               103
                                  CHARGE REPUNSE TO MORE 2
                           11.7
                158 ;
                           ENTER KILL & CHIEK ROWING
                117 1
                151 ;
```

1013-01 (1907) AT PATHE ADDICATED AT 10 AND 101 AND 10

)	LOC	SEJ	:	ΞQ		sathre en	ratellekt											
	09E4	110000	Ē	163	1:0J:	LXI	8:20											
	65F7	1801		154		101	D,i	CHANGE T	0 7	KOTE 1								
				165 165 167	;	THIS SEC	otick vy	LL CHINGE	TH	e kale f	rsh o t	ð	'X'.		•			
	00E9	: :CD0000 :7A	Ε		CHANGE		STOP A.D	SET TO S	TG	P GLEEVA	l) stat	E						
		320000	Ε	170			HORE	ASET HODE		'						•		
			E	171			SETR	FTURN CN		DE HIGHO	ATOR							
		35FF		172			Ay-1									•		
	00F5	320500	Ε	173			12845	FUDGE UF	1	eput hap								
	0078	210000		174			H,0		-	•								
			Ε	175			KCKT	PRESET NA	ST	ER COUNT	ER							
				176	;													
				177														
				170	;	COMMON E	XIT											
				179	;													
			Ε	130	CHECK:		KODE			-								
	0131	7.7		181			A	TEST KGE	Ξ									
		040000		122		CHZ	OSEO	SCILL GUT				110	T KOUE O					
Ŀ	01(5	630000	Ε	183		.nip	Habt	HAMP TERM	I	ate (Stat	E							
•-				134	;					:								
				105	i													
)				126		END												
,	CUBLIC	SYMBOLS									~							
		C 6000																
и																		
۱ [EXTERN	al symbols	;													,		
,	n. i	E 6000	Al		E 0000	A2	E 0000	A 3	Ε	0000	A7	Ε	9600	CL83	E 0000	DGEKR	E 0000)
•	ien Kaj	E 0000	LC	>	0000 B	LOSFLO	0000 3 P	HCHT	E	0000	HODE		0000	OSEQ	E (60%)	SETE	E 0500	
:	SAIG	E 0000	STO	7	E 0000	SUSP	E COSO	Hast	Ε	0000	Terp	E	0000	eret	E 6030	TYPE	E 0000	
ı	ieer si	CHEGLS				•												

ASSEMBLY COMPLETE, NO ERRORS

81

##J

if or

E 0000

C COE4

E 0000

335XS E 6000

PESET C OCCE

H2

128

Ki

\$1

1513

E 0000

E 6000

0 0077

0.0000

E 6000

ñЗ

LSP

112

SETB

TYPE

E 0000

E 0000

0.0057

E 6500

E 0000

A7

K3

E 0000

0 0075

LOSTLG E COTO

SIAS E 6000

CHANGE C GOE9

C000 3 9012

:(0

HCRT

C 009A

E 0000

CHECK C COFE

HODE E 0000

SUSP E 0000

C 6000

HOD

E 0000

E 0000

0.0000

E 0000

E 0000

60

CLEB

F. 3

CEEG

TECH

	1919-11	ASSE:	auth sy	KEGL CPS	iss her	irekoe,	V2.1			FA	1 36		
_	;.?	15	43	163									
$\overline{}$	31	15	27	153									
اند	<i>‡</i> 2	15	<i>5</i> !	139									
	A3	15	Ŧ£	127					•				
	47	15											
	SHAHGE	131	141	153	1591								
	SHEEK	SE	72	23	100	128	133	155	1804				
	C1 93	14											
	IONE	12	59 °	35	136	153					•		
	128	14	173										*
	LCP	:2											
	LOFFLO	15	50	65	82	\$8	119	146					
	H)	34	1177										
	800	121	1364										
	H03	114	1467							~			
	Kej	143	163f	•									
	H.	36	624										
•	K2	38	774			•							
	F.3	+2	61#										
	ECRT	11	175										
	HOTE	11	32	170	180								
	6353	14	182										
	13233	49	52	55	દ 5	63	71	31	84	; 87	<u>9</u> 7	1041	
	51	1	۶	324						1			
	4732	14	46	62	78	94	171				•		
_	SIAS	12	47 -	3 3	77	95	112				•		
د	STEP	14	163										
نور د-	'YYEF	11	104		ı						••		
	7586	14	107	183									
	TORR	13	53	125									
	1513	14	43	54	64	70	83	88	96	113	127	137	154
	9000												

CROSS REFERENCE COMPLETE

105

11

TYPE

PATE OF ASSEMBLY - 5838888888 AUGUST 197 1982 \$538888884

TOIS-11 8020/2255 HACRO ASMEMBLER, V2.0 STALL FAGE

	100	024	:	CEA	SCURCE S	Taterent	•
				1 2 :	nare Tivle	STALL ("LOAD S	REGUENCER - STALL DETECTION LCGIC (18-AUG-82>/)
			•	3 ; 4 ; 5 ; 8 ; 7 ;	DATE: PROGRAH	HER!	11-JAN-78 S. P. SKOGLUND
				3 ; 7 10 ; -	FUBLIC EXTRI		ALL:SF:SLEV:L13:SETR:CLRB:A7
				12 ; 13 ; 14	CSEG	CECTION	eris isriitisseinsensins
4x				15 ; 16 ; 17 ;	STALL P	ETECTOR I	RCUTIKE
				13 ;			}
* 9	0000	CE		19 STALL:	Push	k	SEAVE REGISTERS
_	0001	55		29	ะยรฯ	D	•
\bigcirc	6005	25		21	Push	Y.	•
<u></u>		110000	Ē	22	ΓXΙ	D.SLF	IGET ADDRESS OF LOOK FLAG
4)	90004	216006	Ξ	23	LXI	H, TSTALI	
	0000	760000	Ε	24	LOA	SF	FGET STALL STATE FLAG
	0000	B7		25	ORA	A	FIS OTHER SYSTEM RUNNING ?
	0000	022100	C	26	JXZ	ST10	IYES, JUND
				27 ;			•
				28 j	THIS SE	CTION EX	ecuted when other system stalled.
				29 ;	_		
	0010	003260	C	30	CALL	REATCK	FREAD AND COMPANE INPUT
	6013	CASCOO	Č	31	JZ	\$750	JURIP IF SAME AS STORED
	0016	320000	Ε	32	STA	SLEV	ISAVE TROUT LEVEL
	6019	3501		33	КУI	Ar1	,
		300000	Ε	34	STA	SF	ACLEAR STALL STATE FLAG (SET AUGHLING)
	COSE	033500	C	35	JHP	ST20	•
•				36 ; 37 ; 33 ;	THIS SE	CTION EX	ECUTED WHEN OTHER SYSTEM IS RUNNING.
	0021	14		39 ST101	LDAX	D	FORT STALL LOCK FLAG
	0050			40	020	A	ABORDSE LOCK WINDOW ?
		\$24700	ε	41	JZ	\$135	TYES, JUMP
		• • • • • • • • • • • • • • • • • • • •		42 ;		****	
				43 ;	AT UDIT	en prece	9258
				44 j			,
	2026	75		45	FCR	X	FREEZENT STAL TIVER
		0,511	S	4.6	17	 S149	FERRO IF ESTINED (STALLED)
1		(11:00)	Č	47	CALL	\$ 24.3EK	TERM AND CORNEL BONE WARRE
6	1611		Č	., 49	JZ	8186	FILES OF COLE AS STEEDED
		700.00	E	47	STA	27.23	1545 1 I 163L
			-	50 1	• 11.	*** **	
				51 ;	באני די נ	YET 277.	PCT SECON STALL LIGHT
				52 ;	01655 /		
				· · /			

)	FCC	994		9E0 .	308202	STATESERT	
		010000				B:L13 CL83	FIURN OFF STALL LIGHT (STALL CPP TRAIN)
		000000					HONE OF STOLE LIGHT (STREE OF TANKE)
				55		CLRB	HUSH OFF STALL OPPOSITE TRAIN AUGUSCIATOR
	2012	C10000	£	56 57 :	CHLL	CERB	THEM OF SINCE OFFUSIE TRAIN SANOADIATOR
	2703	3500		59 ST20:	1017	A+0	•
		12					FULLAR FOR LOCK LAG
		3510					SSET TIMER TO 16 (4 SEC.)
				60 61			7521 1116R 10 15 \
	CUAS	035A00	C	62 j	Jar	2110	
				32) 33 }	perne	urunou po	PACCOR
				61 ;	par enc	. Alimon to	:3-E-5-50r
	00.47	35		65 ST30:	DCD.	н	FLECREHENT STALL TIMER
		23 624499	•		JHI		
		3E01	٠			4,1	1988 IL STUCE BOURTING
		12		દુર			SSET LOOK FLAC
		3503					FEET TIMER TO 9
			c				FREAD AND CORPARE INPUT
		CASAGO					SUMP IF SAME AS STORED (EXIT)
		720000		72	STA		
		3599		73 ST40:			1547C Intol Value
		320000				S.F	(SET STALL INDICATOR (NOT RUNHING)
				75 STEC:			101 Office Instantial mot nominal
		CE0000				SETE	HISSUE STALL ALARM (LIGHT)
;		010000				B167	11552 Office Renail (Clott)
							FTURN ON STALL OPPOSITE TRAIN ANGUNCIATOR
	••••	224	_	79 ;	0.22	0210	The state of the s
				80 ;	CCHRON	EXIT	
				81 ;			•
	COSA	E1		82 ST90:	909	£!	•
	(0//)	D1		83	būb	D	
	0060	Ci		24	107	В	
	$\Delta \Delta \Delta \Omega$	ርዓ		35	RET		
				£ 38			
	h 1			97 ;			·
				03 }{\$\$\$\$\$\$	****	*****	*********************
				83 ;			
				90 j			•
					READER	κ	
				92 i			
					READ	ireut erd i	COMPARE WITH STORED VALUE
				94 ;			
	23.70 23.70		_	95 READONS		K	
	9000	210000	Ε	76	LXI	H,SLEV	APPAR THEIR THES BYY M
	()	[]. [133		67 00	EIH	COAU	FREAD INFUT INTO DIT 7 FISHIP OFF OTHER BITS
		E139		99	AHI	636H	Fainte der Giben bila
	3.75			\$ O	Che	X	,
	9175			100	pgp est	H	
`,	91.77			101	ret		
ار				192 ; 193	5)10		
)				173	2112		

ISIS-II STRIKE OF NACRO ASSENDENT VOIO - STALL FAGS 3 LOAD SERVENCER - STALL BETESTION LOSIC <18-AUG-02>

O AP	E 0000 E 0000	CLEB	E 0000	L13	E 0000	SELB E 0	9000 SF	E 6569	STEA	E (46)	SLF	C0000 3
11750 6	YHROLS					•						
£?	E 0000 E 0000					READEK C C						
	0.0000			3120	C CVLI	3136 6 6	1777 3174	0 6441	5150	0 1752	0172	0 (

ASSEMBLY COMPLETE, NO ERRORS

_	57	:1	22	77		
· ?	CLR3	. 11	54	53		
~	113	12	52	75		
	PEARCX	30	47	79	?54	•
	3132	11	76	78		
	CF	11	24	34	74	
	SLEV	11	32 22	45	72	96
	STE	11	22			
	STIS	28	364			
	0572	35 '	£83			
	3730	41	£Zŧ		•	
	2140	45	73ŧ			
	\$150	31	75ŧ			
	\$190	43	31	33	71	82#
•	STALL	1	9	19#		
	TSTALL	11	23	•		

CROSS REFERENCE COMPLETE

```
Tyri 6030/8065 HACPO NESENGLER: V2.0
                                        SU2S
                                                 PASE
              550
                          SINGLE STATEMENT
LGC GBJ
                                   .
                                  9082
                           MAKE
                           TITLE ('LOAD SECRENCER - SYSTEM SUBROUTINES, K12-AUG-82>')
                  3 ;
                           FILE MAKE:
                                         SUBS.SRC
                                         10-328-78
                  6 i
                           PATE:
                                         S. P. SKOGLUND
                  7 i
                           PROGRAMMER:
                 8 ;
                 9;
                           EXIRH OBB. IEM. FLIRK. HOLE. TYPE
                 10
                 11 ;
                 12 ;
                           PUFLIC SETBICLEBITSTBISTL
                 13
                 14
                           PUBLIC LIGHT, TOTU, BUSP, STOP
                 15 ;
                 15
                           CSEG
                 17 (
                 19 i
                 20 ;
                           SET BIT IN OUYPUT BIT KAP
                 21 ;
                           UPON ENTRY:
                 23 j
                                  B-SES = BIT PATTERN
                 24 ;
                                  C-REG = CFFSET INTO COM (OUTPUT BIT MAP)
                 25 ;
6000 C5
                 25 SETRI
                          FUEH
                                         SAVE RESISTERS
0101 E5
                 27
                           Püsh
                                  Н
6002 210000
                 28
                           LXI
                                  H. GEH
0005 78
                 29
                           nov
                               4,5
0030 8600
                           KVI
                 30
                                  1:,0
6665 66
                 31
                           1:40
                                  B
0000 57
                 32
                           GRA
                                  H
                                         ISET BIT IN OUIPUT TABLE
6354 77
                 33
                           1:01
                                  Heli
COM EI
                           1.05
                 34
                                  H
0000 01
                 35
                           FOR
                                  Į:
COOR CO
                           EET
                 37 ;
                 39 ;
                           CLEAR EIT IN GUTFUT FIT hap
                 40 ;
                 41 1
                 42 ;
                           UPON ENTRY:
                                  R-CEG = ME CATTER!
                 44 ;
                                  CHAIS = FFFECT IMPU ESM (CUIPUT PIT MAP)
                 :5;
SOME CS
                 AS CLOSE FUEN
                                  2
                                         HEAVE REDIETERS
OF E5
                 47
                           F \subseteq \mathbb{N}
            E - 49
                           131
                                  3,013
                 49
                         1.654
                                  (112.15
                 ĉŷ
                           0.54
CCCS C500
                 51
                           7:11
                                  2,4
```

C017 (**

1:35

ř.

1215-11 CCCQ*CCCS MC63 ASSERVLER, V2.0 SUB3 FASE 2 LCAD RECUERCER - SYSTE CUPROUTINES KIR-AUS-92>

🕽 ઃશ		SER	SOURCE	STATERERT
. 0018 A5		53	DA	H FOLDER BIT IN OUTFUT BYT HAP
0019 77		54	1.07	X:A
001A E1		55	Pop	H
6918 61		56	POP	B
001C E9		57	RET	Preturn
		53 j	********	259949488444423444454445445
		57 12214 69 1	*****	9
1		61 j	. TEST R	IT IN INPUT BIT KAP
		62 j		21 all V. 211 lill
		63 i	UPON E	HIRY:
		64 ;		B-REG = PIT PATTERN
		65 ;	•	C-REG = OFFSET INTO ISA (IMPUT BIT HAP)
		65 i		•
001D C5		et iste:		B 19AVE REDISTERS
001E ES	_	68	หอบร	H
091F 210000	E	69 30	FXI	HITEH
0022 78 0023 0600		79 . 71	KVI KOV	A18 B10
0025 09		71 72	DAD 1171	F .
0026 A6		73	Alia	H STEST BIT (SET STATUS)
0027 E1		74	PDP	H
C028 C1		75	PCP	B
ن برني (<u>ن</u>		76	RET	
\bigcirc		77 ;		•
			********	\$
		79 ;	****	AAR. 44 ROOM ON THE THE TAR WAS
		99 ;	IESI K	GRD (S BITS) IN INPUT BIT KAP
		81 ; 82 ;	UPON E	THEORY .
		83 i	Urvi: E	B-AEG = BIT PATTERN
		84 ;		. C-REG = OFFSET INTO ISM (IMPUT BIT MAP)
		£5 ;	_	•
002A C5		85 15TU:	push	B .
0028 ES		87	Push	Н
6920 216300	Ε	53	LXI	H, IEA
C02F 78		63	Kov	ArB
0030 0600		<u>ڊن</u>	. PVI	P.O .
· 6932 69 • 6933 EE		91 92	Dan Ckf	В —
0034 E1		92 93	969	H
0935 E1		,, ;,	FGP	B
93 3500		95	RET	·
		۶٤ ;		
			123x132×1	<u> </u>
		58 ;		•
		99 ;		\$143\$\$NOTER\$\$\$\$\$\$ HOT CURRENTLY USED
		160 }	4	1 1/4 A COURT !!
		101 ;	SET TE	EST LAMES FEUTING
\bigcirc		192 ;		
		193 i 191 i		
		175 j	THIS	CONTRE BOOK SET AND THE COST OF THES AN AS INCOMPAND
		1(:;	BY THE	MARKY TEEN CLINCASE (BEEN ABLE).
		107 ; .		

| IBIS-II BOSOVOCIS MAZRO ASSEMBLER, MOLO SUBS ALGE 3 | CLOMA SERVENCER - SYSTEM CHOROUFINES KIS-AUG-825

() en ;		353	SCURCE STATEMENT								
	108;		Heats'		cur	ers.					
1		169 ;									
		110 i		OFFEET	DIT	effeet	PIT				
į		111 ;	FBEVAS	0	01	0	01				
1		112 ;	CREFAS	0	02	Ģ	02				
į		113 i	CRVIAS	0	04 .	1	01				
,		114 ;	SIAS	ð	08	1	92				
		115 ;	F05	9.	10	1	04				
		116 ;	reast	0	20	1	(S				
		117 ;	AFAS2	0	40	1	10				
		118 ;	DGRUN	2	10	1	40 30	**			
		117 ;	I-G2KR	2	20	1	20				
***** 716003	_	120 i		57:16	٠			•			
0037 TAC000	Ε	121 STL:	LDA	IM.							
		122 ; 123 ;	avi Vok	3 C+A							
		123 ;	LDA	014 014							
•		125 ;	ORA	C				•			
		126 i	STA	GBH							
		127 ;	LDA	IFH				•			
- 4		128 ;	ANI	7C:1				•			
•		129 ;	RRC								
		130 ;	RRC								
		131 ;	หอง	C+A							
		132 ;	LFA	IBH2				••			
1		133 ;	ANI	30%							
		134 ;	RLC								
		135 i	RLC								
		136 i	GRA	3		,					
		137 ;	Kov	C+A							
		139 ;	LDA	05%+1							
		139 j		C							
		140 ;	STA	11930							
003A C9		141	RET								
		142 ;									
		143 641241111144114114144444444444444444444									
		144 ;									
×	145 ; 146 ;	71170 64		111 TC		es it	מודה ועדרט				
	THIS ROUTINE WILL TESSES ALL THE LIBRIS WHICH HAVE THEIR HINK STATUS RITS SET.										
		147 ; 149 ;	nave n	niin fii	iii. Din	101 0					
C038 E5		149 LIGHT	pricu	н	:045	e register	3				
6930 216990	3	150	LXI	 R. 0234		- 114444141	•				
C03F ZA9900		151	LEA	PLIEN	•						
0942 AE	-	152	XEA	ä							
0043 77		153	Key	H,A							
(044 23		154	THY	H							
6045 BA0160	Ε	155	LIA	M. W.	1						
()4E 4E		156	እድል	K '							
(), 77		157	829	Krk				•			
7.7. 53		152	Ric	!							
6119 743200	Ξ	:57	114	1:1 4	2						
CH AE		110	X5A	ૡ							
CI45 77		161	Hoy	ដែរង							
12 0300		162	b 58	H	•						

```
110
                          - COUNCE STATEMENT
                            CIT
 0051 09
                 153
                 164 ;
                 157 ;
                            STATE GREATUR OTURA OT TER
                 133 i
                 169 ;
                 170 j
                            THIS ROUTINE WILL SET THE LOAD SEQUENCER TO THE AUTO
                 171 5
                            SUSPERD STATE BY CAULING THE STOP ROUTINE AND THEM SETTING
                 172 ;
                            THE AUTO TEST SUSPEND ON AND THE TYPE TO &.
                 173 ;
 0052 E5
                 174 SUSP:
                           PUSH
                                   H
 0053 CP4200
               175
                            CALL
                                   STOP
                                           STATE GOTS OF TEST
 0056 210000 E 176
                            LXI
                                   Ry GEK
 6059 3620
                 177
                            EUI
                                   M-204 | ISSI AUTO TEST SUSPEND -> ON
 0058 3566
                 178
                            MAI
                                   A, 6
 0050 320000
             E 179
                                   TYPE
                            STA
                                           ISET TYPE TO AUTO SUSPEND
 0040 E1
                 190
                            F0P
                                   H
 0041 09
                 181
                            RET
                 182 ;
                 135 ;
                 136 ;
                            SET TO STOP STATE
                 137 i
                 188 ;
                 139 ;
                            THIS ROUTINE DOES THE FOLLOWING:
                 190 ;
                 191 ;
                                   1. CLEARS ALL OUTPUTS
                 192 ;
                                   2. TEST LIGHT -> OFF
                 193;
                                   3. TEST PULSE -> OFF
                 174 i
                                   4. HOBULE ASURESS SELECT LIKES -> OFF
                 195 ;
                                   5. STOP INPICATOR -> ON
                 194 ;
                                   6. START INDICATOR -> OFF
                 197 ;
                                   7. HODE -> 0
                                   8. TYPE -> 3
                 193 ;
                                   9. AUTO TEST SUSPEND -> OFF
                 199 ;
                 200 j
                 291 ;
0042 ES
                 202 STOP!
                            RZUG
                                   Н
9963 210999 E 203
                                   HIROTH
                            LXI
6048 3460
                 294
                            HVI
                                   H:0
                                           ; 10
6048 23
                 205
                            INX.
                                   11
CALS TE
                 205
                            XCV.
                                   K•A
006A E620
                                   102
                 207
                            AHI
                                          SAVE STALL OFF TRAIN BIT
(060,07
                 229
                            KOV
                                   X,A
                                          i i1
CH: 23
                 207
                            INX
                                   H
608E 3809
                 210
                            P.II
                                   F. 6
                                          1 12
0370, 23
                 211
                            1.3%
                                   ĥ.
  J. 1.E
                 212
                           1:69
                                   1.0
\langle \lambda_{i,j} \rangle
                 213
                            i.HI
                                   (3.2
                                          FIRE FILL OF MAIN GLOP FRIE
993 BD
                 214
                            C5.1
                                   1214
                                          143 003 - 38
1.76 77
                 2:5
                          1.79
                                   1.4
4977 23
                 216
                            11:5
                                   H
034E 5X3
                217
                           211
                                   3:9
                                          j <del>1</del>4
```

DETO-11 1 LARGOS LAGA LAGENSEERA VOLA 9983 MAJE 9 1000 SERVEYCER - SYSTEM SUBREDITINES KIR-ACO-82>

	\bigcirc	CPJ	SEQ		SCURCE S	Tatedeat								
!	cora	23	21	3	HX.	11								•
	6375	3890	211	ີ	EVI	k, 6	;							
	0075	23	226)	17.3	H								
	007E	7E	22:	1	107	áth								
	6075	eaic	22	2	631	10%	HEAVE IN	RP ACK 1	LCP PITS	3				
	0031	77	22	3	KOV	A1K	; †6			•				
	0082	A.S	22-	;	XRA	ត								
	0033	320000	E 22	5	STA	HOBE	SET HODE	10 0 (15	17 ing)					
	0003	326530	E 22		STA	TYFE	SET TYPE	19 0 (ST	3P)					
	6665		22		1.90	H								
	008A	ርዓ	22		RET					*				
				;					~	•				
	•		23		EMP									
	CAIDLEO	EY#30LS												
		0 0005	LIGHT	S 903B	SETE	C 0000	STL	C 0037	STOP	€ 0052	9682	C 0052	751B	C 0017
		C 002A	LIUNI	0 9036	25115	C 0000	DIL	C 0037	3165	C 0752	2036	C 0002	4161	C 9010
														•
	EXTERNA	L SYRBOL	.s											
	ELHA		Hai	E 0000	Kode	E 6000	KEO	E 6990	TYPE	E 0000				
	USER ŠY	ETELS						•	•					
	PLRY		CLRB	E 000E	KQI	E 0000	LIGHT	C 003B	KOFE	E 0000	H20	E 0000	SETB	C 0000
		€ 6937	STOP	C 0082		C 6052	TSTB	C COID	TSTU	C 002A	TYPE	E 0000		2
												- ····		
	ABSEHIL	Y COMPLE	TE, NO	220323						,-				

11 22	10	151	:55	159	J	
: (.):	13	461				
L	10	, fo	93	121		
Lim	14	149#				
HODE	10	225				
CER	19	23	48	150	175	293
SETE	13	26#			·	
STL	13	1211				
9109	14	175	2928			
3:::8	1				•	
SUSP	14	1741				
TSIB	13	571				•
tstu	14	£6‡				
ERYT	10	179	225			

CROSS REFERENCE COMPLETE

ASMED (F1:ID.ERC DEVECTO:F0:ID.GBJ) BEBUG XREF HORRS PRINT((10:)

```
1919-11 9080/2005 HACPO ASSEMBLER, V2.0
                                    ID PAGE 1
                           SCURCE STATEMENT
  LCC CFJ
                CEO
                            HAFE
                   1
                                   ID
                            TITLE ('IDENTIFICATION HODULE')
                            I:ATE:
                                         18-AUG-82
                          PROGRAMMER:
                                         S. P. SKOSLUND
                   ******************************
                   9;
                  10 j
                            THIS MODULE CONTAINS THE DATE AND
                  11;
                           THE REVISION NUMBER WHICH WILL BE
                         . PUT INTO THE LAST EPRON.
                  15 ;
                  16 ;
                  17
                           CSEG
                  18;
                  13
                          PUBLIC DATE, VERS
                  20 ;
  0000 41554755
                  21 DATE: DB
                                  'AUGUST 18, 1982
 0004 53540031
 0003 30202031
 0000 39382223
 0010 20202020
                  22 1
 0014 50534053
                  23 VERS: DB
                                  'PVLS.03
 0012 CE303220
 0010 06000000
 0020 00202020
 0024 00202020
                  24 1
                  25
                            END
STOREAS, DITIERS
DATE 0 0000 VERS 0 0014
EXTERNAL SYMBOLS
WEER BYHECLS
1ATE | 0 9990
              VERS
                    C 0014
ASSEMBLY COMPLETE, NO ERRORS
```

. Fis-II A.Shrullr sandol gadəs Aspenealla, 70.1 6.62 3

1972) 19 21¢

10000 REFERENCE COMPLETE

DATE OF ASSEMBLY - statement AUGUST 19, 1982 ********

And the second s

The following constitutes a justification for the recommended procedure for testing the isolation capability of the optical isolator assembly (0342-7100) provided within the PVNGS BOP ESFAS equipment. Attachment A consists of annotated excerpts from Reliability Handbook MIL-HDBK-217C regarding discrete semiconductors, i.e. OPTO-Electronic Devices. Considering the opto-coupler type used (14 each of 4N38A devices) and environmental conditions expected within the equipment, the total MTBF for isolator assembly based upon the isolation standoff characteristic - this assumption is probably overly conservative because the MIL-HDBK-217C model includes all failure except degradation of output light from the light emitting elements - is 13.3 years. This result implies that each opto-isolator assembly (0342-7100) must be removed from its cabinet assembly location and bench tested for voltage isolation standoff capability per the procedure referenced below.

Reference information regarding light output degradation (CTR) is also supplied in Attachment B. Reference information concerning opto-coupler isolation parameter measurements and data sheets for the 4N38A optical isolator devices are provided in Attachment C.

Specification 13-JM-104, Section 4.4.5.2 requires that ..."Electrical isolation provided shall be capable of withstanding application of 1500 V RMS, 60 HZ potential for 60 seconds without degradation of isolation...". The procedure outlined below and performed once every 13.3 years during the plant life for the isolator assembly should verify the voltage isolation characteristic of the cross-train isolator assembly (0342-7100).

Because the isolator assembly is partitioned into two sections via the common input and output return lines (designed to minimize the number of terminals needed on the terminal blocks for circuit interface), two tests will be required to be performed on each assembly. The first test will verify isolator circuits 1 through 8 and 10 (see schematic 0342-7110), while the second test will check out isolator circuits 9 and 11 through 18. If a failure is detected in either test, common troubleshooting techniques may need to be used to locate the failed individual isolators within the applicable group. This additional trouble locating effort is forced by the common input return and output return printed circuit layout.


Figure 1 conceptually indicates the test approach and equipment setup for the voltage isolation standoff verification test.

As a first step, the 0342-7100 isolator assembly must be removed from the applicable logic cabinet by carefully disconnecting the associated input and output wiring harness. Particular attention should be given to disturbing the lead dress as little as possible so as to minimize wiring reconnection errors.

Secondly, a shorting jumper should be placed across each protection diode associated with both the input and output of each optical-coupler device. This jumper protects against damage to either the input led or the output transistor of the isolator from high capacitive charging currents impressed by high dv/dt's during the application of the test voltage.

Thirdly, a high voltage breakdown generator (GAC recommends the standard "AC Hypot Junior" unit manufactured by Associated Research, Inc., 8221 North Kimball Avenue, Skokie, Illinois, 60076, or equivalent.) is impressed across terminals TB1-9 and TB2-1, and checks are made for any breakdown with the test generator set to 1500 V RMS, 60 HZ output. This test voltage should be applied for 60 seconds minimum. The test generator must then be moved between terminals TB1-20 and TB2-12 and the same isolation breakdown check made.

After successful bench test completion, the test jumpers should be removed, the isolation assembly carefully re-installed in the logic cabinet, and wiring connection verified. After verification, normal manual test procedures should be conducted to verify that each cross train isolator circuit employed functions properly.



MIL-HDBK-,217C 9 April 1979 DISCRETE SEMICONDUCTORS OPTO-ELECTRONIC DEVICES

ATTACHMENT A EXERPTS FROM:

WITH RELIABILITY CALCULATION

ASSUMING EQUAL PROBABILITY OF FAILURE FOR EACH USED ISOLATOR CIRCUIT, AND COMMI REFERENCES FOR EACH INA CIRCUIT AND EACH OUTPUT LIRQUIT; THE TOTAL ISOLATOR

 $\lambda_T = \frac{2}{5}, \lambda_{P_0} = 14(0.612) \frac{FAILUIT$

λ₇ = 8.568 FAILURE/106HRS

OR

MTBF = / 1 = 116.713 HRS

FAILURG RATE IS:

2.2.10 Opto-electronic Semiconductor Devices, Group X.

SPECIFICATION

DESCRIPTION

MIL-S-19500 MIL-S-19500 Light Emitting Diode (LED)

None

Opto-electronic Coupler (Isolator) LED Alpha-numeric Display

The part failure rate model, λ_p , is:

 $\lambda_p = \lambda_b \pi_C \pi_E \pi_0$ failures/10⁶ hours

= (0.0034)(1.8)(1)(100) = 0.612 FAILURES/106 HOURS FOR EACH AN38A

where:

 λ_b = base failure rate in failures/10⁵ hrs., Table 2.2.10-4.

 π_c = complexity factor, Table 2.2.19-3.

 π_F = environmental factor, Table 2.2.10-1.

 $\pi_0 = \text{quality factor}$, Table 2.2.10-2.

The above model:includes all failures except degradation of output light from the light emitting elements. For model background and guidance concerning light degradation, see Bibliography Item No. 49.

TABLE 2.2.10-1

TE: ENVIRONMENTAL FACTOR

SEE PR 2-34 FOR DEFINITION

TABLE 2.2.10-2 π_Q , QUALITY FACTOR

Environment	πΕ
G _B	
S _F	1
G _F	2
G _B S _F G _F A _{IT}	2.8
ATE	5.6
N _S	4
G _M	4
N _s	5
Aut	4.2
A _{IF} N _S G _M N _U A _{UT} . A _{UF}	8.4
, W ^r	10


Quality Level	πQ
JANTXV	3
JANTX .	2
JAN	10
LONER*	50
PLASTIC**	100

*-Applies to all hermetic packaged alpha-numeric displays and to NON-JAN hermetic packaged LED's and isolators.

**-Applies to all devices

encapsulated with organic materials.

2.2.10-1



M(L-HDBK-217C 9 April 1979 DISCRETE SEMICONDUCTORS OPTO-ELECTRONIC DEVICES

TABLE 2.2.10-3 πċ, COMPLEXITY FACTOR

Device . ,	πС	Device ,	πC
Single LED	1.0	Alpha-Numeric Displa	iys*
Single Isolators		l character l character w/logic	2.8
Simple ** " w/l trans. " w/2 trans.	1.5 1:8 2.2	chip 2 character 2 character w/logic	3.8 4.0
" w/lin. amp. % 1 trans.	3.3 3.6	chip 3 character	5.0 4.9
" w/lin. amp. & 2 trans. Dual Isolators	4.0	3 character w/logic chip 4 character	5.9 5.7
Simple**	2.3	5 character 6 character	6.3 6.9
" w/2 trans. " w/4 trans.	2.7 3.3	7 character 8 character 9 character	7.4 8.0 8.5
" w/2 lin. amps. " w/2 lin. amps. & 2 trans.	5.0 5.4	10 character	8.9
" w/2 lin. amps. & 4 trans.	6.0		·

^{*-}The number of characters in a display is the number of characters contained in a <u>single</u> sealed package. For example, a 4 character display comprising 4 <u>separately</u> packaged single characters mounted together would be .4-one character displays, not 1-four character display.

^{**-}Simple isolator(s) contains only a light-emitting element(s) and a light detecting element(s).

TABLE 2.2.10-4 OPTO-ELECTRONIC SEMICONDUCTOR DEVICE BASE FAILURE RATE, λ_b , IN FAILURES PER 10^6 HOURS

	* S $(P_{op}/P_{max} \text{ or } I_{op}/I_{max})$												
T (°C)	.1	.2	.3	.4	.5	.6	.7	8	.9	1.0			
0 5 10 15 20	.0002 .0002 .0003 .0004 .0005	.0003 .0004 .0005 .0006	.0005 .0006 .0008 .0010	.0008 .0010 .0012 .0014	.0012 .0014 .0017 .0020 .0024	.0017 .0020 .0024 .0028 .0034	.0024 .0028 .0034 .0040 .0048	.0034 .0040 .0048 .0058 .0071	.0048 .0058 .0071 .0088 .0112	.0071 .0088 .0112 .0146 .0200			
25 30 35 40 45	.0006 .0008 .0010 .0012	.0010 .0012 .0014 .0017	.0014 .0017 .0020 .0024 .0028	.0020 .0024 .0028 .0034 .0040	.0028 .0034 .0040 .0048 .0058	.0040 .0048 .0058 .0071 .0088	.0058 .0071 .0088 .0112 .0146	.0088 .0112 .0146 .0200 .0288	.0146 .0200 .0288	.0288			
50 55 65 70	.0017 .0020 .51.4 .6018 .0034	.0024 .0028 .0034 .0340 .0048	.0034 .0040 .0048 .0058	.0048 .0058 .0071 .0088 .0112	.0071 .0088 .0112 .0146 .0200	.0112 .0146 .0200 .0288	.0200 .0288	,					
75 80 85 90 95	.0040 .0048 .0058 .0071 .0088	.0058 .0071 .0088 .0112 .0146	.0088 .0112 .0146 .0200 .0288	.0146 .0200 .0288	.0288					ь			
100 105 110 115	.0112 .0146 .0200 .0288	.0200 .0288					•	•		•			

^{*-}If derating information for isolators and displays is unavailable, assume S=.5, $T_S=25^{\circ}C$, and: $T_{max} = 125^{\circ}C$ for hermetic isolators,

- $T_{\text{max}} = 100^{\circ}\text{C}$ for plastic isolators and for all displays.

See Section 2.2.11.2(7) & (9) for correction factor for S ratio and for the appropriate value of T to use with above table.

- 33. "Richrome Resistor Properties and Reliability", RADC-TR-73-181, AD 765534.
- 34. "Dormancy & Power On-Off Cycling Effects on Electronic Equipment & Part Reliability", RADC-TR-73-248, AD 768519.
- 35. "Use of Warranties for Defense Avionic Equipment", RADC-TR-73-249, AD 769399/7.
- 36. "Reliability Acquisition Costs", RADC-TR-73-334, AD 916286L.
- 37. "Electrical Characterization of Complex Microcircuits", RADC-TR-73-373, AD 775740.
- 38. "Reliability Study of Polyimide/Glass Multilayer Boards", RADC-TR-73-400, AD 77194.
- 39. "Infrared Testing of Multilayer Boards", RADC-TR-74-88, AD 780550.
- 40. "Laser Reliability Prediction", RADC-TR-75-210, AD A016437.
- 41. "Reliability Model for Miniature Blower Hotors Per MIL-B-23071B", RADC-TR-75-178, AD A013735.
- 42. "Reliability Investigation of the MSC 2010 Transistors", ECOM-0092-F-72, AD B000815L.
- 43. "Reliability Investigations of the MSC 1330A and MSC 1330B Microwave Power Transistors", AD 923318L.
- 44. "RCA TA8694 and TA8777 Microwave Power Transistor Reliability Investigation", AD A007587.
- 45. "Reliability Prediction for Microwave Transistors", RADC-TR-74-313, AD A003643.
- 46. *Reliability Study of Microwave Power Transistors, RADC-TR-75-18, AD A007788.
- 47. "PADC Nonelectronic Reliability Notebook, Revised", RADC-TR-75-22, AD A005657.
- 48. "Reliability/Design: Thermal Applications", MIL-HDBK-251, 19 January 1978.
- → 49. "*Development of Failure Rate Models for Semiconductor Optoelectronic Devices", FAA-RD-76-134, AD AU29163.
 - 50. "High Power Microwave Tube Reliability Study", FAA-RD-76-172, AD A033612.

IZ(MAX) = maximum rated zener current at TS
 C.F. = stress correction factor per (8) below

(4) Group VII Microwave Mixer Diodes

S = Operating Spike Leakage (ergs)
Rated Burnout Energy at 25 degrees C.

- (5) Group VII Microwave Detector Diodes $S = \frac{P_{OP} \text{ (Operating Power Dissipation)}}{P_{MAX} \text{ (Rated Power at 25 degrees C.)}}$
- (6) Group VIII Varactor, Step Recover, and Tunnel Diodes.

$$S = \frac{P_{OP}}{P_{MAX}} (C.F.)$$

where:

P_{OP.} = actual power dissipated

P_{MAX} = maximum rated power at T_S

C.F. = stress correction factor per (8) below

(7) Group X Opto-electronic Semiconductor Devices.

$$S = \frac{I_{OP}}{I_{MAX}}$$
 (C.F.) or $S = \frac{P_{OP}}{P_{MAX}}$ (C.F.)
= $\frac{20}{80}$ (4.75) = 0.1875
where:

 I_{OP} = operating average forward current

 I_{MAX} = maximum rated average forward current at T_{S}

P_{OP} = actual power dissipated

 P_{MAX} = maximum rated power at T_{S}

C.F. = stress correction factor per (9) below.

- (8) Stress Correction Factor (C.F.) and temperature corrections for Silicon Devices.
 - a. Devices with T_S = 25 degrees C & T_{MAX} = 175 degrees C to 200 degrees C.

$$C.F. = 1$$

b. Devices with T_S >25 degrees C & T_{MAX} = 175 degrees C to 200 degrees C.

C.F. =
$$\frac{175 - T_S}{150}$$

c. Devices with T_S = 25 degrees C & T_{MAX} <175 degrees C.

C.F. =
$$\frac{T_{MAX} - 25}{150}$$

and enter λ_b table with T = T_A + (175 - T_{MAX})

or
$$T = T_C + (175 - T_{MAX})$$

d. Devices with T_S >25 degrees C & T_{MAX} <175 degrees C.

$$C.F. = \frac{T_{MAX} - T_{S}}{150}$$

and enter λ_b table with T = T_A + (175 - T_{MAX})

or
$$T = T_C + (175 - T_{MAX})$$

(9) Living the Factor (C.F.) and temperature correction for Optoelectronic Devices. For devices with $T_S \ge 25^{\circ}\text{C}$. or $T_{\text{MAX}} \le 125^{\circ}\text{C}$., or both,

$$C.F. = \frac{T_{MAX} - T_{S}}{100} = \frac{100-25}{100} = 0.75$$

and enter
$$\lambda_b$$
 table with T = T_A + (125 - T_{MAX}) = 35 + C125-1007 = 60
or T = T_C + (125 - T_{MAX})

2.2.11 INSTRUCTIONS FOR USE OF SEMICONDUCTOR MODELS

2.2.11.1 Device Ratings

Transistors are normally rated at maximum power dissipation and diodes at maximum current permissible. Usually each device is given two temperature rating points:

- $\underline{1}$ T_{MAX} Maximum permissible junction temperature.
- Maximum ambient or case temperature at which 100 percent of the rated load can be dissipated without causing the specified maximum junction temperature to be exceeded. (Case temperatures are given primarily for power devices used on heat sinks.)

As the ambient or case temperature rises above the T_S value, the intermal temperature rise (i.e., the power load) must be decreased so T_{MAX} is not exceeded. This is illustrated in Figure 2.2.11-1.




FIGURE 2.2.11-1. Conventional Derating Curve

Note:

T_S = temperature at which derating begins

 T_{MAY} = maximum rated junction temperature

 T_{Δ} = ambient temperature

T_C = case temperature

only to have the equipment production procedures damage the parts or introduce latent defects. Total equipment program descriptions as they might vary with different part quality mixes is beyond the scope of this Handbook. Reliability management and quality control procedures are described in other DOD standards and publications. Nevertheless, when a proposed equipment development is pushing the state-of-the-art and has a high reliability requirement necessitating high quality parts, the total equipment program should be given careful scrutiny and not just the parts quality. Otherwise, the low failure rates as predicted by the models for high quality parts will not be valid.

c. Use Environment.

All part reliability models include the effects of environmental stresses through the factor, π_E . The definitions of these environments are shown in Table 2-3. The π_E factor is quantified within each part failure rate model. These environments encompass the major areas of equipment use. Some equipment may experience more than one environment during its normal use, e.g., equipment in spacecraft. In such a case, the reliability analysis should be segmented, namely, missile launch (M_L) conditions during boost and return from orbit, and space flight (S_F) while in orbit.

TABLE 2-3
ENVIRONMENTAL SYMBOL IDENTIFICATION AND DESCRIPTION

ENVIRONMENT	^π E SYMBOL	NOMINAL ENVIRONMENTAL CONDITIONS
Ground, Benign	G_B	Nearly zero environmental stress with optimum engineering operation and maintenance.
Space, Flight	s _F	Earth orbital. Approaches Ground, Benign conditions without access for maintenance. Vehicle neither under powered flight nor in atmospheric re-entry.
Ground, Fixed	G _F	Conditions less than ideal to include installation in permanent racks with adequate cooling air, maintenance by military personnel and possible installation in unheated buildings.
Ground, Mobile	G _M	Conditions more severe than those for Gr, mostly for vibration and shock. Cooling air supply may also be more limited, and maintenance less uniform.

4:[-11]	COX-	·21	1	L
a lacri	1 1	97	9	

\$/April 19/9		
ENVIRONMENT	TE Syribol	. NOMINAL ENVIRONMENTAL CONDITIONS
is al.	N _S .	Surface ship conditions similar to G _F but subject to occasional high shock and vibration.
speitered	N _U .	Nominal surface shipborne conditions but with repetitive high levels of shock and vibration.
Airborne, Inhabited, Transport	A _{IT}	Typical conditions in transport or bomber compartments occupied by aircrew without environmental extremes of pressure, temperature, shock and vibration, and installed on long mission aircraft such as transports and bombers.
Airborne, Inhabited Fighter	AIF	Same as A _{IT} but installed on high performance aircraft such as fighters and intercepters.
Airborne, Uninhabited, Transport	A _{UT}	Bomb bay, equipment bay, tail, or wing installations where extreme pressure, vibration, and temperature cycling may be aggravated by contamination from oil, hydraulic fluid and engine exhaust. Installed on long mission aircraft such as transports and bombers.
Airborne, Uninhabited, Fighter	A _{UF}	Same as A _{UT} but installed on high performance aircraft such as fighters and intercepters.
Missile, Launch	м _L	Severe conditions of noise, vibration, and other environments related to missile launch, and space vehicle boost into orbit, vehicle re-entry and landing by parachute. Conditions may also apply to installation near main rocket engines during launch operations.

d. Part Failure Rate Models.

Part failure rate models for microelectronic parts are significantly different form those for other parts and are presented entirely in Section 2.1. Another type of model is used on most other parts; a typical example is the following one for discrete semiconductors:

PPTOELECTRONICS



Photon Coupled Isolator 4N38-4N38A

Ga As Infrared Emitting Diode & NPN Silicon Photo-Transistor

The General Electric 4N38 and 4N38A consist of a gallium arsenide infrared emitting diode coupled with a silicon photo transistor in a dual in-line package.

FEATURES:

- Fast switching speeds
- High DC current transfer ratio
- High isolation resistance
- 2500 volts isolation voltage
- I/O compatible with integrated circuits

†Indicates JEDEC registered values

absolute maximum ratings: (25°C) (unless otherwise specified)

†Storage Temperature -55 to 150°C. Operating Temperature -55 to 100°C, Lead Soldering Time (at 260°C) 10 seconds.

the thick the state of the stat	*150 80 3	milliwatts milliamps ampere	PHOTO-TRANSISTOR †Power Dissipation †VCEO †VCBO	**150 80 80	milliwatts volts volts volts
†Reverse Voltage *Derate 2.0 mW/°C above 25°C an	3 nhient	volts	†VECO Collector Current (Continuous) **Derate 2.0 mW/°C above 25	100 Cambien	milliamps

†Total device dissipation @ TA = 25°C. PD 250 mW.

†Derate 3.3 mW/°C above 25°C ambient.


individual electrical characteristics (25°C)


INFRARED EMITTING DIODE	TYP.	MAX.	UNITS	PHOTO-TRANSISTOR	MIN.	TYP.	MAX.	UNITS
†Forward Voltage (I _F = 10mA)	1.2	1.5	volts	†Breakdown Voltage - V _{(BR)CEO} (I _C = 1mA, I _F = O)	80	-		volts
•				†Breakdown Voltage – $V_{(BR)CBO}$ (Ic = 1 μ A, Ir = 0)	80	-		volts
†Reverse Current (V _R = 3V)	-	100	microamps	† Breakdown Voltage – $V_{(BR)ECO}$ ($I_E = 100\mu A$, $I_F = O$)	7	-	-	volts
•	-			†Collector Dark Current - ICEO (VCE = 60V, IF = 0)	-	-	50	nanoamps
Capacitance V = O,f = 1 MHz	50	-	picofarads	†Collector Dark Current - I _{CBO} (V _{CE} = 60V, I _F = 0)	-	-	20	nanoamps

coupled electrical characteristics (25°C).

		MIN.	TYP.	MAX.	UNITS
flsolation Voltage 60Hz with the input terminals (diode)	4N38	1500	_		volts (peak)
shorted together and the output terminals (transistor)	4N38A	2500	=	_	volts (peak)
shorted together.	4N38A	1775			volts (RMS) (1 sec.)
†Saturation Voltage - Collector - Emitter (I _F = 20mA, I _C = 4mA)		-	-	1.0	volts
Resistance - IRED to Photo-Transistor (@ 500 volts)		-	100	-	gigaohms
Capacitance - IRED to Photo-Transistor (@ 0 volts, f = 1 MHz)		-	1	-	picofarad
DC Current Transfer Ration (I _F = 10mA, V _{CE} = 10V)		10	l	_	%
Switching Speeds ($V_{CE} = 10V$, $I_{C} = 2mA$, $R_{L} = 100\Omega$)	•	1	ł		
Turn-On Time - ton		-	5] -]	microseconds
Turn-Off Time - toff		-	5	-	microseconds


TYPICAL CHARACTERISTICS







1. OUTPUT CURRENT VS INPUT CURRENT














5. NORMALIZED DARK CURRENT VS TEMPERATURE 128 6. COLLECTOR BASE CURRENT VS TEMPERATURE

Optical Couple /Isolators


Couplers are designed to provide isolation protection from high-voltage transients, surge voltage, or low-level noise that would otherwise damage the input or generate erroneous information. They allow interfacing systems of different logic levels, different grounds, etc., that would otherwise be incompatible. Motorola couplers are tested and specified to an isolation voltage of 7500 Vac peak.

Motorola offers a wide array of standard devices with a wide range of specifications (including the first series). of DIP transistors and Darlington couplers to achieve JEDEC registration: transistors — 4N25 thru 4N38, and Darlingtons — 4N29 thru 4N33). All Motorola couplers are UL Recognized with File Number E54915.






The Transistor Coupler is probably the most popular form of isolator since it offers moderate speed (approximately 300 kHz), sensitivity and economy, in addition, the collector-base junction can be used as a photodiode to achieve higher speeds. The output in the diode mode is lower, requiring amplification for more usable output levels.



The Darlington Transistor Coupler is used when high transfer ratios and increased output current capability are needed. The speed, approximately 30 kHz, is slower than the transistor type but the transfer ratio can be as much as ten times as high as the single transistor type.



Transistor Output Isolation Voltage is 7500 V (Min) on all devices. See notes.

1	<u> </u>	Gevices. See i	ices. See notes.				
	Device Type	DC Current Transfer Ratio % Min	V _(BR) CEO Volts Min				
	TIL112 TIL115	2.0 2.0	20 20				
	1L15	2.0 6.0	30				
	MCT26	6.0	30 .				
	TIL111	8.0	30				
į	TIL114	8.0	30				
	1L12	10	20				
	MOC1006	10	30				
l	4N27	10	30				
	,4N28 ×	10	30				
	H11A4	10	30				
	TIL124	10	30				
- 1	TIL153	10	30				
	IL74	12.5	20				
	MOC1005	20	30				
	TIL125 TIL154	20	30				
	4N25	20 20	30 30				
Ì	4N26	20	30				
	H11A2	20	30				
- 1	H11A3	20	30				
	H11A520	20	30				
1	11.1	20	30				
	MCT2	20	30				
	TIL116.	20	30				
-	4N38	20	80				
	H11A5	30	30				
	MCT271	45	30				
1	H11A1	50	30				
	H11A550	50	30				
	TIL117 TIL126	50 50	30 30				
	TIL155	50	30				
ı	CNY17	62	70				
- 1	MCT275	70	80				
	MCT272	75	30				
-	MCT277	100	30				
	4N35	100	30				
- 1	4N36	100	30				
ł	4N37	100	30				
	H11A5100	100	30				
	MCT273	125	30				
- [MCT274	225	30				

Darlington Output Isolation Voltage is 7500 V (Min) on all devices. See notes.

-	Off all defided, dec fioles,							
	Device Type	DC Current Transfer Ratio % Min	V _(BR) CEO Volts Min					
- 1	4N31	50	30					
1	H11B3	100	25					
ı	4N29	• 100	30					
-	4N30	100	30					
1	MCA230	100	30					
	H11B255	100	55					
1	MCA255	100	55					
1	H11B2	200	25					
-	MCA231	200	30					
	MOC119*	300	30					
	TIL119*	300	30					
1	TIL113	300	30					
1	MOC8030*	300	80					
1	TIL127	300	30					
-	TIL128*	300	30					
- 1	TIL156	300	30					
1	TIL157*	300	30					
	H11B1 -	500	25					
-	4N32	500	30					
	4N33	500	30					
Н	MOC8020*	500	50					
V	MOC8050*	500	80 ,					
I	MOC8021*	1000	50					

* Pin 3 and Pin 6 are not connected

 Isolation Surge Voltage, V_{ISO}, is an internal device dielectric breakdown rating. For this test LED pins 1 and 2 are common and phototransistor pins 4,5, and 6 are common. 2. All Motorola couplers are specified at 7500 Vac peak (seconds) This usually exceeds the originator's apacification and JEDEC registered values

ATTACHMENT B EXCERPTS FROM:

REGARDING CTR (LIGHT OUTPUT),
DEGRAPATION WITH OPERATING TIME

General Electric Optoelectronics IManual

By: W.H. Sahm

Technical Contributors: J. Cook

R. Finke

A. Fox

R. Grandys

M. Tarzia

Layout/Design: D. Barney

Production: R. Brewster

D. Kay

B. Dillon-Malone

N. Patrick

B. RELIABILITY PREDICTION OF CIRCUITS CONTAINING IRED'S

Previously the IRED phenomena of light output decrease, as the time current flows through it, was mentioned. This presents a dilemma to the circuit designer attempting to provide adequate margins for bias values unless he can predict what minimum value of light output, from the IRED, he can expect at the end of the design life of his equipment. Based on the results of tests performed at G.E. and at customer's facilities (who were kind enough to furnish us test data and summaries) the G.E. Application Engineering Center has developed design guidelines to allow the prediction of the approximate worst case, end of life, IRED performance. The basis of the prediction is the observed behavior of the ratio of light output after operation to the initial value of light output. It also is based on the observation that all devices do not behave identically in this ratio in time, but that a distribution with identifiable tenth, fiftieth (median) and ninetieth percentile points exists at any time the ratio is calculated. Use of this tenth percentile ratio (90% of the devices are better than this) and the distribution of light output (or CTR for couplers) above the specified minimum value allows the product of specified minimum light output and tenth percentile ratio, predicted at end of life, to be used as a reasonable approximation of minimum

SUMMARY OF TESTS USED TO OBTAIN IRED DESIGN GUIDE LINES


T _A	25°C	40°C	55°C	70°C	80°C	100°C
ЗтА	20 1000 Hr. 3mA					,
5mA	20 1000 Hr. 1, 5mA		•			
10mA	16 1000 Hr. 1, 10mA				d	ı.
20mA	27 500, 1000 Hr. 1, 5, 10, 20mA				108 1000 Hr. 10mA	
25mA	20 1500 Hr. 10mA	20 1500 Hr. 10mA	20 1500 Hr. 10mA	60 1500 Hr. 10mA		
50mA		20 1500 Hr. 10mA	•	40 1500 Hr. 10mA		
60mA	20 1000 Hr. 1, 5, 10, 20, 60mA	•			163 1000, 3000, 5000 Hr. 10mA	
75mA				20 1500 Hr. 10mA		, .
100mA	79 1K, 15K, 30K Hr. 1, 10, 100mA	·				90 168,1500 Hr. 1,10,100mA

This chart represents about 2.0 million device hours of operation on 625 dual in-line optocouplers and 111 hermetic IRED's.

FORMAT OF DATA PRESENTATION:


SAMPLE SIZE TEST DURATION IFM CURRENT end of life value. Although this does not represent the worst possible case, no correlation can be found between initial light output and rate of decrease in light output, and so the percentage of devices expected to be less than the guideline derived number approaches zero. These guidelines, as can be noted, are based on fair sample sizes, although both larger samples than these and greater precision, higher resolution, measurements could provide better fits. To make the guideline development less obscure, the discussion will trace the steps followed in defining these design guidelines and, in the process, develop the guidelines.

When the percent of initial value of light output (or current transfer ratio in couplers) of an IRED on an operating life test, is plotted against the time the IRED has been operated, two phenomena become apparent. The long-term behavior is found to be a straight line when the ratio is plotted on a logarithmic time scale. The short-term behavior is found to have a much shallower slope, on the same plot, than the long-term behavior. This effect is illustrated by the fact that the long-term straight line can be extrapolated back towards zero and will usually intersect the initial value line at a time between 10 and 100 hours. These properties combine to allow the response to be described by a "virtual initial time" and the slope of the line passing through that time point. This had been recognized in other work. The problems with predicting response are the variety of test conditions at which both stress and measurement data have been taken, and the spread of data at the readout points. It was recognized that the fail in light output was accelerated by either stressing the IRED harder, i.e., at a higher current (IFS) and/or temperature, or by monitoring the test results at lower current (I_{FM}) levels. Precise acceleration factors have yet to be determined due to lot-to-lot variability. Fortunately, circuit design purposes can be served by a less precise model, which only attempts to serve the requirements of circuit design. For this approach, as mentioned before, we pay attention to the lower decile of the distribution and its change in time.




LIFE TEST RESULTS - ILLUSTRATING OBSERVED CHANGE IN IRED OUTFUT WITH OPERATING TIME

The question naturally arises of the applicability of this description to time periods beyond the one and five thousand hour times that the majority of the tests stopped at. Fortunately, tests have been completed on discrete IRED's for 30,000 hours. The results of these tests indicate that nothing unexpected happens at extremely long times, as can be seen above. This is reinforcing evidence indicating the superiority of the G.E. silicon doped, liquid phase epitaxially grown IRED. grown IRED.




LONG-TERM IRED LIFE TEST RESULTS


Plotting the response (best straight line) of various test conditions on a single graph, the acceleration due to raising stress current (I_{FS}) is easily seen. Higher temperatures during stress cause the same effect, and can be accomplished by raising the ambient or by self-heating (in a coupler by dissipating power in the output device). Lowering the current at which the IRED light output is monitored, (I_{FM}) also accelerates the phenomena, but in looking at many test results, it appears that the ratio of I_{FS}/I_{FM} is the key factor affecting the slope besides temperature.



EFFECT OF MEASUREMENT CURRENT ON SLOPE




EFFECT OF STRESS TEMPERATURE ON SLOPE



EFFECT OF STRESS CURRENT ON SLOPE

When the temperature effect is plotted as an acceleration vs. temperature, a fair straight line fit is found, as illustrated below. This temperature acceleration factor represents the ratios of the slopes of the lower decile lines of various temperature stresses. The fit is not perfect, but is good enough to be useful. It contains both discrete IRED data (LED55 series) and optocoupler data (HI1 series) and appears to fit both equally.

With this, and the determination of the coupled thermal resistance in the optocoupler (i.e., the heating factor for the IRED from power dissipated in the output device), it was attempted to fit the I_{FS}/I_{FM} ratio into the model. After many attempts to find models which fit various phenomena better, and the generation of additional data to try to fill holes, it was decided that two factors contributed to the inability of defining a tight fit single line. These are lot-to-lot and sampling variability and the precision (and volume) of data required to find the slope at low I_{FS}/I_{FM} ratios and low temperatures. These factors cause the best model found to enclose a band of observed values, as can be seen.



IRED OUTPUT VS. TIME SLOPE PREDICTION CURVES ASSUMING A VIRTUAL INITIAL TIME OF 50 HOURS

To use this data the circuit designer must define a desired lifetime, the degree of control he has on minimum and maximum values of I_F in any single socket, and the temperature environment to which the circuit is exposed.

A simple example of the design procedure illustrates its use. Assume the need for an 4N35 which will provide 10 mA of output current at 5 Volts V_{CE} after 100,000 hours of 55°C operation. To find the IRED current needed to provide this, we need the minimum specified CTR of the 4N35, the estimated slope of the lower decile of light output vs. time and the temperature acceleration of that slope at 55°C. The 4N35 specification indicates a minimum CTR of 100%, that for I_F values of up to 20 mA the CTR is relatively constant and that at 55°C the CTR will be about 0.85 times its 25°C value $\left(\frac{\Delta \text{ CTR}}{\Delta \text{ T}}\right)$. The center of the range of slopes vs. I_{FS}/I_{FM} is conservatively chosen at a ratio of 1.3 and found to be 5% per decade (slope). This should provide a reasonably worst case approximation of both coupler performance and possible current variation


effects due to power supply and bias circuit drifts. The temperature acceleration factor curve indicates this slope will be increased by 1.75 times at 55°C (A_T), i.e., the slope will be 8.8%/ decade. The difference between 50 hours and 100,000 hours (t) is 3.3 decades (log 100,000 – log 50), so the expected lower decile will provide about 29% less light at 100,000 hours than initially. To provide the 10 mA output requirement, the IRED current must be raised by about 40% to compensate for light lessening with operation [i.e., $\frac{100}{100-29}$.] and this must be raised by 18% (i.e., 1/.85) to compensate temperature variation of CTR, yielding a minimum input current to the IRED of 16.6 mA, as compared to the 10 mA required initially at 25°C. The formula used in this example is:

$$I_{F} = \frac{100}{100 - [\text{slope x A}_{T} \times \log(t/50)]} X \frac{1}{\Delta CTR/\Delta T} \times \frac{I_{C}}{CTR}$$

where: A_T is the temperature acceleration for slope at the expected operating temperature, CTR is the specified minimum current transfer ration,

\[\Delta \text{CTR}/\text{\text{\text{\$\$\text{\$\e

Note that for a one million hour life the required IRED current would only rise to 18.5 mA, as time has only increased by another decade! The estimate of the effect of operating time on the circuit has been almost as simple as the estimate of temperature effects.



ATTACHMENT C DM: GENERAL ELECTRIC OPPOELECTRONICS REFERENCING OFTOCOUPLER ISOCATION PARAMETER MEASUREMENT non-light sensitive devices, except for the light sensitive parameters. Such techniques are described in the General Electric Transistor Manual and the General Electric SCR Manual, and willingt be detailed here. The most common problem encountered is the leakage current measurement with the base open, as ICEO is rarely measured on normal transistors, and understanding the need for considering dynamic effects and ambient light effects will solve the problem. Dynamic effects must be considered, because the open base has no path but junction leakage to charge the junction capacitances. If the common high source impedance bias circuit for leakage current is used, the gain of the transistor multiplies the junction capacitance, of the collector base photodiode (≈ 25 pF), and provides a long stabilization time constant. Note the "double barreled" effect of source impedance in that it is the resistance in the RC time constant and also is the load resistor that determines voltage gain $(A_{\star} \approx l/hie \cdot R_{L} \cdot hFE)$. These effects indicate I_{CEO} should be measured by application of the bias voltage from a low impedance supply until junction capacitances are charged (now determined by the base emitter diode impedance), which can take up to 100 msec, (with no external capacitances, switches, sockets, coaxial, etc. connected to the base) in a darlington. After

junction capacitance is charged, the current measuring resistor is introduced to the circuit by removing the short across it. The charge balance at the base can be affected by the motion of conductive objects in the area, so best reproducibility will be obtained within an electrostatic shield. The electrostatic shield can also serve the purpose of shielding the detector from ambient

light, the effects of which are obvious on a leakage current measurement.

Measurement of the light parameters of a phototransistor requires a light source of known intensity and spectral characteristics. Lamps with known spectral characteristics, i.e., calibrated standards, are available and, in conjunction with a thermo pile or calibrated photo cell and a solid mechanical positioning system, can be the basis of an opto measuring system. Some relatively simple systems based on the response of a silicon photo cell are available, but the assumption that all silicon devices have identical spectral response is implicit in their use for optical measurements. As different devices have different response curves, the absolute accuracy of these devices is impaired, although excellent comparative measurements can be made. Another method which has fair accuracy is the use of a calibrated detector, L9UX4 for the photo SCR's or L14H special for the phototransistors, to adjust the light source to the desired level. This will eliminate spectral problems as the calibrated device has an identical spectral response to the devices being measured: Accuracy will then depend on basic equipment accuracies, ambient control and mechanical position reproducibility.

Spectral response measurements require use of precision filters or a precision monochromator and a calibrated photo cell or thermo pile. As in the case of the IRED, it is recommended that these measurements be done by a laboratory specializing in optical measurements.

C. Optocoupler Measurements

The measurement of the individual devices in the optocoupler is identical to the measurement of a discrete diode and a discrete device of the type of detector being considered, and is covered previously. The measurement of isolation and transfer characteristics are not as obvious, and will be illustrated.

- 1. Isolation Parameters are always measured with the terminals of each device of the coupler shorted. This prevents the high capacitive charging currents, caused by the high dv/dt's applied during the measurement, from damaging either device. Safety precautions must be observed in these tests due to the very high voltages present!
- a). Isolation voltage is measured as illustrated below. Normally the surge voltage capability is measured, and, unless the high voltage power supply has a fast shutdown (<0.5 µsec), the device under test will be destroyed if its isolation voltage capability is less than the high voltage supply *see "Avoid ICEO measurements", Hendriks.

The design guideline, unfortunately, is only valid for the G.E. IRED's and DIP couplers. Life tests of competitive units at both maximum rating and accelerated test conditions indicate a wide variation of performance exists in the industry. The accelerated test results were duplicated by the maximum rating test results, indicating the same type of response in both the A_T and I_{FS}/I_{FM} curves. But the magnitude of shifts observed, especially the lower decile, are much greater, indicating much greater slopes, in percent per decade, of the light output vs. operating time graphs. This is illustrated in the plots comparing the life test results given above. To life cycle design with such devices would require derivation of a different model, based on a matrix of life tests. Based on extremely limited testing and some published information, it appears that at least two other manufacturers of IRED's and optocouplers can achieve light output performance with operation similar to the G.E. performance. Neither utilizes the glass dielectric in the coupler and no tests have been performed to allow comment on other reliability factors.

Degradation failure rates, to a desired criterià of percent initial light output, may be calculated from accelerated data to use condition response by use of the design guideline. The design guideline temperature acceleration and slope per decade factors may be used to calculate an equivalent number of test hours at use condition to the accelerated test. Note that early hour slope of light output vs. time is very shallow, and accelerated test results are not valid for operating times under 168 hours. The number of devices which decrease in light output to a value less than the desired criteria on the accelerated test is then used with the equivalent unit hours to estimate failure rate. While this is not strictly accurate, due to the distribution of change in light output, the following is a useful approximation:

$$t_x = 10 \left[\left(\log \frac{t_o}{50} \right) \times \frac{A_{T1}}{A_{T2}} \times A_I + \log 50 \right]$$

where: A₁ is the slope at stress conditions ÷ slope at use conditions,
A_{T1} is the temperature acceleration at stress conditions,
A_{T2} is the temperature acceleration at use conditions,
t_o is the stress test duration, and
t_x is the equivalent time at use conditions.


The reliability test summary degradation failure rates were calculated this way and provide an example.

The 100°C, 100 mA phototransistor accelerated operating life tests run for 168 hours (t_o). The temperature acceleration curve gives a $\frac{A_{TI}}{A_{T2}}$ ratio of the slope per decade at 100°C to the 55°C value of $\frac{2.83}{1.75}$ =1.62. The middle line of the I_{FS}/I_{FM} curve gives a ratio of $\frac{10}{4}$ =2.5 for the slopes of a 10 mA/10 mA I_{FS}/I_{FM} compared to the 100 mA/10 mA I_{FS}/I_{FM} the test was run at. The equivalent hours for this test at a 55°C use condition is:

$$t_x = 10 \left[\left(\log \frac{168}{50} \right) \times (1.62) \times (2.5) + \log 50 \right]$$

= 6770 hours.


Two units of the 325 tested failed a light output criteria of half the initial value, giving a 2/2,200,000 device hours observed failure rate, which at the 50% UCL is the 0.12% per thousand hour failure rate shown in the summary chart. This also illustrates that for the G.E. IRED and coupler, the decrease in light output should have a minimal effect on circuit failure rate in conservatively designed circuits.



ISOLATION VOLTAGE TEST

is set at. Crowbar techniques may be used in lab set-ups to provide rapid turn-off and forestall the test being described as "destructive." Steady-state isolation voltage is usually specified as a fixed percentage of the measured surge capability, although limited life tests indicate this derating is not required for the G.E. glass dielectric isolation. Application Engineering believes conservative design practices are required in the use of isolation voltage ratings, due to the transients normally observed when line voltages are monitored and the catastrophic effects of a failure.

b). Isolation resistance is measured at voltages far below the surge isolation capability, and has less potential for damaging the device being tested. The test is illustrated schematically here,



MEASURING OF ISOLATION RESISTANCE

and requires the procedures normally used when measuring currents below a microampere.

c). Isolation capacitance is a straightforward capacitance measurement. The capacitance of couplers utilizing the G.E. patented glass dielectric process is quite independent of applied voltage

ALD STATE, GENERAL GLECTRI DIPTO H GENERAL GLECTRI



Photon Coupled Isolator 4N38-4N38A

Ga As Infrared Emitting Diode & NPN Silicon Photo-Transistor

The General Electric 4N38 and 4N38A consist of a gallium arsenide infrared emitting diode coupled with a silicon photo transistor in a dual in-line package.

FEATURES:

- Fast switching speeds
- High DC current transfer ratio
- High isolation resistance
- 2500 volts isolation voltage
- I/O compatible with integrated circuits

†Indicates JEDEC registered values

absolute maximum ratings: (25°C) (unless otherwise specified)

†Storage Temperature -55 to 150°C. Operating Temperature -55 to 100°C. Lead Soldering Time (at 260°C) 10 seconds.

INFRARED EMITTING DIODE †Power Dissipation †Forward Current (Continuous) †Forward Current (Peak) (Pulse width 300µsec, 2% duty cycle) †Reverse Voltage	*150 80 3	milliwatts milliamps ampere	PHOTO-TRANSISTOR †Power Dissipation †VCEO †VCBO †VECO Collector Current (Continuous)	**150 80 80 7 100	milliwatts volts volts volts milliamps
Derate 2.0 mW/°C above 25°C a	mbient	•	**Derate 2.0 mW/°C above 25	°C ambien	t.

†Total device dissipation @TA = 25°C. PD 250 mW.

†Derate 3.3 mW/°C above 25°C ambient.

individual electrical characteristics (25°C)

INFRARED EMITTING DIODE	TYP.	MAX.	UNITS	PHOTO-TRANSISTOR	MIN.	TYP.	MAX.	UNITS
†Forward Voltage (I _F = 10mA)	1.2	1.5	volts	†Breakdown Voltage - V _{(BR)CEO} (I _C = 1mA, I _F = O)	80	-	-	volts
				†Breakdown Voltage - V _{(BR)CBO}	80	-	-	volts
†Reverse Current (V _R = 3V)	-	100		†Breakdown Voltage - V _{(BR)ECO} (I _E = 100µA, I _F = O)	7 .	-	-	volts
				†Collector Dark Current - I _{CEO} (V _{CE} = 60V, I _F = 0)	-	-	50	nanoamps
Capacitance V = 0,f = 1 MHz	50	-	picofarads	†Collector Dark Current - I _{CBO} (V _{CE} = 60V, I _F = 0)	-	-	20	nanoamps

coupled electrical characteristics (25°C).

		MIN.	TYP.	MAX.	UNITS
t Isolation Voltage 60Hz with the input terminals (diode)	4N38	1500	_		volts (peak)
shorted together and the output terminals (transistor)	4N38A	2300	_		volts (peak)
shorted together.	4N38A	1775			volts (RMS) (1 sec.)
† Saturation Voltage - Collector - Emitter (1 _F = 20mA, 1 _C = 4mA)		_	-	1.0	volts
Resistance – IRED to Photo-Transistor (@ 500 volts)		-	100	-	gigaohms
Capacitance - IRED to Photo-Transistor (@0 volts, f = 1 MHz)		-	1	-	picofarad
DC Current Transfer Ration (I _F = 10mA, V _{CE} = 10V)		10		-	%
Switching Speeds ($V_{CE} = 10V$, $I_{C_1} = 2mA$, $R_L = 100\Omega$)	•				
Turn-On Time — ton		i - i	5	i – i	microseconds
Turn-Off Time - toff		-	5	-	microseconds

Optical Couplers/Isolators


Couplers are designed to rovide isolation protection from high-voltage transients, surge voltage, or low-level noise that would otherwise damage the input or generate erroneous information. They allow interfacing systems of different logic levels, different grounds, etc., that would otherwise be incompatible. Motorola couplers are lested and specified to an isolation voltage of 7500 Vac peak.

Motorola offers a wide array of standard devices with a wide range of specifications (including the first series of DIP transistors and Darlington couplers to achieve JEDEC registration: transistors — 4N25 thru 4N38, and Darlingtons — 4N29 thru 4N33). All Motorola couplers are UL Recognized with File Number E54915.






The Transistor Coupler is probably the most popular form of isolator since it offers moderate speed (approximately 300 kHz), sensitivity and economy. In addition, the collector-base junction can be used as a photodiode to achieve higher speeds. The output in the diode mode is lower, requiring amplification for more usable output levels.



The Darlington Transistor Coupler is used when high transfer ratios and increased output current capability are needed. The speed, approximately 30 kHz, is slower than the transistor type but the transfer ratio can be as much as ten times as high as the single transistor type.



Transistor Output Isolation Voltage is 7500 V (Min) on all devices. See notes.

	Site Contracts occ notes.						
	Device Type	DC Current Transfer Ratio % Min	V _(BR) CEO Volts Min				
1	TIL112	2.0					
1	TIL115	2.0	20 20				
1	IL15	6.0	30				
	MCT26	6.0	30				
1	TILITI	8.0	30				
	TIL114	8.0	30				
	IL12	10	20				
ı	MOC1006	10	30				
1	4N27	10	30				
1	4N28	10	30				
I	H11A4	10	30				
1	TIL124	10	30				
•	TIL153	10	30				
l	IL74	12.5	20				
1	MOC1005	20	30				
1	TIL125	20	30				
l	4N25	20 20	30				
j	4N26	20	30 30				
l	H11A2	20	30				
l	HIIA3	20	30				
l	H11A520	20	30				
	1L1	20	30				
i	MCT2	20	30				
I	TIL116 .	20	30				
> -	4N38	20	80				
	H11A5	30	30				
	MCT271	45	30				
	H11A1	50	30				
ĺ.	H11A550	50	30				
	TIL117	50	' 30				
	TIL126	50	30				
	TIL155	50	30				
	CNY17	62	70				
	MCT275 MCT272	70 75	80				
	MCT277	100	30 30				
	4N35	100	30 30				
	4N36	100	30				
	4N37	100	30				
	H11A5100	100	30				
	MCT273	125	30				
j	MCT274	225	30				

Darlington Output Isolation Voltage is 7500 V (Min) on all devices. See notes.

on all devices. See notes.								
Device Type	DC Current Transfer Ratio % Min	V(BR)CEO Volts Min						
4N31	50	30						
H11B3	100	25						
4N29	100	30						
4N30	100	30						
MCA230	100	30						
H11B255	100	55						
MCA255	100	55						
H11B2	200	25						
MCA231	200	30						
MOC119*	300	30						
TIL119"	300	30						
TIL113	300	30						
MOC8030*	300	80						
TIL127	300	30						
TIL128*	300	30						
TIL156	300	30						
TIL157*	300	30						
H11B1	500	25						
4N32	500	30						
4N33	500	30						
MOC8020*	500	50						
MOC8050*	500	80						
MOC8021*	1000	50						

*Pin 3 and Pin 6 are not connected

Holes:

Isolation Surge Voltage, V_{ISO}, is an internal device dielectric breakdown rating. For this test LED pins 1 and 2 are common and phototransistor pins 4,5, and 6 are common.

All Motorola couplers are specified at 7500 Vac peak (seconds). This usually exceeds the originator's specification and JEDEC registered values. • • • • • •