

ESF LOAD SEQUENCER  
SOFTWARE VERIFICATION AND VALIDATION  
REPORT

prepared by:  
SIMPACT ASSOCIATES, INC.  
5520 Ruffin Road  
San Diego, CA 92123

September 9, 1982

8302230328 830215  
PDR ADOCK 05000528  
E PDR

ESF LOAD SEQUENCER  
SOFTWARE VERIFICATION AND VALIDATION  
REPORT

TABLE OF CONTENTS

	<u>Page</u>
1. OBJECTIVE .....	1
2. STUDY PROCEDURE AND RESULTS SUMMARY .....	2
3. SPECIFICATION REQUIREMENTS .....	4
4. SOFTWARE STRUCTURE .....	5
5. SYSTEM ROUTINES .....	7
6. UNDERVOLTAGE MONITORING .....	9
7. ESF BUS LOAD SEQUENCING .....	10
8. AUTOTESTING .....	12
9. PERFORMANCE/DESIGN DEMONSTRATION TEST RESULTS ....	16
10. CONCLUSION .....	17
APPENDIX A .....	A-1

## ESF LOAD SEQUENCER

### SOFTWARE VERIFICATION AND VALIDATION REPORT

#### 1.- OBJECTIVE

The objective of the Software Verification and Validation Study is to verify that the software of the ESF Load Sequencer meets the requirements of the design specification, and that no sneak software paths (circuits) exist that would render the system inoperable. The ESF Load Sequencer is a module in the Balance of Plant (BOP) Engineered Safety Features Actuation System (ESFAS) supplied by General Atomic Company (GA) to the Palo Verde Nuclear Generating Station under Arizona Public Service Company Purchase Order 10407-13-JM-104 and Bechtel Power Corporation Specification 13-JM-104. This module controls loading of the station ESF bus and diesel generators under loss of power conditions or if an accident signal is present.

The purpose of this report is to outline the methods used to perform this study and to detail the findings of the study.

## 2. STUDY PROCEDURE AND RESULTS SUMMARY

The following steps were taken to perform the study:

- a. Review of Bechtel Specification (13-JM-104). This specification was reviewed in detail to determine the functional requirements of the ESF Load Sequencer.
- b. Review of General Atomic Operations and Maintenance Manual (E-115-760). This manual was reviewed to determine how the functional requirements had been implemented and in particular, which functions had been implemented in software. The major functions implemented in software are:
  - i. Monitoring of accident signals and sequencing control of ESF bus loads.
  - ii. Monitoring loss of power condition and generation of load shed signal and loss of power off delay.
  - iii. Auto-testing of all ESFAS Modules including ESF Load Sequencer.
- c. Review of Software Documentation (SK-1678). This documentation includes program listings and flowcharts for all software modules in the ESF Load Sequencer. The documentation was reviewed for completeness. In addition, each module was reviewed individually to determine that the flowcharts matched the program code, that the program code was properly documented and that the code as implemented performed the required functions.
- d. Review of Performance Test Report (E-115-787) and Design Demonstration Test Report (E-160-972). The Performance Test demonstrates the functional performance of the ESFAS equipment. The Design Demonstration Test verifies that the design of the ESF Load Sequencer permits no credible common failure modes to exist in response to credible input perturbations and series of events. Both test reports were reviewed to determine whether the tests exercised all program paths within the software of the ESF Load Sequencer.

The results of this study show that the software of the ESF Load Sequencer meets the requirements of ESFAS Specification, 13-JM-104. Two minor anomalies were noted in the software, neither of which will cause a malfunction of the ESFAS equipment.

The first anomaly results from disabling interrupts during test of the bottom half of RAM memory. This causes an increase in the sampling interval of the contact debounce algorithm which in turn delays posting of an input change. Since the delay is of the order of 10 msec, there is no significant affect on the performance of the ESFAS system.

- The second anomaly is in the load sequencer logic and can cause 2 msec pulses on certain relay outputs. The duration of these pulses is not sufficient to cause activation of any device.

### 3. SPECIFICATION REQUIREMENTS

The Bechtel Specification, 13-JM-104, defines the technical requirements for all aspects of the ESFAS system. The functions specific to the ESF Load Sequencer are defined in Section 4.5.14 of that specification. These functions are implemented in the ESF Load Sequencer software. In addition, this software also controls the auto-testing functions as specified in Section 4.5.13 and certain alarm contact outputs as specified in Section 4.5.16. The major requirements of the specification are:

- a. Monitor undervoltage input from LOP/LS module. Upon detection of undervoltage condition generate a 1 second load shed pulse and activate loss of power signal. When undervoltage condition clears ensure that it remains in the cleared condition for 60 seconds before deactivating loss of power signal.
- b. Monitor loss of power and accident signals. Upon detection of specific combinations of these inputs, initiate one of four loading sequences or modes (see specification attachment 4-1, sheet 8). Activate one contact per sequencer mode to indicate automatic sequencing in progress. Activate up to ten independent, time separated loading signals, adjustable in one second increments over a total time span of 60 seconds (for sequencer outputs and timing, see specification attachment 4-2, tables 8 and 9, respectively).
- c. Automatically test the operation of the maximum possible portion of the ESFAS system. Upon detection of circuit malfunction, immediately initiate remote annunciator and indicate malfunction locally. This automatic testing, under normal or failure condition of the test features must not interfere with the normal operation of system or cause protective action.


#### 4. SOFTWARE STRUCTURE

The software consists of a number of routines which operate in conjunction with each other to fulfill all functions of the system. These routines fall into four categories.

- a. System Routines. These routines handle timer interrupts and input/output. They also control the execution of the other programs in the system.
- b. Task Routines. These routines implement the major functions in the system, i.e., under voltage monitoring, mode detection/output sequencing and auto-testing.
- c. Task Subroutines. These routines implement specific functions within the task routines.
- d. Common Subroutines. These routines implement functions common to several tasks.

The software structure and hierarchy is shown in Figure 4-1. Appendix A contains a profile of each routine in the system. The profile lists the following information for each routine:

- a. Category (e.g., system routine, task, etc.)
- b. Function
- c. Verification Study Data, including:
  - i. accuracy and completeness of flowcharts
  - ii. accuracy and completeness of program listing comments
  - iii. specific design demonstration/performance tests which exercise the code
  - iv. coding or design errors detected in the routine
  - v. comments



\* These common subroutines called by multiple tasks or task subroutines

Figure 4-1 Software Structure Chart



## 5. SYSTEM ROUTINES

To meet the functional requirements defined in section 3, the system must provide the following major features:

- a. Accurate time base generator to control time-related functions e.g., input debouncing, load shed pulse duration, loss-of-power off delay and sequencing of loads onto the ESF bus.
- b. Concurrent operation of several different functions e.g., undervoltage monitoring, mode determination/load sequencing and automatic testing.

These features are implemented in two system routines, the timer interrupt handler (RST75/RST65) and the executive program (EXEC). The overall design of these programs was validated and the detailed implementation of each feature was verified. Particular emphasis was placed on verification of the major features outlined above.

The system meets the time base generator requirements by implementation of two timer interrupts. The lower priority interrupt occurs every 2 msec, the higher priority interrupt occurs every 10 msec. The 2 msec interrupt routine reads all digital inputs and processes them through a debounce routine. The debounce algorithm is based on the 2 msec sampling time and ensures that the input has reached a steady state before reporting any change to the other software routines. The 10 msec interrupt routine sets a software flag for the executive program in addition to debouncing the inputs. The executive uses this 10 msec flag to allocate execution time to each of the concurrent functions and as a time base to schedule programs handling time-related functions.

The executive allocates 10 msec time slots for execution of the concurrent functions required in the system. Each concurrent function outlined in (b) above is designed as a separate program(s) (see Table 5-1). These programs, or tasks, run under control of the executive which allocates 10 msec time slots to each as required. Within the 10 msec time slot the task must execute to completion and return control to the executive. The system complies with this requirement; the execution time for each task is shown in Table 5-1.

Every 250 msec the executive allocates one 10 msec time slot to the task S0 which monitors the undervoltage condition and checks for a stall condition in the opposite train (redundant system). It also allocates one 10 msec time slot to the task S1 which detects changes in the sequencer mode and performs the bus load sequencing operation. The remaining twenty-three 10 msec time slots are allocated to autotesting tasks. The sequential time slot during which each task may be executed is shown in Table 5-1. Since the task S0 and S1

TABLE 5-1

<u>Task Name</u>	<u>Function Performed</u>	<u>Executed during time-slot</u>	<u>Approximate execution time</u>
S0	Check loss of power condition *Generate/check stall opposite train signal	0	1 msec
S1	Sequencer mode determination, Sequencer output control	1	3 msec
S2	*Generate 10msec/50msec module test pulse	2	1 msec
S3	*Check 10 msec module test pulse on	3	1 msec
S4	*Check 10 msec module test pulse off	4	1 msec
S7	*Check 50 msec module test pulse on	7	1 msec
S24	*Check 50 msec module test pulse off	24	1 msec
T1RAM	*Test top half of RAM memory	2-24	7 msec
B1RAM	*Test bottom half of RAM memory	2-24	8 msec
ROM	*Test ROM memory	2-24	4 msec

\* Auto testing functions

are executed every 25th time slot, they execute at 250 msec (1/4 sec) intervals. This synchronous execution permits the timed execution of functions at 1 sec intervals as required for load shed pulse, loss-of-power off delay and sequencing of loads onto the ESF bus. This inherent program timing is also used in the autotesting software to control the duration of test pulses to the other ESF modules.

The design was found to be valid and met the system requirements of the specification. No discrepancies were detected in the software implementation of the design.

## 6. UNDERVOLTAGE MONITORING

The design specification defines the following major requirements for the undervoltage monitoring function:

- a. Monitor an input from LOP/LS module for undervoltage condition on the 4.16 kV ESF bus.
- b. Upon occurrence of undervoltage condition, generate a one second load shed pulse and set loss of power condition.
- c. If undervoltage condition clears and remains cleared for 60 sec, clear loss of power condition (off-delay).

These functions are implemented in subroutine CKLOP which is executed every 250 msec by the task S0. The overall design of the subroutine was validated and the detailed implementation of each feature was verified. Particular emphasis was placed on verification of the major features outlined above.

The program monitors the bus undervoltage input from the LOP/LS module. Upon detection of an undervoltage condition it activates the load shed output to the LOP/LS module and illuminates the loss of power indicator on the Load Sequencer module. Internally it indicates the loss of power condition by setting a software flag. The program uses the synchronous nature of the task (it executes every 250 msec) to control the duration of the load shed pulse. On the fourth execution of the program after the signal is activated, it is deactivated terminating the load shed pulse.

After generation of the load shed pulse, the system continues to monitor the undervoltage input. If the undervoltage clears and remains in the cleared state for 60 seconds, the loss of power indicator is extinguished and the loss of power software flag is cleared. Again, the synchronous nature of the task is used to determine this 60 sec off-delay. Should the undervoltage condition re-occur within the 60 sec off-delay period, the design of the software ensures that the 60 sec off-delay is terminated without resetting the loss of power indicator or flag. A new 60 sec off-delay is started when the undervoltage clears again. The design of the software also ensures that the load shed pulse occurs only once for each loss of power condition. The load shed pulse is generated when the undervoltage condition is first detected. No further load shed pulses are generated until the 60 sec off-delay completes although several undervoltage conditions may occur within this time interval.

The design was found to be valid and met the undervoltage monitoring requirement of the specification. No discrepancies were detected in the software implementation of the design.

## 7. ESF BUS LOAD SEQUENCING

The design specification defines the following major requirements for the ESF bus load sequencing function:

- a. Monitor loss of power condition and accident signal inputs for specified combinations of these inputs.
- b. Upon detection of any such combination, initiate/terminate load sequencing mode. The input combinations which cause mode transitions are defined in specification attachment 4-1, sheet 8.
- c. Upon initiation of any mode, start bus loading sequence defined for that mode per specification attachment 4-2, table 9. Initiate contact closure to indicate currently active mode.
- d. Sequence loads onto ESF bus at the specified time intervals for the active mode.
- e. Upon termination of a sequencing mode, return all outputs to idle state (mode 0) and clear mode indication contact.

The mode determination function is implemented in task S1 which executes every 250 msec. The load sequencing function is implemented in the subroutine OSEQ. OSEQ is called by task S1 when the sequencer is in any mode other than mode 0. The overall design of these programs was validated and the detailed implementation of each feature was verified. Particular emphasis was placed on verification of the major features outlined above.

The task S1 checks initially for an active sequencing mode (modes 1-4). If such a mode is active, it verifies that the specified inputs are still in the required state. All inputs which are not specified for the mode are considered as "don't care" inputs and are ignored. If all specified inputs are still true, no mode change is required. If some inputs have changed state, the sequencer returns to the idle state (mode 0), the mode indication output is cleared and all sequencer output signals are returned to the mode 0 condition. The sequencer always returns to the idle state when conditions for the active sequencing mode are no longer true even though conditions may be correct for entry into another sequencing mode. The next execution of the task will cause the transition to the new mode.

If the sequencer is in the idle state (mode 0) upon entry to the task, the loss of power software flag and the accident signals are checked. If the state of these inputs matches the state specified for any of the sequencing modes 1-4, that mode is activated. Again, all inputs which are not specified for the mode are treated as "don't care" conditions. Upon

transition to the mode, the mode indication output is set and the sequencing timer is started.

Prior to exiting task S1, a check of the current sequencing mode is made. If the mode is not zero (output sequence active) the subroutine OSEQ is called. This routine handles the contact closure outputs and the time activation of these signals necessary to sequence the loads onto the ESF bus. Since the routine executes every 1/4 sec the time resolution is sufficiently accurate to meet the load sequencing requirements. The routine is table-driven in design; this means that all sequencing modes are handled by the same executable program code with variable parameters (e.g., output signal, activation time) stored in a table of each mode. All table entries were verified and found to be correct.

A design anomaly was found in the routine OSEQ. As with all digital outputs in the system, this routine sets/clears outputs in the output bit map. This output bit map is copied to the output ports every 2 msec by the timer interrupt routine. Certain actuation signals exist which change state twice during a sequencing mode e.g., Charging Pumps in mode 2. These require two entries in the mode table which specifies the parameters for OSEQ, one to activate the output, the other to deactivate the output. The design of the software is such that if, for example, the signal is activated at time 0 sec and deactivated at time 40 sec, every time the routine executes after the 40 sec time, the signal will first be set, then cleared in the output bit map. If an interrupt occurs while the bit is set, the bit is copied from the bit map to the output port. The bit will remain set until the next interrupt, 2 msec later, by which time OSEQ will have reset the bit. The probability of occurrence of this 2 msec pulse is small; in addition, the duration of the pulse is insufficient to cause actuation of the controlled device. This anomaly will cause no malfunction of the ESFAS system.

All other features of the design were found to be valid and met the requirements of the specification. No discrepancies were detected in the software implementation of the design.

## 8. AUTOTESTING

The design specification defines the following requirements for the autotesting function:

- a. Test automatically and continually maximum possible portion of the ESFAS system.
- b. Under normal or failure conditions of the testing system, ensure that it interferes in no way with the normal operation of the system.
- c. Upon detection of circuit malfunction, initiate a remote annunciator and locally indicate malfunction.
- d. Permit convenient interruption of autotesting at any time.

These functions are implemented in three categories; redundant system (opposite train) monitoring by task S0, ESFAS module testing by tasks S2, S3, S4, S7 and S24, and Load Sequencer testing by tasks T1RAM, B1RAM and ROM. The overall design of each test was validated and the detailed implementation of the testing features verified.

The task S0 monitors a square wave input with a 10 second period which is generated by the opposite train (redundant system). If a transition is not detected every 5 secs, an indicator on the Load Sequencer module is illuminated to indicate a stall. In addition, the stall opposite train annunciator is activated. The task S0 also generates a square wave output with a 10 second period which is monitored by the opposite train. This feature continually monitors the correct operation of each system.

The other testing features are executed only if the Manual/Auto switch is in the Auto position and only if the sequencer is in the idle state (mode 0). The executive routine monitors the Manual/Auto switch and prevents scheduling of the autotest tasks if it is in the Manual position. This meets the requirement to permit convenient interruption of autotesting at any time.

The system tests the other modules within the ESFAS system by generation of test pulses to those modules. The tasks S2, S3 and S4 working in conjunction with each other, generate and test responses to 10 msec test pulses. The tasks S2, S7 and S24 generate and test responses to 50 msec test pulses. The synchronous nature of task scheduling by the executive, permits generation of accurate pulse lengths. This test pulse software is table driven in the same manner as the output sequencer (OSEQ) routine. The test output, the expected module input and the expected test return are all defined within the parameter table for each module. To test

a module the output is set. At 10 msec (or 50 msec) later the state of the module inputs and the test return inputs are tested. If found in the correct state the test output is cleared. At 10 msec (or 170 msec) later the state of the module inputs and the test return inputs are again tested to ensure that they have returned to the cleared state. It should be noted that the program not only tests the correct response of the module input and test return which correspond to the activated test output, but it also tests all other module inputs and test returns to ensure that they do not respond. If an error is detected the test is terminated and the test indicator lamp on the module under test is flashed. The autotest suspend annunciator is also activated. These features satisfy the requirements specified in item (c) above.

Under normal autotesting conditions the task S0 checks for the presence of a real input, as opposed to a test output response. If a real input is found, autotesting is suspended and initiation of the new sequencer mode (if required) will be performed by task S1. Suspension of autotesting due to a real input or due to a module test failure, does not affect the mode determination or the load sequencing functions of the Load Sequencer in any way.

Autotesting of the Load Sequencer module itself is performed by the tasks T1RAM, B1RAM and ROM. These tasks test the top half of RAM memory, the bottom half of RAM memory and ROM memory, respectively. The RAM memory tests do a write/read/compare operation of all data patterns into all RAM memory locations. The ROM memory test does a checksum calculation/comparison operation on all ROM memory locations. If an error is detected in any of these tests, an error light pattern is flashed on the Load Sequencer module and all software functions are inhibited. It is not possible to continue system operation when an error is detected in one of the tests as failure of RAM or ROM can cause unpredictable operation of the system.


An anomaly was found in the design of task B1RAM. Inputs are sampled by the interrupt routine which normally executes at 2 msec intervals. Any input change is processed by a debounce algorithm which requires three consecutive sample values to determine the true debounced state. This results in a delay of up to 4 msec between the occurrence of the change and the reporting of it to the processing task.

Interrupts are disabled while testing the bottom half of RAM. This ensures that no data is changed during execution of the test which requires slightly in excess of 8 msec of the 10 msec execution slot assigned by the Executive. The inputs are sampled once prior to disabling of the interrupt, once upon reenabling of the interrupt and a third time at the end of the 10 ms execution time slot (see Figure 8-1). Assuming


this extended sample interval (8 msec) will still match the mechanical characteristics of the input contact, the delay between the occurrence of the change and the reporting of it to the processing task (i.e., time required for three consecutive samples of the input) has now increased to 10 msec. This is an increase of 150% in the reporting delay experienced with the 2 msec sample interval. It will have no significant affect on the operation of the Load Sequencer however; the undervoltage monitoring and sequencer mode determination functions are only performed once every 250 msec.

All other features of the design were found to be valid and met the requirements of the specification. No discrepancies were detected in the software implementation of the design.





NORMAL EXECUTION



BIRAM EXECUTION

Figure 8-1 Input sampling timing diagram

## 9. PERFORMANCE/DESIGN DEMONSTRATION TEST RESULTS

The results of the Performance Test Report (E-115-787) and the Design Demonstration Test Report (E-160-972) were reviewed to determine whether all program paths within the software had been exercised by these tests. Appendix A lists tests which exercised the logic of each program. In general, almost all program paths were tested. Exceptions are the failure paths for the RAM and ROM test programs, and the fatal error routine (HALT) to which they transfer control. These program paths are straightforward and perform their designed function.

All test results indicate that the design and implementation of the software fulfill the requirements of the design specification.

## 10. CONCLUSION

The results of this study show that the software of the ESF Load Sequencer meets all the requirements of the ESFAS Design Specification 13-JM-104. In addition, no sneak circuits or software paths exist that would render the system inoperable. The two anomalies which were noted, 2 msec pulses on sequencer output relays and variations in debounce timing of inputs, will cause no malfunction in the ESFAS equipment.

APPENDIX A  
PROGRAM DATA

Program Name: HALT

Category: System Routine

Function: Terminates system execution on fatal error. Displays flashing error code in lights of Load Sequencer module.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: This routine was not exercised by either the Design Demonstration Test or the Performance Test.

Design/Coding Errors: None

Comments: None

Program Name: COLD  
Category: System Routine  
Function: Initializes software and hardware on system power up (cold start).  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Performance Test on start up (ELA 342-0062, Sheet 33 of 70)  
Design/Coding Errors: None  
Comments: None

Program Name: RST75/RST65

Category: System Routine

Function: Processes timer interrupts. Reads inputs and stores debounced results in input bit map. Copies output bit/map to output ports. Sets 10 msec interrupt flag for executive.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Performance Test and Design Demonstration Test on each interrupt (every 2 msec).

Design/Coding Errors: None

Comments: None

Program Name: DEBNC  
Category: System Routine  
Function: Debounces digital inputs. Called by system routine RST75/RST65.  
Flowchart: Complete and Correct  
Source Code Comments: Adequate  
Exercised by: Performance Test and Design Test on each interrupt (every 2 msec).  
Design/Coding Errors: None  
Comments: None



Program Name: INIT  
Category: System Routine  
Function: Initializes I/O ports and timers.  
Called by system routine COLD.  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Performance Test on start up  
(ELA 342-0062 Sheet 33 of 70)  
Design/Coding Errors: None  
Comments: None

Program Name: EXEC  
Category: System Routine  
Function: Controls execution of tasks within system.  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Autotest section of Performance Test (ELA 342-0062 Sheet 55 of 70).  
Design/Coding Errors: None  
Comments: None

Program Name: S0

Category: Task

Function: Calls STALL to check for stall of opposite train (redundant system).  
Updates system running flag for this train.  
Calls CKLOP to monitor undervoltage condition.  
Checks for any real inputs to stop/resume autotesting.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Stall/system running; tested by Performance Test (ELA 342-0062, Sheet 65 of 70).  
Undervoltage monitoring; tested by Design Demonstration Test (ELA 342-0063, Page 16 of 43, Test 1)  
Stop autotesting on real input; tested by Design Demonstration Test (ELA 342-0063, Page 22 of 43, Test 6)  
Resume autotesting on absence of real inputs tested by Design Demonstration Test (ELA 342-0063, Page 24/43, Test 8A/8B)

Design/Coding Errors: None

Comments: None

Program Name: S1

Category: Task

Function: Monitors loss of power and accident signals to determine sequencing mode.  
Calls output sequencing (OSEQ) routine to sequence bus loads.

Flowchart: Complete and correct.

Source Code Comments: Accurate

Exercised by: Mode transitions tested by Desing Demonstration Test (ELA 342-0063, Pages 22 and 23 of 43, Tests 6, 7A and 7B).

Design/Coding Errors: None

Comments: None

Program Name: S2  
Category: Task  
Function: Activates test pulse for module autotesting.  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Performance Test (ELA 342-0062, Sheet 58 of 70).  
Design/Coding Errors: None  
Comments: None

Program Name: S3

Category: Task

Function: Checks "on" condition of test return for 10 msec test pulse (module autotesting) and deactivate test pulse.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Performance Test (ELA 343-0062, Sheet 58 of 70).

Design/Coding Errors: None

Comments: Task, S3, S4, S7 and S24 are all a part of the same source code module (TEST) and use a common error exit, TSTERR.

Program Name: S4  
Category: Task  
Function: Check "off" condition of test return  
for 10 msec test pulse (module  
autotesting).  
Flowchart: Complete and corret  
Source Code Comments: Adequate  
Exercised by: Performance Test (ELA 34-0062, Sheet  
58 of 70).  
Design/Coding Errors: None  
Comments: Part of source code module TEST.

Program Name: S7

Category: Task

Function: Checks "on" condition of test return for 50 msec test pulse (module autotesting) and deactivate test pulse.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Performance Test (ELA 342-0062, Shweet 58 of 70).

Design/Coding Errors: None

Comments: Part of source code module TEST.



Program Name: S24  
Category: Task  
Function: Checks "off" condition of test return  
for 50 msec test pulse (module  
autotesting).  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Performance Test (ELA 342-0062, Sheet  
58 of 70).  
Design/Coding Errors; None  
Comments: Part of source code module 'TEST.

Program Name: T1RAM  
Category: Task  
Function: Tests the top half of RAM memory.  
Flowchart: Complete and correct.  
Source Code Comments: Adequate  
Exercised by: Autotest section of Performance Test  
(ELA 342-0062, Sheet 58 of 70).  
Failure condition not encountered  
during test, hence no testing of  
failure path.  
Design/Coding Errors: None  
Comments: None

Program Name: B1RAM

Category: Task

Function: Tests the bottom half of RAM memory.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Autotest section of Performance Test (ELA 642-0062, Sheet 58 of 70). Failure condition not encountered during test hence no testing of failure path.

Design/Coding Errors: This test disables interrupt for approximately 8 msec. This affects the input debouncing algorithm and can delay updating of debounced inputs in input bit map. No coding errors.

Comments: None

Program Name: ROM  
Category: Task  
Function: Tests ROM memory  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by; Autotest section of Performance Test  
(ELA 642-0062, Sheet 58 of 70).  
Failure condition not encountered  
during test hence no testing of  
failure path.  
Design/Coding Errors: None  
Comments: None

Program Name: STALL  
Category: Task Subroutine called by S0  
Function: Check for stall of opposite train (redundant system).  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Exercised continuously during testing. Stall condition simulated during Performance Test (ELA 342-0062, Sheet 65/70)  
Design/Coding Errors: None  
Comments: None

Program Name: LIGHT

Category: Task Subroutine called by S0

Function: Toggles lights which have blink status set.

Flowchart: Complete and Correct

Source Code Comments: Minimal

Exercised by: Performance Test failure simulation.  
(ELA 342-0062, Sheet 64 of 70).

Design/Coding Errors: None

Comments: None

Program Name: CKLOP

Category: Task Subroutine called by S0

Function: Monitors undervoltage condition and generates load shed pulse and loss of power indication.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: All paths exercised by Design Demonstration Test (ELA 342-0063, Page 19 of 43, Test 4 and Page 18 of 43, Test 3).

Desig/Coding Errors: None

Comments: None

Program Name: OSEQ  
Category: Task Subroutine called by S1  
Function: Controls time sequencing of loads onto ESF bus.  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Actuation response time measurements of Performance Test (ELA 342-0062, Sheet 40 of 70 to Sheet 44 of 70).  
Design/Coding Errors: Design can cause unwanted 2 msec pulses on signals which change state twice during bus loading sequence.  
Comments: None



Program Name: ITT1/ITT2  
Category: Task Subroutine called by S2  
Function: Initializes parameters for  
10msec/50msec pulse testing of module  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Autotest section of Performance Test  
(ELA 342-0062, Sheet 58 of 70).  
Design/Code Errors: None  
Comments: Flowcharts for these programs are  
included with programs for task S2.

Program name: ONCK

Category: Task Subroutine called by S3 and S7.

Function: Checks "on" condition for specified input, "off" condition for all other inputs.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Autotest section of Performance Test (ELA 342-0062, Sheet 58 of 70).

Design/Coding Errors: None

Comments: None

Program Name: OFFCK  
Category: Task Subroutine called by S4 and S24  
Function: Check "off" condition for specified input.  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Autotest section of Performance Test (ELA342-0062, Sheet 58 f 70).  
Design/Coding Errors: None  
Comments: None

Program Name: NEXT

Category: Task Subroutine called by S2 and S24

Function: Advances testing to next entry in parameter table used for 10msec/50msec pulse testing.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Autotest section of Performance Test (ELA 342-0062, Sheet 58 of 70).

Design/Coding Errors: None

Comments: None

Program Name: UPDATE  
Category: Common Subroutine  
Function: Updates test parameters for  
10msec/50msec pulse test of module.  
Flowchart: Complete and correct  
Source Code Comments: Adequate  
Exercised by: Autotest section of Performance Test  
(ELA 3432-0062, Sheet 58 of 70).  
Design/Coding Errors: None  
Comments: None

Program Name: TSTW  
Category: Common Subroutine  
Function: Compares byte (8 bits) with specified  
byte of input bit map.  
Flowchart: Complete and correct  
Source Code Comments: Minimal  
Exercised by: Autotesting section of Performance  
Test (ELA 342-0062, Sheet 58 of 70).  
Design/Coding Errors: None  
Comments: None

Program Name: SETB

Category: Common Subroutine

Function: Sets bit corresponding to designated output in output bit map.

Flowchart: Complete and correct

Source Code Comments: Minimal

Exercised by: Load shed pulse generation of Design Demonstration Test (ELA 342-0062, Page 19 of 43, Test 4).

Design/Coding Errors: None

Comments: None

Program Name: CLRB  
Category: Common Subroutine  
Function: Clears bit corresponding to designated output in output bit map.  
Flowchart: Complete and correct  
Source Code Comments: Minimal  
Exercised by: Load Shed pulse generation of Design Demonstration Test (ELA 342-0062, Page 19 of 43, Test 4).  
Design/Coding Errors: None  
Comments: None



Program Name: TSTB

Category: Common Subroutine

Function: Tests bit corresponding to designated input in input bit map.

Flowchart: Complete and correct

Source Code Comments: Minimal

Exercised by: Load Shed pulse generation of Design Demonstration Test (ELA 342-0062, Page 19 of 43, Test 4).

Design/Coding Errors: None

Comments: None

Program Name: SUSP

Category: Common Subroutine

Function: Calls STOP to terminate sequencing mode or autotesting, then sets system in autotesting suspended state.

Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Autotest termination in Design Demonstration Test (ELA 342-0063, Page 24 of 43, Test 8A/8B).

Design/Coding Errors: None

Comments: None

Program Name: STOP

Category: Common Subroutine

Function: Terminates sequencing mode or autotesting. Sets all outputs to idle state and turns off all lights except STOP.


Flowchart: Complete and correct

Source Code Comments: Adequate

Exercised by: Mode 1 or mode 4 termination in Design Demonstration Test (ELA 342-0063, Page 24 of 43, Test 8A/8B).

Design/Coding Errors: None

Comments: None



BOP ESFAS CHANGE  
Scope of Work

The following software modules have been changed to redefine the bit 7 of OBM+3 from the mode  $\emptyset$  indicator to the stall opposite train annunciator:

By searching the cross reference files for OBM+3 and A7:

1. EQUATE .SRC: Change 1 place for the redefinition of bit 7.
2. S1 .SRC: Remove code in 2 places where the mode  $\emptyset$  indicator was both set and reset.
3. STALL .SRC: Add code in 2 places to both set and reset the stall opposite train annunciator.
4. SUBS .SRC: Change code in STOP routine such that it will not set the mode  $\emptyset$  indicator bit.
5. In addition, add a date and revision module. (ID.SRC)  
Link this module last so that it will be in the second EPROM.

Put the following ASCII data in the date and revision module:

DATE August 18, 1982

REVISION PVLS.03

18-AUG-82

ASX90 IF1:EQUATE.SRC OBJECT(IFO:EQUATE.OBJ) EDUS XREF NO:05 PRINT(10:)

ISIS-11 0090/20:5 MACRO ASSEMBLER, V2.0 EQUATE PAGE 1

```

LOC OBJ      SEQ      SOURCE STATEMENT
1           NAME      EQUATE
2 ;         TITLE    ('LOAD SEQUENCER - EQUATE FILE <10-AUG-82>')
3 ;
4 ;         DATE:     05-JAN-78
5 ;         PROGRAMMER: S. P. SKOGLUND
6 ;
7 ;*****
8 ;
9 ;
10 ;        THIS FILE CONTAINS THE SYSTEM EQUATES FOR
11 ;        THE LOAD SEQUENCER.
12 ;
13 ;*****
14 ;
15         PUBLIC    PRT1CS,PRT1A,PRT1B,PRT1C,PRT1TL,PRT1TH
16         PUBLIC    PRT2CS,PRT2A,PRT2B,PRT2C,PRT2TL,PRT2TH
17         PUBLIC    PRT3A,PRT3B,PRT3C,PRT3CS
18         PUBLIC    PRT4A,PRT4B,PRT4C,PRT4CS
19         PUBLIC    FREVAS,CREFAS,CRVIAS,SIAS,LOP,AFAS1,AFAS2,ALLIN
20         PUBLIC    TFEVAS,TCREFAS,TCRVIAS,TCPIAS,TGSS,TLOP
21         PUBLIC    LCP1,LCP50,AUTO,THDD,TGSE,TGSE
22         PUBLIC    USRHH,USKR
23         PUBLIC    XFSI,LPSI,CREANU,IGESS,FBEXAF,AF,CS,ECU
24         PUBLIC    ESP,ESSCHL,CHSP,BATCH,LC430,CEDBN,CCHTN,NORCHL
25         PUBLIC    L0,L1,L2,L3,L4,L5,L6,L7,L8,L9,L10,L11,L12,L13,L14,L15
26         PUBLIC    A0,A1,A2,A3,A4,A5,A6,A7
27         PUBLIC    R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11,R12,R13,R14,R15
28         PUBLIC    X0CAA,X2CA,X2CC,TGRF
29 ;
30 ;*****
31 ;
32 ;
33 ;
34 ;        HARDWARE PORT ASSIGNMENTS
35 ;        -----
36 ;
37 ;
38 ;        DEVICE 1
39 ;        -----
40 ;
0010       41 PRT1CS EQU    16      ;CONTROL/STATUS 1
0011       42 PRT1A EQU    17      ;INPUT PORT 1 'A'
0012       43 PRT1B EQU    18      ;INPUT PORT 1 'B'
0013       44 PRT1C EQU    19      ;INPUT PORT 1 'C'
0014       45 PRT1TL EQU   20      ;TIMER LSB 1
0015       46 PRT1TH EQU   21      ;TIMER MSB 1
47 ;
48 ;
49 ;        DEVICE 2
50 ;        -----
51 ;
0019       52 PRT2CS EQU    24      ;CONTROL/STATUS 2

```

LOC	OBJ	SEQ	SOURCE STATEMENT
0019		53 PRT2A	EGU 25 ;INPUT PORT 2 'A'
001A		54 PRT2B	EGU 26 ;INPUT PORT 2 'B'
001B		55 PRT2C	EGU 27 ;OUTPUT PORT 2 'C'
001C		56 PRT2IL	EGU 28 ;TIMER LSB 2
001D		57 PRT2IH	EGU 29 ;TIMER MSB 2
		58 ;	
		59 ;	
		60 ;	DEVICE 3
		61 ;	-----
		62 ;	
		63 ;	
0020		64 PRT3A	EGU 32 ;OUTPUT PORT 3 'A'
0021		65 PRT3B	EGU 33 ;OUTPUT PORT 3 'B'
0022		66 PRT3C	EGU 34 ;OUTPUT PORT 3 'C'
0023		67 PRT3CS	EGU 35 ;CONTROL/STATUS 3
		68 ;	
		69 ;	
		70 ;	DEVICE 4
		71 ;	-----
		72 ;	
0028		73 PRT4a	EGU 40 ;output port 4 'a'
0029		74 PRT4b	EGU 41 ;output port 4 'b'
002A		75 PRT4c	EGU 42 ;output port 4 'c'
002B		76 PRT4CS	EGU 43 ;CONTROL/STATUS 4
		77 ;	
		78 ;	*****
		79 ;	
		80 ;	
		81 ;	
		82 ;	MODULE INPUT BIT DEFINITIONS
		83 ;	-----
		84 ;	
0100		85 FFEVMS	EGU 0100H ;FUEL BUILDING ESSENTIAL VENTILATION
0200		86 CREFAS	EGU 0200H ;CONTROL ROOM ESSENTIAL FILTRATION
0400		87 CRVIAS	EGU 0400H ;CONTROL ROOM VENTILATION ISOLATION
0800		88 SIAS	EGU 0800H ;SAFETY INJECTION
1000		89 LCP	EGU 1000H ;LOSS OF POWER
2000		90 AFAS1	EGU 2000H ;AUXILIARY FEEDWATER - 1
4000		91 AFAS2	EGU 4000H ;AUXILIARY FEEDWATER - 2
8000		92 PGRUN	EGU 8000H ;DIESEL GENERATOR LUN INPUT
		93 ;	
1000		94 X2BA	EGU AFAS1+AFAS2
0100		95 X2BC	EGU CREFAS+CRVIAS
0100		96 X4CCAA	EGU CREFAS+CRVIAS+AFAS1+AFAS2
FF10		97 ALLIN	EGU FFEVMS+CREFAS+CRVIAS+SIAS+LCP+AFAS1+AFAS2+PGRUN
0000		98 TGRF	EGU FFEVMS+CREFAS+CRVIAS+AFAS1+AFAS2+PGRUN
		99 ;	
		100 ;	
		101 ;	TEST RETURN INPUT BIT DEFINITIONS
		102 ;	-----
		103 ;	
0101		104 TRFEVMS	EGU 0101H ;TEST RETURN (FUEL BUILD ESSENTIAL VENTILATION)
0201		105 TRCREFAS	EGU 0201H ;TEST RETURN (CTRL ROOM ESSENTIAL FILTRATION)
0401		106 TRCRVIAS	EGU 0401H ;TEST RETURN (CTRL ROOM VENTILATION ISOLATION)
0801		107 TRSIAS	EGU 0801H ;TEST RETURN ( ???? )

LOC	OBJ	SED	SOURCE STATEMENT
1001		103 TEGSD	EGU 1001H #TEST RETURN (DIESEL GENERATOR START SIGNAL)
2001		109 TLEP	EGU 2001H #TEST RETURN (LOSS OF POWER)
4001		110 NXY	EGU 4001H N/A
5001		111 TEGSR	EGU 5001H #DIESEL GENERATOR BREAKER INPUT (MODULE INPUT)
		112 ;	
		113 ;	SWITCH INPUT BIT DEFINITIONS
		114 ;	-----
		115 ;	
0102		116 AUTO	EGU 0102H #AUTO/MANUAL SWITCH (0=MAN,1=AUTO)
		117 ;	
		118 ;	RELAY RETURN INPUT BIT DEFINITIONS
		119 ;	-----
		120 ;	
0103		121 HPSI	EGU 0103H #HIGH PRESSURE SAFETY INJECTION PUMP
0203		122 LPSI	EGU 0203H #LOW PRESSURE SAFETY INJECTION PUMP
0403		123 CREAMU	EGU 0403H #CONTROL ROOM ESSENTIAL APU
0803		124 DSESD	EGU 0803H #DIESEL GENERATOR ESSENTIAL EXHAUST FAN
1003		125 FEXAF	EGU 1003H #FUEL BUILDING ESSENTIAL EXHAUST FAN
2003		126 AF	EGU 2003H #AUXILIARY FEEDWATER PUMP
4003		127 CS	EGU 4003H #CONTAINMENT SPRAY PUMP
8003		128 ECU	EGU 8003H #ESSENTIAL COOLING WATER PUMP
0104		129 SSP	EGU 0104H #ESSENTIAL SPRAY POND PUMP
0204		130 ESSCHL	EGU 0204H #ESSENTIAL CHILLER
0404		131 CHSP	EGU 0404H #CHARGING PUMP PERMISSIVE
0804		132 BACH	EGU 0804H #BATTERY CHARGER
1004		133 LC430	EGU 1004H #480 VOLT LOAD CENTER BREAKER
2004		134 CENM	EGU 2004H #CEM NORMAL APU PERMISSIVE
4004		135 CENM	EGU 4004H #CONTAINMENT NORMAL APU PERMISSIVE
8004		136 NORCHL	EGU 8004H #NORMAL CHILLER
		137 ;	
		138 ;	*****
		139 ;	
		140 ;	LIGHT OUTPUT BIT DEFINITIONS
		141 ;	-----
		142 ;	
0100		143 L0	EGU 0100H #REVAS (FUEL BUILDING ESSENTIAL VENTILATION)
0200		144 L1	EGU 0200H #REFAS (CONTROL ROOM ESSENTIAL FILTRATION)
0400		145 L2	EGU 0400H #CPAS (CONTAINMENT PURGE ISOLATION)
0800		146 L3	EGU 0800H #MODULE TEST
1000		147 L4	EGU 1000H #LEP/LS TEST
2000		148 L5	EGU 2000H #AUTO TEST FAIL
4000		149 L6	EGU 4000H ; ???
8000		150 L7	EGU 8000H ; ???
0101		151 L8	EGU 0101H #CPVAS (CONTROL ROOM VENTILATION ISOLATION)
0201		152 L9	EGU 0201H #DSS SIAS (DIESEL GENERATOR START SIGNAL - SAFETY INJECTION ACTUATION SIGNAL)
		153 ;	
0401		154 L10	EGU 0401H #DSS LOP (LOSS OF POWER)
0801		155 L11	EGU 0801H #DSS AFW-1 (AUXILIARY FEEDWATER - 1)
1001		156 L12	EGU 1001H #DSS AFW-2 (AUXILIARY FEEDWATER - 2)
2001		157 L13	EGU 2001H #OTHER SYSTEM STALLED
4001		158 L14	EGU 4001H #DSS AFW (AUXILIARY FEEDWATER FAN)
8001		159 L15	EGU 8001H #DSS LOP (DIESEL GENERATOR 1 TIMER)
		160 ;	
		161 ;	APPENDIX OUTPUT BIT DEFINITIONS
		162 ;	-----



LOC	ORG	SOURCE STATEMENT
0173	164 A0	EGU 0103H INDEX 1 ANNUNCIATOR
0203	165 A1	EGU 0203H INDEX 2 ANNUNCIATOR
0403	166 A2	EGU 0403H INDEX 3 ANNUNCIATOR
0803	167 A3	EGU 0803H INDEX 4 ANNUNCIATOR
1003	168 A4	EGU 1003H HLEP DRIVE
2003	169 A5	EGU 2003H HSTOP INDICATOR
4003	170 A6	EGU 4003H HSTART INDICATOR
8003	171 A7	EGU 8003H HSTALL OPPOSITE TRAIN ANNUNCIATOR

172 ;  
 173 ; RELAY OUTPUT BIT DEFINITIONS

LOC	ORG	SOURCE STATEMENT
0104	176 R0	EGU 0104H HHP SI
0204	177 R1	EGU 0204H HLP SI
0404	178 R2	EGU 0404H HCRE AMU
0804	179 R3	EGU 0804H HDG ESS (EXAFU)
1004	180 R4	EGU 1004H HFE EXAFU
2004	181 R5	EGU 2004H HAF
4004	182 R6	EGU 4004H HCS
8004	183 R7	EGU 8004H HECM
0105	184 R8	EGU 0105H HESP
0205	185 R9	EGU 0205H HESS CHL
0405	186 R10	EGU 0405H HCHS P
0805	187 R11	EGU 0805H HBAT CH
1005	188 R12	EGU 1005H HADZ LC
2005	189 R13	EGU 2005H HCEEN HOR
4005	190 R14	EGU 4005H HCONT HOR
8005	191 R15	EGU 8005H HHR CHL

192 ;  
 193 ;  
 194 ;  
 195 ; OUTPUT BIT DEFINITIONS

LOC	ORG	SOURCE STATEMENT
0106	198 TGR	EGU 0106H HEG FUN TEST PULSE LINE
0206	199 TGB	EGU 0206H HEG BREAKER TEST PULSE LINE
0406	200 LOP1	EGU 0406H HLEP 1 SEC PULSE
0806	201 LOP60	EGU 0806H HLEP 60 SEC OFF-DELAY OUTPUT
2006	202 TNGD	EGU 2006H HMODULE TEST PULSE LINE
203 ;		
204 ;		
205		END

PUBLIC SYMBOLS

A0	A 0103	A1	A 0203	A2	A 0403	A3	A 0803	A4	A 1003	A5	A 2003	A6	A 4003
AF	A 8003	AFAS1	A 2000	AFAS2	A 4000	ALLIN	A FFC0	AMTB	A 0102	BATCH	A 6004		
CEPM	A 2004	CEPM	A 0404	CEPM	A 0804	CEPMU	A 0103	CEPMAS	A 0200	CEPMAS	A 0400	CS	A 4003
CEPM	A 0804	CEPM	A 0804	CEPM	A 0800	CEM	A 0803	CEM	A 0804	CEM	A 0804	CEMAS	A 0100
CEPM	A 1003	CEM	A 0103	LO	A 0100	L1	A 0200	L10	A 0411	L11	A 0701	L12	A 1001
CEM	A 0101	L14	A 1101	L15	A 0301	L2	A 0100	L3	A 0000	L4	A 1100	L5	A 0000
CEM	A 0000	L7	A 0300	L8	A 0101	L9	A 0211	L10	A 1004	L11	A 1000	L12	A 0110
L13	A 0004	L13	A 0004	L14	A 0004	L15	A 0011	L16	A 0012	L17	A 0013	L18	A 0013
L19	A 0014	L19	A 0014	L20	A 0015	L21	A 0016	L22	A 0018	L23	A 0019	L24	A 0019
L25	A 0010	L25	A 0020	L26	A 0021	L27	A 0022	L28	A 0023	L29	A 0023	L30	A 0023

PRT4C A 000A	FRT4DS A 002B	R0 A 0104	R1 A 0204	R10 A 0405	R11 A 0805	R12 A 1005
R13 A 200E	R14 A 4005	R15 A 8005	R2 A 0404	R3 A 0304	R4 A 1004	R5 A 2004
R6 A 4004	R7 A 8004	R8 A 0105	R9 A 0205	SIAS A 0300	TCPIAS A 0801	TCREFA A 0201
TCRVIA A 0401	TGSR A 0104	TGSR A 0106	TGSSB A 1001	TFEVA A 0101	TGRP A E700	TLOP A 2001
TNOD A 2106	X2AA A 6006	X2CC A 0500	X4CAA A 6600			

EXTERNAL SYMBOLS

USER SYMBOLS

A0 A 010E	A1 A 0203	A2 A 0403	A3 A 0803	A4 A 1003	A5 A 2003	A6 A 4003
A7 A 8007	AF A 2003	AFAS1 A 2000	AFAS2 A 4000	ALLIN A FF00	AUTO A 0102	PATCH A 0304
CEYMN A 2004	CHSP A 0404	CONTR A 4004	CREANU A 0403	CREFAS A 0200	CRVIAS A 0400	CS A 4003
DBSNP A 8001	DBESS A 0805	DBAUN A 6000	ECW A 8003	ESP A 0104	ESSCHL A 0204	FBEVAS A 0100
FBEYAF A 1003	HPSI A 0103	L0 A 0100	L1 A 0200	L10 A 0401	L11 A 0801	L12 A 1001
L13 A 2001	L14 A 4001	L15 A 8001	L2 A 0400	L3 A 0800	L4 A 1000	L5 A 2000
L6 A 4000	L7 A 8000	L8 A 0101	L9 A 0201	LC400 A 1004	LEP A 1000	LEP1 A 0406
L0P40 A 0506	LPSI A 0203	NORCHL A 8004	PRT1A A 0011	PRT1B A 0012	PRT1C A 0013	PRT1CS A 0010
PRT1M A 0015	PRT1L A 0014	PRT2A A 0019	PRT2B A 001A	PRT2C A 001B	PRT2CS A 001B	PRT2TH A 001D
PRT2L A 001C	PRT3A A 0020	PRT3B A 0021	PRT3C A 0022	PRT3CS A 0023	PRT4A A 0028	PRT4B A 0029
PRT4C A 002A	PRT4DS A 0022	R0 A 0104	R1 A 0204	R10 A 0405	R11 A 0805	R12 A 1005
R13 A 200E	R14 A 4005	R15 A 8005	R2 A 0404	R3 A 0304	R4 A 1004	R5 A 2004
R6 A 4004	R7 A 8004	R8 A 0105	R9 A 0205	SIAS A 0300	TCPIAS A 0801	TCREFA A 0201
TCRVIA A 0401	TGSR A 0104	TGSR A 0106	TGSSB A 1001	TFEVA A 0101	TGRP A E700	TLOP A 2001
TNOD A 2106	X2AA A 6000	X2CC A 0500	X4CAA A 6600	XXX A 4001		

ASSEMBLY COMPLETE, NO ERRORS

AD	26	1644				
AI	26	1654				
AO	26	1664				
AP	26	1674				
AQ	26	1684				
AS	26	1694				
AT	26	1704				
AF	27	1214				
AFAS1	19	904	94	95	97	98
AFAS2	19	914	94	96	97	98
ALLEN	19	974				
AUTO	21	1154				
BATCH	24	1324				
CELEST	24	1244				
CHOP	24	1314				
CONTR	24	1354				
CREAMU	23	1234				
CREFAS	19	864	95	96	97	98
CREVAS	19	874	95	96	97	98
CS	23	1274				
DOBER	22	1114				
DRESS	23	1244				
DORCH	22	924	97	98		
ECH	23	1254				
EDUATE	1					
ESP	24	1294				
ESSENL	24	1304				
FEVAS	19	854	97	98		
FREXAF	23	1264				
HF91	23	1214				
LC	25	1434				
L1	25	1444				
L10	25	1544				
L11	25	1554				
L12	25	1564				
L13	25	1574				
L14	25	1584				
L15	25	1594				
L2	25	1454				
L3	25	1464				
L4	25	1474				
L5	25	1484				
L6	25	1494				
L7	25	1504				
L8	25	1514				
L9	25	1524				
LC480	24	1334				
LSP	19	894	97			
LSP1	21	2004				
LSP20	21	2014				
LSP1	23	1224				
MPCOML	24	1364				
PT1A	15	404				
PT1B	15	414				
PT1C	15	424				
PT1CS	15	434				

PET11H	15	444
PET11L	15	454
PET2A	16	534
PET2B	16	544
PET2C	16	554
PET2CS	16	524
PET2TH	16	574
PET2TL	16	584
PET3A	17	644
PET3B	17	654
PET3C	17	664
PET3CS	17	674
PET4A	18	734
PET4B	18	744
PET4C	18	754
PET4CS	18	764
R2	27	1744
R1	27	1774
R10	27	1864
R11	27	1874
R12	27	1684
R13	27	1534
R14	27	1904
R15	27	1914
R2	27	1724
R3	27	1774
R4	27	1804
R5	27	1914
R6	27	1824
R7	27	1934
R8	27	1844
R9	27	1854
SIAS	19	824
TCP1AS	20	1074
TCEFA	20	1054
TERVIA	20	1064
T2B	21	1994
T2CR	21	1924
T2CS	20	1934
T2EVA	20	1044
T2FP	20	924
T2CP	20	1094
T2CO	21	2024
X2AA	23	944
X2CC	23	954
X2CCAA	23	964
XXX	1104	

97

CROSS REFERENCE COMPLETE

DATE OF ASSEMBLY -

1982 AUGUST 19, 1982

18-114-82

```

LOC OBJ      SEQ      SOURCE STATEMENT
1           NAME      S1
2           TITLE    ('S1 - STATE 1 PROCESSOR (18-AUG-82)')
3           ;
4           ;
5           DATE:     11-JAN-78
6           PROGRAMMER: S. P. SKOSLUND
7           ;
8           ;
9           PUBLIC   S1
10          ;
11          EXTRN   NODE,TYPE,MCNT,SUSP
12          EXTRN   STAS,LCP,DBGKR
13          EXTRN   TCRP
14          EXTRN   SETB,TSTB,IBN,TERM,CSEQ,CLRB,STOP
15          EXTRN   A7:A3,A2:A1,A0
16          EXTRN   LOPFLG
17          ;
18          ;
19          CSEQ
20          ;
21          ;
22          STATE 1 PROCESSOR MODULE
23          -----
24          ;
25          ENTER EVERY 250 MILLI-SECONDS. PERFORMS THE FOLLOWING
26          ;
27          1. CHECKS INPUTS FOR CHANGE OF STATE
28          AND SET MODE TO INPUT CONDITIONS.
29          ;
30          2. IF NOT IN MODE 0, THEN RUN SEQUENCER.
31          ;
0000 1A0000  E 32 S1:  LDA   MODE   ;GET MODE
0003  B7          33   ORA   A       ;MODE 0 ?
0004  B8A000  C 34   JZ    K0       ;YES, JUMP
0007  3D          35   DCR   A       ;MODE 1 ?
0008  CA7900  C 36   JZ    H1       ;YES, JUMP
000E  3D          37   DCR   A       ;MODE 2 ?
000C  CA5700  C 38   JZ    H2       ;YES, JUMP
000F  3D          39   DCR   A       ;MODE 3 ?
0010  E43E00  C 40   JZ    H3       ;YES, JUMP
41          ;
42          EXIT MODE 4 CHECK ROUTINE
43          -----
44          ;
0013  010000  E 45   LXI   D,AD
0015  010000  E 46   CALL  SETB   ;TURN ON MODE 4 INDICATOR
0019  010000  E 47   LXI   B,SEAS
001C  0B0000  E 48   CALL  TSTB   ;SAFETY INJECTION SIGNAL ON ?
001F  027000  C 49   JNZ   RESET  ;YES, JUMP
0022  0A0100  E 50   LEA   LOPFLG
0025  B7          51   ORA   A       ;LOSS OF POWER SIGNAL ON ?
0028  02B000  C 52   JNZ   RESET  ;YES, JUMP

```

LOC	OBJ	SEC	SOURCE STATEMENT
0029	010000	E 53	LXI B, H1A
0030	010000	E 54	CALL TSTB #FFEWAS, CDEFAS, CQVIAS, AFAS1, AFAS2, LGRUN ON ?
0031	CABF00	C 55	JZ RESET #JUMP IF NONE ON
0032	03FE00	C 56	JMP CHECK #OTHERWISE CHECK NOSE
		57 ;	
		58 ;	EXIT NOSE 3 CHECK ROUTINE
		59 ;	-----
		60 ;	
0033	010000	E 61 H3:	LXI B, A2
0034	C00000	E 62	CALL SETB #TURN ON NOSE 3 INDICATOR
0035	010000	E 63	LXI B, SIAS
0036	C10000	E 64	CALL TSTB #SAFETY INJECTION SIGNAL ON ?
0041	C2DF00	C 65	JNZ RESET #YES, JUMP
0044	3A0000	E 66	LDA LOFFLG
0047	B7	67	ORA A #LOSS OF POWER CYCLE ON?
0048	CABF00	C 68	JZ RESET #NO, JUMP
0049	010000	E 69	LXI B, DGBR
004E	C00000	E 70	CALL TSTB #DIESEL GENERATOR BREAKER SIGNAL ON ?
0051	CABF00	C 71	JZ RESET #NO, JUMP
0054	C3FE00	C 72	JMP CHECK #OTHERWISE EXIT,
		73 ;	
		74 ;	EXIT NOSE 2 CHECK ROUTINE
		75 ;	-----
		76 ;	
0057	010000	E 77 H2:	LXI B, A1
0058	C00000	E 78	CALL SETB #TURN ON NOSE 2 INDICATOR
0059	010000	E 79	LXI B, SIAS
0060	C10000	E 80	CALL TSTB #SAFETY INJECTION SIGNAL ON ?
0063	CABF00	C 81	JZ RESET #NO, JUMP
0065	3A0000	E 82	LDA LOFFLG
0069	B7	83	ORA A #LOSS OF POWER CYCLE ON ?
006A	CABF00	C 84	JZ RESET #NO, JUMP
006B	010000	E 85	LXI B, DGBR
0070	C00000	E 86	CALL TSTB #DIESEL GENERATOR BREAKER SIGNAL ON ?
0072	CABF00	C 87	JZ RESET #NO, JUMP
0074	C3FE00	C 88	JMP CHECK #OTHERWISE EXIT
		89 ;	
		90 ;	EXIT NOSE 1 CHECK ROUTINE
		91 ;	-----
		92 ;	
0079	010000	E 93 H1:	LXI B, A0
007C	C10000	E 94	CALL SETB #TURN ON NOSE 1 INDICATOR
007F	010000	E 95	LXI B, SIAS
0080	C10000	E 96	CALL TSTB #SAFETY INJECTION SIGNAL ON ?
0085	CABF00	C 97	JZ RESET #NO, JUMP
0088	3A0000	E 98	LDA LOFFLG
0089	B7	99	ORA A #LOSS OF POWER SIGNAL ON ?
008C	CABF00	C 100	JZ CHECK #NO, JUMP
		101 ;	
		102 ;	THIS SECTION WILL CHANGE BACK TO NOSE 0
		103 ;	
008F	C00000	E 104 RESET:	CALL SETB #SET NOSE TO 0 & RESET ALL OUTPUTS
0092	BE07	105	MOV A, 7
0094	C00000	E 106	STA TIME #SET TIME TO 7 (AUTO SUSPEND)
0097	C00000	E 107	JMP TIME

LOC	OBJ	SEG	SOURCE STATEMENT
		108 ;	
		109 ;	EXIT MODE 0 CHECK ROUTINE
		110 ;	-----
		111 ;	
009A	010000	E 112 MOD	LXI B,SIAS
009D	010000	E 113	CALL TSTB ;SAFETY INJECTION SIGNAL ON ?
00A0	020000	C 114	JNZ NOG ;YES, JUMP
		115 ;	
		116 ;	ENTER MODE 3 OR 4 CHECK ROUTINE
		117 ;	-----
		118 ;	
00A7	3A0000	E 119	LDA LOFFLG
00AB	37	120	ORA A ;LOSS OF POWER SIGNAL ON ?
00A7	020000	C 121	JNZ NOG ;YES, JUMP
		122 ;	
		123 ;	ENTER MODE 4 CHECK ROUTINE
		124 ;	-----
		125 ;	
00AA	010000	E 126	LXI B,TRCP
00AD	010000	E 127	CALL TSTB ;FIRVAG, CREFAG, CRVIAS, AFAS1, AFAS2, TRUK ON ?
00B0	0A5000	C 128	JZ CHECK ;NO, JUMP
00B3	010000	E 129	LXI B,A3
00B6	1004	130	HVI D,4
00B8	010000	C 131	JMP CHANGE ;CHANGE TO MODE 4
		132 ;	
		133 ;	ENTER MODE 3 CHECK ROUTINE
		134 ;	-----
		135 ;	
00BB	010000	E 136 MOD	LXI B,DEKN
00BE	010000	E 137	CALL TSTB ;DIESEL GENERATOR BREAKER ON ?
00C1	0A5000	C 138	JZ CHECK ;NO, JUMP
00C4	010000	E 139	LXI B,A2
00C7	1003	140	HVI D,3
00C9	010000	C 141	JMP CHANGE ;CHANGE TO MODE 3
		142 ;	
		143 ;	ENTER MODE 1 OR 2 CHECK ROUTINE
		144 ;	-----
		145 ;	
00CC	3A0000	E 146 MOD	LDA LOFFLG
00CF	37	147	ORA A ;LOSS OF POWER SIGNAL ON ?
00D0	0A5000	C 148	JZ NOJ ;NO, JUMP
		149 ;	
		150 ;	ENTER MODE 2 CHECK ROUTINE
		151 ;	-----
		152 ;	
00D3	010000	E 153	LXI B,DEKN
00D6	010000	E 154	CALL TSTB ;DIESEL GENERATOR BREAKER SIGNAL ON ?
00D9	0A5000	C 155	JZ CHECK ;NO, JUMP
00DC	010000	E 156	LXI B,A1
00DF	1002	157	HVI D,2
00E1	010000	C 158	JMP CHANGE ;CHANGE TO MODE 2
		159 ;	
		160 ;	ENTER MODE 1 CHECK ROUTINE
		161 ;	-----
		162 ;	

LOC	OBJ	ERR	SOURCE STATEMENT
00E4	110000	E 163	NOJ LXI B,0
00E7	1301	164	NVI D,1 ;CHANGE TO MODE 1
		165 ;	
		166 ;	THIS SECTION WILL CHANGE THE MODE FROM 0 TO 'X'.
		167 ;	
00E9	000000	E 168	CHANGE: CALL STOP ;SET TO STOP (MANUAL) STATE
00EC	17A	169	NOV A,3
00ED	320000	E 170	STA MODE ;SET MODE
00F0	000000	E 171	CALL SETB ;TURN ON MODE INDICATOR
00F3	3EFF	172	NVI A,-1
00F5	320000	E 173	STA I2H5 ;FUDGE UP INPUT MAP
00F8	210000	174	LXI H,0
00FB	220000	E 175	SALD MCNT ;RESET MASTER COUNTER
		176 ;	
		177 ;	
		178 ;	COMMON EXIT
		179 ;	
00FE	3A0000	E 180	CHECK: LDA MODE
0101	E7	181	ORA A ;TEST MODE
0102	040000	E 182	CHZ OSED ;CALL OUTPUT SEQUENCER IF NOT MODE 0
0105	030000	E 183	JMP TERM ;AND TERMINATE STATE
		184 ;	
		185 ;	
		186	END

PUBLIC SYMBOLS  
 S1 C 0000

EXTERNAL SYMBOLS

A0	E 0000	A1	E 0000	A2	E 0000	A3	E 0000	A7	E 0000	CLRB	E 0000	DGEKR	E 0000
IBH	E 0000	LCP	E 0000	LGFLG	E 0000	MCNT	E 0000	MODE	E 0000	OSEQ	E 0000	SETB	E 0000
SIAS	E 0000	STOP	E 0000	SUSP	E 0000	TERM	E 0000	TRP	E 0000	TSTR	E 0000	TYPE	E 0000

USER SYMBOLS

A0	E 0000	A1	E 0000	A2	E 0000	A3	E 0000	A7	E 0000	CHANGE	C 00E9	CHECK	C 00FE
CLRB	E 0000	BEKRE	E 0000	IBH	E 0000	LCP	E 0000	LGFLG	E 0000	MO	C 009A	MOD	C 00EB
NOJ	C 00E4	NOJ	C 00E4	H1	C 0077	H2	C 00E7	H3	C 00E5	MCNT	E 0000	MODE	E 0000
OSEQ	E 0000	RESET	C 000F	S1	C 0000	SETB	E 0000	SIAS	E 0000	STOP	E 0000	SUSP	E 0000
TRP	E 0000	TRP	E 0000	TSTR	E 0000	TYPE	E 0000						

ASSEMBLY COMPLETE, NO ERRORS



AO	15	93	163																	
AI	15	77	153																	
AJ	15	61	139																	
AK	15	49	129																	
AL	15																			
CHANGE	131	141	153	159																
CHECK	51	72	80	100	120	130	155	180												
CLER	14																			
CONF	12	69	85	136	153															
EN	14	173																		
LOP	12																			
LOPFLG	16	59	66	82	98	119	146													
MO	34	113																		
MOB	121	136																		
MOG	114	144																		
MOJ	143	163																		
M1	36	93																		
M2	38	77																		
M3	40	61																		
MOHT	11	175																		
MOSE	11	32	170	180																
OSER	14	182																		
RESET	49	52	55	65	68	71	81	84	87	97	104									
SI	1	9	32																	
SETE	14	46	62	78	94	171														
SIAS	12	47	63	79	95	112														
STOP	14	163																		
SUSP	11	104																		
TEMP	14	107	183																	
TCRP	13	53	126																	
TSTS	14	48	54	64	70	80	86	96	113	127	137	154								
TYPE	11	165																		

CROSS REFERENCE COMPLETE

DATE OF ASSEMBLY -

\*\*\*\*\* AUGUST 19, 1982 \*\*\*\*\*

13-AUG-82

1918-11 0000/0000 MACRO ASSEMBLER, V2.0 STALL PAGE 1

LOC	C20	SEG	SOURCE STATEMENT
		1	NAME STALL
		2 ;	TITLE ('LOAD SEQUENCER - STALL DETECTION LOGIC (13-AUG-82)')
		3 ;	
		4 ;	DATE: 11-JAN-78
		5 ;	PROGRAMMER: S. P. SNOGLUND
		6 ;	
		7 ;	
		8 ;	
		9	PUBLIC STALL
		10 ;	
		11	EXTRN SLF, TSTALL, SF, SLEV, L13, SETB, CLR, A7
		12 ;	
		13 ;	
		14	CSEG
		15 ;	
		16 ;	STALL DETECTOR ROUTINE
		17 ;	-----
		18 ;	
0000	05	19 STALL:	PUSH B ;SAVE REGISTERS
0001	05	20	PUSH D
0002	05	21	PUSH H
0003	110000	E 22	LXI D, SLF ;GET ADDRESS OF LOCK FLAG
0004	210000	E 23	LXI H, TSTALL
0005	7A0000	E 24	LOA SF ;GET STALL STATE FLAG
0006	07	25	ORA A ;IS OTHER SYSTEM RUNNING ?
0007	020100	C 26	JNZ ST10 ;YES, JUMP
		27 ;	
		28 ;	THIS SECTION EXECUTED WHEN OTHER SYSTEM STALLED.
		29 ;	
0010	0B0E00	C 30	CALL READCK ;READ AND COMPARE INPUT
0011	0A0E00	C 31	JZ ST50 ;JUMP IF SAME AS STORED
0012	320000	E 32	STA SLEV ;SAVE INPUT LEVEL
0013	7E01	33	MVI A, 1
0014	2E0000	E 34	STA SF ;CLEAR STALL STATE FLAG (SET RUNNING)
0015	030F00	C 35	JMP ST20
		36 ;	
		37 ;	THIS SECTION EXECUTED WHEN OTHER SYSTEM IS RUNNING.
		38 ;	
0021	1A	39 ST10:	LEAX D ;GET STALL LOCK FLAG
0022	07	40	ORA A ;CHECK LOCK WINDOW ?
0023	0A0700	C 41	JZ ST30 ;YES, JUMP
		42 ;	
		43 ;	AT WINDOW PROCESSOR
		44 ;	
0024	05	45	INC R ;INCREMENT STALL TIMER
0025	0A0E00	C 46	JZ ST40 ;JUMP IF EXPIRED (STALLED)
0026	0A0E00	C 47	CALL READCK ;READ AND COMPARE INPUT
0027	0A0E00	C 48	JZ ST30 ;JUMP IF SAME AS STORED
0028	0A0E00	E 49	STA SLEV ;SAVE INPUT LEVEL
		50 ;	
		51 ;	CYCLE COMPLETE. NOW RESET STALL LIGHT
		52 ;	

```

LOC  CPU          SEQ      SOURCE STATEMENT
-----
0073 010000  N   53      LXI      R,L13
0074 020000  E   54      CALL     CLRB      ;TURN OFF STALL LIGHT (STALL OPP TRAIN)
0075 010000  E   55      LXI      R,A7
0076 020000  E   56      CALL     CLRB      ;TURN OFF STALL OPPOSITE TRAIN ANNUNCIATOR
0077 3E00          57 ;
0078 3E00          58 ST00:  MVI      A,0
0079 12          59      STAX     D          ;CLEAR LOCK FLAG
0080 3610          60      MVI      H,16      ;SET TIMER TO 16 (4 SEC.)
0081 033A00  C   61      JMP      ST90
0082 ;
0083 ;      BEFORE WINDOW PROCESSOR
0084 ;
0085 35          65 ST30:  DCR      H          ;DECREMENT STALL TIMER
0086 023A00  C   66      JNZ      ST90      ;JUMP IF STALL RUNNING
0087 3E01          67      MVI      A,1
0088 12          68      STAX     D          ;SET LOCK FLAG
0089 3609          69      MVI      H,8       ;SET TIMER TO 8
0090 023E00  C   70      CALL     READCK    ;READ AND COMPARE INPUT
0091 023A00  C   71      JZ       ST90      ;JUMP IF SAME AS STORED (EXIT)
0092 320000  E   72      STA      SLEV      ;SAVE INPUT VALUE
0093 3E00          73 ST40:  MVI      A,0
0094 320000  E   74      STA      SF        ;SET STALL INDICATOR (NOT RUNNING)
0095 010000  E   75 ST50:  LXI      R,L13
0096 020000  E   76      CALL     SETB      ;ISSUE STALL ALARM (LIGHT)
0097 010000  E   77      LXI      R,A7
0098 020000  E   78      CALL     SETB      ;TURN ON STALL OPPOSITE TRAIN ANNUNCIATOR
0099 ;
0100 ;      COMMON EXIT
0101 ;
0102 81          82 ST90:  POP      H
0103 01          83      POP      D
0104 01          84      POP      B
0105 09          85      RET
0106 ;
0107 ;
0108 ;*****
0109 ;
0110 ;
0111 ;      READCK
0112 ;
0113 ;      READ INPUT AND COMPARE WITH STORED VALUE
0114 ;
0115 85          95 READCK:  PUSH     H
0116 010000  E   96      LXI      H,SLEV
0117 20          97      RIM
0118 8400          98      ANI      C80H    ;STRIP OFF OTHER BITS
0119 3E          99      CMP      X
0120 01          100     POP      H
0121 09          101     RET
0122 ;
0123 ;      END
0124 ;
    
```

PUBLIC SYMBOLS  
 STALL C 0000

07 E 0000 CLR3 E 0050 L13 E 0000 SETB E 0000 SF E 0060 SLEV E 0000 SLF E 0000  
TOTAL E 0000

USER SYMBOLS

07 E 0000 CLR3 E 0050 L13 E 0000 REACK C 006E SETB E 0000 SF E 0000 SLEV E 0000  
SLF E 0000 ST10 C 0011 ST20 C 003F ST30 C 0047 ST40 C 0057 ST50 C 005E ST70 C 006A  
STALL C 0000 TOTAL E 0000

ASSEMBLY COMPLETE, NO ERRORS

47	11	55	77			
CLP2	11	54	56			
L13	11	52	75			
HEADCK	30	47	70	95†		
SETB	11	76	78			
CF	11	24	34	74		
SLEB	11	32	49	72	96	
SLF	11	22				
ST10	26	39†				
ST20	35	58†				
ST30	41	65†				
ST40	45	73†				
ST50	51	75†				
ST90	48	61	66	71	82†	
STALL	1	9	19†			
TSTALL	11	23				

CROSS REFERENCE COMPLETE

DATE OF ASSEMBLY -  
 \*\*\*\*\* AUGUST 19, 1982 \*\*\*\*\*

18-AUG-82

```

L3C OBJ      SED      SOURCE STATEMENT
          1      NAME    SUBS
          2 ;     TITLE  ('LOAD ASSEMBLER - SYSTEM SUBROUTINES,<18-AUG-82>')
          3 ;
          4 ;     FILE NAME:    SUBS.SRC
          5 ;
          6 ;     DATE:         10-JAN-78
          7 ;     PROGRAMMER:   S. P. SKOGLUND
          8 ;
          9 ;
         10      EXTRN  CSH,ICH,FLINK,MODE,TYPE
         11 ;
         12 ;
         13      PUBLIC SETB,CLEB,TSTB,STL
         14      PUBLIC LIGHT,TSTL,SUSP,STOP
         15 ;
         16      CSEG
         17 ;
         18 ;*****
         19 ;
         20 ;     SET BIT IN OUTPUT BIT MAP
         21 ;
         22 ;     UPON ENTRY:
         23 ;         B-REG = BIT PATTERN
         24 ;         C-REG = OFFSET INTO CSH (OUTPUT BIT MAP)
         25 ;
0000 C5      26 SETB:  PUSH  B      ;SAVE REGISTERS
0001 E5      27      PUSH  H
0002 210000  E 28      LXI  H,CSH
0005 78      29      MOV  A,B
0006 0600    30      MVI  B,0
0008 09      31      DAD  P
0009 26      32      ORA  H      ;SET BIT IN OUTPUT TABLE
000A 77      33      MOV  H,A
000B E1      34      POP  H
000C 01      35      POP  B
000D 09      36      RET
         37 ;
         38 ;*****
         39 ;
         40 ;     CLEAR BIT IN OUTPUT BIT MAP
         41 ;
         42 ;     UPON ENTRY:
         43 ;         B-REG = BIT PATTERN
         44 ;         C-REG = OFFSET INTO CSH (OUTPUT BIT MAP)
         45 ;
000E 05      46 CLR:   PUSH  B      ;LEAVE REGISTERS
000F E5      47      PUSH  H
0010 210000  E 48      LXI  H,CSH
0011 78      49      MOV  A,B
0012 0F      50      ORA  CSH
0013 0600    51      MVI  B,0
0014 09      52      DAD  P
    
```

```

0018 A4      53      ANA   H      ;CLEAR BIT IN OUTPUT BIT MAP
0019 77      54      MOV   H,A
001A E1      55      POP   H
001B C1      56      POP   B
001C C9      57      RET           ;RETURN
58 ;
59 ;*****
60 ;
61 ;      TEST BIT IN INPUT BIT MAP
62 ;
63 ;      UPON ENTRY:
64 ;          R-REG = BIT PATTERN
65 ;          C-REG = OFFSET INTO ICH (INPUT BIT MAP)
66 ;
001D C5      67 1STB:  PUSH  B      ;SAVE REGISTERS
001E E5      68      PUSH  H
001F 210000  E 69      LXI  H,ICH
0022 78      70      MOV   A,B
0023 0600    71      MVI  B,0
0025 C9      72      DAD  B
0026 A6      73      ANA  H      ;TEST BIT (SET STATUS)
0027 E1      74      POP   H
0028 C1      75      POP   B
0029 C9      76      RET
77 ;
78 ;*****
79 ;
80 ;      TEST WORD (8 BITS) IN INPUT BIT MAP
81 ;
82 ;      UPON ENTRY:
83 ;          R-REG = BIT PATTERN
84 ;          C-REG = OFFSET INTO ICH (INPUT BIT MAP)
85 ;
002A C5      86 1STW:  PUSH  B
002B E5      87      PUSH  H
002C 210000  E 88      LXI  H,ICH
002F 78      89      MOV   A,B
0030 0600    90      MVI  B,0
0032 C9      91      DAD  B
0033 E5      92      CHF  H
0034 E1      93      POP   H
0035 C1      94      POP   B
0036 C9      95      RET
96 ;
97 ;*****
98 ;
99 ;      *****NOTE***** NOT CURRENTLY USED
100 ;
101 ;      SET TEST LAMP ROUTINE
102 ;      -----
103 ;
104 ;
105 ;      THIS ROUTINE WILL SET ALL THE OUTPUT TEST LAMPS INDICATED
106 ;      BY THE INPUT TEST SWITCHES (SEE TABLE)
107 ;

```

OBJ	SEQ	SOURCE STATEMENT	INPUTS		OUTPUTS	
			OFFSET	BIT	OFFSET	BIT
	108 ;					
	109 ;					
	110 ;					
	111 ;	FBEVMS	0	01	0	01
	112 ;	CREVMS	0	02	0	02
	113 ;	CRVIAS	0	04	1	01
	114 ;	SIAS	0	08	1	02
	115 ;	LOP	0	10	1	04
	116 ;	AFAS1	0	20	1	08
	117 ;	AFAS2	0	40	1	10
	118 ;	DGRUN	2	10	1	40
	119 ;	IGENR	2	20	1	20
	120 ;					
0037 2A0000	E 121	STL: LDA IBH				
	122 ;	ANI 3				
	123 ;	MOV C,A				
	124 ;	LDA 02H				
	125 ;	ORA C				
	126 ;	STA 0BH				
	127 ;	LDA IPH				
	128 ;	ANI 7CH				
	129 ;	RRC				
	130 ;	RRC				
	131 ;	MOV C,A				
	132 ;	LDA IEN+2				
	133 ;	ANI 30H				
	134 ;	RLC				
	135 ;	RLC				
	136 ;	ORA C				
	137 ;	MOV C,A				
	138 ;	LDA 05H+1				
	139 ;	ORA C				
	140 ;	STA 0EH+1				
003A C9	141	RET				
	142 ;					
	143 ;	*****				
	144 ;					
	145 ;					
	146 ;	THIS ROUTINE WILL TOGGLE ALL THE LIGHTS WHICH				
	147 ;	HAVE THEIR BLINK STATUS BITS SET.				
	148 ;					
003B E5	149	LIGHT: PUSH H ;SAVE REGISTERS				
003C 210000	E 150	LXI H,02H+0				
003F 2A0000	E 151	LEA BLINK				
0042 AE	152	XRA H				
0043 77	153	MOV M,A				
0044 2B	154	INX H				
0045 2A0100	E 155	LDA BLINK+1				
0048 AE	156	XRA H				
0049 77	157	MOV M,A				
004A 2B	158	INX H				
004B 2A0200	E 159	LDA BLINK+2				
004E AE	160	XRA H				
004F 77	161	MOV M,A				
0050 E1	162	POP H				



```

0051 C9      160      - SOURCE STATEMENT

0051 C9      163      SET
164 ;
165 ;*****
166 ;
167 ;      SET TO AUTO SUSPEND STATE
168 ;      -----
169 ;
170 ;      THIS ROUTINE WILL SET THE LOAD SEQUENCER TO THE AUTO
171 ;      SUSPEND STATE BY CALLING THE STOP ROUTINE AND THEN SETTING
172 ;      THE AUTO TEST SUSPEND ON AND THE TYPE TO 6.
173 ;
0052 E5      174 SUSP:  PUSH   H
0053 C96200  C 175      CALL   STOP   ;SET TO STOP STATE
0056 210000  E 176      LXI   H,05H
0059 3620   177      MVI   H,204  ;SET AUTO TEST SUSPEND -> ON
005E 3E06   178      MVI   A,6
005F 320000  E 179      STA   TYPE  ;SET TYPE TO AUTO SUSPEND
0060 E1      180      POP   H
0061 C9      181      RET
182 ;
183 ;*****
184 ;
185 ;
186 ;      SET TO STOP STATE
187 ;      -----
188 ;
189 ;      THIS ROUTINE DOES THE FOLLOWING:
190 ;
191 ;          1. CLEARS ALL OUTPUTS
192 ;          2. TEST LIGHT -> OFF
193 ;          3. TEST PULSE -> OFF
194 ;          4. MODULE ADDRESS SELECT LINES -> OFF
195 ;          5. STOP INDICATOR -> ON
196 ;          6. START INDICATOR -> OFF
197 ;          7. MODE -> 0
198 ;          8. TYPE -> 0
199 ;          9. AUTO TEST SUSPEND -> OFF
200 ;
201 ;
0062 E5      202 STOP:  PUSH   H
0063 210000  E 203      LXI   H,05H
0066 3600   204      MVI   H,0    ; 10
0068 23     205      INX   H
0069 7E     206      MOV   A,H
006A E600   207      ANI   20H  ;SAVE STALL OFF TRAIN BIT
006C 07     208      MOV   K,A  ; 11
006E 23     209      INX   H
006F 3600   210      MVI   H,6    ; 12
0070 23     211      INX   H
0071 7E     212      MOV   A,H
0072 E600   213      ANI   00H  ;SAVE STALL OFF TRAIN & LOP TRAVE
0074 F300   214      CMA  ; 13 CLEAR - 13
0075 07     215      MOV   F,A
0077 23     216      INX   H
0078 3600   217      MVI   H,0    ; 14

```

CPU	SEQ	SOURCE STATEMENT
007A 23	218	INX R
007B 3000	219	MVI R0G ; 15
007C 23	220	INX H
007E 7E	221	MOV A,h
007F E41C	222	ANI 1CH ;SAVE INTSP ACK & LCP BITS
0081 77	223	MOV M,rA ; 16
0082 AF	224	XRA A
0083 320000	E 225	STA MORE ;SET MORE TO 0 (TESTING)
0085 320000	E 226	STA TYPE ;SET TYPE TO 0 (STOP)
0089 E1	227	POP H
008A C9	228	RET
	229 ;	
	230	END

PUBLIC SYMBOLS

CLRB C 000E LIGHT C 003B SETB C 0000 STL C 0037 STOP C 0062 SUSP C 0052 TSTB C 001D  
 TSTW C 002A

EXTERNAL SYMBOLS

BLINK E 0000 IFX E 0000 MORE E 0000 OSH E 0000 TYPE E 0000

USER SYMBOLS

BLINK E 0000 CLRB C 000E IFX E 0000 LIGHT C 003B MORE E 0000 OSH E 0000 SETB C 0000  
 STOP C 0062 SUSP C 0052 TSTB C 001D TSTW C 002A TYPE E 0000

ASSEMBLY COMPLETE, NO ERRORS

BY	10	151	175	159		
BY	13	461				
BY	10	60	63	121		
LIGHT	14	1494				
MODE	10	325				
QEM	10	28	48	150	173	203
SETS	13	264				
STL	13	1014				
STOP	14	175	2024			
SUBS	1					
SUSP	14	1744				
TATS	13	671				
TSTW	14	864				
TYPE	10	179	226			

CROSS REFERENCE COMPLETE

DATE OF ASSEMBLY -

\*\*\*\*\* AUGUST 19, 1982 \*\*\*\*\*

```

LCC OBJ          SEQ          SOURCE STATEMENT
                1             NAME      ID
                2 *          TITLE    ('IDENTIFICATION MODULE')
                3 ;
                4 ;
                5 ;          DATE:      19-AUG-82
                6 ;          PROGRAMMER: S. P. SKOGLUND
                7 ;
                8 ;*****
                9 ;
               10 ;          THIS MODULE CONTAINS THE DATE AND
               11 ;          THE REVISION NUMBER WHICH WILL BE
               12 ;          PUT INTO THE LAST EPROG.
               13 ;
               14 ;*****
               15 ;
               16 ;
               17             CSEG
               18 ;
               19             PUBLIC  DATE,VERS
               20 ;
0000 41554755      21 DATE:    DB      'AUGUST 18, 1982'
0004 57542031
0008 30200031
000C 39387221
0010 30202020

               22 ;
0014 50544053      23 VERS:   DB      'PVLS.03'
0018 2E303720
001C 30202020
0020 00202020
0024 00202020

               24 ;
               25             END

```

PUBLIC SYMBOLS  
DATE C 0000 VERS C 0014

EXTERNAL SYMBOLS


USER SYMBOLS  
DATE C 0000 VERS C 0014

ASSEMBLY COMPLETE, NO ERRORS

DATE	19	214
NO	1	
VERS	19	234

CROSS REFERENCE COMPLETE

DATE OF ASSEMBLY -  
\*\*\*\*\* AUGUST 19, 1982 \*\*\*\*\*



OPTICAL ISOLATOR VOLTAGE STANDOFF TEST JUSTIFICATION  
AND PROCEDURE OUTLINE

The following constitutes a justification for the recommended procedure for testing the isolation capability of the optical isolator assembly (0342-7100) provided within the PVNGS BOP ESFAS equipment. Attachment A consists of annotated excerpts from Reliability Handbook MIL-HDBK-217C regarding discrete semiconductors, i.e. OPTO-Electronic Devices. Considering the opto-coupler type used (14 each of 4N38A devices) and environmental conditions expected within the equipment, the total MTBF for isolator assembly based upon the isolation standoff characteristic - this assumption is probably overly conservative because the MIL-HDBK-217C model includes all failure except degradation of output light from the light emitting elements - is 13.3 years. This result implies that each opto-isolator assembly (0342-7100) must be removed from its cabinet assembly location and bench tested for voltage isolation standoff capability per the procedure referenced below.

Reference information regarding light output degradation (CTR) is also supplied in Attachment B. Reference information concerning opto-coupler isolation parameter measurements and data sheets for the 4N38A optical isolator devices are provided in Attachment C.

Specification 13-JM-104, Section 4.4.5.2 requires that ..."Electrical isolation provided shall be capable of withstanding application of 1500 V RMS, 60 HZ potential for 60 seconds without degradation of isolation...". The procedure outlined below and performed once every 13.3 years during the plant life for the isolator assembly should verify the voltage isolation characteristic of the cross-train isolator assembly (0342-7100).

Because the isolator assembly is partitioned into two sections via the common input and output return lines (designed to minimize the number of terminals needed on the terminal blocks for circuit interface), two tests will be required to be performed on each assembly. The first test will verify isolator circuits 1 through 8 and 10 (see schematic 0342-7110), while the second test will check out isolator circuits 9 and 11 through 18. If a failure is detected in either test, common troubleshooting techniques may need to be used to locate the failed individual isolators within the applicable group. This additional trouble locating effort is forced by the common input return and output return printed circuit layout.

Figure 1 conceptually indicates the test approach and equipment setup for the voltage isolation standoff verification test.

As a first step, the 0342-7100 isolator assembly must be removed from the applicable logic cabinet by carefully disconnecting the associated input and output wiring harness. Particular attention should be given to disturbing the lead dress as little as possible so as to minimize wiring reconnection errors.

Secondly, a shorting jumper should be placed across each protection diode associated with both the input and output of each optical-coupler device. This jumper protects against damage to either the input led or the output transistor of the isolator from high capacitive charging currents impressed by high  $dv/dt$ 's during the application of the test voltage.

Thirdly, a high voltage breakdown generator (GAC recommends the standard "AC Hypot Junior" unit manufactured by Associated Research, Inc., 8221 North Kimball Avenue, Skokie, Illinois, 60076, or equivalent.) is impressed across terminals TB1-9 and TB2-1, and checks are made for any breakdown with the test generator set to 1500 V RMS, 60 HZ output. This test voltage should be applied for 60 seconds minimum. The test generator must then be moved between terminals TB1-20 and TB2-12 and the same isolation breakdown check made.


After successful bench test completion, the test jumpers should be removed, the isolation assembly carefully re-installed in the logic cabinet, and wiring connection verified. After verification, normal manual test procedures should be conducted to verify that each cross train isolator circuit employed functions properly.




**CAUTION:**

REMOVE ISOLATOR ASSEMBLY FROM LOGIC CABINET FOR TEST.

TYPICAL LOGIC MODULE DRIVING SIGNAL




TYPICAL ISOLATOR CIRCUIT  
OUTPUT SHORTING JUMPER



TO P.S. REFERENCE

INPUT SHORTING JUMPER

OPPOSITE LOGIC TRAIN EQUIPMENT



\*TEST 1 COVERS ISOLATOR CIRCUITS 1 THROUGH 8; 10 BY HYPOT TESTER BEING CONNECTED BETWEEN TERMINALS TB1-9 AND TB2-1.

TEST 2 COVERS ISOLATOR CIRCUITS 11 THROUGH 18; 9 BY HYPOT TESTER BEING CONNECTED BETWEEN TERMINALS TB1-20 AND TB2-12.

FIGURE 1

Isolator network schematic For IN-SITU Hypot testing to insure 1500 VAC isolation standoff characteristic.

2.2.10 Opto-electronic Semiconductor Devices, Group X.

<u>SPECIFICATION</u>	<u>DESCRIPTION</u>
MIL-S-19500	Light Emitting Diode (LED)
MIL-S-19500	Opto-electronic Coupler (Isolator)
None	LED Alpha-numeric Display

The part failure rate model,  $\lambda_p$ , is:

$$\lambda_p = \lambda_b \pi_C \pi_E \pi_Q \text{ failures}/10^6 \text{ hours}$$

$$= (0.0034)(1.8)(1)(100) = 0.612 \text{ FAILURES}/10^6 \text{ HOURS FOR EACH 4N38A}$$

where:

- $\lambda_b$  = base failure rate in failures/10<sup>6</sup> hrs., Table 2.2.10-4.
- $\pi_C$  = complexity factor, Table 2.2.10-3.
- $\pi_E$  = environmental factor, Table 2.2.10-1.
- $\pi_Q$  = quality factor, Table 2.2.10-2.

The above model includes all failures except deoradation of output light from the light emitting elements\* for model background and guidance concerning light degradation, see Bibliography Item No. 49.

TABLE 2.2.10-1  
 $\pi_E$ , ENVIRONMENTAL FACTOR  
 SEE PR. 2-3,4 FOR DEFINITION

Environment	$\pi_E$
$\frac{G_B}{S_F}$	1
$G_F$	2
$A_{IT}$	2.8
$A_{IF}$	5.6
$N_S$	4
$G_M$	4
$N_U$	5
$A_{UT}$	4.2
$A_{IF}$	8.4
$M_L$	10

TABLE 2.2.10-2  
 $\pi_Q$ , QUALITY FACTOR

Quality Level	$\pi_Q$
JANTXV	1
JANTX	2
JAN	10
LOWER*	50
<u>PLASTIC**</u>	100

\*-Applies to all hermetic packaged alpha-numeric displays and to NON-JAN hermetic packaged LED's and isolators.  
 \*\*-Applies to all devices encapsulated with organic materials..

ASSUMING EQUAL PROBABILITY OF FAILURE FOR EACH USED ISOLATOR CIRCUIT, AND COMMIC REFERENCES FOR EACH INF. CIRCUIT AND EACH OUTPUT CIRCUIT; THE TOTAL ISOLATOR FAILURE RATE IS:

$$\lambda_T = \sum_{i=1}^{14} \lambda_{F_i} = 14(0.612) \frac{\text{FAILURE}}{10^6 \text{ HRS}}$$

$$\lambda_T = 8.568 \text{ FAILURE}/10^6 \text{ HRS}$$

OR

$$MTBF = \frac{1}{\lambda_T} = 116.713 \text{ HRS}$$

$$= 13.3 \text{ YRS}$$

2.2.10-1

\*CURRENT TRANSFER RATIO (CTR), WHICH IS LIGHT OUTPUT DEPENDENT, ERODES ABOUT 30% WORSE CASE AFTER 30,000 HOURS (GE OPTO ELECTRONICS MANUAL, P.42, RE. OPTO ELECTRONIC COMPONENT RELIABILITY). THIS EROSION, FOR THE APPLICATION EMPLOYED WITHIN THE PYNGS BOP EFAS EQUIPMENT, IS INSIGNIFICANT BECAUSE ISOLATORS REMAIN IN SATURATION EVEN

TABLE 2.2.10-3  
 $\pi_c$  COMPLEXITY FACTOR

Device	$\pi_c$	Device	$\pi_c$
Single LED	1.0	<u>Alpha-Numeric Displays*</u>	
<u>Single Isolators</u>		1 character	2.8
<u>Simple**</u>	1.5	1 character w/logic chip	3.8
" w/1 trans.	1.8	2 character	4.0
" w/2 trans.	2.2	2 character w/logic chip	5.0
" w/lin. amp.	3.3	3 character	4.9
" w/lin. amp. & 1 trans.	3.6	3 character w/logic chip	5.9
" w/lin. amp. & 2 trans.	4.0	4 character	5.7
<u>Dual Isolators</u>		5 character	6.3
<u>Simple**</u>	2.3	6 character	6.9
" w/2 trans.	2.7	7 character	7.4
" w/4 trans.	3.3	8 character	8.0
" w/2 lin. amps.	5.0	9 character	8.5
" w/2 lin. amps. & 2 trans.	5.4	10 character	8.9
" w/2 lin. amps. & 4 trans.	6.0		

\*-The number of characters in a display is the number of characters contained in a single sealed package. For example, a 4 character display comprising 4 separately packaged single characters mounted together would be 4-one character displays, not 1-four character display.

\*\*-Simple isolator(s) contains only a light-emitting element(s) and a light detecting element(s).

TABLE 2.2.10-4  
 OPTO-ELECTRONIC SEMICONDUCTOR DEVICE  
 BASE FAILURE RATE,  $\lambda_b$ , IN FAILURES PER  $10^6$  HOURS

T (°C)	* S ( $P_{op}/P_{max}$ or $I_{op}/I_{max}$ )									
	.1	.2	.3	.4	.5	.6	.7	.8	.9	1.0
0	.0002	.0003	.0005	.0008	.0012	.0017	.0024	.0034	.0048	.0071
5	.0002	.0004	.0006	.0010	.0014	.0020	.0028	.0040	.0058	.0088
10	.0003	.0005	.0008	.0012	.0017	.0024	.0034	.0048	.0071	.0112
15	.0004	.0006	.0010	.0014	.0020	.0028	.0040	.0058	.0088	.0146
20	.0005	.0008	.0012	.0017	.0024	.0034	.0048	.0071	.0112	.0200
25	.0006	.0010	.0014	.0020	.0028	.0040	.0058	.0088	.0146	.0288
30	.0008	.0012	.0017	.0024	.0034	.0048	.0071	.0112	.0200	
35	.0010	.0014	.0020	.0028	.0040	.0058	.0088	.0146	.0288	
40	.0012	.0017	.0024	.0034	.0048	.0071	.0112	.0200		
45	.0014	.0020	.0028	.0040	.0058	.0088	.0146	.0288		
50	.0017	.0024	.0034	.0048	.0071	.0112	.0200			
55	.0020	.0028	.0040	.0058	.0088	.0146	.0288			
60	.0024	.0034	.0048	.0071	.0112	.0200				
65	.0028	.0040	.0058	.0088	.0146	.0288				
70	.0034	.0048	.0071	.0112	.0200					
75	.0040	.0058	.0088	.0146	.0288					
80	.0048	.0071	.0112	.0200						
85	.0058	.0088	.0146	.0288						
90	.0071	.0112	.0200							
95	.0088	.0146	.0288							
100	.0112	.0200								
105	.0146	.0288								
110	.0200									
115	.0288									

\*-If derating information for isolators and displays is unavailable, assume  $S=.5$ ,  $T_S=25^\circ\text{C}$ , and:  
 $T_{max} = 125^\circ\text{C}$  for hermetic isolators,  
 $T_{max} = 100^\circ\text{C}$  for plastic isolators and for all displays.  
 See Section 2.2.11.2(7) & (9) for correction factor for S ratio and for the appropriate value of T to use with above table.

33. "Nichrome Resistor Properties and Reliability", RADC-TR-73-181, AD 765534.
34. "Dormancy & Power On-Off Cycling Effects on Electronic Equipment & Part Reliability", RADC-TR-73-248, AD 768519.
35. "Use of Warranties for Defense Avionic Equipment", RADC-TR-73-249, AD 769399/7.
36. "Reliability Acquisition Costs", RADC-TR-73-334, AD 916286L.
37. "Electrical Characterization of Complex Microcircuits", RADC-TR-73-373, AD 775740.
38. "Reliability Study of Polyimide/Glass Multilayer Boards", RADC-TR-73-400, AD 77194.
39. "Infrared Testing of Multilayer Boards", RADC-TR-74-88, AD 780550.
40. "Laser Reliability Prediction", RADC-TR-75-210, AD A016437.
41. "Reliability Model for Miniature Blower Motors Per MIL-B-23071B", RADC-TR-75-178, AD A013735.
42. "Reliability Investigation of the MSC 2010 Transistors", ECOM-0092-F-72, AD B000815L.
43. "Reliability Investigations of the MSC 1330A and MSC 1330B Microwave Power Transistors", AD 923318L.
44. "RCA TA8694 and TA8777 Microwave Power Transistor Reliability Investigation", AD A007587.
45. "Reliability Prediction for Microwave Transistors", RADC-TR-74-313, AD A003643.
46. "Reliability Study of Microwave Power Transistors, RADC-TR-75-16, AD A007788.
47. "RADC Nonelectronic Reliability Notebook, Revised", RADC-TR-75-22, AD A005657.
48. "Reliability/Design: Thermal Applications", MIL-HDBK-251, 19 January 1978.
- 49. "Development of Failure Rate Models for Semiconductor Optoelectronic Devices", FAA-RD-76-134, AD A029163.
50. "High Power Microwave Tube Reliability Study", FAA-RD-76-172, AD A033612.

$I_{Z(MAX)}$  = maximum rated zener current at  $T_S$

C.F. = stress correction factor per (8) below

(4) Group VII Microwave Mixer Diodes

$$S = \frac{\text{Operating Spike Leakage (ergs)}}{\text{Rated Burnout Energy at 25 degrees C.}}$$

(5) Group VII Microwave Detector Diodes

$$S = \frac{P_{OP} \text{ (Operating Power Dissipation)}}{P_{MAX} \text{ (Rated Power at 25 degrees C.)}}$$

(6) Group VIII Varactor, Step Recover, and Tunnel Diodes.

$$S = \frac{P_{OP} \text{ (C.F.)}}{P_{MAX}}$$

where:

$P_{OP}$  = actual power dissipated

$P_{MAX}$  = maximum rated power at  $T_S$

C.F. = stress correction factor per (8) below

(7) Group X Opto-electronic Semiconductor Devices.

$$S = \frac{I_{OP}}{I_{MAX}} \text{ (C.F.)} \quad \text{or} \quad S = \frac{P_{OP}}{P_{MAX}} \text{ (C.F.)}$$

$$= \frac{20}{80} (\phi 75) = 0.1875$$

where:

$I_{OP}$  = operating average forward current

$I_{MAX}$  = maximum rated average forward current at  $T_S$

$P_{OP}$  = actual power dissipated

$P_{MAX}$  = maximum rated power at  $T_S$

C.F. = stress correction factor per (9) below.

(8) Stress Correction Factor (C.F.) and temperature corrections for Silicon Devices.

- a. Devices with  $T_S = 25$  degrees C &  $T_{MAX} = 175$  degrees C to 200 degrees C.

$$C.F. = 1$$

- b. Devices with  $T_S > 25$  degrees C &  $T_{MAX} = 175$  degrees C to 200 degrees C.

$$C.F. = \frac{175 - T_S}{150}$$

- c. Devices with  $T_S = 25$  degrees C &  $T_{MAX} < 175$  degrees C.

$$C.F. = \frac{T_{MAX} - 25}{150}$$

and enter  $\lambda_b$  table with  $T = T_A + (175 - T_{MAX})$

or  $T = T_C + (175 - T_{MAX})$

- d. Devices with  $T_S > 25$  degrees C &  $T_{MAX} < 175$  degrees C.

$$C.F. = \frac{T_{MAX} - T_S}{150}$$

and enter  $\lambda_b$  table with  $T = T_A + (175 - T_{MAX})$

or  $T = T_C + (175 - T_{MAX})$

(9) Stress Correction Factor (C.F.) and temperature correction for Opto-electronic Devices. For devices with  $T_S \geq 25^\circ\text{C}$ . or  $T_{MAX} \leq 125^\circ\text{C}$ ., or both,

$$C.F. = \frac{T_{MAX} - T_S}{100} = \frac{100 - 25}{100} = 0.75$$

and enter  $\lambda_b$  table with  $T = T_A + (125 - T_{MAX}) = 35 + (125 - 100) = 60$

or  $T = T_C + (125 - T_{MAX})$

2.2.11 INSTRUCTIONS FOR USE OF SEMICONDUCTOR MODELS

2.2.11.1 Device Ratings

Transistors are normally rated at maximum power dissipation and diodes at maximum current permissible. Usually each device is given two temperature rating points:

- 1  $T_{MAX}$  - Maximum permissible junction temperature.
- 2  $T_S$  - Maximum ambient or case temperature at which 100 percent of the rated load can be dissipated without causing the specified maximum junction temperature to be exceeded. (Case temperatures are given primarily for power devices used on heat sinks.)

As the ambient or case temperature rises above the  $T_S$  value, the internal temperature rise (i.e., the power load) must be decreased so that  $T_{MAX}$  is not exceeded. This is illustrated in Figure 2.2.11-1.




FIGURE 2.2.11-1. Conventional Derating Curve

Note:

- $T_S$  = temperature at which derating begins
- $T_{MAX}$  = maximum rated junction temperature
- $T_A$  = ambient temperature
- $T_C$  = case temperature



only to have the equipment production procedures damage the parts or introduce latent defects. Total equipment program descriptions as they might vary with different part quality mixes is beyond the scope of this Handbook. Reliability management and quality control procedures are described in other DOD standards and publications. Nevertheless, when a proposed equipment development is pushing the state-of-the-art and has a high reliability requirement necessitating high quality parts, the total equipment program should be given careful scrutiny and not just the parts quality. Otherwise, the low failure rates as predicted by the models for high quality parts will not be valid.

c. Use Environment.

All part reliability models include the effects of environmental stresses through the factor,  $\pi_E$ . The definitions of these environments are shown in Table 2-3. The  $\pi_E$  factor is quantified within each part failure rate model. These environments encompass the major areas of equipment use. Some equipment may experience more than one environment during its normal use, e.g., equipment in spacecraft. In such a case, the reliability analysis should be segmented, namely, missile launch ( $M_L$ ) conditions during boost and return from orbit, and space flight ( $S_f$ ) while in orbit.

TABLE 2-3  
ENVIRONMENTAL SYMBOL IDENTIFICATION AND DESCRIPTION

ENVIRONMENT	$\pi_E$ SYMBOL	NOMINAL ENVIRONMENTAL CONDITIONS
Ground, Benign	$G_B$	Nearly zero environmental stress with optimum engineering operation and maintenance.
Space, Flight	$S_f$	Earth orbital. Approaches Ground, Benign conditions without access for maintenance. Vehicle neither under powered flight nor in atmospheric re-entry.
Ground, Fixed	$G_F$	Conditions less than ideal to include installation in permanent racks with adequate cooling air, maintenance by military personnel and possible installation in unheated buildings.
Ground, Mobile	$G_M$	Conditions more severe than those for $G_F$ , mostly for vibration and shock. Cooling air supply may also be more limited, and maintenance less uniform.

ENVIRONMENT	TE SYMBOL	NOMINAL ENVIRONMENTAL CONDITIONS
Naval, Sheltered	N <sub>S</sub>	Surface ship conditions similar to G <sub>F</sub> but subject to occasional high shock and vibration.
Naval, Unsheltered	N <sub>U</sub>	Nominal surface shipborne conditions but with repetitive high levels of shock and vibration.
Airborne, Inhabited, Transport	A <sub>IT</sub>	Typical conditions in transport or bomber compartments occupied by aircrew without environmental extremes of pressure, temperature, shock and vibration, and installed on long mission aircraft such as transports and bombers.
Airborne, Inhabited, Fighter	A <sub>IF</sub>	Same as A <sub>IT</sub> but installed on high performance aircraft such as fighters and interceptors.
Airborne, Uninhabited, Transport	A <sub>UT</sub>	Bomb bay, equipment bay, tail, or wing installations where extreme pressure, vibration, and temperature cycling may be aggravated by contamination from oil, hydraulic fluid and engine exhaust. Installed on long mission aircraft such as transports and bombers.
Airborne, Uninhabited, Fighter	A <sub>UF</sub>	Same as A <sub>UT</sub> but installed on high performance aircraft such as fighters and interceptors.
Missile, Launch	M <sub>L</sub>	Severe conditions of noise, vibration, and other environments related to missile launch, and space vehicle boost into orbit, vehicle re-entry and landing by parachute. Conditions may also apply to installation near main rocket engines during launch operations.

d. Part Failure Rate Models.

Part failure rate models for microelectronic parts are significantly different from those for other parts and are presented entirely in Section 2.1. Another type of model is used on most other parts; a typical example is the following one for discrete semiconductors:

# OPTOELECTRONICS



## Photon Coupled Isolator 4N38-4N38A


Ga As Infrared Emitting Diode & NPN Silicon Photo-Transistor

The General Electric 4N38 and 4N38A consist of a gallium arsenide infrared emitting diode coupled with a silicon photo transistor in a dual in-line package.

**FEATURES:**

- Fast switching speeds
- High DC current transfer ratio
- High isolation resistance
- 2500 volts isolation voltage
- I/O compatible with integrated circuits

†Indicates JEDEC registered values



absolute maximum ratings: (25°C) (unless otherwise specified)

†Storage Temperature -55 to 150°C. Operating Temperature -55 to 100°C. Lead Soldering Time (at 260°C) 10 seconds.

INFRARED EMITTING DIODE		PHOTO-TRANSISTOR	
†Power Dissipation	*150 milliwatts	†Power Dissipation	**150 milliwatts
†Forward Current (Continuous)	80 milliamps	†V <sub>CEO</sub>	80 volts
†Forward Current (Peak) (Pulse width 300µsec, 2% duty cycle)	3 ampere	†V <sub>CBO</sub>	80 volts
†Reverse Voltage	3 volts	†V <sub>ECO</sub>	7 volts
	*Derate 2.0 mW/°C above 25°C ambient.	Collector Current (Continuous)	100 milliamps
			**Derate 2.0 mW/°C above 25°C ambient.

†Total device dissipation @ T<sub>A</sub> = 25°C. P<sub>D</sub> 250 mW.

†Derate 3.3 mW/°C above 25°C ambient.


### individual electrical characteristics (25°C)

INFRARED EMITTING DIODE	TYP.	MAX.	UNITS	PHOTO-TRANSISTOR				
				MIN.	TYP.	MAX.	UNITS	
†Forward Voltage (I <sub>F</sub> = 10mA)	1.2	1.5	volts	†Breakdown Voltage - V <sub>(BR)CEO</sub> (I <sub>C</sub> = 1mA, I <sub>F</sub> = 0)	80	-	-	volts
†Reverse Current (V <sub>R</sub> = 3V)	-	100	microamps	†Breakdown Voltage - V <sub>(BR)CBO</sub> (I <sub>C</sub> = 1µA, I <sub>F</sub> = 0)	80	-	-	volts
Capacitance V = 0, f = 1 MHz	50	-	picofarads	†Breakdown Voltage - V <sub>(BR)ECO</sub> (I <sub>E</sub> = 100µA, I <sub>F</sub> = 0)	7	-	-	volts
				†Collector Dark Current - I <sub>CEO</sub> (V <sub>CE</sub> = 60V, I <sub>F</sub> = 0)	-	-	50	nanoamps
				†Collector Dark Current - I <sub>CBO</sub> (V <sub>CE</sub> = 60V, I <sub>F</sub> = 0)	-	-	20	nanoamps


### coupled electrical characteristics (25°C)

		MIN.	TYP.	MAX.	UNITS
†Isolation Voltage 60Hz with the input terminals (diode) shorted together and the output terminals (transistor) shorted together.	4N38	1500	-	-	volts (peak)
	4N38A	2500	-	-	volts (peak)
	4N38A	1775	-	-	volts (RMS) (1 sec.)
†Saturation Voltage - Collector - Emitter (I <sub>F</sub> = 20mA, I <sub>C</sub> = 4mA)		-	-	1.0	volts
Resistance - IRED to Photo-Transistor (@ 500 volts)		-	100	-	gigaohms
Capacitance - IRED to Photo-Transistor (@ 0 volts, f = 1 MHz)		-	1	-	picofarad
DC Current Transfer Ratio (I <sub>F</sub> = 10mA, V <sub>CE</sub> = 10V)		10	-	-	%
Switching Speeds (V <sub>CE</sub> = 10V, I <sub>C</sub> = 2mA, R <sub>L</sub> = 100Ω)					
Turn-On Time - t <sub>on</sub>		-	5	-	microseconds
Turn-Off Time - t <sub>off</sub>		-	5	-	microseconds


# TYPICAL CHARACTERISTICS




1. OUTPUT CURRENT VS INPUT CURRENT




2. OUTPUT CURRENT VS TEMPERATURE




3. INPUT CHARACTERISTICS



4. OUTPUT CHARACTERISTICS



5. NORMALIZED DARK CURRENT VS TEMPERATURE




6. COLLECTOR BASE CURRENT VS TEMPERATURE

# Optical Coupler/Isolators


Couplers are designed to provide isolation protection from high-voltage transients, surge voltage, or low-level noise that would otherwise damage the input or generate erroneous information. They allow interfacing systems of different logic levels, different grounds, etc., that would otherwise be incompatible. Motorola couplers are tested and specified to an isolation voltage of 7500 Vac peak.

Motorola offers a wide array of standard devices with a wide range of specifications (including the first series of DIP transistors and Darlington couplers to achieve JEDEC registration: transistors — 4N25 thru 4N38, and Darlingtons — 4N29 thru 4N33). All Motorola couplers are UL Recognized with File Number E54915.


CASE 730A



The Transistor Coupler is probably the most popular form of isolator since it offers moderate speed (approximately 300 kHz), sensitivity and economy. In addition, the collector-base junction can be used as a photodiode to achieve higher speeds. The output in the diode mode is lower, requiring amplification for more usable output levels.



The Darlington Transistor Coupler is used when high transfer ratios and increased output current capability are needed. The speed, approximately 30 kHz, is slower than the transistor type but the transfer ratio can be as much as ten times as high as the single transistor type.



Transistor Output  
Isolation Voltage is 7500 V (Min)  
on all devices. See notes.

Device Type	DC Current Transfer Ratio % Min	V <sub>(BR)CEO</sub> Volts Min
TIL112	2.0	20
TIL115	2.0	20
IL15	6.0	30
MCT26	6.0	30
TIL111	8.0	30
TIL114	8.0	30
IL12	10	20
MOC1006	10	30
4N27	10	30
4N28	10	30
H11A4	10	30
TIL124	10	30
TIL153	10	30
IL74	12.5	20
MOC1005	20	30
TIL125	20	30
TIL154	20	30
4N25	20	30
4N26	20	30
H11A2	20	30
H11A3	20	30
H11A520	20	30
IL1	20	30
MCT2	20	30
TIL116	20	30
4N38	20	80
H11A5	30	30
MCT271	45	30
H11A1	50	30
H11A550	50	30
TIL117	50	30
TIL126	50	30
TIL155	50	30
CNY17	62	70
MCT275	70	80
MCT272	75	30
MCT277	100	30
4N35	100	30
4N36	100	30
4N37	100	30
H11A5100	100	30
MCT273	125	30
MCT274	225	30

Darlington Output  
Isolation Voltage is 7500 V (Min)  
on all devices. See notes.

Device Type	DC Current Transfer Ratio % Min	V <sub>(BR)CEO</sub> Volts Min
4N31	50	30
H11B3	100	25
4N29	100	30
4N30	100	30
MCA230	100	30
H11B255	100	55
MCA255	100	55
H11B2	200	25
MCA231	200	30
MOC119*	300	30
TIL119*	300	30
TIL113	300	30
MOC8030*	300	80
TIL127	300	30
TIL128*	300	30
TIL156	300	30
TIL157*	300	30
H11B1	500	25
4N32	500	30
4N33	500	30
MOC8020*	500	50
MOC8050*	500	80
MOC8021*	1000	50

\* Pin 3 and Pin 6 are not connected

Notes:

1. Isolation Surge Voltage, V<sub>ISO</sub>, is an internal device dielectric breakdown rating. For this test LED pins 1 and 2 are common and phototransistor pins 4, 5, and 6 are common.
2. All Motorola couplers are specified at 7500 Vac peak (5 seconds). This usually exceeds the originator's specification and JEDEC registered values.

ATTACHMENT B  
EXCERPTS FROM:

REGARDING CTR (LIGHT OUTPUT),  
DEGRADATION WITH OPERATING TIME

# General Electric Optoelectronics Manual

By: W.H. Sahm

Technical Contributors: J. Cook  
R. Finke  
A. Fox  
R. Grandys  
M. Tarzia

Layout/Design: D. Barney

Production: R. Brewster  
D. Kay  
B. Dillon-Malone  
N. Patrick

SEMICONDUCTOR PRODUCTS DEPARTMENT

## B. RELIABILITY PREDICTION OF CIRCUITS CONTAINING IRED'S

Previously the IRED phenomena of light output decrease, as the time current flows through it, was mentioned. This presents a dilemma to the circuit designer attempting to provide adequate margins for bias values unless he can predict what minimum value of light output, from the IRED, he can expect at the end of the design life of his equipment. Based on the results of tests performed at G.E. and at customer's facilities (who were kind enough to furnish us test data and summaries) the G.E. Application Engineering Center has developed design guidelines to allow the prediction of the approximate worst case, end of life, IRED performance. The basis of the prediction is the observed behavior of the ratio of light output after operation to the initial value of light output. It also is based on the observation that all devices do not behave identically in this ratio in time, but that a distribution with identifiable tenth, fiftieth (median) and ninetieth percentile points exists at any time the ratio is calculated. Use of this tenth percentile ratio (90% of the devices are better than this) and the distribution of light output (or CTR for couplers) above the specified minimum value allows the product of specified minimum light output and tenth percentile ratio, predicted at end of life, to be used as a reasonable approximation of minimum

SUMMARY OF TESTS USED TO OBTAIN IRED DESIGN GUIDE LINES

$T_A$ $I_{FS}$	25°C	40°C	55°C	70°C	80°C	100°C
3mA	20 1000 Hr. 3mA					
5mA	20 1000 Hr. 1, 5mA					
10mA	16 1000 Hr. 1, 10mA					
20mA	27 500, 1000 Hr. 1, 5, 10, 20mA				108 1000 Hr. 10mA	
25mA	20 1500 Hr. 10mA	20 1500 Hr. 10mA	20 1500 Hr. 10mA	60 1500 Hr. 10mA		
50mA		20 1500 Hr. 10mA		40 1500 Hr. 10mA		
60mA	20 1000 Hr. 1, 5, 10, 20, 60mA				163 1000, 3000, 5000 Hr. 10mA	
75mA				20 1500 Hr. 10mA		
100mA	79 1K, 15K, 30K Hr. 1, 10, 100mA					90 168, 1500 Hr. 1, 10, 100mA


This chart represents about 2.0 million device hours of operation on 625 dual in-line optocouplers and 111 hermetic IRED's.

FORMAT OF DATA PRESENTATION:

SAMPLE SIZE
TEST DURATION
$I_{FM}$ CURRENT

end of life value. Although this does not represent the worst possible case, no correlation can be found between initial light output and rate of decrease in light output, and so the percentage of devices expected to be less than the guideline derived number approaches zero. These guidelines, as can be noted, are based on fair sample sizes, although both larger samples than these and greater precision, higher resolution, measurements could provide better fits. To make the guideline development less obscure, the discussion will trace the steps followed in defining these design guidelines and, in the process, develop the guidelines.


When the percent of initial value of light output (or current transfer ratio in couplers) of an IRED on an operating life test, is plotted against the time the IRED has been operated, two phenomena become apparent. The long-term behavior is found to be a straight line when the ratio is plotted on a logarithmic time scale. The short-term behavior is found to have a much shallower slope, on the same plot, than the long-term behavior. This effect is illustrated by the fact that the long-term straight line can be extrapolated back towards zero and will usually intersect the initial value line at a time between 10 and 100 hours. These properties combine to allow the response to be described by a "virtual initial time" and the slope of the line passing through that time point. This had been recognized in other work. The problems with predicting response are the variety of test conditions at which both stress and measurement data have been taken, and the spread of data at the readout points. It was recognized that the fail in light output was accelerated by either stressing the IRED harder, i.e., at a higher current ( $I_{FS}$ ) and/or temperature, or by monitoring the test results at lower current ( $I_{FM}$ ) levels. Precise acceleration factors have yet to be determined due to lot-to-lot variability. Fortunately, circuit design purposes can be served by a less precise model, which only attempts to serve the requirements of circuit design. For this approach, as mentioned before, we pay attention to the lower decile of the distribution and its change in time.



LIFE TEST RESULTS - ILLUSTRATING OBSERVED CHANGE IN IRED OUTPUT WITH OPERATING TIME




The question naturally arises of the applicability of this description to time periods beyond the one and five thousand hour times that the majority of the tests stopped at. Fortunately, tests have been completed on discrete IRED's for 30,000 hours. The results of these tests indicate that nothing unexpected happens at extremely long times, as can be seen above. This is reinforcing evidence indicating the superiority of the G.E. silicon doped, liquid phase epitaxially grown IRED. grown IRED.




LONG-TERM IRED LIFE TEST RESULTS


Plotting the response (best straight line) of various test conditions on a single graph, the acceleration due to raising stress current ( $I_{FS}$ ) is easily seen. Higher temperatures during stress cause the same effect, and can be accomplished by raising the ambient or by self-heating (in a coupler by dissipating power in the output device). Lowering the current at which the IRED light output is monitored, ( $I_{FM}$ ) also accelerates the phenomena, but in looking at many test results, it appears that the ratio of  $I_{FS}/I_{FM}$  is the key factor affecting the slope besides temperature.



EFFECT OF MEASUREMENT CURRENT ON SLOPE




EFFECT OF STRESS TEMPERATURE ON SLOPE




EFFECT OF STRESS CURRENT ON SLOPE

When the temperature effect is plotted as an acceleration vs. temperature, a fair straight line fit is found, as illustrated below. This temperature acceleration factor represents the ratios of the slopes of the lower decile lines of various temperature stresses. The fit is not perfect, but is good enough to be useful. It contains both discrete IRED data (LED55 series) and optocoupler data (H11 series) and appears to fit both equally.

With this, and the determination of the coupled thermal resistance in the optocoupler (i.e., the heating factor for the IRED from power dissipated in the output device), it was attempted to fit the  $I_{FS}/I_{FM}$  ratio into the model. After many attempts to find models which fit various phenomena better, and the generation of additional data to try to fill holes, it was decided that two factors contributed to the inability of defining a tight fit single line. These are lot-to-lot and sampling variability and the precision (and volume) of data required to find the slope at low  $I_{FS}/I_{FM}$  ratios and low temperatures. These factors cause the best model found to enclose a band of observed values, as can be seen.



Bias Current Effect



Temperature Effect

IRED OUTPUT VS. TIME SLOPE PREDICTION CURVES ASSUMING A VIRTUAL INITIAL TIME OF 50 HOURS

To use this data the circuit designer must define a desired lifetime, the degree of control he has on minimum and maximum values of  $I_F$  in any single socket, and the temperature environment to which the circuit is exposed.


A simple example of the design procedure illustrates its use. Assume the need for an 4N35 which will provide 10 mA of output current at 5 Volts  $V_{CE}$  after 100,000 hours of 55°C operation. To find the IRED current needed to provide this, we need the minimum specified CTR of the 4N35, the estimated slope of the lower decile of light output vs. time and the temperature acceleration of that slope at 55°C. The 4N35 specification indicates a minimum CTR of 100%, that for  $I_F$  values of up to 20 mA the CTR is relatively constant and that at 55°C the CTR will be about 0.85 times its 25°C value ( $\frac{\Delta CTR}{\Delta T}$ ). The center of the range of slopes vs.  $I_{FS}/I_{FM}$  is conservatively chosen at a ratio of 1.3 and found to be 5% per decade (slope). This should provide a reasonably worst case approximation of both coupler performance and possible current variation

effects due to power supply and bias circuit drifts. The temperature acceleration factor curve indicates this slope will be increased by 1.75 times at 55°C ( $A_T$ ), i.e., the slope will be 8.8%/decade. The difference between 50 hours and 100,000 hours ( $t$ ) is 3.3 decades ( $\log 100,000 - \log 50$ ), so the expected lower decile will provide about 29% less light at 100,000 hours than initially. To provide the 10 mA output requirement, the IRED current must be raised by about 40% to compensate for light lessening with operation [i.e.,  $\frac{100}{100-29}$ ] and this must be raised by 18% (i.e., 1/0.85) to compensate temperature variation of CTR, yielding a minimum input current to the IRED of 16.6 mA, as compared to the 10 mA required initially at 25°C. The formula used in this example is:

$$I_F = \frac{100}{100 - [\text{slope} \times A_T \times \log(t/50)]} \times \frac{1}{\Delta \text{CTR}/\Delta T} \times \frac{I_c}{\text{CTR}}$$

where:  $A_T$  is the temperature acceleration for slope at the expected operating temperature,  
 CTR is the specified minimum current transfer ration,  
 $\Delta \text{CTR}/\Delta T$  is the change in CTR due to temperature,  
 $I_c$  : the required output current,  
 $I_i$  is the required IRED bias current,  
 Slope is the light output lessening per decade time, and  
 $t$  is the circuit design life.

Note that for a one million hour life the required IRED current would only rise to 18.5 mA, as time has only increased by another decade! The estimate of the effect of operating time on the circuit has been almost as simple as the estimate of temperature effects.



## ATTACHMENT C

**EXCERPTS FROM: GENERAL ELECTRIC OPTOELECTRONICS MANUAL**  
**REFERENCING OPTOCOUPLER ISOLATION PARAMETER MEASUREMENT**  
non-light sensitive devices, except for the light sensitive parameters. Such techniques are described in the *General Electric Transistor Manual* and the *General Electric SCR Manual*, and will not be detailed here. The most common problem encountered is the leakage current measurement with the base open, as  $I_{CEO}$  is rarely measured on normal transistors, and understanding the need for considering dynamic effects and ambient light effects will solve the problem.\* Dynamic effects must be considered, because the open base has no path but junction leakage to charge the junction capacitances. If the common high source impedance bias circuit for leakage current is used, the gain of the transistor multiplies the junction capacitance, of the collector base photodiode ( $\approx 25$  pF), and provides a long stabilization time constant. Note the "double barreled" effect of source impedance in that it is the resistance in the RC time constant and also is the load resistor that determines voltage gain ( $A_v \approx 1/h_{ie} \cdot R_L \cdot h_{FE}$ ). These effects indicate  $I_{CEO}$  should be measured by application of the bias voltage from a low impedance supply until junction capacitances are charged (now determined by the base emitter diode impedance), which can take up to 100 msec, (with no external capacitances, switches, sockets, coaxial, etc. connected to the base) in a darlington. After junction capacitance is charged, the current measuring resistor is introduced to the circuit by removing the short across it. The charge balance at the base can be affected by the motion of conductive objects in the area, so best reproducibility will be obtained within an electrostatic shield. The electrostatic shield can also serve the purpose of shielding the detector from ambient light, the effects of which are obvious on a leakage current measurement.

Measurement of the light parameters of a phototransistor requires a light source of known intensity and spectral characteristics. Lamps with known spectral characteristics, i.e., calibrated standards, are available and, in conjunction with a thermo pile or calibrated photo cell and a solid mechanical positioning system, can be the basis of an opto measuring system. Some relatively simple systems based on the response of a silicon photo cell are available, but the assumption that all silicon devices have identical spectral response is implicit in their use for optical measurements. As different devices have different response curves, the absolute accuracy of these devices is impaired, although excellent comparative measurements can be made. Another method which has fair accuracy is the use of a calibrated detector, L9UX4 for the photo SCR's or L14H special for the phototransistors, to adjust the light source to the desired level. This will eliminate spectral problems as the calibrated device has an identical spectral response to the devices being measured. Accuracy will then depend on basic equipment accuracies, ambient control and mechanical position reproducibility.

Spectral response measurements require use of precision filters or a precision monochromator and a calibrated photo cell or thermo pile. As in the case of the IRED, it is recommended that these measurements be done by a laboratory specializing in optical measurements.

### **C. Optocoupler Measurements**

The measurement of the individual devices in the optocoupler is identical to the measurement of a discrete diode and a discrete device of the type of detector being considered, and is covered previously. The measurement of isolation and transfer characteristics are not as obvious, and will be illustrated.

1. Isolation Parameters are always measured with the terminals of each device of the coupler shorted. This prevents the high capacitive charging currents, caused by the high  $dv/dt$ 's applied during the measurement, from damaging either device. Safety precautions must be observed in these tests due to the very high voltages present!

a). Isolation voltage is measured as illustrated below. Normally the surge voltage capability is measured, and, unless the high voltage power supply has a fast shutdown ( $<0.5$  msec), the device under test will be destroyed if its isolation voltage capability is less than the high voltage supply

\*see "Avoid  $I_{CEO}$  measurements", Hendriks.

**\*\* ALSO INCLUDED ARE DATA SHEETS<sup>48</sup>  
FOR THE REFERENCED AN38A OPTO-COUPLER DEVICES.**

The design guideline, unfortunately, is only valid for the G.E. IRED's and DIP couplers. Life tests of competitive units at both maximum rating and accelerated test conditions indicate a wide variation of performance exists in the industry. The accelerated test results were duplicated by the maximum rating test results, indicating the same type of response in both the  $A_T$  and  $I_{FS}/I_{FM}$  curves. But the magnitude of shifts observed, especially the lower decile, are much greater, indicating much greater slopes, in percent per decade, of the light output vs. operating time graphs. This is illustrated in the plots comparing the life test results given above. To life cycle design with such devices would require derivation of a different model, based on a matrix of life tests. Based on extremely limited testing and some published information, it appears that at least two other manufacturers of IRED's and optocouplers can achieve light output performance with operation similar to the G.E. performance. Neither utilizes the glass dielectric in the coupler and no tests have been performed to allow comment on other reliability factors.

Degradation failure rates, to a desired criteria of percent initial light output, may be calculated from accelerated data to use condition response by use of the design guideline. The design guideline temperature acceleration and slope per decade factors may be used to calculate an equivalent number of test hours at use condition to the accelerated test. Note that early hour slope of light output vs. time is very shallow, and accelerated test results are not valid for operating times under 168 hours. The number of devices which decrease in light output to a value less than the desired criteria on the accelerated test is then used with the equivalent unit hours to estimate failure rate. While this is not strictly accurate, due to the distribution of change in light output, the following is a useful approximation:

$$t_x = 10 \left[ \left( \log \frac{t_o}{50} \right) \times \frac{A_{T1}}{A_{T2}} \times A_I + \log 50 \right]$$

where:  $A_I$  is the slope at stress conditions  $\div$  slope at use conditions,  
 $A_{T1}$  is the temperature acceleration at stress conditions,  
 $A_{T2}$  is the temperature acceleration at use conditions,  
 $t_o$  is the stress test duration, and  
 $t_x$  is the equivalent time at use conditions.


The reliability test summary degradation failure rates were calculated this way and provide an example.

The 100°C, 100 mA phototransistor accelerated operating life tests run for 168 hours ( $t_o$ ). The temperature acceleration curve gives a  $\frac{A_{T1}}{A_{T2}}$  ratio of the slope per decade at 100°C to the 55°C value of  $\frac{2.83}{1.75}=1.62$ . The middle line of the  $I_{FS}/I_{FM}$  curve gives a ratio of  $\frac{10}{4}=2.5$  for the slopes of a 10 mA/10 mA  $I_{FS}/I_{FM}$  compared to the 100 mA/10 mA  $I_{FS}/I_{FM}$  the test was run at. The equivalent hours for this test at a 55°C use condition is:

$$t_x = 10 \left[ \left( \log \frac{168}{50} \right) \times (1.62) \times (2.5) + \log 50 \right]$$

$$= 6770 \text{ hours.}$$

Two units of the 325 tested failed a light output criteria of half the initial value, giving a 2/2,200,000 device hours observed failure rate, which at the 50% UCL is the 0.12% per thousand hour failure rate shown in the summary chart. This also illustrates that for the G.E. IRED and coupler, the decrease in light output should have a minimal effect on circuit failure rate in conservatively designed circuits.




FOR VOLTAGES OVER 2500 Vrms, THE DIELECTRIC SHIELD IS RECOMMENDED TO ELIMINATE AIR GAP EFFECTS.

#### ISOLATION VOLTAGE TEST

is set at. Crowbar techniques may be used in lab set-ups to provide rapid turn-off and forestall the test being described as "destructive." Steady-state isolation voltage is usually specified as a fixed percentage of the measured surge capability, although limited life tests indicate this de-rating is not required for the G.E. glass dielectric isolation. Application Engineering believes conservative design practices are required in the use of isolation voltage ratings, due to the transients normally observed when line voltages are monitored and the catastrophic effects of a failure.

b). Isolation resistance is measured at voltages far below the surge isolation capability, and has less potential for damaging the device being tested. The test is illustrated schematically here,



#### MEASURING OF ISOLATION RESISTANCE

and requires the procedures normally used when measuring currents below a microampere.

c). Isolation capacitance is a straightforward capacitance measurement. The capacitance of couplers utilizing the G.E. patented glass dielectric process is quite independent of applied voltage



# OPTOELECTRONICS

## Photon Coupled Isolator 4N38-4N38A


Ga As Infrared Emitting Diode & NPN Silicon Photo-Transistor

The General Electric 4N38 and 4N38A consist of a gallium arsenide infrared emitting diode coupled with a silicon photo transistor in a dual in-line package.

**FEATURES:**

- Fast switching speeds
- High DC current transfer ratio
- High isolation resistance
- 2500 volts isolation voltage
- I/O compatible with integrated circuits

†Indicates JEDEC registered values



TYPE	MIN.	TYP.	MAX.	UNITS	NOTES
A	230	330	38	100	
B	300	420	162	100	
C	1	340	164		
D	0.1	0.25	408	100	
E	200		568		
F	0.04	0.07	0.1	1.78	
G	0.00	1.10	2.8	2.79	
H	0.00	0.05	2.03	2.16	
I	100	0.15	2.54	305	
J		15°		15°	
K	0.15		381		
L		375		935	
M	1.00	1.85	2.54	470	
N	0.25	280	5.71	7.12	

NOTES:  
 1 There shall be a permanent indication of term-  
 inal orientation on the substrate adjacent to  
 terminals.  
 2 In all cases position lead centers.  
 3 Overall maximum dimension.  
 4 These measurements are taken from the center  
 line of the lead.  
 5 Four pieces.

absolute maximum ratings: (25°C) (unless otherwise specified)

†Storage Temperature -55 to 150°C. Operating Temperature -55 to 100°C. Lead Soldering Time (at 260°C) 10 seconds.

INFRARED EMITTING DIODE		PHOTO-TRANSISTOR	
†Power Dissipation	*150 milliwatts	†Power Dissipation	**150 milliwatts
†Forward Current (Continuous)	80 milliamps	†V <sub>CEO</sub>	80 volts
†Forward Current (Peak) (Pulse width 300µsec, 2% duty cycle)	3 ampere	†V <sub>CBO</sub>	80 volts
†Reverse Voltage	3 volts	†V <sub>ECO</sub>	7 volts
	*Derate 2.0 mW/°C above 25°C ambient.	Collector Current (Continuous)	100 milliamps
			**Derate 2.0 mW/°C above 25°C ambient.

†Total device dissipation @ T<sub>A</sub> = 25°C. P<sub>D</sub> 250 mW.

†Derate 3.3 mW/°C above 25°C ambient.

### individual electrical characteristics (25°C)

INFRARED EMITTING DIODE	TYP.	MAX.	UNITS	PHOTO-TRANSISTOR	MIN.	TYP.	MAX.	UNITS
†Forward Voltage (I <sub>F</sub> = 10mA)	1.2	1.5	volts	†Breakdown Voltage - V <sub>(BR)CEO</sub> (I <sub>C</sub> = 1mA, I <sub>F</sub> = 0)	80	-	-	volts
†Reverse Current (V <sub>R</sub> = 3V)	-	100	microamps	†Breakdown Voltage - V <sub>(BR)CBO</sub> (I <sub>C</sub> = 1µA, I <sub>F</sub> = 0)	80	-	-	volts
Capacitance V = 0, f = 1 MHz	50	-	picofarads	†Breakdown Voltage - V <sub>(BR)ECO</sub> (I <sub>E</sub> = 100µA, I <sub>F</sub> = 0)	7	-	-	volts
				†Collector Dark Current - I <sub>CEO</sub> (V <sub>CE</sub> = 60V, I <sub>F</sub> = 0)	-	-	50	nanoamps
				†Collector Dark Current - I <sub>CBO</sub> (V <sub>CE</sub> = 60V, I <sub>F</sub> = 0)	-	-	20	nanoamps

### coupled electrical characteristics (25°C)

	MIN.	TYP.	MAX.	UNITS
†Isolation Voltage 60Hz with the input terminals (diode) shorted together and the output terminals (transistor) shorted together.	4N38 1500	-	-	volts (peak)
	4N38A 2500	-	-	volts (peak)
	4N38A 1775	-	-	volts (RMS) (1 sec.)
†Saturation Voltage - Collector - Emitter (I <sub>F</sub> = 20mA, I <sub>C</sub> = 4mA)	-	-	1.0	volts
Resistance - IRED to Photo-Transistor (@ 500 volts)	-	100	-	gigaohms
Capacitance - IRED to Photo-Transistor (@ 0 volts, f = 1 MHz)	-	1	-	picofarad
DC Current Transfer Ratio (I <sub>F</sub> = 10mA, V <sub>CE</sub> = 10V)	10	-	-	%
Switching Speeds (V <sub>CE</sub> = 10V, I <sub>C</sub> = 2mA, R <sub>L</sub> = 100Ω)				
Turn-On Time - t <sub>on</sub>	-	5	-	microseconds
Turn-Off Time - t <sub>off</sub>	-	5	-	microseconds




# Optical Couplers/Isolators


Couplers are designed to provide isolation protection from high-voltage transients, surge voltage, or low-level noise that would otherwise damage the input or generate erroneous information. They allow interfacing systems of different logic levels, different grounds, etc., that would otherwise be incompatible. Motorola couplers are tested and specified to an isolation voltage of 7500 Vac peak.

Motorola offers a wide array of standard devices with a wide range of specifications (including the first series of DIP transistors and Darlington couplers to achieve JEDEC registration: transistors — 4N25 thru 4N38, and Darlingtons — 4N29 thru 4N33). All Motorola couplers are UL Recognized with File Number E54915.


CASE 730A



The Transistor Coupler is probably the most popular form of isolator since it offers moderate speed (approximately 300 kHz), sensitivity and economy. In addition, the collector-base junction can be used as a photodiode to achieve higher speeds. The output in the diode mode is lower, requiring amplification for more usable output levels.



The Darlington Transistor Coupler is used when high transfer ratios and increased output current capability are needed. The speed, approximately 30 kHz, is slower than the transistor type but the transfer ratio can be as much as ten times as high as the single transistor type.



**Transistor Output**  
Isolation Voltage is 7500 V (Min)  
on all devices. See notes.

Device Type	DC Current Transfer Ratio % Min	V <sub>(BR)CEO</sub> Volts Min
TIL112	2.0	20
TIL115	2.0	20
IL15	6.0	30
MCT26	6.0	30
TIL111	8.0	30
TIL114	8.0	30
IL12	10	20
MOC1006	10	30
4N27	10	30
4N28	10	30
H11A4	10	30
TIL124	10	30
TIL153	10	30
IL74	12.5	20
MOC1005	20	30
TIL125	20	30
TIL154	20	30
4N25	20	30
4N26	20	30
H11A2	20	30
H11A3	20	30
H11A520	20	30
IL1	20	30
MCT2	20	30
TIL116	20	30
4N38	20	80
H11A5	30	30
MCT271	45	30
H11A1	50	30
H11A550	50	30
TIL117	50	30
TIL126	50	30
TIL155	50	30
CNY17	62	70
MCT275	70	80
MCT272	75	30
MCT277	100	30
4N35	100	30
4N36	100	30
4N37	100	30
H11A5100	100	30
MCT273	125	30
MCT274	225	30

**Darlington Output**  
Isolation Voltage is 7500 V (Min)  
on all devices. See notes.

Device Type	DC Current Transfer Ratio % Min	V <sub>(BR)CEO</sub> Volts Min
4N31	50	30
H11B3	100	25
4N29	100	30
4N30	100	30
MCA230	100	30
H11B255	100	55
MCA255	100	55
H11B2	200	25
MCA231	200	30
MOC119*	300	30
TIL119*	300	30
TIL113	300	30
MOC8030*	300	80
TIL127	300	30
TIL128*	300	30
TIL156	300	30
TIL157*	300	30
H11B1	500	25
4N32	500	30
4N33	500	30
MOC8020*	500	50
MOC8050*	500	80
MOC8021*	1000	50

\* Pin 3 and Pin 6 are not connected

- Notes:
1. Isolation Surge Voltage, V<sub>ISO</sub>, is an internal device dielectric breakdown rating. For this test LED pins 1 and 2 are common and phototransistor pins 4, 5, and 6 are common.
  2. All Motorola couplers are specified at 7500 Vac peak (5 seconds). This usually exceeds the originator's specification and JEDEC registered values.

