

High-Performance Microcontrollers (MCU) and Digital Signal Controllers (DSC)

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Table of Contents**

	PAGE
SECTION 1. INTRODUCTION	5
Introduction	6
Manual Objective	
Development Support	
Style and Symbol Conventions	
Instruction Set Symbols	
Related Documents	
SECTION 2. PROGRAMMER'S MODEL	11
16-bit MCU and DSC Core Architecture Overview	12
Programmer's Model	14
Working Register Array	17
Default Working Register (WREG)	17
Software Stack Frame Pointer	18
SECTION 3. INSTRUCTION SET OVERVIEW	29
Introduction	30
Instruction Set Overview	
Instruction Set Summary Tables	32
SECTION 4. INSTRUCTION SET DETAILS	41
Data Addressing Modes	42
Program Addressing Modes	51
Instruction Stalls	52
Byte Operations	
Word Move Operations	
Using 10-bit Literal Operands	
Software Stack Pointer and Frame Pointer	
Conditional Branch Instructions	
Z Status Bit	
Assigned Working Register Usage	
DSP Data Formats (dsPIC30F and dsPIC33F Devices)	
Accumulator Usage (dsPIC30F and dsPIC33F Devices)	
Accumulator Access (dsPIC30F and dsPIC33F Devices)	
DSP MAC Instructions (dsPIC30F and dsPIC33F Devices)	
DSP Accumulator Instructions (dsPIC30F and dsPIC33F Devices)	
Normalizing the Accumulator with the FBCL Instruction (dsPIC30F and dsPIC33F Devices)	
SECTION 5. INSTRUCTION DESCRIPTIONS	83
Instruction SymbolsInstruction Encoding Field Descriptors Introduction	
· · · · · · · · · · · · · · · · · · ·	
Instruction Description ExampleInstruction Descriptions	
SECTION 6. REFERENCE	357
Instruction Bit Map	
Instruction Set Summary Table	
Revision History	

SECTION 7. INDEX	369
SECTION 8 WORLDWIDE SALES AND SERVICE	37/



# **Section 1. Introduction**

## **HIGHLIGHTS**

This section of the manual contains the following topics:

1.1	Introduction	6
1.2	Manual Objective	6
1.3	Development Support	6
1.4	Style and Symbol Conventions	7
1.5	Instruction Set Symbols	8
1.6	Related Documents	ç

#### 1.1 INTRODUCTION

Microchip Technology's focus is on products that meet the needs of the embedded control market. We are a leading supplier of:

- 8-bit general purpose microcontrollers (PIC® MCUs)
- 16-bit Digital Signal Controllers (dsPIC<sup>®</sup> DSCs)
- · 16-bit and 32-bit Microcontrollers (MCUs)
- · Speciality and standard nonvolatile memory devices
- Security devices (KEELOQ® Security ICs)
- · Application-specific standard products

Please request a Microchip Product Selector Guide for a listing of all the interesting products that we have to offer. This literature can be obtained from your local sales office or downloaded from the Microchip web site (www.microchip.com).

#### 1.2 MANUAL OBJECTIVE

This manual is a software developer's reference for the 16-bit MCU and DSC device families. This manual describes the Instruction Set in detail and also provides general information to assist the user in developing software for the 16-bit MCU and DSC families.

This manual does not include detailed information about the core, peripherals, system integration or device-specific information. The user should refer to the specific device family reference manual for information about the core, peripherals and system integration. For device-specific information, the user should refer to the individual data sheets. The information that can be found in the data sheets includes:

- · Device memory map
- · Device pinout and packaging details
- · Device electrical specifications
- · List of peripherals included on the device

Code examples are given throughout this manual. These examples are valid for any device in the 16-bit MCU and DSC families.

#### 1.3 DEVELOPMENT SUPPORT

Microchip offers a wide range of development tools that allow users to efficiently develop and debug application code. Microchip's development tools can be broken down into four categories:

- · Code generation
- · Hardware/Software debug
- · Device programmer
- Product evaluation boards

Information about the latest tools, product briefs and user guides can be obtained from the Microchip web site (www.microchip.com) or from your local Microchip Sales Office.

Microchip offers other reference tools to speed the development cycle. These include:

- · Application Notes
- · Reference Designs
- · Microchip web site
- Local Sales Offices with Field Application Support
- · Corporate Support Line

The Microchip web site also lists other sites that may be useful references.

#### 1.4 STYLE AND SYMBOL CONVENTIONS

Throughout this document, certain style and font format conventions are used. Most format conventions imply that a distinction should be made for the emphasized text. The MCU industry has many symbols and non-conventional word definitions/abbreviations. Table 1-1 provides a description of the conventions used in this document.

Table 1-1: Document Conventions

To force a bit/register to a value of logic '1'.  To force a bit/register to a value of logic '0'.  1. To force a register/bit to its default state.  2. A condition in which the device places itself after a device Reset
To force a register/bit to its default state.
10 A condition in which the device places itself after a device Deact
<ol> <li>A condition in which the device places itself after a device Reset occurs. Some bits will be forced to '0' (such as interrupt enable bits), while others will be forced to '1' (such as the I/O data direction bits).</li> </ol>
Designates the number 'nnnn' in the hexadecimal number system. These conventions are used in the code examples. For example, 0x013F or 0xA800.
Used to specify a range or the concatenation of registers/bits/pins.  One example is ACCAU:ACCAH:ACCAL, which is the concatenation of three registers to form the 40-bit Accumulator.  Concatenation order (left-right) usually specifies a positional relationship (MSb to LSb, higher to lower).
Specifies bit locations in a particular register.  One example is SR<7:5> (or IPL<2:0>), which specifies the register and associated bits or bit positions.
Indicates the Least Significant or Most Significant bit in a field.
Indicates the Least/Most Significant Byte in a field of bits.
Indicates the least/most significant word in a field of bits.
Used for code examples, binary numbers and for Instruction Mnemonics in the text.
Used for equations and variables.
Used in explanatory text for items called out from a figure, equation or example.
A Note presents information that we want to re-emphasize, either to help you avoid a common pitfall, or make you aware of operating differences between some device family members. In most instances, a Note is used in a shaded box (as illustrated below); however, when referenced in a table, a Note will appear at the bottom of the associated table (see Table 1-2).  Note: This is a Note in a shaded note box.

#### 1.5 INSTRUCTION SET SYMBOLS

The Summary Tables in Section 3.2 "Instruction Set Overview" and Section 6.2 "Instruction Set Summary Table", and the instruction descriptions in Section 5.4 "Instruction Descriptions" utilize the symbols shown in Table 1-2.

Table 1-2: Symbols Used in Instruction Summary Tables and Descriptions

Symbol <sup>(1)</sup>	Description
{ }	Optional field or operation
[text]	The location addressed by text
(text)	The contents of text
#text	The literal defined by text
a ∈ [b, c, d]	"a" must be in the set of [b, c, d]
<n:m></n:m>	Register bit field
{label:}	Optional label name
Acc	Accumulator A or Accumulator B
AWB	Accumulator Write Back
bit4	4-bit wide bit position (0:7 in Byte mode, 0:15 in Word mode)
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address
lit1	1-bit literal (0:1)
lit4	4-bit literal (0:15)
lit5	5-bit literal (0:31)
lit8	8-bit literal (0:255)
lit10	10-bit literal (0:255 in Byte mode, 0:1023 in Word mode)
lit14	14-bit literal (0:16383)
lit16	16-bit literal (0:65535)
lit23	23-bit literal (0:8388607)
Slit4	Signed 4-bit literal (-8:7)
Slit6	Signed 6-bit literal (-32:31) (range is limited to -16:16)
Slit10	Signed 10-bit literal (-512:511)
Slit16	Signed 16-bit literal (-32768:32767)
TOS	Top-of-Stack
Wb	Base working register
Wd	Destination working register (direct and indirect addressing)
Wm, Wn	Working register divide pair (dividend, divisor)
Wm * Wm	Working register multiplier pair (same source register)
Wm * Wn	Working register multiplier pair (different source registers)
Wn	Both source and destination working register (direct addressing)
Wnd	Destination working register (direct addressing)
Wns	Source working register (direct addressing)
WREG	Default working register (assigned to W0)
Ws	Source working register (direct and indirect addressing)
Wx	Source Addressing mode and working register for X data bus prefetch
Wxd	Destination working register for X data bus prefetch
Wy	Source Addressing mode and working register for Y data bus prefetch
Wyd	Destination working register for Y data bus prefetch
wyu	Destination working register for a data bus prefetch

Note 1: The range of each symbol is instruction dependent. Refer to **Section** 5. "Instruction **Descriptions**" for the specific instruction range.

#### 1.6 RELATED DOCUMENTS

Microchip, as well as other sources, offer additional documentation which can aid in your development with 16-bit MCUs and DSCs. These lists contain the most common documentation, but other documents may also be available. Please check the Microchip web site (www.microchip.com) for the latest published technical documentation.

#### 1.6.1 Third-Party Documentation

There are several documents available from third-party sources around the world. Microchip does not review these documents for technical accuracy. However, they may be a helpful source for understanding the operation of Microchip16-bit MCU and DSC devices. Please refer to the Microchip web site (www.microchip.com) for third-party documentation related to the 16-bit MCU and DSC families.



# Section 2. Programmer's Model

## **HIGHLIGHTS**

This section of the manual contains the following topics:

2.1	16-bit MCU and DSC Core Architecture Overview	12
2.2	Programmer's Model	14
2.3	Working Register Array	17
2.4	Default Working Register (WREG)	17
2.5	Software Stack Frame Pointer	18

#### 2.1 16-BIT MCU AND DSC CORE ARCHITECTURE OVERVIEW

This section provides an overview of the 16-bit architecture features and capabilities for the following families of devices:

- · 16-bit Microcontrollers (MCUs):
  - PIC24F
  - PIC24H
- · 16-bit Digital Signal Controllers (DSCs):
  - dsPIC30F
  - dsPIC33F

#### 2.1.1 Features Specific to 16-bit MCU and DSC Core

The core of the 16-bit MCU and DSC devices is a 16-bit (data) modified Harvard architecture with an enhanced instruction set. The core has a 24-bit instruction word, with an 8-bit Op code field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. An instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. The majority of instructions execute in a single cycle.

#### 2.1.1.1 REGISTERS

The 16-bit MCU and DSC devices have sixteen, 16-bit working registers. Each of the working registers can act as a data, address or offset register. The 16th working register (W15) operates as a software Stack Pointer for interrupts and calls.

#### 2.1.1.2 INSTRUCTION SET

The instruction set is almost identical for the 16-bit MCU and DSC architectures. The instruction set includes many Addressing modes and was designed for optimum C compiler efficiency.

#### 2.1.1.3 DATA SPACE ADDRESSING

The data space can be addressed as 32K words or 64 Kbytes. The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary, a feature known as Program Space Visibility (PSV). The program to data space mapping feature lets any instruction access program space as if it were the data space, which is useful for storing data coefficients.

#### 2.1.1.4 ADDRESSING MODES

The core supports Inherent (no operand), Relative, Literal, Memory Direct, Register Direct, Register Indirect and Register Offset Addressing modes. Each instruction is associated with a predefined Addressing mode group, depending upon its functional requirements. As many as 7 Addressing modes are supported for each instruction.

For most instructions, the CPU is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, 3-operand instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

#### 2.1.1.5 ARITHMETIC AND LOGIC UNIT

A high-speed, 17-bit by 17-bit multiplier is included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned, and Mixed mode, 16-bit by 16-bit, or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit Arithmetic Logic Unit (ALU) is enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism, and a selection of iterative divide instructions, to support 32-bit (or 16-bit) divided by 16-bit integer signed and unsigned division. All divide operations require 19 cycles to complete, but are interruptible at any cycle boundary.

#### 2.1.1.6 EXCEPTION PROCESSING

The 16-bit MCU and DSC devices have a vectored exception scheme with support for up to 8 sources of non-maskable traps and up to 118 interrupt sources. In both families, each interrupt source can be assigned to one of seven priority levels.

#### 2.1.2 dsPIC30F and dsPIC33F Features

In addition to the information provided in 2.1.1 "Features Specific to 16-bit MCU and DSC Core", this section describes the DSP enhancements that are available in the dsPIC30F and dsPIC33F families of devices.

#### 2.1.2.1 PROGRAMMING LOOP CONSTRUCTS

Overhead free program loop constructs are supported using the  ${\tt DO}$  instruction, which is interruptible.

#### 2.1.2.2 DSP INSTRUCTION CLASS

The DSP class of instructions are seamlessly integrated into the architecture and execute from a single execution unit.

#### 2.1.2.3 DATA SPACE ADDRESSING

The data space is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operate solely through the X memory AGU, which accesses the entire memory map as one linear data space. The DSP dual source class of instructions operates through the X and Y AGUs, which splits the data address space into two parts. The X and Y data space boundary is arbitrary and device-specific.

#### 2.1.2.4 MODULO AND BIT-REVERSED ADDRESSING

Overhead free circular buffers (modulo addressing) are supported in both X and Y address spaces. The modulo addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports bit-reverse addressing, to greatly simplify input or output data reordering for radix-2 FFT algorithms.

#### 2.1.2.5 DSP ENGINE

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value, up to 16 bits right, or up to 16 bits left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two working registers. This requires that the data space be split for these instructions and linear for all others. This is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

#### 2.1.2.6 EXCEPTION PROCESSING

The dsPIC30F devices have a vectored exception scheme with support for up to 8 sources of non-maskable traps and up to 54 interrupt sources. The dsPIC33F devices have a similar exception scheme, but supports up to 118 interrupt sources. In both families, each interrupt source can be assigned to one of seven priority levels.

#### 2.2 PROGRAMMER'S MODEL

Figure 2-1 through Figure 2-2 show the programmer's model diagrams for the 16-bit MCU and DSC families of devices.

W0/WREG PUSH.S Shadow DIV and MUL W1 Result Registers Legend W2 W3 W4 W5 W6 W7 Working Registers W8 W9 W10 W11 W12 W13 W14/Frame Pointer W15/Stack Pointer **SPLIM** Stack Pointer Limit Register Program Counter 0 TBLPAG Data Table Page Address **PSVPAG** Program Space Visibility Page Address **RCOUNT** REPEAT Loop Counter

CORCON

RA N OV Z C


DC

SRH

IPL2 IPL1

CPU Core Control Register

Status Register



All registers in the programmer's model are memory mapped and can be manipulated directly by the instruction set. A description of each register is provided in Table 2-1.

**Note:** Unless otherwise specified, the Programmer's Model Register Descriptions in Table 2-1 apply to all MCU and DSC device families.

 Table 2-1:
 Programmer's Model Register Descriptions

Register	Description
CORCON	CPU Core Configuration register
PC	23-bit Program Counter
PSVPAG	Program Space Visibility Page Address register
RCOUNT	Repeat Loop Count register
SPLIM	Stack Pointer Limit Value register
SR	ALU and DSP Engine STATUS register
TBLPAG	Table Memory Page Address register
W0-W15	Working register array
ACCA, ACCB <sup>(1)</sup>	40-bit DSP Accumulators
DCOUNT <sup>(1)</sup>	DO Loop Count register
DOEND <sup>(1)</sup>	DO Loop End Address register
DOSTART <sup>(1)</sup>	DO Loop Start Address register

Note 1: This register is only available on dsPIC30F and dsPIC33F devices.

#### 2.3 WORKING REGISTER ARRAY

The 16 working (W) registers can function as data, address or offset registers. The function of a W register is determined by the instruction that accesses it.

Byte instructions, which target the working register array, only affect the Least Significant Byte (LSB) of the target register. Since the working registers are memory mapped, the Least *and* Most Significant Bytes (MSBs) can be manipulated through byte-wide data memory space accesses.

### 2.4 DEFAULT WORKING REGISTER (WREG)

The instruction set can be divided into two instruction types: working register instructions and file register instructions. The working register instructions use the working register array as data values, or as addresses that point to a memory location. In contrast, file register instructions operate on a specific memory address contained in the instruction opcode.

File register instructions that also utilize a working register do not specify the working register that is to be used for the instruction. Instead, a default working register (WREG) is used for these file register instructions. Working register, W0, is assigned to be the WREG. The WREG assignment is not programmable.

#### 2.5 SOFTWARE STACK FRAME POINTER

A frame is a user-defined section of memory in the stack, used by a function to allocate memory for local variables. W14 has been assigned for use as a Stack Frame Pointer with the link (LNK) and unlink (ULNK) instructions. However, if a Stack Frame Pointer and the LNK and ULNK instructions are not used, W14 can be used by any instruction in the same manner as all other W registers. See **4.7.2** "Software Stack Frame Pointer" for detailed information about the Frame Pointer.

#### 2.5.1 Software Stack Pointer

W15 serves as a dedicated Software Stack Pointer, and will be automatically modified by function calls, exception processing and returns. However, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating the Stack Pointer. Refer to **4.7.1** "Software Stack Pointer" for detailed information about the Stack Pointer.

#### 2.5.2 Stack Pointer Limit Register (SPLIM)

The SPLIM is a 16-bit register associated with the Stack Pointer. It is used to prevent the Stack Pointer from overflowing and accessing memory beyond the user allocated region of stack memory. Refer to **4.7.3** "Stack Pointer Overflow" for detailed information about the SPLIM.

# 2.5.3 Accumulator A, Accumulator B (dsPIC30F and dsPIC33F Devices)

Accumulator A (ACCA) and Accumulator B (ACCB) are 40-bit wide registers, utilized by DSP instructions to perform mathematical and shifting operations. Each accumulator is composed of 3 memory mapped registers:

- AccxU (bits 39-32)
- AccxH (bits 31-16)
- AccxL (bits 15-0)

Refer to **4.12 "Accumulator Usage (dsPIC30F and dsPIC33F Devices)"** for details on using ACCA and ACCB.

#### 2.5.4 Program Counter

The Program Counter (PC) is 23 bits wide. Instructions are addressed in the 4M x 24-bit user program memory space by PC<22:1>, where PC<0> is always set to '0' to maintain instruction word alignment and provide compatibility with data space addressing. This means that during normal instruction execution, the PC increments by 2.

Program memory located at 0x800000 and above is utilized for device configuration data, Unit ID and Device ID. This region is not available for user code execution and the PC can not access this area. However, one may access this region of memory using table instructions. For details on accessing the configuration data, Unit ID and Device ID, refer to the specific device family reference manual.

#### 2.5.5 TBLPAG Register

The TBLPAG register is used to hold the upper 8 bits of a program memory address during table read and write operations. Table instructions are used to transfer data between program memory space and data memory space. For details on accessing program memory with the table instructions, refer to the specific device family reference manual.

#### 2.5.6 PSVPAG Register (PIC24F, PIC24H, dsPIC30F and dsPIC33F)

Program space visibility allows the user to map a 32 Kbyte section of the program memory space into the upper 32 Kbytes of data address space. This feature allows transparent access of constant data through instructions that operate on data memory. The PSVPAG register selects the 32 Kbyte region of program memory space that is mapped to the data address space. For details on program space visibility, refer to the specific device family reference manual.

#### 2.5.7 RCOUNT Register

The 14-bit RCOUNT register contains the loop counter for the REPEAT instruction. When a REPEAT instruction is executed, RCOUNT is loaded with the repeat count of the instruction, either "lit14" for the "REPEAT #lit14" instruction, or the contents of Wn for the "REPEAT Wn" instruction. The REPEAT loop will be executed RCOUNT + 1 time.

- **Note 1:** If a REPEAT loop is executing and gets interrupted, RCOUNT may be cleared by the Interrupt Service Routine to break out of the REPEAT loop when the foreground code is re-entered.
  - **2:** Refer to the specific device family reference manual for complete details about REPEAT loops.

#### 2.5.8 DCOUNT Register (dsPIC30F and dsPIC33F Devices)

The 14-bit DCOUNT register contains the loop counter for hardware DO loops. When a DO instruction is executed, DCOUNT is loaded with the loop count of the instruction, either "lit14" for the "DO #lit14, Expr" instruction, or the 14 Least Significant bits of Ws for the "DO Ws, Expr" instruction. The DO loop will be executed DCOUNT + 1 time.

#### 2.5.9 DOSTART Register (dsPIC30F and dsPIC33F Devices)

The DOSTART register contains the starting address for a hardware DO loop. When a DO instruction is executed, DOSTART is loaded with the address of the instruction following the DO instruction. This location in memory is the start of the DO loop. When looping is activated, program execution continues with the instruction stored at the DOSTART address after the last instruction in the DO loop is executed. This mechanism allows for zero overhead looping.

#### 2.5.10 DOEND Register (dsPIC30F and dsPIC33F Devices)

The DOEND register contains the ending address for a hardware DO loop. When a DO instruction is executed, DOEND is loaded with the address specified by the expression in the DO instruction. This location in memory specifies the last instruction in the DO loop. When looping is activated and the instruction stored at the DOEND address is executed, program execution will continue from the DO loop start address (stored in the DOSTART register).

#### 2.5.11 STATUS Register

The 16-bit STATUS register, maintains status information for instructions which have most recently been executed. Operation Status bits exist for MCU operations, loop operations and DSP operations. Additionally, the STATUS register contains the CPU Interrupt Priority Level bits, IPL<2:0>, which are used for interrupt processing.

Depending on the MCU and DSC family, the following register descriptions are provided:

- Register 2-1 for PIC24F and PIC24H devices
- · Register 2-2 for dsPIC30F and dsPIC33F devices

#### 2.5.11.1 MCU ALU STATUS BITS

The MCU operation Status bits are either affected or used by the majority of instructions in the instruction set. Most of the logic, math, rotate/shift and bit instructions modify the MCU Status bits after execution, and the conditional Branch instructions use the state of individual Status bits to determine the flow of program execution. All conditional branch instructions are listed in

#### 4.8 "Conditional Branch Instructions".

The Carry, Zero, Overflow, Negative and Digit Carry (C, Z, OV, N and DC) bits are used to show the immediate status of the MCU ALU. They indicate when an operation has resulted in a Carry, Zero, Overflow, Negative result and Digit Carry, respectively. When a subtract operation is performed, the C flag is used as a Borrow flag.

The Z status bit is a special zero status bit that is useful for extended precision arithmetic. The Z bit functions like a normal Z flag for all instructions except those that use a carry or borrow input (ADDC, CPB, SUBB and SUBBR). See **4.9 "Z Status Bit"** for usage of the Z status bit.

- **Note 1:** All MCU bits are shadowed during execution of the PUSH.S instruction and they are restored on execution of the POP.S instruction.
  - 2: All MCU bits, except the DC flag (which is not in the SRL), are stacked during exception processing (see 4.7.1 "Software Stack Pointer").

#### 2.5.11.2 LOOP STATUS BITS

The REPEAT Active (RA) bit is used to indicate when looping is active. The RA flag indicates that a REPEAT instruction is being executed, and it is only affected by the REPEAT instructions. The RA flag is set to '1' when the instruction being repeated begins execution, and it is cleared when the instruction being repeated completes execution for the last time.

Since the RA flag is also read-only, it may not be directly cleared. However, if a REPEAT or its target instruction is interrupted, the Interrupt Service Routine may clear the RA flag of the SRL, which resides on the stack. This action will disable looping once program execution returns from the Interrupt Service Routine, because the restored RA will be '0'.

#### 2.5.11.2.1 DO Active (DA) bit (dsPIC30F and dsPIC33F Devices)

The DO Active (DA) bit is used to indicate when looping is active. The DO instructions affect the DA flag, which indicates that a DO loop is active. The DA flag is set to '1' when the first instruction of the DO loop is executed, and it is cleared when the last instruction of the loop completes final execution.

The DA flag is read-only. This means that looping may not be initiated by writing a '1' to DA, nor looping may be terminated by writing a '0' to DA. If a DO loop must be terminated prematurely, the EDT bit, CORCON<11>, should be used.

#### 2.5.11.3 DSP ALU STATUS BITS (dsPIC30F AND dsPIC33F DEVICES)

The high byte of the STATUS Register (SRH) is used by the DSP class of instructions, and it is modified when data passes through one of the adders. The SRH provides status information about overflow and saturation for both accumulators. The Saturate A, Saturate B, Overflow A and Overflow B (SA, SB, OA, OB) bits provide individual accumulator status, while the Saturate AB and Overflow AB (SAB, OAB) bits provide combined accumulator status. The SAB and OAB bits provide the software developer efficiency in checking the register for saturation or overflow.

The OA and OB bits are used to indicate when an operation has generated an overflow into the guard bits (bits 32 through 39) of the respective accumulator. This condition can only occur when the processor is in Super Saturation mode, or if saturation is disabled. It indicates that the operation has generated a number which cannot be represented with the lower 31 bits of the accumulator.

The SA and SB bits are used to indicate when an operation has generated an overflow out of the Most Significant bit of the respective accumulator. The SA and SB bits are active, regardless of the Saturation mode (Disabled, Normal or Super) and may be considered "sticky". Namely, once the SA or SB is set to '1', it can only be cleared manually by software, regardless of subsequent DSP operations. When required, it is recommended that the bits be cleared with the BCLR instruction.

For convenience, the OA and OB bits are logically ORed together to form the OAB flag, and the SA and SB bits are logically ORed to form the SAB flag. These cumulative status bits provide efficient overflow and saturation checking when an algorithm is implemented, which utilizes both accumulators. Instead of interrogating the OA and the OB bits independently for arithmetic overflows, a single check of OAB may be performed. Likewise, when checking for saturation, SAB may be examined instead of checking both the SA and SB bits. Note that clearing the SAB flag will clear both the SA and SB bits.

#### 2.5.11.4 INTERRUPT PRIORITY LEVEL STATUS BITS

The three Interrupt Priority Level (IPL) bits of the SRL, SR<7:5>, and the IPL3 bit, CORCON<3>, set the CPU's IPL which is used for exception processing. Exceptions consist of interrupts and hardware traps. Interrupts have a user-defined priority level between 0 and 7, while traps have a fixed priority level between 8 and 15. The fourth Interrupt Priority Level bit, IPL3, is a special IPL bit that may only be read or cleared by the user. This bit is only set when a hardware trap is activated and it is cleared after the trap is serviced.

The CPU's IPL identifies the lowest level exception which may interrupt the processor. The interrupt level of a pending exception must always be greater than the CPU's IPL for the CPU to process the exception. This means that if the IPL is 0, all exceptions at priority Level 1 and above may interrupt the processor. If the IPL is 7, only hardware traps may interrupt the processor.

When an exception is serviced, the IPL is automatically set to the priority level of the exception being serviced, which will disable all exceptions of equal and lower priority. However, since the IPL field is read/write, one may modify the lower three bits of the IPL in an Interrupt Service Routine to control which exceptions may preempt the exception processing. Since the SRL is stacked during exception processing, the original IPL is always restored after the exception is serviced. If required, one may also prevent exceptions from nesting by setting the NSTDIS bit, INTCON1<15>.

**Note:** Refer to the specific device family reference manual for complete details on exception processing.

#### 2.5.12 Core Control Register

For all MCU and DSC devices, the 16-bit CPU Core Control (CORCON) register, is used to set the configuration of the CPU. This register provides the ability to map program space into data space.

In addition to setting CPU modes, the CORCON register contains status information about the IPL<3> status bit, which indicates if a trap exception is being processed.

Depending on the MCU and DSC family, the following CORCON register descriptions are provided:

- Register 2-3 for PIC24F and PIC24H devices
- · Register 2-4 for dsPIC30F and dsPIC33F devices

#### 2.5.12.1 dsPIC30F AND dsPIC33F SPECIFIC BITS

In addition to setting CPU modes, the following features are available through the CORCON register:

- · Set the ACCA and ACCB saturation enable
- · Set the Data Space Write Saturation mode
- · Set the Accumulator Saturation and Rounding modes
- · Set the Multiplier mode for DSP operations
- Terminate DO loops prematurely
- Provide status information about the DO loop nesting level (DL<2:0>)

#### 2.5.13 Shadow Registers

A shadow register is used as a temporary holding register and can transfer its contents to or from the associated host register upon some event. Some of the registers in the programmer's model have a shadow register, which is utilized during the execution of a DO, POP.S, or PUSH.S instruction. Shadow register usage is shown in Table 2-2.

**Note:** The DO instruction is only available in dsPIC30F and dsPIC33F devices.

Table 2-2: Automatic Shadow Register Usage

Location	<sub>DO</sub> (1)	POP.S/PUSH.S
DCOUNT <sup>(1)</sup>	Yes	_
DOSTART <sup>(1)</sup>	Yes	_
DOEND <sup>(1)</sup>	Yes	_
STATUS Register – DC, N, OV, Z and C bits	_	Yes
W0-W3	_	Yes

Note 1: The DO shadow registers are only available in dsPIC30F and dsPIC33F devices.

For dsPIC30F and dsPIC33F devices, since the DCOUNT, DOSTART and DOEND registers are shadowed, the ability to nest DO loops without additional overhead is provided. Since all shadow registers are one register deep, up to one level of DO loop nesting is possible. Further nesting of DO loops is possible in software, with support provided by the DO Loop Nesting Level Status bits (CORCON<10:8>) in the CORCON register.

**Note:** All shadow registers are one register deep and are not directly accessible. Additional shadowing may be performed in software using the software stack.

#### Register 2-1: SR: CPU Status Register (PIC24H and PIC24F Devices)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_	_	_	_	DC
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0>(1,2)		RA	N	OV	Z	С
bit 7							bit 0

**Legend:** U = Unimplemented bit, read as '0'

R = Readable bit W = Writable bit C = Clearable bit

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8 **DC:** MCU ALU Half Carry/Borrow bit

- 1 = A carry-out from the 4th low order bit (for byte-sized data) or 8th low order bit (for word-sized data of the result occurred
- 0 = No carry-out from the 4th low order bit (for byte-sized data) or 8th low order bit (for word-sized data of the result occurred
- bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(1,2)</sup>
  - 111 = CPU Interrupt Priority Level is 7 (15). User interrupts disabled
  - 110 = CPU Interrupt Priority Level is 6 (14)
  - 101 = CPU Interrupt Priority Level is 5 (13)
  - 100 = CPU Interrupt Priority Level is 4 (12)
  - 011 = CPU Interrupt Priority Level is 3 (11)
  - 010 = CPU Interrupt Priority Level is 2 (10)
  - 001 = CPU Interrupt Priority Level is 1 (9)
  - 000 = CPU Interrupt Priority Level is 0 (8)
- bit 4 RA: REPEAT Loop Active bit
  - 1 = REPEAT loop in progress
  - 0 = REPEAT loop not in progress
- bit 3 N: MCU ALU Negative bit
  - 1 = Result was negative
  - 0 = Result was non-negative (zero or positive)
- bit 2 **OV:** MCU ALU Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state.

- 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
- 0 = No overflow occurred
- bit 1 Z: MCU ALU Zero bit
  - 1 = An operation that affects the Z bit has set it at some time in the past
  - 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
- bit 0 C: MCU ALU Carry/Borrow bit
  - 1 = A carry-out from the Most Significant bit of the result occurred
  - 0 = No carry-out from the Most Significant bit of the result occurred
  - Note 1: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
    - 2: The IPL<2:0> status bits are read only when NSTDIS = 1 (INTCON1<15>).

#### Register 2-2: SR: CPU STATUS Register (dsPIC30F and dsPIC33F Devices)

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R-0	R/W-0
OA	OB	SA <sup>(1,2)</sup>	SB <sup>(1,2)</sup>	OAB	SAB <sup>(1,2,3)</sup>	DA <sup>(4)</sup>	DC
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> <sup>(5)</sup>		RA	N	OV	Z <sup>(6)</sup>	С
bit 7							bit 0

•	.e	~	^	n	М	9
_	.0	ч	c		u	1

R = Readable bit W = Writable bit C = Clearable bit
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 OA: Accumulator A Overflow bit

1 = Accumulator A overflowed

0 = Accumulator A has not overflowed

bit 14 OB: Accumulator B Overflow bit

1 = Accumulator B overflowed

0 = Accumulator B has not overflowed

bit 13 SA: Accumulator A Saturation bit<sup>(1,2)</sup>

1 = Accumulator A is saturated or has been saturated at some time

0 = Accumulator A is not saturated

bit 12 SB: Accumulator B Saturation bit<sup>(1,2)</sup>

1 = Accumulator B is saturated or has been saturated at some time

0 = Accumulator B is not saturated

bit 11 OAB: OA || OB Combined Accumulator Overflow bit

1 = Accumulators A or B have overflowed

0 = Neither Accumulators A or B have overflowed

bit 10 SAB: SA || SB Combined Accumulator bit (1,2,3)

1 = Accumulators A or B are saturated or have been saturated at some time in the past

0 = Neither Accumulators A or B are saturated

bit 9 DA: DO Loop Active bit<sup>(4)</sup>

1 = DO loop in progress

0 = DO loop not in progress

bit 8 DC: MCU ALU Half Carry bit

1 = A carry-out from the Most Significant bit of the lower nibble occurred

0 = No carry-out from the Most Significant bit of the lower nibble occurred

Note 1: This bit may be read or cleared, but not set.

2: Once this bit is set, it must be cleared manually by software.

3: Clearing this bit will clear SA and SB.

4: This bit is read-only.

5: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1.

6: Refer to 4.9 "Z Status Bit" for operation with the ADDC, CPB, SUBB and SUBBR instructions.

Register 2-2: bit 7-5	SR: CPU STATUS Register (dsPIC30F and dsPIC33F Devices) (Continued)  IPL<2:0>: Interrupt Priority Level bits <sup>(5)</sup> 111 = CPU Interrupt Priority Level is 7 (15). User interrupts disabled  110 = CPU Interrupt Priority Level is 6 (14)  101 = CPU Interrupt Priority Level is 5 (13)  100 = CPU Interrupt Priority Level is 4 (12)  011 = CPU Interrupt Priority Level is 3 (11)  010 = CPU Interrupt Priority Level is 2 (10)  001 = CPU Interrupt Priority Level is 1 (9)  000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit  1 = REPEAT loop in progress  0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit  1 = The result of the operation was negative  0 = The result of the operation was not negative
bit 2	OV: MCU ALU Overflow bit  1 = Overflow occurred  0 = No overflow occurred
bit 1	<b>Z</b> : MCU ALU Zero bit <sup>(6)</sup> 1 = The result of the operation was zero  0 = The result of the operation was not zero
bit 0	C: MCU ALU Carry/Borrow bit  1 = A carry-out from the Most Significant bit occurred  0 = No carry-out from the Most Significant bit occurred

- Note 1: This bit may be read or cleared, but not set.
  - 2: Once this bit is set, it must be cleared manually by software.
  - 3: Clearing this bit will clear SA and SB.
  - 4: This bit is read-only.
  - 5: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1.
  - **6:** Refer to **4.9 "Z Status Bit"** for operation with the ADDC, CPB, SUBB and SUBBR instructions.

#### Register 2-3: CORCON: Core Control Register (PIC24F and PIC24H Devices)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
_	_	_	_	IPL3 <sup>(1,2)</sup>	PSV	_	_
bit 7							bit 0

Legend: C = Clearable bit R = Readable bit W = Writable bit
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown
U = Unimplemented bit, read as '0'

bit 15-4 **Unimplemented:** Read as '0'

bit 3 IPL3: Interrupt Priority Level 3 Status bit<sup>(1,2)</sup>

 $_1$  = CPU Interrupt Priority Level is 8 or greater (trap exception activated)  $_0$  = CPU Interrupt Priority Level is 7 or less (no trap exception activated)

bit 2 PSV: Program Space Visibility in Data Space Enable bit

1 = Program space visible in data space0 = Program space not visible in data space

bit 1-0 **Unimplemented:** Do not use

Note 1: This bit may be read or cleared, but not set.

2: This bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

#### Register 2-4: CORCON: Core Control Register (dsPIC30F and dsPIC33F Devices)

U	U	U	R/W-0	R(0)/W-0	R-0	R-0	R/W-0
_	_	_	US	EDT <sup>(1)</sup>		DL<2:0> <sup>(2,3)</sup>	
bit 15							bit 8

R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(4,5)</sup>	PSV	RND	IF
bit 7							bit 0

Legend: C = Clearable bit R = Readable bit W = Writable bit
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown
U = Unimplemented bit, read as '0'

bit 15-13 Unimplemented: Do not use

bit 12 US: Unsigned or Signed Multiplier Mode Select bit

1 = Unsigned mode enabled for DSP multiply operations0 = Signed mode enabled for DSP multiply operations

bit 11 EDT: Early DO Loop Termination Control bit<sup>(1)</sup>

1 = Terminate executing DO loop at end of current iteration

0 = No effect

bit 10-8 **DL<2:0>:** DO Loop Nesting Level Status bits<sup>(2,3)</sup>

111 = DO looping is nested at 7 levels 110 = DO looping is nested at 6 levels 110 = DO looping is nested at 5 levels 110 = DO looping is nested at 4 levels 011 = DO looping is nested at 3 levels 010 = DO looping is nested at 2 levels

001 = DO looping is active, but not nested (just 1 level)

000 = DO looping is not active

bit 7 SATA: ACCA Saturation Enable bit

1 = Accumulator A saturation enabled0 = Accumulator A saturation disabled

bit 6 SATB: ACCB Saturation Enable bit

1 = Accumulator B saturation enabled0 = Accumulator B saturation disabled

bit 5 SATDW: Data Space Write from DSP Engine Saturation Enable bit

1 = Data space write saturation enabled0 = Data space write saturation disabled

bit 4 ACCSAT: Accumulator Saturation Mode Select bit

1 = 9.31 saturation (Super Saturation)0 = 1.31 saturation (Normal Saturation)

bit 3 **IPL3**: Interrupt Priority Level 3 Status bit<sup>(4,5)</sup>

1 = CPU Interrupt Priority Level is 8 or greater (trap exception activated)

0 = CPU Interrupt Priority Level is 7 or less (no trap exception activated)

**Note 1:** This bit will always read '0'.

2: DL<2:1> are read-only.

3: The first two levels of DO loop nesting are handled by hardware.

4: This bit may be read or cleared, but not set.

5: This bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

#### Register 2-4: CORCON: Core Control Register (dsPIC30F and dsPIC33F Devices) (Continued)

bit 2 PSV: Program Space Visibility in Data Space Enable bit

1 = Program space visible in data space0 = Program space not visible in data space

bit 1 RND: Rounding Mode Select bit

1 = Biased (conventional) rounding enabled0 = Unbiased (convergent) rounding enabled

bit 0 IF: Integer or Fractional Multiplier Mode Select bit

1 = Integer mode enabled for DSP multiply operations0 = Fractional mode enabled for DSP multiply operations

Note 1: This bit will always read '0'.

2: DL<2:1> are read-only.

3: The first two levels of DO loop nesting are handled by hardware.

4: This bit may be read or cleared, but not set.

5: This bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.



# **Section 3. Instruction Set Overview**

## **HIGHLIGHTS**

This section of the manual contains the following major topics:

3.1	Introduction	30
3.2	Instruction Set Overview	30
3.3	Instruction Set Summary Tables	32

#### 3.1 INTRODUCTION

The 16-bit MCU and DSC instruction set provides a broad suite of instructions, which supports traditional microcontroller applications and a class of instructions, which supports math intensive applications. Since almost all of the functionality of the PIC<sup>®</sup> MCU instruction set has been maintained, this hybrid instruction set allows a friendly DSP migration path for users already familiar with the PIC microcontroller.

#### 3.2 INSTRUCTION SET OVERVIEW

Depending on the device family, the 16-bit MCU and DSC instruction set contains up to 83 instructions, which can be grouped into the functional categories shown in Table 3-1. Table 1-2 defines the symbols used in the instruction summary tables, Table 3-2 through Table 3-11. These tables define the syntax, description, storage and execution requirements for each instruction. Storage requirements are represented in 24-bit instruction words and execution requirements are represented in instruction cycles.

Table 3-1: Instruction Groups

Functional Group	Summary Table	Page Number
Move Instructions	Table 3-2	3-32
Math Instructions	Table 3-3	3-32
Logic Instructions	Table 3-4	3-34
Rotate/Shift Instructions	Table 3-5	3-35
Bit Instructions	Table 3-6	3-36
Compare/Skip Instructions	Table 3-7	3-37
Program Flow Instructions	Table 3-8	3-38
Shadow/Stack Instructions	Table 3-9	3-39
Control Instructions	Table 3-10	3-39
DSP Instructions <sup>(1)</sup>	Table 3-11	3-39

Note 1: DSP instructions are only available in the dsPIC30F and dsPIC33F device families.

Most instructions have several different Addressing modes and execution flows, which require different instruction variants. For instance, depending on the device family, there are up to six unique ADD instructions and each instruction variant has its own instruction encoding. Instruction format descriptions and specific instruction operation are provided in **Section 5**. "Instruction **Descriptions"**. Additionally, a composite alphabetized instruction set table is provided in **Section 6**. "Reference".

#### 3.2.1 Multi-Cycle Instructions

As the instruction summary tables show, most instructions execute in a single cycle, with the following exceptions:

**Note:** The DO and DIVF instructions are only available in the dsPIC30F and dsPIC33F device families.

- Instructions DO, MOV.D, POP.D, PUSH.D, TBLRDH, TBLRDL, TBLWTH and TBLWTL require 2 cycles to execute.
- Instructions DIV.S, DIV.U and DIVF are single-cycle instructions, which should be executed 18 consecutive times as the target of a REPEAT instruction.
- Instructions that change the program counter also require 2 cycles to execute, with the
  extra cycle executed as a NOP. SKIP instruction, which skips over a 2-word instruction,
  requires 3 instruction cycles to execute, with 2 cycles executed as a NOP.
- The RETFIE, RETLW and RETURN are a special case of an instruction that changes the
  program counter. These execute in 3 cycles, unless an exception is pending and then they
  execute in 2 cycles.

**Note:** Instructions that access program memory as data, using Program Space Visibility (PSV), will incur a one or two cycle delay for all 16-bit MCU and DSC devices. When the target instruction of a REPEAT loop accesses program memory as data, only the first execution of the target instruction is subject to the delay. See the specific device family reference manual for details.

#### 3.2.2 Multi-Word Instructions

As defined by Table 3-2: "Move Instructions", almost all instructions consume one instruction word (24 bits), with the exception of the CALL,  $\,$ DO and GOTO instructions, which are Program Flow Instructions, listed in Table 3-8. These instructions require two words of memory because their opcodes embed large literal operands.

#### 3.3 INSTRUCTION SET SUMMARY TABLES

Table 3-2: Move Instructions

	Assembly Syntax	Description	Words	Cycles	Page Number
EXCH	Wns,Wnd	Swap Wns and Wnd	1	1	5-203
MOV	f {,WREG} <sup>(1)</sup>	Move f to destination	1	1	5-233
MOV	WREG, f	Move WREG to f	1	1	5-234
VOM	f,Wnd	Move f to Wnd	1	1	5-235
MOV	Wns,f	Move Wns to f	1	1	5-236
MOV.B	#lit8,Wnd	Move 8-bit literal to Wnd	1	1	5-237
VOM	#lit16,Wnd	Move 16-bit literal to Wnd	1	1	5-238
MOV	[Ws+Slit10],Wnd	Move [Ws + signed 10-bit offset] to Wnd	1	1	5-239
VOM	Wns, [Wd+Slit10]	Move Wns to [Wd + signed 10-bit offset]	1	1	5-240
VOM	Ws,Wd	Move Ws to Wd	1	1	5-241
MOV.D	Ws,Wnd	Move double Ws to Wnd:Wnd + 1	1	2	5-243
MOV.D	Wns,Wd	Move double Wns:Wns + 1 to Wd	1	2	5-243
SWAP	Wn	Wn = byte or nibble swap Wn	1	1	5-340
TBLRDH	Ws,Wd	Read high program word to Wd	1	2	5-341
TBLRDL	Ws,Wd	Read low program word to Wd	1	2	5-343
TBLWTH	Ws,Wd	Write Ws to high program word	1	2	5-345
TBLWTL	Ws,Wd	Write Ws to low program word	1	2	5-347

**Note 1:** When the optional { , WREG} operand is specified, the destination of the instruction is WREG. When { , WREG} is not specified, the destination of the instruction is the file register f.

Table 3-3: Math Instructions

Ass	embly Syntax	Description	Words	Cycles	Page Number
ADD	f {,WREG} <sup>(1)</sup>	Destination = f + WREG	1	1	5-89
ADD	#lit10,Wn	Wn = lit10 + Wn	1	1	5-90
ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	5-91
ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	5-93
ADDC	f {,WREG}(1)	Destination = f + WREG + (C)	1	1	5-98
ADDC	#lit10,Wn	Wn = lit10 + Wn + (C)	1	1	5-99
ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	5-100
ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	5-102
DAW.B	Wn	Wn = decimal adjust Wn	1	1	5-183
DEC	f {,WREG} <sup>(1)</sup>	Destination = f - 1	1	1	5-184
DEC	Ws,Wd	Wd = Ws - 1	1	1	5-185
DEC2	f {,WREG} <sup>(1)</sup>	Destination = f – 2	1	1	5-186
DEC2	Ws,Wd	Wd = Ws - 2	1	1	5-187
DIV.S	Wm, Wn	Signed 16/16-bit integer divide	1	18 <sup>(2)</sup>	5-189
DIV.SD	Wm, Wn	Signed 32/16-bit integer divide	1	18 <sup>(2)</sup>	5-189
DIV.U	Wm, Wn	Unsigned 16/16-bit integer divide	1	18 <sup>(2)</sup>	5-191

**Note 1:** When the optional { , WREG} operand is specified, the destination of the instruction is WREG. When { , WREG} is not specified, the destination of the instruction is the file register f.

<sup>2:</sup> The divide instructions must be preceded with a "REPEAT" #17" instruction, such that they are executed 18 consecutive times.

Table 3-3: Math Instructions (Continued)

Ass	embly Syntax	Description	Words	Cycles	Page Number
DIV.UD	Wm, Wn	Unsigned 32/16-bit integer divide	1	18 <sup>(2)</sup>	5-191
DIVF	Wm, Wn	Signed 16/16-bit fractional divide	1	18 <sup>(2)</sup>	5-193
INC	f {,WREG} <sup>(1)</sup>	Destination = f + 1	1	1	5-212
INC	Ws,Wd	Wd = Ws + 1	1	1	5-213
INC2	f {,WREG} <sup>(1)</sup>	Destination = f + 2	1	1	5-214
INC2	Ws,Wd	Wd = Ws + 2	1	1	5-215
MUL	f	W3:W2 = f * WREG	1	1	5-255
MUL.SS	Wb,Ws,Wnd	{Wnd + 1,Wnd} = signed(Wb) * signed(Ws)	1	1	5-256
MUL.SU	Wb,#lit5,Wnd	{Wnd + 1,Wnd} = signed(Wb) * unsigned(lit5)	1	1	5-258
MUL.SU	Wb,Ws,Wnd	{Wnd + 1,Wnd} = signed(Wb) * unsigned(Ws)	1	1	5-260
MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	5-260
MUL.US	Wb,Ws,Wnd	{Wnd + 1,Wnd} = unsigned(Wb) * signed(Ws)	1	1	5-262
MUL.UU	Wb,Ws,Wnd	{Wnd + 1,Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	5-265
MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	5-264
SE	Ws,Wnd	Wnd = signed-extended Ws	1	1	5-309
SUB	f {,WREG} <sup>(1)</sup>	Destination = f – WREG	1	1	5-319
SUB	#lit10,Wn	Wn = Wn – lit10	1	1	5-320
SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	5-321
SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	5-322
SUBB	f {,WREG} <sup>(1)</sup>	Destination = $f - WREG - (\overline{C})$	1	1	5-325
SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	5-326
SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	5-329
SUBBR	f {,WREG} <sup>(1)</sup>	Destination = WREG – f – $(\overline{C})$	1	1	5-331
SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	5-332
SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	5-334
SUBR	f {,WREG} <sup>(1)</sup>	Destination = WREG – f	1	1	5-336
SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	5-337
SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	5-338
ZE	Ws,Wnd	Wnd = zero-extended Ws	1	1	5-355

**Note 1:** When the optional { , WREG} operand is specified, the destination of the instruction is WREG. When { , WREG} is not specified, the destination of the instruction is the file register f.

<sup>2:</sup> The divide instructions must be preceded with a "REPEAT #17" instruction, such that they are executed 18 consecutive times.

Table 3-4: Logic Instructions

	Assembly Syntax	Description	Words	Cycles	Page Number
AND	f {,WREG} <sup>(1)</sup>	Destination = f .AND. WREG	1	1	5-104
AND	#lit10,Wn	Wn = lit10 .AND. Wn	1	1	5-105
AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	5-106
AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	5-107
CLR	f	f = 0x0000	1	1	5-163
CLR	WREG	WREG = 0x0000	1	1	5-163
CLR	Wd	Wd = 0x0000	1	1	5-164
COM	f {,WREG} <sup>(1)</sup>	Destination = f	1	1	5-168
COM	Ws,Wd	Wd = Ws	1	1	5-169
IOR	f {,WREG} <sup>(1)</sup>	Destination = f .IOR. WREG	1	1	5-216
IOR	#lit10,Wn	Wn = lit10 .IOR. Wn	1	1	5-217
IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	5-218
IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	5-219
NEG	f {,WREG} <sup>(1)</sup>	Destination = $\bar{f}$ + 1	1	1	5-267
NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	5-268
SETM	f	f = 0xFFFF	1	1	5-310
SETM	WREG	WREG = 0xFFFF	1	1	5-310
SETM	Wd	Wd = 0xFFFF	1	1	5-311
XOR	f {,WREG} <sup>(1)</sup>	Destination = f .XOR. WREG	1	1	5-350
XOR	#lit10,Wn	Wn = lit10 .XOR. Wn	1	1	5-351
XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	5-352
XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	5-353

**Note 1:** When the optional { , WREG} operand is specified, the destination of the instruction is WREG. When { , WREG} is not specified, the destination of the instruction is the file register f.

Table 3-5: Rotate/Shift Instructions

Assembly Syntax		Description	Words	Cycles	Page #
ASR	f {,WREG} <sup>(1)</sup>	Destination = arithmetic right shift f	1	1	5-109
ASR	Ws,Wd	Wd = arithmetic right shift Ws	1	1	5-111
ASR	Wb,#lit4,Wnd	Wnd = arithmetic right shift Wb by lit4	1	1	5-113
ASR	Wb,Wns,Wnd	Wnd = arithmetic right shift Wb by Wns	1	1	5-114
LSR	f {,WREG} <sup>(1)</sup>	Destination = logical right shift f	1	1	5-224
LSR	Ws,Wd	Wd = logical right shift Ws	1	1	5-225
LSR	Wb,#lit4,Wnd	Wnd = logical right shift Wb by lit4	1	1	5-227
LSR	Wb,Wns,Wnd	Wnd = logical right shift Wb by Wns	1	1	5-228
RLC	f {,WREG} <sup>(1)</sup>	Destination = rotate left through Carry f	1	1	5-293
RLC	Ws,Wd	Wd = rotate left through Carry Ws	1	1	5-294
RLNC	f {,WREG} <sup>(1)</sup>	Destination = rotate left (no Carry) f	1	1	5-296
RLNC	Ws,Wd	Wd = rotate left (no Carry) Ws	1	1	5-297
RRC	f {,WREG} <sup>(1)</sup>	Destination = rotate right through Carry f	1	1	5-299
RRC	Ws,Wd	Wd = rotate right through Carry Ws	1	1	5-300
RRNC	f {,WREG} <sup>(1)</sup>	Destination = rotate right (no Carry) f	1	1	5-302
RRNC	Ws,Wd	Wd = rotate right (no Carry) Ws	1	1	5-303
SL	f {,WREG} <sup>(1)</sup>	Destination = left shift f	1	1	5-314
SL	Ws,Wd	Wd = left shift Ws	1	1	5-315
SL	Wb,#lit4,Wnd	Wnd = left shift Wb by lit4	1	1	5-317
SL	Wb,Wns,Wnd	Wnd = left shift Wb by Wns	1	1	5-318

Note 1: When the optional  $\{ , \mathtt{WREG} \}$  operand is specified, the destination of the instruction is WREG. When  $\{ , \mathtt{WREG} \}$  is not specified, the destination of the instruction is the file register f.

Table 3-6: Bit Instructions

Assembly Syntax		Description	Words	Cycles	Page Number
BCLR	f,#bit4	Bit clear f	1	1	5-115
BCLR	Ws,#bit4	Bit clear Ws	1	1	5-116
BSET	f,#bit4	Bit set f	1	1	5-140
BSET	Ws,#bit4	Bit set Ws	1	1	5-141
BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	5-142
BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	5-142
BTG	f,#bit4	Bit toggle f	1	1	5-144
BTG	Ws,#bit4	Bit toggle Ws	1	1	5-145
BTST	f,#bit4	Bit test f	1	1	5-153
BTST.C	Ws,#bit4	Bit test Ws to C	1	1	5-154
BTST.Z	Ws,#bit4	Bit test Ws to Z	1	1	5-154
BTST.C	Ws,Wb	Bit test Ws <wb> to C</wb>	1	1	5-155
BTST.Z	Ws,Wb	Bit test Ws <wb> to Z</wb>	1	1	5-155
BTSTS	f,#bit4	Bit test f then set f	1	1	5-157
BTSTS.C	Ws,#bit4	Bit test Ws to C then set Ws	1	1	5-158
BTSTS.Z	Ws,#bit4	Bit test Ws to Z then set Ws	1	1	5-158
FBCL	Ws,Wnd	Find bit change from left (MSb) side	1	1	5-204
FF1L	Ws,Wnd	Find first one from left (MSb) side	1	1	5-206
FF1R	Ws,Wnd	Find first one from right (LSb) side	1	1	5-208

Table 3-7: Compare/Skip Instructions

,	Assembly Syntax	Description	Words	Cycles <sup>(1)</sup>	Page Number
BTSC	f,#bit4	Bit test f, skip if clear	1	1 (2 or 3)	5-146
BTSC	Ws,#bit4	Bit test Ws, skip if clear	1	1 (2 or 3)	5-148
BTSS	f,#bit4	Bit test f, skip if set	1	1 (2 or 3)	5-150
BTSS	Ws,#bit4	Bit test Ws, skip if set	1	1 (2 or 3)	5-151
CP	f	Compare (f – WREG)	1	1	5-170
CP	Wb,#lit5	Compare (Wb – lit5)	1	1	5-171
CP	Wb,Ws	Compare (Wb – Ws)	1	1	5-172
CP0	f	Compare (f – 0x0000)	1	1	5-173
CP0	Ws	Compare (Ws – 0x0000)	1	1	5-174
СРВ	f	Compare with Borrow (f – WREG – $\overline{C}$ )	1	1	5-175
СРВ	Wb,#lit5	Compare with Borrow (Wb – lit5 – $\overline{C}$ )	1	1	5-176
СРВ	Wb,Ws	Compare with Borrow (Wb – Ws – $\overline{C}$ )	1	1	5-177
CPSEQ	Wb, Wn	Compare (Wb – Wn), skip if =	1	1 (2 or 3)	5-179
CPSGT	Wb, Wn	Compare (Wb – Wn), skip if >	1	1 (2 or 3)	5-180
CPSLT	Wb, Wn	Compare (Wb – Wn), skip if <	1	1 (2 or 3)	5-181
CPSNE	Wb, Wn	Compare (Wb – Wn), skip if ≠	1	1 (2 or 3)	5-182

**Note 1:** Conditional skip instructions execute in 1 cycle if the skip is not taken, 2 cycles if the skip is taken over a one-word instruction and 3 cycles if the skip is taken over a two-word instruction.

# 16-bit MCU and DSC Programmer's Reference Manual

Table 3-8: Program Flow Instructions

Asser	nbly Syntax	Description	Words	Cycles	Page Number
BRA	Expr	Branch unconditionally	1	2	5-117
BRA	Wn	Computed branch	1	2	5-118
BRA	C,Expr	Branch if Carry (no Borrow)	1	1 (2) <sup>(1)</sup>	5-119
BRA	GE,Expr	Branch if greater than or equal	1	1 (2) <sup>(1)</sup>	5-121
BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2) <sup>(1)</sup>	5-122
BRA	GT,Expr	Branch if greater than	1	1 (2) <sup>(1)</sup>	5-123
BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2) <sup>(1)</sup>	5-124
BRA	LE,Expr	Branch if less than or equal	1	1 (2) <sup>(1)</sup>	5-125
BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2) <sup>(1)</sup>	5-126
BRA	LT,Expr	Branch if less than	1	1 (2) <sup>(1)</sup>	5-127
BRA	LTU, Expr	Branch if unsigned less than	1	1 (2) <sup>(1)</sup>	5-128
BRA	N,Expr	Branch if Negative	1	1 (2) <sup>(1)</sup>	5-129
BRA	NC,Expr	Branch if not Carry (Borrow)	1	1 (2) <sup>(1)</sup>	5-130
BRA	NN,Expr	Branch if not Negative	1	1 (2) <sup>(1)</sup>	5-131
BRA	NOV, Expr	Branch if not Overflow	1	1 (2) <sup>(1)</sup>	5-132
BRA	NZ,Expr	Branch if not Zero	1	1 (2) <sup>(1)</sup>	5-133
BRA	OA,Expr	Branch if Accumulator A Overflow	1	1 (2) <sup>(1)</sup>	5-134
BRA	OB,Expr	Branch if Accumulator B Overflow	1	1 (2) <sup>(1)</sup>	5-135
BRA	OV,Expr	Branch if Overflow	1	1 (2) <sup>(1)</sup>	5-136
BRA	SA,Expr	Branch if Accumulator A Saturate	1	1 (2) <sup>(1)</sup>	5-137
BRA	SB,Expr	Branch if Accumulator B Saturate	1	1 (2) <sup>(1)</sup>	5-138
BRA	Z,Expr	Branch if Zero	1	1 (2) <sup>(1)</sup>	5-139
CALL	Expr	Call subroutine	2	2	5-159
CALL	Wn	Call indirect subroutine	1	2	5-161
DO	#lit14,Expr <sup>(3)</sup>	Do code through PC + Expr, (lit14 + 1) times	2	2	5-195
DO	Wn, Expr(3)	Do code through PC + Expr, (Wn + 1) times	2	2	5-197
GOTO	Expr	Go to address	2	2	5-210
GOTO	Wn	Go to address indirectly	1	2	5-211
RCALL	Expr	Relative call	1	2	5-281
RCALL	Wn	Computed call	1	2	5-283
REPEAT	#lit14	Repeat next instruction (lit14 + 1) times	1	1	5-285
REPEAT	Wn	Repeat next instruction (Wn + 1) times	1	1	5-286
RETFIE		Return from interrupt enable	1	3 (2) <sup>(2)</sup>	5-290
RETLW	#lit10,Wn	Return with lit10 in Wn	1	3 (2) <sup>(2)</sup>	5-291
RETURN		Return from subroutine	1	3 (2) <sup>(2)</sup>	5-292

Note 1: Conditional branch instructions execute in 1 cycle if the branch is not taken, or 2 cycles if the branch is taken.

<sup>2:</sup> RETURN instructions execute in 3 cycles, but if an exception is pending, they execute in 2 cycles.

<sup>3:</sup> This instruction is only available in dsPIC30F and dsPIC33F devices.

Table 3-9: Shadow/Stack Instructions

Asser	mbly Syntax	Description	Words	Cycles	Page Number
LNK	#lit14	Link Frame Pointer	1	1	5-223
POP	f	POP TOS to f	1	1	5-272
POP	Wd	POP TOS to Wd	1	1	5-273
POP.D	Wnd	Double POP from TOS to Wnd:Wnd + 1	1	2	5-274
POP.S		POP shadow registers	1	1	5-275
PUSH	f	PUSH f to TOS	1	1	5-276
PUSH	Ws	PUSH Ws to TOS	1	1	5-277
PUSH.D	Wns	PUSH double Wns:Wns + 1 to TOS	1	2	5-278
PUSH.S		PUSH shadow registers	1	1	5-279
ULNK		Unlink Frame Pointer	1	1	5-349

Table 3-10: Control Instructions

Assembly Syntax		Description	Words	Cycles	Page Number
CLRWDT		Clear Watchdog Timer	1	1	5-167
DISI	#lit14	Disable interrupts for (lit14 + 1) instruction cycles	1	1	5-188
NOP		No operation	1	1	5-270
NOPR		No operation	1	1	5-271
PWRSAV	#lit1	Enter Power-saving mode lit1	1	1	5-280
RESET		Software device Reset	1	1	5-288

Table 3-11: DSP Instructions (dsPIC30F and dsPIC33F Devices)

	Assembly Syntax	Description	Words	Cycles	Page Number
ADD	Acc	Add accumulators	1	1	5-95
ADD	Ws,#Slit4,Acc	16-bit signed add to Acc	1	1	5-96
CLR	Acc, Wx, Wxd, Wy, Wyd, AWB	Clear Acc	1	1	5-165
ED	Wm*Wm, Acc, Wx, Wy, Wxd	Euclidean distance (no accumulate)	1	1	5-199
EDAC	Wm*Wm, Acc, Wx, Wy, Wxd	Euclidean distance	1	1	5-201
LAC	Ws,#Slit4,Acc	Load Acc	1	1	5-221
MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB	Multiply and accumulate	1	1	5-229
MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and accumulate	1	1	5-231
MOVSAC	Acc, Wx, Wxd, Wy, Wyd, AWB	Move Wx to Wxd and Wy to Wyd	1	1	5-245
MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wn by Wm to Acc	1	1	5-247
MPY	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd	Square to Acc	1	1	5-249
MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wn by Wm) to Acc	1	1	5-251
MSC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB	Multiply and subtract from Acc	1	1	5-253
NEG	Acc	Negate Acc	1	1	5-269
SAC	Acc, #Slit4, Wd	Store Acc	1	1	5-305
SAC.R	Acc,#Slit4,Wd	Store rounded Acc	1	1	5-307
SFTAC	Acc,#Slit6	Arithmetic shift Acc by Slit6	1	1	5-312
SFTAC	Acc, Wn	Arithmetic shift Acc by (Wn)	1	1	5-313
SUB	Acc	Subtract accumulators	1	1	5-324

16-bit MCU and I	<b>OSC Program</b>	nmer's Refe	rence Manu	ual
NOTES	:			



# **Section 4. Instruction Set Details**

### **HIGHLIGHTS**

This section of the manual contains the following major topics:

4.1	Data Addressing Modes	42
4.2	Program Addressing Modes	51
4.3	Instruction Stalls	52
4.4	Byte Operations	54
4.5	Word Move Operations	56
4.6	Using 10-bit Literal Operands	59
4.7	Software Stack Pointer and Frame Pointer	60
4.8	Conditional Branch Instructions	65
4.9	Z Status Bit	66
4.10	Assigned Working Register Usage	67
4.11	DSP Data Formats (dsPIC30F and dsPIC33F Devices)	70
4.12	Accumulator Usage (dsPIC30F and dsPIC33F Devices)	72
4.13	Accumulator Access (dsPIC30F and dsPIC33F Devices)	73
4.14	DSP MAC Instructions (dsPIC30F and dsPIC33F Devices)	74
4.15	DSP Accumulator Instructions (dsPIC30F and dsPIC33F Devices)	78
4.16	Scaling Data with the FBCL Instruction (dsPIC30F and dsPIC33F Devices)	79
4.17	Normalizing the Accumulator with the FBCL Instruction (dsPIC30F and dsPIC33F	
	Devices)	81

#### 4.1 DATA ADDRESSING MODES

The 16-bit MCU and DSC devices support three native Addressing modes for accessing data memory, along with several forms of immediate addressing. Data accesses may be performed using file register, register direct or register indirect addressing, and immediate addressing allows a fixed value to be used by the instruction.

File register addressing provides the ability to operate on data stored in the lower 8K of data memory (Near RAM), and also move data between the working registers and the entire 64K data space. Register direct addressing is used to access the 16 memory mapped working registers, W0:W15. Register indirect addressing is used to efficiently operate on data stored in the entire 64K data space, using the contents of the working registers as an effective address. Immediate addressing does not access data memory, but provides the ability to use a constant value as an instruction operand. The address range of each mode is summarized in Table 4-1.

Table 4-1: 16-Bit MCU and DSC Addressing Modes

Addressing Mode	Address Range
File Register	0x0000-0x1FFF (see Note)
Register Direct	0x0000-0x001F (working register array W0:W15)
Register Indirect	0x0000-0xFFFF
Immediate	N/A (constant value)

Note: The address range for the File Register MOV is 0x0000-0xFFFE.

#### 4.1.1 File Register Addressing

File register addressing is used by instructions which use a predetermined data address as an operand for the instruction. The majority of instructions that support file register addressing provide access to the lower 8 Kbytes of data memory, which is called the Near RAM. However, the MOV instruction provides access to all 64 Kbytes of memory using file register addressing. This allows the loading of the data from any location in data memory to any working register, and store the contents of any working register to any location in data memory. It should be noted that file register addressing supports both byte and word accesses of data memory, with the exception of the MOV instruction, which accesses all 64K of memory as words. Examples of file register addressing are shown in Example 4-1.

Most instructions, which support file register addressing, perform an operation on the specified file register and the default working register WREG (see **2.4** "Default Working Register (WREG)"). If only one operand is supplied in the instruction, WREG is an implied operand and the operation results are stored back to the file register. In these cases, the instruction is effectively a read-modify-write instruction. However, when both the file register and WREG are specified in the instruction, the operation results are stored in WREG and the contents of the file register are unchanged. Sample instructions which show the interaction between the file register and WREG are shown in Example 4-2.

**Note:** Instructions which support file register addressing use 'f' as an operand in the instruction summary tables of **Section 3. "Instruction Set Overview"**.

#### Example 4-1: File Register Addressing

```
DEC 0x1000 ; decrement data stored at 0x1000

Before Instruction:

Data Memory 0x1000 = 0x5555

After Instruction:

Data Memory 0x1000 = 0x5554

MOV 0x27FE, W0 ; move data stored at 0x27FE to W0

Before Instruction:

W0 = 0x5555

Data Memory 0x27FE = 0x1234

After Instruction:

W0 = 0x1234

Data Memory 0x27FE = 0x1234
```

#### Example 4-2: File Register Addressing and WREG

```
AND
            0x1000
                            ; AND 0x1000 with WREG, store to 0x1000
Before Instruction:
    W0 (WREG) = 0x332C
    Data Memory 0x1000 = 0x5555
After Instruction:
    W0 (WREG) = 0x332C
    Data Memory 0x1000 = 0x1104
    AND
            0x1000, WREG ; AND 0x1000 with WREG, store to WREG
Before Instruction:
    WO (WREG) = 0x332C
    Data Memory 0x1000 = 0x5555
After Instruction:
    W0 (WREG) = 0x1104
    Data Memory 0x1000 = 0x5555
```

#### 4.1.2 Register Direct Addressing

Register direct addressing is used to access the contents of the 16 working registers (W0:W15). The Register Direct Addressing mode is fully orthogonal, which allows any working register to be specified for any instruction that uses register direct addressing, and it supports both byte and word accesses. Instructions which employ register direct addressing use the contents of the specified working register as data to execute the instruction, therefore this Addressing mode is useful only when data already resides in the working register core. Sample instructions which utilize register direct addressing are shown in Example 4-3.

Another feature of register direct addressing is that it provides the ability for dynamic flow control. Since variants of the DO and REPEAT instruction support register direct addressing, flexible looping constructs may be generated using these instructions.

Instructions which must use register direct addressing, use the symbols Wb, Wn, Wns and Wnd in the summary tables of **Section 3. "Instruction Set Overview"**. Commonly, register direct addressing may also be used when register indirect addressing may be used. Instructions which use register indirect addressing, use the symbols Wd and Ws in the summary tables of **Section 3. "Instruction Set Overview"**.

Note:

Example 4-3: Register Direct Addressing

```
EXCH
            W2, W3
                              ; Exchange W2 and W3
Before Instruction:
   W2 = 0x3499
   W3 = 0x003D
After Instruction:
   W2 = 0x003D
   W3 = 0x3499
   IOR
            #0x44, W0
                             ; Inclusive-OR 0x44 and W0
Before Instruction:
   W0 = 0x9C2E
After Instruction:
   W0 = 0x9C6E
            W6, W7, W8
                             ; Shift left W6 by W7, and store to W8
Before Instruction:
   W6 = 0x000C
   W7 = 0 \times 0.008
   W8 = 0x1234
After Instruction:
   W6 = 0 \times 0000C
   W7 = 0x0008
   W8 = 0x0C00
```

#### 4.1.3 Register Indirect Addressing

Register indirect addressing is used to access any location in data memory by treating the contents of a working register as an Effective Address (EA) to data memory. Essentially, the contents of the working register become a pointer to the location in data memory which is to be accessed by the instruction.

This Addressing mode is powerful, because it also allows one to modify the contents of the working register, either before or after the data access is made, by incrementing or decrementing the EA. By modifying the EA in the same cycle that an operation is being performed, register indirect addressing allows for the efficient processing of data that is stored sequentially in memory. The modes of indirect addressing supported by the 16-bit MCU and DSC devices are shown in Table 4-2.

Table 4-2: Indirect Addressing Modes

Indirect Mode	Syntax	Function (Byte Instruction)	Function (Word Instruction)	Description
No Modification	[Wn]	EA = [Wn]	EA = [Wn]	The contents of Wn forms the EA.
Pre-Increment	[++Wn]	EA = [Wn + = 1]	EA = [Wn + = 2]	Wn is pre-incremented to form the EA.
Pre-Decrement	[Wn]	EA = [Wn - = 1]	EA = [Wn - = 2]	Wn is pre-decremented to form the EA.
Post-Increment	[Wn++]	EA = [Wn] + = 1	EA = [Wn] + = 2	The contents of Wn forms the EA, then Wn is post-incremented.
Post-Decrement	[Wn]	EA = [Wn] - = 1	EA = [Wn] - = 2	The contents of Wn forms the EA, then Wn is post-decremented.
Register Offset	[Wn+Wb]	EA = [Wn + Wb]	EA = [Wn + Wb]	The sum of Wn and Wb forms the EA. Wn and Wb are not modified.

Table 4-2 shows that four Addressing modes modify the EA used in the instruction, and this allows the following updates to be made to the working register: post-increment, post-decrement, pre-increment and pre-decrement. Since all EAs must be given as byte addresses, support is provided for Word mode instructions by scaling the EA update by 2. Namely, in Word mode, pre/post-decrements subtract 2 from the EA stored in the working register, and pre/post-increments add 2 to the EA. This feature ensures that after an EA modification is made, the EA will point to the next adjacent word in memory. Example 4-4 shows how indirect addressing may be used to update the EA.

Table 4-2 also shows that the Register Offset mode addresses data which is offset from a base EA stored in a working register. This mode uses the contents of a second working register to form the EA by adding the two specified working registers. This mode does not scale for Word mode instructions, but offers the complete offset range of 64 Kbytes. Note that neither of the working registers used to form the EA are modified. Example 4-5 shows how register offset indirect addressing may be used to access data memory.

Note:

The MOV with offset instructions (see pages 5-239 and 5-240) provides a literal addressing offset ability to be used with indirect addressing. In these instructions, the EA is formed by adding the contents of a working register to a signed 10-bit literal. Example 4-6 shows how these instructions may be used to move data to and from the working register array.

#### Example 4-4: Indirect Addressing with Effective Address Update

```
MOV.B
           [W0++], [W13--]
                                   ; byte move [W0] to [W13]
                                   ; post-inc W0, post-dec W13
Before Instruction:
   W0 = 0x2300
   W13 = 0x2708
   Data Memory 0x2300 = 0x7783
   Data Memory 0x2708 = 0x904E
After Instruction:
   W0 = 0x2301
   W13 = 0x2707
   Data Memory 0x2300 = 0x7783
   Data Memory 0x2708 = 0x9083
   ADD
           W1, [--W5], [++W8]
                                  ; pre-dec W5, pre-inc W8
                                   ; add W1 to [W5], store in [W8]
Before Instruction:
   W1 = 0x0800
   W5 = 0x2200
   W8 = 0x2400
   Data Memory 0x21FE = 0x7783
   Data Memory 0x2402 = 0xAACC
After Instruction:
   W1 = 0x0800
   W5 = 0x21FE
   W8 = 0x2402
   Data Memory 0x21FE = 0x7783
   Data Memory 0x2402 = 0x7F83
```

#### Example 4-5: Indirect Addressing with Register Offset

```
MOV.B [W0+W1], [W7++] ; byte move [W0+W1] to W7, post-inc W7
Before Instruction:
   W0 = 0x2300
   W1 = 0x01FE
   W7 = 0x1000
   Data Memory 0x24FE = 0x7783
   Data Memory 0x1000 = 0x11DC
After Instruction:
   W0 = 0x2300
   W1 = 0x01FE
   W7 = 0x1001
   Data Memory 0x24FE = 0x7783
   Data Memory 0x1000 = 0x1183
                            ; load ACCA with [W0+W8]
           [W0+W8], A
   LAC
                                  ; (sign-extend and zero-backfill)
Before Instruction:
   W0 = 0 \times 2344
   W8 = 0x0008
   ACCA = 0x00 7877 9321
   Data Memory 0x234C = 0xE290
After Instruction:
   W0 = 0x2344
   W8 = 0x0008
   ACCA = 0xFF E290 0000
   Data Memory 0x234C = 0xE290
```

#### Example 4-6: Move with Literal Offset Instructions

```
[W0+0x20], W1
                                 ; move [W0+0x20] to W1
Before Instruction:
   W0 = 0x1200
   W1 = 0x01FE
   Data Memory 0x1220 = 0xFD27
After Instruction:
   W0 = 0x1200
   W1 = 0xFD27
   Data Memory 0x1220 = 0xFD27
           W4, [W8-0x300] ; move W4 to [W8-0x300]
Before Instruction:
   W4 = 0x3411
   W8 = 0x2944
   Data Memory 0x2644 = 0xCB98
After Instruction:
   W4 = 0 \times 3411
   W8 = 0x2944
   Data Memory 0x2644 = 0x3411
```

#### 4.1.3.1 REGISTER INDIRECT ADDRESSING AND THE INSTRUCTION SET

The Addressing modes presented in Table 4-2 demonstrate the Indirect Addressing mode capability of the 16-bit MCU and DSC devices. Due to operation encoding and functional considerations, not every instruction which supports indirect addressing supports all modes shown in Table 4-2. The majority of instructions which use indirect addressing support the No Modify, Pre-Increment, Pre-Decrement, Post-Increment and Post-Decrement Addressing modes. The MOV instructions, and several accumulator-based DSP instructions (dsPIC30F and dsPIC33F devices only), are also capable of using the Register Offset Addressing mode.

**Note:** Instructions which use register indirect addressing use the operand symbols Wd and Ws in the summary tables of **Section 3. "Instruction Set Overview"**.

# 4.1.3.2 DSP MAC INDIRECT ADDRESSING MODES (dsPIC30F AND dsPIC33F DEVICES)

A special class of Indirect Addressing modes is utilized by the DSP MAC instructions. As is described later in **4.14** "DSP MAC Instructions (dsPIC30F and dsPIC33F Devices)", the DSP MAC class of instructions are capable of performing two fetches from memory using effective addressing. Since DSP algorithms frequently demand a broader range of address updates, the Addressing modes offered by the DSP MAC instructions provide greater range in the size of the effective address update which may be made. Table 4-3 shows that both X and Y prefetches support Post-Increment and Post-Decrement Addressing modes, with updates of 2, 4 and 6 bytes. Since DSP instructions only execute in Word mode, no provisions are made for odd sized EA updates.

Table 4-3: DSP MAC Indirect Addressing Modes

X Memory	Y Memory
EA = [Wx]	EA = [Wy]
EA = [Wx] + = 2	EA = [Wy] + = 2
EA = [Wx] + = 4	EA = [Wy] + = 4
EA = [Wx] + = 6	EA = [Wy] + = 6
EA = [Wx] - = 2	EA = [Wy] -= 2
EA = [Wx] - = 4	EA = [Wy] - = 4
EA = [Wx] - = 6	EA = [Wy] -= 6
EA = [W9 + W12]	EA = [W11 + W12]
	EA = [Wx] EA = [Wx] + = 2 EA = [Wx] + = 4 EA = [Wx] + = 6 EA = [Wx] - = 2 EA = [Wx] - = 4 EA = [Wx] - = 6

Note: As described in 4.14 "DSP MAC Instructions (dsPIC30F and dsPIC33F Devices)", only W8 and W9 may be used to access X Memory, and only W10 and W11 may be used to access Y Memory.

# 4.1.3.3 MODULO AND BIT-REVERSED ADDRESSING MODES (dsPIC30F AND dsPIC33F DEVICES)

The 16-bit DSC architecture provides support for two special Register Indirect Addressing modes, which are commonly used to implement DSP algorithms. Modulo (or circular) addressing provides an automated means to support circular data buffers in X and/or Y memory. Modulo buffers remove the need for software to perform address boundary checks, which can improve the performance of certain algorithms. Similarly, bit-reversed addressing allows one to access the elements of a buffer in a nonlinear fashion. This Addressing mode simplifies data re-ordering for radix-2 FFT algorithms and provides a significant reduction in FFT processing time.

Both of these Addressing modes are powerful features of the dsPIC30F and dsPIC33F architectures, which can be exploited by any instruction that uses indirect addressing. Refer to the specific device family reference manual for details on using modulo and bit-reversed addressing.

### 16-bit MCU and DSC Programmer's Reference Manual

#### 4.1.4 Immediate Addressing

In immediate addressing, the instruction encoding contains a predefined constant operand, which is used by the instruction. This Addressing mode may be used independently, but it is more frequently combined with the File Register, Direct and Indirect Addressing modes. The size of the immediate operand which may be used varies with the instruction type. Constants of size 1-bit (#lit1), 4-bit (#bit4, #lit4 and #Slit4), 5-bit (#lit5), 6-bit (#Slit6), 8-bit (#lit8), 10-bit (#lit10 and #Slit10), 14-bit (#lit14) and 16-bit (#lit16) may be used. Constants may be signed or unsigned and the symbols #Slit4, #Slit6 and #Slit10 designate a signed constant. All other immediate constants are unsigned. Table 4-4 shows the usage of each immediate operand in the instruction set.

**Note:** The 6-bit (#Slit6) operand is only available in dsPIC30F and dsPIC33F devices.

Table 4-4: Immediate Operands in the Instruction Set

Operand	Instruction Usage
#lit1	PWRSAV
#bit4	BCLR, BSET, BTG, BTSC, BTSS, BTST, BTST.C, BTST.Z, BTSTS, BTSTS.C, BTSTS.Z
#lit4	ASR, LSR, SL
#Slit4	ADD, LAC, SAC, SAC.R
#lit5	ADD, ADDC, AND, CP, CPB, IOR, MUL.SU, MUL.UU, SUB, SUBB, SUBBR, SUBR, XOR
#Slit6 <sup>(1)</sup>	SFTAC
#lit8	MOV.B, CP, CPB
#lit10	ADD, ADDC, AND, CP, CPB, IOR, RETLW, SUB, SUBB, XOR
#Slit10	MOV
#lit14	DISI, DO <sup>(1)</sup> , LNK, REPEAT
#lit16	MOV

Note 1: This operand or instruction is only available in dsPIC30F and dsPIC33F devices.

The syntax for immediate addressing requires that the number sign (#) must immediately precede the constant operand value. The "#" symbol indicates to the assembler that the quantity is a constant. If an out-of-range constant is used with an instruction, the assembler will generate an error. Several examples of immediate addressing are shown in Example 4-7.


#### Example 4-7: Immediate Addressing

```
PWRSAV #1
                               ; Enter IDLE mode
   ADD.B #0x10, W0
                               ; Add 0x10 to W0 (byte mode)
Before Instruction:
W0 = 0x12A9
After Instruction:
W0 = 0x12B9
   XOR
           WO, #1, [W1++]
                              ; Exclusive-OR W0 and 0x1
                               ; Store the result to [W1]
                               ; Post-increment W1
Before Instruction:
W0 = 0xFFFF
W1 = 0x0890
Data Memory 0x0890 = 0x0032
After Instruction:
W0 = 0xFFFF
W1 = 0x0892
Data Memory 0x0890 = 0xFFFE
```


#### 4.1.5 Data Addressing Mode Tree

The Data Addressing modes of the PIC24F and PIC24H families are summarized in Figure 4-1.

Figure 4-1: Data Addressing Mode Tree (PIC24F and PIC24H)



The Data Addressing modes of the dsPIC30F and dsPIC33F are summarized in Figure 4-2.



#### 4.2 PROGRAM ADDRESSING MODES

The 16-bit MCU and DSC devices have a 23-bit Program Counter (PC). The PC addresses the 24-bit wide program memory to fetch instructions for execution, and it may be loaded in several ways. For byte compatibility with the table read and table write instructions, each instruction word consumes two locations in program memory. This means that during serial execution, the PC is loaded with PC + 2.

Several methods may be used to modify the PC in a non-sequential manner, and both absolute and relative changes may be made to the PC. The change to the PC may be from an immediate value encoded in the instruction, or a dynamic value contained in a working register. In dsPIC30F and dsPIC33F devices, when DO looping is active, the PC is loaded with the address stored in the DOSTART register, after the instruction at the DOEND address is executed. For exception handling, the PC is loaded with the address of the exception handler, which is stored in the interrupt vector table. When required, the software stack is used to return scope to the foreground process from where the change in program flow occurred.

Table 4-5 summarizes the instructions which modify the PC. When performing function calls, it is recommended that RCALL be used instead of CALL, since RCALL only consumes 1 word of program memory.

Table 4-5: Methods of Modifying Program Flow

Condition/Instruction	PC Modification	Software Stack Usage
Sequential Execution	PC = PC + 2	None
BRA Expr <sup>(1)</sup> (Branch Unconditionally)	PC = PC + 2*Slit16	None
BRA Condition, Expr <sup>(1)</sup> (Branch Conditionally)	PC = PC + 2 (condition false) PC = PC + 2 * Slit16 (condition true)	None
CALL Expr <sup>(1)</sup> (Call Subroutine)	PC = lit23	PC + 4 is PUSHed on the stack <sup>(2)</sup>
CALL Wn (Call Subroutine Indirect)	PC = Wn	PC + 2 is PUSHed on the stack <sup>(2)</sup>
GOTO Expr(1) (Unconditional Jump)	PC = lit23	None
GOTO Wn (Unconditional Indirect Jump)	PC = Wn	None
RCALL Expr <sup>(1)</sup> (Relative Call)	PC = PC + 2 * Slit16	PC + 2 is PUSHed on the stack <sup>(2)</sup>
RCALL Wn (Computed Relative Call)	PC = PC + 2 * Wn	PC + 2 is PUSHed on the stack <sup>(2)</sup>
Exception Handling	PC = address of the exception handler (read from vector table)	PC + 2 is PUSHed on the stack <sup>(3)</sup>
PC = Target REPEAT instruction (REPEAT Looping)	PC not modified (if REPEAT active)	None
PC = DOEND address <sup>(4)</sup> (DO Looping)	PC = DOSTART (if DO active)	None

- Note 1: For BRA, CALL and GOTO, the Expr may be a label, absolute address or expression, which is resolved by the linker to a 16-bit or 23-bit value (Slit16 or lit23). See Section 5. "Instruction Descriptions" for details.
  - 2: After CALL or RCALL is executed, RETURN or RETLW will POP the Top-of-Stack (TOS) back into the PC.
  - 3: After an exception is processed, RETFIE will POP the Top-of-Stack (TOS) back into the PC.
  - 4: This condition/instruction is only available in dsPIC30F and dsPIC33F devices.

## 16-bit MCU and DSC Programmer's Reference Manual

#### 4.3 INSTRUCTION STALLS

In order to maximize the data space EA calculation and operand fetch time, the X data space read and write accesses are partially pipelined. A consequence of this pipelining is that address register data dependencies may arise between successive read and write operations using common registers.

'Read After Write' (RAW) dependencies occur across instruction boundaries and are detected by the hardware. An example of a RAW dependency would be a write operation that modifies W5, followed by a read operation that uses W5 as an Address Pointer. The contents of W5 will not be valid for the read operation until the earlier write completes. This problem is resolved by stalling the instruction execution for one instruction cycle, which allows the write to complete before the next read is started.

#### 4.3.1 RAW Dependency Detection

During the instruction pre-decode, the core determines if any address register dependency is imminent across an instruction boundary. The stall detection logic compares the W register (if any) used for the destination EA of the instruction currently being executed with the W register to be used by the source EA (if any) of the prefetched instruction. When a match between the destination and source registers is identified, a set of rules are applied to decide whether or not to stall the instruction by one cycle. Table 4-6 lists various RAW conditions which cause an instruction execution stall.

Table 4-6: Raw Dependency Rules (Detection by Hardware)

Destination Address Mode Using Wn	Source Address Mode Using Wn	Stall Required?	Examples <sup>(2)</sup> (Wn = W2)
Direct	Direct	No Stall	ADD.W W0, W1, W2 MOV.W W2, W3
Indirect	Direct	No Stall	ADD.W W0, W1, [W2] MOV.W W2, W3
Indirect	Indirect	No Stall	ADD.W W0, W1, [W2] MOV.W [W2], W3
Indirect	Indirect with pre/post-modification	No Stall	ADD.W W0, W1, [W2] MOV.W [W2++], W3
Indirect with pre/post-modification	Direct	No Stall	ADD.W W0, W1, [W2++] MOV.W W2, W3
Direct	Indirect	Stall <sup>(1)</sup>	ADD.W W0, W1, W2 MOV.W [W2], W3
Direct	Indirect with pre/post-modification	Stall <sup>(1)</sup>	ADD.W W0, W1, W2 MOV.W [W2++], W3
Indirect	Indirect	Stall <sup>(1)</sup>	ADD.W W0, W1, [W2](2) MOV.W [W2], W3(2)
Indirect	Indirect with pre/post-modification	Stall <sup>(1)</sup>	ADD.W W0, W1, [W2](2) MOV.W [W2++], W3(2)
Indirect with pre/post-modification	Indirect	Stall <sup>(1)</sup>	ADD.W W0, W1, [W2++] MOV.W [W2], W3
Indirect with pre/post-modification	Indirect with pre/post-modification	Stall <sup>(1)</sup>	ADD.W W0, W1, [W2++] MOV.W [W2++], W3

Note 1: When stalls are detected, one cycle is added to the instruction execution time.

<sup>2:</sup> For these examples, the contents of W2 = the mapped address of W2 (0x0004).

#### 4.3.2 Instruction Stalls and Exceptions

In order to maintain deterministic operation, instruction stalls are allowed to happen, even if they occur immediately prior to exception processing.

#### 4.3.3 Instruction Stalls and Instructions that Change Program Flow

CALL and RCALL write to the stack using W15 and may, therefore, be subject to an instruction stall if the source read of the subsequent instruction uses W15.

GOTO, RETFIE and RETURN instructions are never subject to an instruction stall because they do not perform write operations to the working registers.

#### 4.3.4 Instruction Stalls and DO/REPEAT Loops

Instructions operating in a DO or REPEAT loop are subject to instruction stalls, just like any other instruction. Stalls may occur on loop entry, loop exit and also during loop processing.

Note: DO loops are only available in dsPIC30F and dsPIC33F devices.

#### 4.3.5 Instruction Stalls and PSV

Instructions operating in PSV address space are subject to instruction stalls, just like any other instruction. Should a data dependency be detected in the instruction immediately following the PSV data access, the second cycle of the instruction will initiate a stall. Should a data dependency be detected in the instruction immediately before the PSV data access, the last cycle of the previous instruction will initiate a stall.

**Note:** Refer to the specific device family reference manual for more detailed information about RAW instruction stalls.

#### 4.4 BYTE OPERATIONS

Since the data memory is byte addressable, most of the base instructions may operate in either Byte mode or Word mode. When these instructions operate in Byte mode, the following rules apply:

- All direct working register references use the Least Significant Byte of the 16-bit working register and leave the Most Significant Byte (MSB) unchanged
- All indirect working register references use the data byte specified by the 16-bit address stored in the working register
- · All file register references use the data byte specified by the byte address
- The STATUS Register is updated to reflect the result of the byte operation

It should be noted that data addresses are always represented as **byte** addresses. Additionally, the native data format is little-endian, which means that words are stored with the Least Significant Byte at the lower address, and the Most Significant Byte at the adjacent, higher address (as shown in Figure 4-3). Example 4-8 shows sample byte move operations and Example 4-9 shows sample byte math operations.

Note: Instructions that operate in Byte mode must use the ".b" or ".B" instruction extension to specify a byte instruction. For example, the following two instructions are valid forms of a byte clear operation:

CLR.b W0
CLR.B W0

#### Example 4-8: Sample Byte Move Operations

```
#0x30, W0
                           ; move the literal byte 0x30 to W0
Before Instruction:
   W0 = 0x5555
After Instruction:
   W0 = 0x5530
   MOV.B 0x1000, W0 ; move the byte at 0x1000 to W0
Before Instruction:
   W0 = 0 \times 5555
   Data Memory 0x1000 = 0x1234
After Instruction:
   W0 = 0 \times 5534
   Data Memory 0x1000 = 0x1234
   MOV.B W0, 0x1001
                          ; byte move W0 to address 0x1001
Before Instruction:
   W0 = 0x1234
   Data Memory 0x1000 = 0x5555
After Instruction:
   W0 = 0 \times 1234
   Data Memory 0x1000 = 0x3455
   MOV.B W0, [W1++]
                           ; byte move W0 to [W1], then post-inc W1
Before Instruction:
   W0 = 0x1234
   W1 = 0x1001
   Data Memory 0x1000 = 0x5555
After Instruction:
   W0 = 0 \times 1234
   W1 = 0x1002
   Data Memory 0x1000 = 0x3455
```

#### Example 4-9: Sample Byte Math Operations

```
CLR.B
                               ; byte clear [W6], then post-dec W6
Before Instruction:
   W6 = 0x1001
   Data Memory 0x1000 = 0x5555
After Instruction:
   W6 = 0x1000
   Data Memory 0x1000 = 0x0055
   SUB.B W0, \#0x10, W1 ; byte subtract literal 0x10 from W0
                              ; and store to W1
Before Instruction:
   W0 = 0x1234
   W1 = 0xFFFF
After Instruction:
   W0 = 0x1234
   W1 = 0xFF24
   ADD.B W0, W1, [W2++]
                             ; byte add W0 and W1, store to [W2]
                               ; and post-inc W2
Before Instruction:
   W0 = 0x1234
   W1 = 0x5678
   W2 = 0x1000
   Data Memory 0x1000 = 0x5555
After Instruction:
   W0 = 0x1234
   W1 = 0x5678
   W2 = 0x1001
   Data Memory 0x1000 = 0x55AC
```

#### 4.5 WORD MOVE OPERATIONS

Even though the data space is byte addressable, all move operations made in Word mode must be word-aligned. This means that for all source and destination operands, the Least Significant address bit must be '0'. If a word move is made to or from an odd address, an address error exception is generated. Likewise, all double words must be word-aligned. Figure 4-3 shows how bytes and words may be aligned in data memory. Example 4-10 contains several legal word move operations.

When an exception is generated due to a misaligned access, the exception is taken after the instruction executes. If the illegal access occurs from a data read, the operation will be allowed to complete, but the Least Significant bit of the source address will be cleared to force word alignment. If the illegal access occurs during a data write, the write will be inhibited. Example 4-11 contains several illegal word move operations.

Figure 4-3: Data Alignment in Memory

0x1001		b0	0x1000
0x1003	b1		0x1002
0x1005	b3	b2	0x1004
0x1007	b5	b4	0x1006
0x1009	b7	b6	0x1008
0x100B		b8	0x100A
	Logond:		

#### Legend:

b0 – byte stored at 0x1000

b1 - byte stored at 0x1003

b3:b2 – word stored at 0x1005:1004 (b2 is LSB)

b7:b4 – double word stored at 0x1009:0x1006 (b4 is LSB)

b8 - byte stored at 0x100A

**Note:** Instructions that operate in Word mode are not required to use an instruction extension. However, they may be specified with an optional ".w" or ".w" extension, if desired. For example, the following instructions are valid forms of a word clear operation:

CLR W0 CLR.W W0 CLR.W W0

#### Example 4-10: Legal Word Move Operations

```
; move the literal word 0x30 to W0
           #0x30, W0
Before Instruction:
   W0 = 0x5555
After Instruction:
   W0 = 0x0030
   MOV
           0x1000, W0
                         ; move the word at 0x1000 to W0
Before Instruction:
   W0 = 0x5555
   Data Memory 0x1000 = 0x1234
After Instruction:
   W0 = 0x1234
   Data Memory 0x1000 = 0x1234
           [WO], [W1++]
                            ; word move [W0] to [W1],
   MOV
                              ; then post-inc W1
Before Instruction:
   W0 = 0x1234
   W1 = 0x1000
   Data Memory 0x1000 = 0x5555
   Data Memory 0x1234 = 0xAAAA
After Instruction:
   W0 = 0x1234
   W1 = 0x1002
   Data Memory 0x1000 = 0xAAAA
   Data Memory 0x1234 = 0xAAAA
```

#### **Example 4-11: Illegal Word Move Operations**

```
0x1001, W0
                               ; move the word at 0x1001 to W0
Before Instruction:
W0 = 0x5555
Data Memory 0x1000 = 0x1234
Data Memory 0x1002 = 0x5678
After Instruction:
W0 = 0x1234
Data Memory 0x1000 = 0x1234
Data Memory 0x1002 = 0x5678
ADDRESS ERROR TRAP GENERATED
(source address is misaligned, so MOV is performed)
           W0, 0x1001
                               ; move W0 to the word at 0x1001
Before Instruction:
W0 = 0x1234
Data Memory 0x1000 = 0x5555
Data Memory 0x1002 = 0x6666
After Instruction:
W0 = 0x1234
Data Memory 0x1000 = 0x5555
Data Memory 0x1002 = 0x6666
ADDRESS ERROR TRAP GENERATED
(destination address is misaligned, so MOV is not performed)
   MOV
           [WO], [W1++]
                             ; word move [W0] to [W1],
                               ; then post-inc W1
Before Instruction:
W0 = 0x1235
W1 = 0x1000
Data Memory 0x1000 = 0x1234
Data Memory 0x1234 = 0xAAAA
Data Memory 0x1236 = 0xBBBB
After Instruction:
W0 = 0x1235
W1 = 0x1002
Data Memory 0x1000 = 0xAAAA
Data Memory 0x1234 = 0xAAAA
Data Memory 0x1236 = 0xBBBB
ADDRESS ERROR TRAP GENERATED
(source address is misaligned, so MOV is performed)
```

#### 4.6 USING 10-BIT LITERAL OPERANDS

Several instructions that support Byte and Word mode have 10-bit operands. For byte instructions, a 10-bit literal is too large to use. So when 10-bit literals are used in Byte mode, the range of the operand must be reduced to 8 bits or the assembler will generate an error. Table 4-7 shows that the range of a 10-bit literal is 0:1023 in Word mode and 0:255 in Byte mode.

Instructions which employ 10-bit literals in Byte and Word mode are: ADD, ADDC, AND, IOR, RETLW, SUB, SUBB and XOR. Example 4-12 shows how positive and negative literals are used in Byte mode for the ADD instruction.

Table 4-7: 10-bit Literal Coding

Literal Value	Word Mode kk kkkk kkkk	Byte Mode kkkk kkkk
0	00 0000 0000	0000 0000
1	00 0000 0001	0000 0001
2	00 0000 0010	0000 0010
127	00 0111 1111	0111 1111
128	00 1000 0000	1000 0000
255	00 1111 1111	1111 1111
256	01 0000 0000	N/A
512	10 0000 0000	N/A
1023	11 1111 1111	N/A

#### Example 4-12: Using 10-bit Literals for Byte Operands

```
; add 128 (or -128) to W0
ADD.B #0x80, W0
ADD.B #0x380, W0
                    ; ERROR... Illegal syntax for byte mode
ADD.B #0xFF, W0
                    ; add 255 (or -1) to W0
                    ; ERROR... Illegal syntax for byte mode
ADD.B
      #0x3FF, W0
ADD.B
       #0xF, W0
                    ; add 15 to W0
ADD.B
       #0x7F, W0
                    ; add 127 to W0
ADD.B #0x100, W0
                     ; ERROR... Illegal syntax for byte mode
```

**Note:** Using a literal value greater than 127 in Byte mode is functionally identical to using the equivalent negative two's complement value, since the Most Significant bit of the byte is set. When operating in Byte mode, the Assembler will accept either a positive or negative literal value (i.e., #-10).

#### 4.7 SOFTWARE STACK POINTER AND FRAME POINTER

#### 4.7.1 Software Stack Pointer

The 16-bit MCU and DSC devices feature a software stack which facilitates function calls and exception handling. W15 is the default Stack Pointer (SP) and after any Reset, it is initialized to 0x0800. This ensures that the SP will point to valid RAM and permits stack availability for exceptions, which may occur before the SP is set by the user software. The user may reprogram the SP during initialization to any location within data space.

The SP always points to the first available free word (Top-of-Stack) and fills the software stack, working from lower addresses towards higher addresses. It pre-decrements for a stack POP (read) and post-increments for a stack PUSH (write).

The software stack is manipulated using the PUSH and POP instructions. The PUSH and POP instructions are the equivalent of a MOV instruction, with W15 used as the destination pointer. For example, the contents of W0 can be PUSHed onto the Top-of-Stack (TOS) by:

PUSH WO

This syntax is equivalent to:

MOV W0, [W15++]

The contents of the TOS can be returned to W0 by:

POP WO

This syntax is equivalent to:

MOV [--W15],W0

During any CALL instruction, the PC is PUSHed onto the stack, such that when the subroutine completes execution, program flow may resume from the correct location. When the PC is PUSHed onto the stack, PC<15:0> is PUSHed onto the first available stack word, then PC<22:16> is PUSHed. When PC<22:16> is PUSHed, the Most Significant 7 bits of the PC are zero-extended before the PUSH is made, as shown in Figure 4-4. During exception processing, the Most Significant 7 bits of the PC are concatenated with the lower byte of the STATUS register (SRL) and IPL<3>, CORCON<3>. This allows the primary STATUS register contents and CPU Interrupt Priority Level to be automatically preserved during interrupts.

Note: In order to protect against misaligned stack accesses, W15<0> is always clear.

Figure 4-4: Stack Operation for CALL Instruction

the SRL and IPL<3>.

#### 4.7.1.1 STACK POINTER EXAMPLE

Figure 4-5 through Figure 4-8 show how the software stack is modified for the code snippet shown in Example 4-13. Figure 4-5 shows the software stack before the first PUSH has executed. Note that the SP has the initialized value of 0x0800. Furthermore, the example loads 0x5A5A and 0x3636 to W0 and W1, respectively. The stack is PUSHed for the first time in Figure 4-6 and the value contained in W0 is copied to TOS. W15 is automatically updated to point to the next available stack location, and the new TOS is 0x0802. In Figure 4-7, the contents of W1 are PUSHed onto the stack, and the new TOS becomes 0x0804. In Figure 4-8, the stack is POPed, which copies the last PUSHed value (W1) to W3. The SP is decremented during the POP operation, and at the end of the example, the final TOS is 0x0802.

Example 4-13: Stack Pointer Usage

```
MOV #0x5A5A, W0 ; Load W0 with 0x5A5A

MOV #0x3636, W1 ; Load W1 with 0x3636

PUSH W0 ; Push W0 to TOS (see Figure 4-5)

PUSH W1 ; Push W1 to TOS (see Figure 4-7)

POP W3 ; Pop TOS to W3 (see Figure 4-8)
```

Figure 4-5: Stack Pointer Before the First PUSH




Figure 4-6: Stack Pointer After "PUSH W0" Instruction




Figure 4-7: Stack Pointer After "PUSH W1" Instruction





Figure 4-8: Stack Pointer After "POP W3" Instruction



#### 4.7.2 Software Stack Frame Pointer

A Stack Frame is a user-defined section of memory residing in the software stack. It is used to allocate memory for temporary variables which a function uses, and one Stack Frame may be created for each function. W14 is the default Stack Frame Pointer (FP) and it is initialized to 0x0000 on any Reset. If the Stack Frame Pointer is not used, W14 may be used like any other working register.

The link (LNK) and unlink (ULNK) instructions provide Stack Frame functionality. The LNK instruction is used to create a Stack Frame. It is used during a call sequence to adjust the SP, such that the stack may be used to store temporary variables utilized by the called function. After the function completes execution, the ULNK instruction is used to remove the Stack Frame created by the LNK instruction. The LNK and ULNK instructions must always be used together to avoid stack overflow.

#### 4.7.2.1 STACK FRAME POINTER EXAMPLE

Figure 4-9 through Figure 4-11 show how a Stack Frame is created and removed for the code snippet shown in Example 4-14. This example demonstrates how a Stack Frame operates and is not indicative of the code generated by the compiler. Figure 4-9 shows the stack condition at the beginning of the example, before any registers are PUSHed to the stack. Here, W15 points to the first free stack location (TOS) and W14 points to a portion of stack memory allocated for the routine that is currently executing.

Before calling the function "COMPUTE", the parameters of the function (W0, W1 and W2) are PUSHed on the stack. After the "CALL COMPUTE" instruction is executed, the PC changes to the address of "COMPUTE" and the return address of the function "TASKA" is placed on the stack (Figure 4-10). Function "COMPUTE" then uses the "LNK #4" instruction to PUSH the calling routine's Frame Pointer value onto the stack and the new Frame Pointer will be set to point to the current Stack Pointer. Then, the literal 4 is added to the Stack Pointer address in W15, which reserves memory for two words of temporary data (Figure 4-11).

Inside the function "COMPUTE", the FP is used to access the function parameters and temporary (local) variables. [W14 + n] will access the temporary variables used by the routine and [W14 - n] is used to access the parameters. At the end of the function, the  $\mathtt{ULNK}$  instruction is used to copy the Frame Pointer address to the Stack Pointer and then POP the calling subroutine's Frame Pointer back to the W14 register. The  $\mathtt{ULNK}$  instruction returns the stack back to the state shown in Figure 4-10.

A RETURN instruction will return to the code that called the subroutine. The calling code is responsible for removing the parameters from the stack. The RETURN and POP instructions restore the stack to the state shown in Figure 4-9.

#### Example 4-14: Frame Pointer Usage

```
TASKA:
   PUSH
           WΩ
                      ; Push parameter 1
   PUSH
           W1
                      ; Push parameter 2
   PUSH
           W2
                      ; Push parameter 3
           COMPUTE
   CALL
                      ; Call COMPUTE function
   POP
           W2
                      ; Pop parameter 3
   POP
           W1
                      ; Pop parameter 2
   POP
                       ; Pop parameter 1
    . . .
COMPUTE:
   LNK
                       ; Stack FP, allocate 4 bytes for local variables
   ULNK
                       ; Free allocated memory, restore original FP
   RETURN
                       ; Return to TASKA
```

Figure 4-9: Stack at the Beginning of Example 4-14




Figure 4-10: Stack After "CALLCOMPUTE" Executes





Figure 4-11: Stack After "LNK #4" Executes



#### 4.7.3 Stack Pointer Overflow

There is a stack limit register (SPLIM) associated with the Stack Pointer that is reset to 0x0000. SPLIM is a 16-bit register, but SPLIM<0> is fixed to '0', because all stack operations must be word-aligned.

The stack overflow check will not be enabled until a word write to SPLIM occurs, after which time it can only be disabled by a device Reset. All effective addresses generated using W15 as a source or destination are compared against the value in SPLIM. Should the effective address be greater than the contents of SPLIM, then a stack error trap is generated.

If stack overflow checking has been enabled, a stack error trap will also occur if the W15 effective address calculation wraps over the end of data space (0xFFFF).

Refer to the specific device family reference manual for more information on the stack error trap.

#### 4.7.4 Stack Pointer Underflow

The stack is initialized to 0x0800 during Reset. A stack error trap will be initiated should the Stack Pointer address ever be less than 0x0800.

**Note:** Locations in data space between 0x0000 and 0x07FF are, in general, reserved for core and peripheral Special Function Registers (SFRs).

#### 4.8 Conditional Branch Instructions

Conditional branch instructions are used to direct program flow, based on the contents of the STATUS register. These instructions are generally used in conjunction with a Compare class instruction, but they may be employed effectively after any operation that modifies the STATUS register.

The compare instructions CP, CP0 and CPB, perform a subtract operation (minuend – subtrahend), but do not actually store the result of the subtraction. Instead, compare instructions just update the flags in the STATUS register, such that an ensuing conditional branch instruction may change program flow by testing the contents of the updated STATUS register. If the result of the STATUS register test is true, the branch is taken. If the result of the STATUS register test is false, the branch is not taken.

The conditional branch instructions supported by the dsPIC30F and dsPIC33F devices are shown in Table 4-8. This table identifies the condition in the STATUS register which must be true for the branch to be taken. In some cases, just a single bit is tested (as in BRA C), while in other cases, a complex logic operation is performed (as in BRA GT). For dsPIC30F and dsPIC33F devices, it is worth noting that both signed and unsigned conditional tests are supported, and that support is provided for DSP algorithms with the OA, OB, SA and SB condition mnemonics.

Table 4-8: Conditional Branch Instructions

Condition Mnemonic <sup>(1)</sup>	Description	Status Test
С	Carry (not Borrow)	С
GE	Signed greater than or equal	(N&&OV)    (N&&OV)
GEU <sup>(2)</sup>	Unsigned greater than or equal	С
GT	Signed greater than	$ (\overline{Z}\&\&\overline{N}\&\&\overline{OV})  (\overline{Z}\&\&N\&\&OV) $
GTU	Unsigned greater than	C&&Z
LE	Signed less than or equal	Z    (N&&OV)    (N&&OV)
LEU	Unsigned less than or equal	<u>C</u>    Z
LT	Signed less than	(N&&OV)    (N&&OV)
LTU <sup>(3)</sup>	Unsigned less than	С
N	Negative	N
NC	Not Carry (Borrow)	С
NN	Not Negative	N
NOV	Not Overflow	OV
NZ	Not Zero	Z
OA <sup>(4)</sup>	Accumulator A overflow	OA
OB <sup>(4)</sup>	Accumulator B overflow	ОВ
OV	Overflow	ov
SA <sup>(4)</sup>	Accumulator A saturate	SA
SB <sup>(4)</sup>	Accumulator B saturate	SB
Z	Zero	Z

- **Note 1:** Instructions are of the form: BRA mnemonic, Expr.
  - 2: GEU is identical to C and will reverse assemble to BRA C, Expr.
  - 3: LTU is identical to NC and will reverse assemble to BRA NC, Expr.
  - 4: This condition is only available in dsPIC30F and dsPIC33F devices.

**Note:** The "Compare and Skip" instructions (CPBEQ, CPBGT, CPBLT, CPBNE, CPSEQ, CPSGT, CPSLT and CPSNE) do not modify the STATUS register.

#### 4.9 Z STATUS BIT

The Z Status bit is a special zero Status bit that is useful for extended precision arithmetic. The Z bit functions like a normal Z flag for all instructions, except those that use the carry/borrow input (ADDC, CPB, SUBB and SUBBR). For the ADDC, CPB, SUBB and SUBBR instructions, the Z bit can only be cleared and never set. If the result of one of these instructions is non-zero, the Z bit will be cleared and will remain cleared, regardless of the result of subsequent ADDC, CPB, SUBB or SUBBR operations. This allows the Z bit to be used for performing a simple zero check on the result of a series of extended precision operations.

A sequence of instructions working on multi-precision data (starting with an instruction with no carry/borrow input), will automatically logically AND the successive results of the zero test. All results must be zero for the Z flag to remain set at the end of the sequence of operations. If the result of the ADDC, CPB, SUBB or SUBBR instruction is non-zero, the Z bit will be cleared and remain cleared for all subsequent ADDC, CPB, SUBB or SUBBR instructions. Example 4-15 shows how the Z bit operates for a 32-bit addition. It shows how the Z bit is affected for a 32-bit addition implemented with an ADD/ADDC instruction sequence. The first example generates a zero result for only the most significant word, and the second example generates a zero result for both the least significant word and most significant word.

Example 4-15: 'Z' Status bit Operation for 32-Bit Addition

```
; Add two doubles (W0:W1 and W2:W3)
    ; Store the result in W5:W4
   ADD
            W0, W2, W4 ; Add LSWord and store to W4
   ADDC
            W1, W3, W5
                              ; Add MSWord and store to W5
Before 32-bit Addition (zero result for the most significant word):
   W0 = 0 \times 2342
   W1 = 0 \times FFF0
   W2 = 0x39AA
   W3 = 0 \times 0010
   W4 = 0 \times 0000
   W5 = 0 \times 0.000
   SR = 0 \times 00000
After 32-bit Addition:
   W0 = 0 \times 2342
   W1 = 0xFFF0
   W2 = 0x39AA
   W3 = 0x0010
   W4 = 0x5CEC
   W5 = 0 \times 0000
   SR = 0x0201 (DC, C=1)
Before 32-bit Addition (zero result for the least significant word and most significant word):
   W0 = 0xB76E
   W1 = 0xFB7B
   W2 = 0x4892
   W3 = 0 \times 0484
   W4 = 0 \times 0000
   W5 = 0x0000
   SR = 0x0000
After 32-bit Addition:
   W0 = 0xB76E
   W1 = 0xFB7B
   W2 = 0x4892
   W3 = 0x0485
   W4 = 0 \times 0000
   W5 = 0x0000
   SR = 0x0103 (DC, Z, C=1)
```

#### 4.10 ASSIGNED WORKING REGISTER USAGE

The 16 working registers of the 16-bit MCU and DSC devices provide a large register set for efficient code generation and algorithm implementation. In an effort to maintain an instruction set that provides advanced capability, a stable run-time environment and backwards compatibility with earlier Microchip processor cores, some working registers have a pre-assigned usage. Table 4-9 summarizes these working register assignments. For the dsPIC30F and dsPIC33F, additional details are provided in subsections 4.10.1 "Implied DSP Operands (dsPIC30F and dsPIC33F Devices)" through 4.10.3 "PIC® Microcontroller Compatibility".

Table 4-9: Special Working Register Assignments

Register	Special Assignment	
W0	Default WREG, Divide Quotient	
W1	Divide Remainder	
W2	"MUL f" Product least significant word	
W3	"MUL f" Product most significant word	
W4	MAC Operand <sup>(1)</sup>	
W5	MAC Operand <sup>(1)</sup>	
W6	MAC Operand <sup>(1)</sup>	
W7	MAC Operand <sup>(1)</sup>	
W8	MAC Prefetch Address (X Memory) <sup>(1)</sup>	
W9	MAC Prefetch Address (X Memory) <sup>(1)</sup>	
W10	MAC Prefetch Address (Y Memory) <sup>(1)</sup>	
W11	MAC Prefetch Address (Y Memory) <sup>(1)</sup>	
W12	MAC Prefetch Offset <sup>(1)</sup>	
W13	MAC Write Back Destination <sup>(1)</sup>	
W14	Frame Pointer	
W15	Stack Pointer	

Note 1: This assignment is only applicable in dsPIC30F and dsPIC33F devices.

#### 4.10.1 Implied DSP Operands (dsPIC30F and dsPIC33F Devices)

To assist instruction encoding and maintain uniformity among the DSP class of instructions, some working registers have pre-assigned functionality. For all DSP instructions which have prefetch ability, the following 10 register assignments must be adhered to:

- W4-W7 are used for arithmetic operands
- W8-W11 are used for prefetch addresses (pointers)
- W12 is used for the prefetch register offset index
- · W13 is used for the accumulator Write Back destination

These restrictions only apply to the DSP MAC class of instructions, which utilize working registers and have prefetch ability (described in **4.15 "DSP Accumulator Instructions (dsPIC30F and dsPIC33F Devices)"**). The affected instructions are CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY. N and MSC.

The DSP Accumulator class of instructions (described in 4.15 "DSP Accumulator Instructions (dsPIC30F and dsPIC33F Devices)") are not required to follow the working register assignments in Table 4-9 and may freely use any working register when required.

### 16-bit MCU and DSC Programmer's Reference Manual

#### 4.10.2 Implied Frame and Stack Pointer

To accommodate software stack usage, W14 is the implied Frame Pointer (used by the LNK and ULNK instructions) and W15 is the implied Stack Pointer (used by the CALL, LNK, POP, PUSH, RCALL, RETFIE, RETLW, RETURN, TRAP and ULNK instructions). Even though W14 and W15 have this implied usage, they may still be used as generic operands in any instruction, with the exceptions outlined in 4.10.1 "Implied DSP Operands (dsPIC30F and dsPIC33F Devices)". If W14 and W15 must be used for other purposes (it is strongly advised that they remain reserved for the Frame and Stack Pointer), extreme care must be taken such that the run-time environment is not corrupted.

#### 4.10.3 PIC® Microcontroller Compatibility

#### 4.10.3.1 DEFAULT WORKING REGISTER WREG

To ease the migration path for users of the Microchip 8-bit PIC MCU families, the 16-bit MCU and DSC devices have matched the functionality of the PIC MCU instruction sets as closely as possible. One major difference between the 16-bit MCU and DSC and the 8-bit PIC MCU processors is the number of working registers provided. The 8-bit PIC MCU families only provide one 8-bit working register, while the 16-bit MCU and DSC families provide sixteen, 16-bit working registers. To accommodate for the one working register of the 8-bit PIC MCU, the 16-bit MCU and DSC device instruction set has designated one working register to be the default working register for all legacy file register instructions. The default working register is set to W0, and it is used by all instructions which use file register addressing.

Additionally, the syntax used by the 16-bit MCU and DSC device assembler to specify the default working register is similar to that used by the 8-bit PIC MCU assembler. As shown in the detailed instruction descriptions in **Section 5. "Instruction Descriptions"**, "WREG" must be used to specify the default working register. Example 4-16 shows several instructions which use WREG.

Example 4-16: Using the Default Working Register WREG

```
; add RAM100 and WREG, store in RAM100
ADD
       RAM100
ASR
       RAM100, WREG ; shift RAM100 right, store in WREG
CLR.B WREG
                     ; clear the WREG LS Byte
       RAM100, WREG
DEC
                    ; decrement RAM100, store in WREG
       WREG, RAM100
MOV
                     ; move WREG to RAM100
SETM
       WREG
                     ; set all bits in the WREG
                     ; XOR RAM100 and WREG, store in RAM100
XOR
       RAM100
```

#### 4.10.3.2 PRODH:PRODL REGISTER PAIR

Another significant difference between the Microchip 8-bit PIC MCU and 16-bit MCU and DSC architectures is the multiplier. Some PIC MCU families support an 8-bit x 8-bit multiplier, which places the multiply product in the PRODH:PRODL register pair. The 16-bit MCU and DSC devices have a 17-bit x 17-bit multiplier, which may place the result into any two successive working registers (starting with an even register), or an accumulator.

Despite this architectural difference, the 16-bit MCU and DSC devices still support the legacy file register multiply instruction (MULWF) with the "MUL $\{\,.\,B\}\,$  £" instruction (described on page 5-255). Supporting the legacy MULWF instruction has been accomplished by mapping the PRODH:PRODL registers to the working register pair W3:W2. This means that when "MUL $\{\,.\,B\}\,$  £" is executed in Word mode, the multiply generates a 32-bit product which is stored in W3:W2, where W3 has the most significant word of the product and W2 has the least significant word of the product. When "MUL $\{\,.\,B\}\,$  £" is executed in Byte mode, the 16-bit product is stored in W2, and W3 is unaffected. Examples of this instruction are shown in Example 4-17.

#### Example 4-17: Unsigned f and WREG Multiply (Legacy MULWF Instruction)

```
; (0x100) *WREG (byte mode), store to W2
Before Instruction:
   W0 (WREG) = 0x7705
   W2 = 0x1235
   W3 = 0x1000
   Data Memory 0x0100 = 0x1255
After Instruction:
   W0 (WREG) = 0x7705
   W2 = 0x01A9
   W3 = 0x1000
   Data Memory 0x0100 = 0x1255
   MUL
            0 \times 100
                      ; (0x100)*WREG (word mode), store to W3:W2
Before Instruction:
   W0 (WREG) = 0x7705
   W2 = 0x1235
   W3 = 0x1000
   Data Memory 0x0100 = 0x1255
After Instruction:
   W0 (WREG) = 0x7705
   W2 = 0xDEA9
   W3 = 0 \times 0885
    Data Memory 0x0100 = 0x1255
```

#### 4.10.3.3 MOVING DATA WITH WREG

The "MOV  $\{.B\}$  f  $\{,WREG\}$ " instruction (described on page 5-145) and "MOV  $\{.B\}$  WREG, f" instruction (described on page 5-146) allow for byte or word data to be moved between file register memory and the WREG (working register W0). These instructions provide equivalent functionality to the legacy Microchip PIC MCU MOVF and MOVWF instructions.

The "MOV  $\{.B\}$  f  $\{,WREG\}$ " and "MOV  $\{.B\}$  WREG, f" instructions are the only MOV instructions which support moves of byte data to and from file register memory. Example 4-18 shows several MOV instruction examples using the WREG.

**Note:** When moving word data between file register memory and the working register array, the "MOV Wns, f" and "MOV f, Wnd" instructions allow any working register (W0:W15) to be used as the source or destination register, not just WREG.

#### Example 4-18: Moving Data with WREG

```
MOV.B 0x1001, WREG ; move the byte stored at location 0x1001 to W0
MOV 0x1000, WREG ; move the word stored at location 0x1000 to W0
MOV.B WREG, TBLPAG ; move the byte stored at W0 to the TBLPAG register
MOV WREG, 0x804 ; move the word stored at W0 to location 0x804
```

#### 4.11 DSP DATA FORMATS (dsPIC30F AND dsPIC33F DEVICES)

#### 4.11.1 Integer and Fractional Data

The dsPIC30F and dsPIC33F devices support both integer and fractional data types. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is  $-2^{N-1}$  to  $2^{N-1} - 1$ . For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF), including '0'. For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

Fractional data is represented as a two's complement number, where the Most Significant bit is defined as a sign bit, and the radix point is implied to lie just after the sign bit. This format is commonly referred to as 1.15 (or Q15) format, where 1 is the number of bits used to represent the integer portion of the number, and 15 is the number of bits used to represent the fractional portion. The range of an N-bit two's complement fraction with this implied radix point is -1.0 to  $(1-2^{1-N})$ . For a 16-bit fraction, the 1.15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF), including 0.0 and it has a precision of 3.05176x10<sup>-5</sup>. In Normal Saturation mode, the 32-bit accumulators use a 1.31 format, which enhances the precision to 4.6566x10<sup>-10</sup>.

Super Saturation mode expands the dynamic range of the accumulators by using the 8 bits of the Upper Accumulator register (ACCxU) as guard bits. Guard bits are used if the value stored in the accumulator overflows beyond the 32<sup>nd</sup> bit, and they are useful for implementing DSP algorithms. This mode is enabled when the **ACCSAT** bit (CORCON<4>), is set to '1' and it expands the accumulators to 40 bits. The accumulators then support an integer range of -5.498x10<sup>11</sup> (0x80 0000 0000) to 5.498x10<sup>11</sup> (0x7F FFFF FFFF). In Fractional mode, the guard bits of the accumulator do not modify the location of the radix point and the 40-bit accumulators use a 9.31 fractional format. Note that all fractional operation results are stored in the 40-bit Accumulator, justified with a 1.31 radix point. As in Integer mode, the guard bits merely increase the dynamic range of the accumulator. 9.31 fractions have a range of -256.0 (0x80 0000 0000) to (256.0 – 4.65661x10<sup>-10</sup>) (0x7F FFFF FFFF). Table 4-10 identifies the range and precision of integers and fractions on the dsPIC30F/33F devices for 16-bit, 32-bit and 40-bit registers.

It should be noted that, with the exception of DSP multiplies, the ALU operates identically on integer and fractional data. Namely, an addition of two integers will yield the same result (binary number) as the addition of two fractional numbers. The only difference is how the result is interpreted by the user. However, multiplies performed by DSP operations are different. In these instructions, data format selection is made by the **IF** bit, CORCON<0>, and it must be set accordingly ('0' for Fractional mode, '1' for Integer mode). This is required because of the implied radix point used by dsPIC30F/33F fractional numbers. In Integer mode, multiplying two 16-bit integers produces a 32-bit integer result. However, multiplying two 1.15 values generates a 2.30 result. Since the dsPIC30F and dsPIC33F devices use a 1.31 format for the accumulators, a DSP multiply in Fractional mode also includes a left shift of one bit to keep the radix point properly aligned. This feature reduces the resolution of the DSP multiplier to 2<sup>-30</sup>, but has no other effect on the computation (e.g., 0.5 x 0.5 = 0.25).

Table 4-10: dsPIC30F/33F Data Ranges

Register Size	Integer Range	Fraction Range	Fraction Resolution
16-bit	-32768 to 32767	-1.0 to (1.0 – 2 <sup>-15</sup> )	3.052 x 10 <sup>-5</sup>
32-bit	-2,147,483,648 to 2,147,483,647	-1.0 to (1.0 – 2 <sup>-31</sup> )	4.657 x 10 <sup>-10</sup>
40-bit	-549,755,813,888 to 549,755,813,887	-256.0 to (256.0 – 2 <sup>-31</sup> )	4.657 x 10 <sup>-10</sup>

#### 4.11.2 Integer and Fractional Data Representation

Having a working knowledge of how integer and fractional data are represented on the dsPIC30F and dsPIC33F is fundamental to working with the device. Both integer and fractional data treat the Most Significant bit as a sign bit, and the binary exponent decreases by one as the bit position advances toward the Least Significant bit. The binary exponent for an N-bit integer starts at (N-1) for the Most Significant bit, and ends at '0' for the Least Significant bit. For an N-bit fraction, the binary exponent starts at '0' for the Most Significant bit, and ends at (1-N) for the Least Significant bit (as shown in Figure 4-12 for a positive value and in Figure 4-13 for a negative value).

Conversion between integer and fractional representations can be performed using simple division and multiplication. To go from an N-bit integer to a fraction, divide the integer value by  $2^{N-1}$ . Likewise, to convert an N-bit fraction to an integer, multiply the fractional value by  $2^{N-1}$ .

Figure 4-12: Different Representations of 0x4001





Figure 4-13: Different Representations of 0xC002



#### 4.12 ACCUMULATOR USAGE (dsPIC30F AND dsPIC33F DEVICES)

Accumulators A and B are utilized by DSP instructions to perform mathematical and shifting operations. Since the accumulators are 40 bits wide and the X and Y data paths are only 16 bits, the method to load and store the accumulators must be understood.

Item A in Figure 4-14 shows that each 40-bit Accumulator (ACCA and ACCB) consists of an 8-bit Upper register (ACCxU), a 16-bit High register (ACCxH) and a 16-bit Low register (ACCxL). To address the bus alignment requirement and provide the ability for 1.31 math, ACCxH is used as a destination register for loading the accumulator (with the LAC instruction), and also as a source register for storing the accumulator (with the SAC.R instruction). This is represented by Item B, Figure 4-14, where the upper and lower portions of the accumulator are shaded. In reality, during accumulator loads, ACCxL is zero backfilled and ACCxU is sign-extended to represent the sign of the value loaded in ACCxH.

When Normal (31-bit) Saturation is enabled, DSP operations (such as ADD, MAC, MSC, etc.) utilize solely ACCxH:ACCxL (Item C in Figure 4-14) and ACCxU is only used to maintain the sign of the value stored in ACCxH:ACCxL. For instance, when a MPY instruction is executed, the result is stored in ACCxH:ACCxL, and the sign of the result is extended through ACCxU.

When Super Saturation is enabled, all registers of the accumulator may be used (Item D in Figure 4-14) and the results of DSP operations are stored in ACCxU:ACCxH:ACCxL. The benefit of ACCxU is that it increases the dynamic range of the accumulator, as described in **4.11.1 "Integer and Fractional Data"**. Refer to Table 4-10 to see the range of values which may be stored in the accumulator when in Normal and Super Saturation modes.

A) ACCXU ACCXH 16 15 0

Implied Radix Point (between bits 31 and 30)

B) C)

A) 40-bit Accumulator consists of ACCxU:ACCxH:ACCxL B) Load and Store operations C) Operations in Normal Saturation mode D) Operations in Super Saturation mode

Figure 4-14: Accumulator Alignment and Usage

### 4.13 ACCUMULATOR ACCESS (dsPIC30F AND dsPIC33F DEVICES)

The six registers of Accumulator A and Accumulator B are memory mapped like any other Special Function Register. This feature allows them to be accessed with file register or indirect addressing, using any instruction which supports such addressing. However, it is recommended that the DSP instructions LAC, SAC and SAC.R be used to load and store the accumulators, since they provide sign-extension, shifting and rounding capabilities. LAC, SAC and SAC.R instruction details are provided in **Section 5.** "Instruction Descriptions".

**Note:** For convenience, ACCAU and ACCBU are sign-extended to 16 bits. This provides the flexibility to access these registers using either Byte or Word mode (when file register or indirect addressing is used).

### 4.14 DSP MAC INSTRUCTIONS (dsPIC30F AND dsPIC33F DEVICES)

The DSP Multiply and Accumulate (MAC) operations are a special suite of instructions which provide the most efficient use of the dsPIC30F and dsPIC33F architectures. The DSP MAC instructions, shown in Table 4-11, utilize both the X and Y data paths of the CPU core, which enables these instructions to perform the following operations all in one cycle:

- two reads from data memory using prefetch working registers (MAC Prefetches)
- two updates to prefetch working registers (MAC Prefetch Register Updates)
- · one mathematical operation with an accumulator (MAC Operations)

In addition, four of the ten DSP MAC instructions are also capable of performing an operation with one accumulator, while storing out the rounded contents of the alternate accumulator. This feature is called accumulator Write Back (WB) and it provides flexibility for the software developer. For instance, the accumulator WB may be used to run two algorithms concurrently, or efficiently process complex numbers, among other things.

Table 4-11: DSP MAC Instructions

Instruction	Description	Accumulator WB?
CLR	Clear accumulator	Yes
ED	Euclidean distance (no accumulate)	No
EDAC	Euclidean distance	No
MAC	Multiply and accumulate	Yes
MAC	Square and accumulate	No
MOVSAC	Move from X and Y bus	Yes
MPY	Multiply to accumulator	No
MPY	Square to accumulator	No
MPY.N	Negative multiply to accumulator	No
MSC	Multiply and subtract	Yes

### 4.14.1 MAC Prefetches

Prefetches (or data reads) are made using the effective address stored in the working register. The two prefetches from data memory must be specified using the working register assignments shown in Table 4-9. One read must occur from the X data bus using W8 or W9, and one read must occur from the Y data bus using W10 or W11. The allowed destination registers for both prefetches are W4-W7.

As shown in Table 4-3, one special Addressing mode exists for the MAC class of instructions. This mode is the Register Offset Addressing mode and utilizes W12. In this mode, the prefetch is made using the effective address of the specified working register, plus the 16-bit signed value stored in W12. Register Offset Addressing may only be used in the X space with W9, and in the Y-space with W11.

### 4.14.2 MAC Prefetch Register Updates

After the MAC prefetches are made, the effective address stored in each prefetch working register may be modified. This feature enables efficient single-cycle processing for data stored sequentially in X and Y memory. Since all DSP instructions execute in Word mode, only even numbered updates may be made to the effective address stored in the working register. Allowable address modifications to each prefetch register are -6, -4, -2, 0 (no update), +2, +4 and +6. This means that effective address updates may be made up to 3 words in either direction.

When the Register Offset Addressing mode is used, no update is made to the base prefetch register (W9 or W11), or the offset register (W12).

### 4.14.3 MAC Operations

The mathematical operations performed by the MAC class of DSP instructions center around multiplying the contents of two working registers and either adding or storing the result to either Accumulator A or Accumulator B. This is the operation of the MAC, MPY, MPY.N and MSC instructions. Table 4-9 shows that W4-W7 must be used for data source operands in the MAC class of instructions. W4-W7 may be combined in any fashion, and when the same working register is specified for both operands, a square or square and accumulate operation is performed.

For the ED and EDAC instructions, the same multiplicand operand must be specified by the instruction, because this is the definition of the Euclidean Distance operation. Another unique feature about this instruction is that the values prefetched from X and Y memory are not actually stored in W4-W7. Instead, only the difference of the prefetched data words is stored in W4-W7.

The two remaining MAC class instructions, CLR and MOVSAC, are useful for initiating or completing a series of MAC or EDAC instructions and do not use the multiplier. CLR has the ability to clear Accumulator A or B, prefetch two values from data memory and store the contents of the other accumulator. Similarly, MOVSAC has the ability to prefetch two values from data memory and store the contents of either accumulator.

#### 4.14.4 MAC Write Back

The write back ability of the MAC class of DSP instructions facilitates efficient processing of algorithms. This feature allows one mathematical operation to be performed with one accumulator, and the rounded contents of the other accumulator to be stored in the same cycle. As indicated in Table 4-9, register W13 is assigned for performing the write back, and two Addressing modes are supported: Direct and Indirect with Post-Increment.

The CLR, MOVSAC and MSC instructions support accumulator Write Back, while the ED, EDAC, MPY and MPY.N instructions do not support accumulator Write Back. The MAC instruction, which multiplies two working registers which are not the same, also supports accumulator Write Back. However, the square and accumulate MAC instruction does not support accumulator Write Back (see Table 4-11).

### 4.14.5 MAC Syntax

The syntax of the MAC class of instructions can have several formats, which depend on the instruction type and the operation it is performing, with respect to prefetches and accumulator Write Back. With the exception of the CLR and MOVSAC instructions, all MAC class instructions must specify a target accumulator along with two multiplicands, as shown in Example 4-19.

### Example 4-19: Base MAC Syntax


```
; MAC with no prefetch
MAC W4*W5, A

; MAC with no prefetch
MAC W7*W7, B

Multiply W7*W7, Accumulate to ACCB
```


If a prefetch is used in the instruction, the assembler is capable of discriminating the X or Y data prefetch based on the register used for the effective address. [W8] or [W9] specifies the X prefetch and [W10] or [W11] specifies the Y prefetch. Brackets around the working register are required in the syntax, and they designate that indirect addressing is used to perform the prefetch. When address modification is used, it must be specified using a minus-equals or plus-equals "C"-like syntax (i.e., "[W8] - = 2" or "[W8] + = 6"). When Register Offset Addressing is used for the prefetch, W12 is placed inside the brackets ([W9 + W12] for X prefetches and [W11 + W12] for Y prefetches). Each prefetch operation must also specify a prefetch destination register (W4-W7). In the instruction syntax, the destination register appears before the prefetch register. Legal forms of prefetch are shown in Example 4-20.

Example 4-20: MAC Prefetch Syntax




If an accumulator Write Back is used in the instruction, it is specified last. The Write Back must use the W13 register, and allowable forms for the Write Back are "W13" for direct addressing and "[W13] + = 2" for indirect addressing with post-increment. By definition, the accumulator not used in the mathematical operation is stored, so the Write Back accumulator is not specified in the instruction. Legal forms of accumulator Write Back (WB) are shown in Example 4-21.

### Example 4-21: MAC Accumulator WB Syntax



Putting it all together, an MSC instruction which performs two prefetches and a write back is shown in Example 4-22.

### Example 4-22: MSC Instruction with Two Prefetches and Accumulator Write Back



# 4.15 DSP ACCUMULATOR INSTRUCTIONS (dsPIC30F AND dsPIC33F DEVICES)

The DSP Accumulator instructions do not have prefetch or accumulator WB ability, but they do provide the ability to add, negate, shift, load and store the contents of either 40-bit Accumulator. In addition, the ADD and SUB instructions allow the two accumulators to be added or subtracted from each other. DSP Accumulator instructions are shown in Table 4-12 and instruction details are provided in **Section 5.** "Instruction Descriptions".

Table 4-12: DSP Accumulator Instructions

Instruction	Description	Accumulator WB?
ADD	Add accumulators	No
ADD	16-bit signed accumulator add	No
LAC	Load accumulator	No
NEG	Negate accumulator No	
SAC	Store accumulator	No
SAC.R	Store rounded accumulator	No
SFTAC	TAC Arithmetic shift accumulator by Literal No	
SFTAC	Arithmetic shift accumulator by (Wn)	No
SUB	Subtract accumulators	No

# 4.16 SCALING DATA WITH THE FBCL INSTRUCTION (dsPIC30F AND dsPIC33F DEVICES)

To minimize quantization errors that are associated with data processing using DSP instructions, it is important to utilize the complete numerical result of the operations. This may require scaling data up to avoid underflow (i.e., when processing data from a 12-bit ADC), or scaling data down to avoid overflow (i.e., when sending data to a 10-bit DAC). The scaling, which must be performed to minimize quantization error, depends on the dynamic range of the input data which is operated on, and the required dynamic range of the output data. At times, these conditions may be known beforehand and fixed scaling may be employed. In other cases, scaling conditions may not be fixed or known, and then dynamic scaling must be used to process data.

The FBCL instruction (Find First Bit Change Left) can efficiently be used to perform dynamic scaling, because it determines the exponent of a value. A fixed point or integer value's exponent represents the amount which the value may be shifted before overflowing. This information is valuable, because it may be used to bring the data value to "full scale", meaning that its numeric representation utilizes all the bits of the register it is stored in.

The FBCL instruction determines the exponent of a word by detecting the first bit change starting from the value's sign bit and working towards the LSB. Since the dsPIC DSC device's barrel shifter uses negative values to specify a left shift, the FBCL instruction returns the negated exponent of a value. If the value is being scaled up, this allows the ensuing shift to be performed immediately with the value returned by FBCL. Additionally, since the FBCL instruction only operates on signed quantities, FBCL produces results in the range of -15:0. When the FBCL instruction returns '0', it indicates that the value is already at full scale. When the instruction returns -15, it indicates that the value cannot be scaled (as is the case with 0x0 and 0xFFFF). Table 4-13 shows word data with various dynamic ranges, their exponents, and the value after scaling each data to maximize the dynamic range. Example 4-23 shows how the FBCL instruction may be used for block processing.

Table 4-13: Scaling Examples

Table 4-13. Scaling Examples		
Word Value	Exponent	Full Scale Value (Word Value << Exponent)
0x0001	14	0x4000
0x0002	13	0x4000
0x0004	12	0x4000
0x0100	6	0x4000
0x01FF	6	0x7FC0
0x0806	3	0x4030
0x2007	1	0x400E
0x4800	0	0x4800
0x7000	0	0x7000
0x8000	0	0x8000
0x900A	0	0x900A
0xE001	2	0x8004
0xFF07	7	0x8380

**Note:** For the word values 0x0000 and 0xFFFF, the FBCL instruction returns -15.

As a practical example, assume that block processing is performed on a sequence of data with very low dynamic range stored in 1.15 fractional format. To minimize quantization errors, the data may be scaled up to prevent any quantization loss which may occur as it is processed. The <code>FBCL</code> instruction can be executed on the sample with the largest magnitude to determine the optimal scaling value for processing the data. Note that scaling the data up is performed by left shifting the data. This is demonstrated with the code snippet below.

### Example 4-23: Scaling with FBCL

```
; assume W0 contains the largest absolute value of the data block
   ; assume W4 points to the beginning of the data block
   ; assume the block of data contains {\tt BLOCK\_SIZE} words
   ; determine the exponent to use for scaling
                         ; store exponent in W2
        WO, W2
   ; scale the entire data block before processing
        #(BLOCK_SIZE-1), SCALE
   LAC
         SFTAC A, W2
                         ; shift ACCA by W2 bits
SCALE:
  SAC
         A, [W4++]
                          ; store scaled input (overwrite original)
   ; now process the data
   ; (processing block goes here)
```

# 4.17 NORMALIZING THE ACCUMULATOR WITH THE FBCL INSTRUCTION (dsPIC30F AND dsPIC33F DEVICES)

The process of scaling a quantized value for its maximum dynamic range is known as normalization (the data in the third column in Table 4-13 contains normalized data). Accumulator normalization is a technique used to ensure that the accumulator is properly aligned before storing data from the accumulator, and the FBCL instruction facilitates this function.

The two 40-bit accumulators each have 8 guard bits from the ACCxU register, which expands the dynamic range of the accumulators from 1.31 to 9.31, when operating in Super Saturation mode (see **4.11.1** "Integer and Fractional Data"). However, even in Super Saturation mode, the Store Rounded Accumulator (SAC.R) instruction only stores 16-bit data (in 1.15 format) from ACCxH, as described in **4.12** "Accumulator Usage (dsPIC30F and dsPIC33F Devices)". Under certain conditions, this may pose a problem.

Proper data alignment for storing the contents of the accumulator may be achieved by scaling the accumulator down if ACCxU is in use, or scaling the accumulator up if all of the ACCxH bits are not being used. To perform such scaling, the FBCL instruction must operate on the ACCxU byte and it must operate on the ACCxH word. If a shift is required, the ALU's 40-bit shifter is employed, using the SFTAC instruction to perform the scaling. Example 4-24 contains a code snippet for accumulator normalization.

### **Example 4-24:** Normalizing with FBCL

```
; assume an operation in ACCA has just completed (SR intact)
; assume the processor is in super saturation mode
; assume ACCAH is defined to be the address of ACCAH (0x24)
   MOV
          #ACCAH, W5
                            ; W5 points to ACCAH
   BRA
          OA, FBCL GUARD
                            ; if overflow we right shift
FBCL HI:
   FBCL
           [W5], WO
                             ; extract exponent for left shift
          SHIFT_ACC
   BRA
                             ; branch to the shift
FBCL GUARD:
                            ; extract exponent for right shift
   FBCL
           [++W5], W0
                             ; adjust the sign for right shift
   ADD.B W0, #15, W0
SHIFT ACC:
   SFTAC A, WO
                             ; shift ACCA to normalize
```

16-bit MCU and DSC Programmer's Reference Manual	
NOTES:	





## **Section 5. Instruction Descriptions**

### **HIGHLIGHTS**

This section of the manual contains the following major topics:

5.1	Instruction Symbols	84
	Instruction Encoding Field Descriptors Introduction	
5.3	Instruction Description Example	88
54	Instruction Descriptions	gc

### 5.1 Instruction Symbols

All the symbols used in **Section 5.4 "Instruction Descriptions"** are listed in Table 1-2.

### 5.2 Instruction Encoding Field Descriptors Introduction

All instruction encoding field descriptors used in **Section 5.4 "Instruction Descriptions"** are shown in Table 5-2 through Table 5-12.

Table 5-1: Instruction Encoding Field Descriptors

Field	Description
A <sup>(1)</sup>	Accumulator selection bit: 0 = ACCA; 1 = CCB
aa <sup>(1)</sup>	Accumulator Write Back mode (see Table 5-12)
В	Byte mode selection bit: 0 = word operation; 1 = byte operation
bbbb	4-bit bit position select: 0000 = LSB; 1111 = MSB
D	Destination address bit: 0 = result stored in WREG;
	1 = result stored in file register
dddd	Wd destination register select: 0000 = W0; 1111 = W15
f ffff ffff ffff	13-bit register file address (0x0000 to 0x1FFF)
fff ffff ffff ffff	15-bit register file word address (implied 0 LSB) (0x0000 to 0xFFFE)
ffff ffff ffff ffff	16-bit register file byte address (0x0000 to 0xFFFF)
999	Register Offset Addressing mode for Ws source register (see Table 5-4)
hhh	Register Offset Addressing mode for Wd destination register (see Table 5-5)
iiii(1)	Prefetch X Operation (see Table 5-6)
jjjj <sup>(1)</sup>	Prefetch Y Operation (see Table 5-8)
k	1-bit literal field, constant data or expression
kkkk	4-bit literal field, constant data or expression
kk kkkk	6-bit literal field, constant data or expression
kkkk kkkk	8-bit literal field, constant data or expression
kk kkkk kkkk	10-bit literal field, constant data or expression
kk kkkk kkkk kkkk	14-bit literal field, constant data or expression
kkkk kkkk kkkk	16-bit literal field, constant data or expression
mm	Multiplier source select with same working registers
	(see Table 5-10)
mmm	Multiplier source select with different working registers
	(see Table 5-11)
nnnn nnnn nnnn nnn0 nnn nnnn	23-bit program address for CALL and GOTO instructions
nnnn nnnn nnnn nnnn	16-bit program offset field for relative branch/call instructions
ppp	Addressing mode for Ws source register (see Table 5-2)
ddd	Addressing mode for Wd destination register (see Table 5-3)
rrr	Barrel shift count
SSSS	Ws source register select: 0000 = W0; 1111 = W15
tttt	Dividend select, most significant word
vvvv	Dividend select, least significant word
W	Double Word mode selection bit: 0 = word operation;
	1 = double word operation
WWWW	Wb base register select: 0000 = W0; 1111 = W15
<sub>XX</sub> (1)	Prefetch X Destination (see Table 5-7)
xxxx xxxx xxxx xxxx	16-bit unused field (don't care)
<sub>YY</sub> (1)	Prefetch Y Destination (see Table 5-9)
z	Bit test destination: 0 = C flag bit; 1 = Z flag bit

Note 1: This field is only available in dsPIC30F and dsPIC33F devices.

Table 5-2: Addressing Modes for Ws Source Register

ppp	Addressing Mode	Source Operand
000	Register Direct	Ws
001	Indirect	[Ws]
010	Indirect with Post-Decrement	[Ws]
011	Indirect with Post-Increment	[Ws++]
100	Indirect with Pre-Decrement	[Ws]
101	Indirect with Pre-Increment	[++Ws]
11x	Unused	

Table 5-3: Addressing Modes for Wd Destination Register

qqq	Addressing Mode	Destination Operand
000	Register Direct	Wd
001	Indirect	[Wd]
010	Indirect with Post-Decrement	[Wd]
011	Indirect with Post-Increment	[Wd++]
100	Indirect with Pre-Decrement	[Wd]
101	Indirect with Pre-Increment	[++Wd]
11x	Unused (an attempt to use this Addressing mode w	ill force a RESET instruction)

Table 5-4: Offset Addressing Modes for Ws Source Register (with Register Offset)

ggg	Addressing Mode	Source Operand
000	Register Direct	Ws
001	Indirect	[Ws]
010	Indirect with Post-Decrement	[Ws]
011	Indirect with Post-Increment	[Ws++]
100	Indirect with Pre-Decrement	[Ws]
101	Indirect with Pre-Increment	[++Ws]
11x	Indirect with Register Offset	[Ws+Wb]

Table 5-5: Offset Addressing Modes for Wd Destination Register (with Register Offset)

hhh	Addressing Mode	Source Operand
000	Register Direct	Wd
001	Indirect	[Wd]
010	Indirect with Post-Decrement	[Wd]
011	Indirect with Post-Increment	[Wd++]
100	Indirect with Pre-Decrement	[Wd]
101	Indirect with Pre-Increment	[++Wd]
11x	Indirect with Register Offset	[Wd+Wb]

Table 5-6: X Data Space Prefetch Operation (dsPIC30F and dsPIC33F)

iiii	Operation
0000	Wxd = [W8]
0001	Wxd = [W8], W8 = W8 + 2
0010	Wxd = [W8], W8 = W8 + 4
0011	Wxd = [W8], W8 = W8 + 6
0100	No Prefetch for X Data Space
0101	Wxd = [W8], W8 = W8 – 6
0110	Wxd = [W8], W8 = W8 - 4
0111	Wxd = [W8], W8 = W8 - 2
1000	Wxd = [W9]
1001	Wxd = [W9], W9 = W9 + 2
1010	Wxd = [W9], W9 = W9 + 4
1011	Wxd = [W9], W9 = W9 + 6
1100	Wxd = [W9 + W12]
1101	Wxd = [W9], W9 = W9 - 6
1110	Wxd = [W9], W9 = W9 – 4
1111	Wxd = [W9], W9 = W9 - 2

Table 5-7: X Data Space Prefetch Destination (dsPIC30F and dsPIC33F)

xx	Wxd
00	W4
01	W5
10	W6
11	W7

Table 5-8: Y Data Space Prefetch Operation (dsPIC30F and dsPIC33F)

jjjj	Operation
0000	Wyd = [W10]
0001	Wyd = [W10], W10 = W10 + 2
0010	Wyd = [W10], W10 = W10 + 4
0011	Wyd = [W10], W10 = W10 + 6
0100	No Prefetch for Y Data Space
0101	Wyd = [W10], W10 = W10 – 6
0110	Wyd = [W10], W10 = W10 – 4
0111	Wyd = [W10], W10 = W10 – 2
1000	Wyd = [W11]
1001	Wyd = [W11], W11 = W11 + 2
1010	Wyd = [W11], W11 = W11 + 4
1011	Wyd = [W11], W11 = W11 + 6
1100	Wyd = [W11 + W12]
1101	Wyd = [W11], W11 = W11 – 6
1110	Wyd = [W11], W11 = W11 – 4
1111	Wyd = [W11], W11 = W11 – 2

5

Table 5-9: Y Data Space Prefetch Destination (dsPIC30F and dsPIC33F)

уу	Wyd
00	W4
01	W5
10	W6
11	W7

Table 5-10: MAC or MPY Source Operands (Same Working Register) (dsPIC30F and dsPIC33F)

mm	Multiplicands
00	W4 * W4
01	W5 * W5
10	W6 * W6
11	W7 * W7

Table 5-11: MAC or MPY Source Operands (Different Working Register) (dsPIC30F and dsPIC33F)

mmm	Multiplicands
000	W4 * W5
001	W4 * W6
010	W4 * W7
011	Invalid
100	W5 * W6
101	W5 * W7
110	W6 * W7
111	Invalid

Table 5-12: MAC Accumulator Write Back Selection (dsPIC30F and dsPIC33F)

	•
aa	Write Back Selection
00	W13 = Other Accumulator (Direct Addressing)
01	[W13] + = 2 = Other Accumulator (Indirect Addressing with Post-Increment)
10	No Write Back
11	Invalid

### 5.3 Instruction Description Example

The example description below is for the fictitious instruction FOO. The following example instruction was created to demonstrate how the table fields (syntax, operands, operation, etc.) are used to describe the instructions presented in **Section 5.4 "Instruction Descriptions"**.

## **FOO**

#### The Header field summarizes what the instruction does

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
			Х	Х	

Cells marked with an 'X' indicate the instruction is implemented for that device family.

Syntax: The Syntax field consists of an optional label, the instruction mnemonic, any

optional extensions which exist for the instruction and the operands for the instruction. Most instructions support more than one operand variant to support the various dsPIC30F/dsPIC33F Addressing modes. In these circumstances, all possible instruction operands are listed beneath each other (as in the case of op2a, op2b and op2c above). Optional operands are

enclosed in braces.

Operands: The Operands field describes the set of values which each of the operands

may take. Operands may be accumulator registers, file registers, literal

constants (signed or unsigned), or working registers.

Operation: The Operation field summarizes the operation performed by the instruction.

Status Affected: The Status Affected field describes which bits of the STATUS Register are

affected by the instruction. Status bits are listed by bit position in

descending order.

Encoding: The Encoding field shows how the instruction is bit encoded. Individual bit

fields are explained in the Description field, and complete encoding details

are provided in Table 5.2.

Description: The Description field describes in detail the operation performed by the

instruction. A key for the encoding bits is also provided.

Words: The Words field contains the number of program words that are used to

store the instruction in memory.

Cycles: The Cycles field contains the number of instruction cycles that are required

to execute the instruction.

Examples: The Examples field contains examples that demonstrate how the instruction

operates. "Before" and "After" register snapshots are provided, which allow

the user to clearly understand what operation the instruction performs.

### 5.4 Instruction Descriptions

## **ADD**

#### Add f to WREG

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} ADD{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation: (f) + (WREG) → destination designated by D

Status Affected: DC, N, OV, Z, C

Encoding: 1011 0100 0BDf ffff ffff ffff

Description:

Add the contents of the default working register WREG to the contents of the file register, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1 Cycles: 1

Example 1: ADD.B RAM100 ; Add WREG to RAM100 (Byte mode)

Before After Instruction Instruction WREG CC80 **WREG** CC80 RAM100 FFC0 FF40 RAM100 0005 (OV, C = 1) 0000 SR SR

Example 2: ADD RAM200, WREG ; Add RAM200 to WREG (Word mode)

**Before** After Instruction Instruction WREG CC80 WREG CC40 FFC0 RAM200 FFC0 RAM200 0000 0001 SR SR (C = 1)

5

## **ADD**

#### Add Literal to Wn

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Х	Х	Х	Х	

Syntax: {label:} ADD{.B} #lit10, Wn

Operands:  $lit10 \in [0 ... 255]$  for byte operation

lit  $10 \in [0 \dots 1023]$  for word operation

 $Wn \in [W0 ... W15]$ 

Operation:  $lit10 + (Wn) \rightarrow Wn$ Status Affected: DC, N, OV, Z, C

Encoding: 1011 0000 0Bkk kkkk kkkk dddd

Description: Add the 10-bit unsigned literal operand to the contents of the working

register Wn, and place the result back into the working register Wn.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'k' bits specify the literal operand.

The 'd' bits select the address of the working register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: For byte operations, the literal must be specified as an unsigned value [0:255]. See **Section 4.6 "Using 10-bit Literal Operands"** for information on using 10-bit literal operands in Byte mode.

Words: 1 Cycles: 1

Example 1: ADD.B #0xFF, W7 ; Add -1 to W7 (Byte mode)

 Before Instruction
 After Instruction

 W7
 12C0
 W7
 12BF

 SR
 0000
 SR
 0009
 (N, C = 1)

Example 2: ADD #0xFF, W1 ; Add 255 to W1 (Word mode)

 Before Instruction
 After Instruction

 W1 12C0 SR 0000
 W1 13BF SR 0000

## **ADD**

### Add Wb to Short Literal

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	X	X	Х

Syntax: {label:} ADD{.B} Wb, #lit5, Wd

[Wd] [Wd++] [Wd--] [++Wd] [--Wd]

Operands:  $Wb \in [W0 ... W15]$ 

 $lit5 \in [0 ... 31]$   $Wd \in [W0 ... W15]$  $(Wb) + lit5 \rightarrow Wd$ 

Operation: (Wb) + lit5  $\rightarrow$  Wc Status Affected: DC, N, OV, Z, C

Encoding: 0100 0www wBqq qddd d11k kkkk

Description: Add the contents of the base register Wb to the 5-bit unsigned short literal operand, and place the result in the destination register Wd. Register

direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'k' bits provide the literal operand, a five-bit integer number.

te: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: ADD.B W0, #0x1F, W7 ; Add W0 and 31 (Byte mode) ; Store the result in W7

Before After Instruction Instruction W0 2290 W0 2290 W7 12C0 W7 12AF 0000 SR SR 0008 (N = 1)

Example 2: ADD W3, #0x6, [--W4] ; Add W3 and 6 (Word mode)
; Store the result in [--W4]

	Before		After
I	nstruction	1 11	nstruction
W3	6006	W3	6006
W4	1000	W4	0FFE
Data 0FFE	DDEE	Data 0FFE	600C
Data 1000	DDEE	Data 1000	DDEE
SR	0000	SR	0000

## **ADD**

### Add Wb to Ws

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	X	X	Х	X

Syntax: {label:} ADD{.B} Wb, Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd]

[--Ws], [--Wd]

Operands:  $Wb \in [W0 ... W15]$ 

Ws ∈ [W0 ... W15] Wd ∈ [W0 ... W15]

Operation:  $(Wb) + (Ws) \rightarrow Wd$ Status Affected: DC, N, OV, Z, C

Encoding: 0100 0www wBqq qddd dppp ssss

Description: Add the contents of the source register Ws and the contents of the base

register Wb, and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd.

addressing may be used for vvs and vvd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register. The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: ADD.B W5, W6, W7 ; Add W5 to W6, store result in W7 ; (Byte mode)

Before After Instruction Instruction W5 AB00 AB00 W5 W6 0030 W6 0030 W7 FFFF W7 FF30 0000 SR 0000 SR

Example 2: ADD W5, W6, W7 ; Add W5 to W6, store result in W7
; (Word mode)

Before			After	
Instruction		n I	nstructior	า
W5	AB00	W5	AB00	
W6	0030	W6	0030	
W7	FFFF	W7	AB30	
SR	0000	SR	8000	(N = 1)

## **ADD**

### **Add Accumulators**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} ADD Acc

Operands:  $Acc \in [A,B]$ Operation: If (Acc = A):

 $(ACCA) + (ACCB) \rightarrow ACCA$ 

 $(ACCA) + (ACCB) \rightarrow ACCB$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: A000 0000 0000 0000 Description:

Add the contents of Accumulator A to the contents of Accumulator B and

place the result in the selected accumulator. This instruction performs a 40-bit addition.

The 'A' bit specifies the destination accumulator.

Words: 1 Cycles: 1

Example 1: ADD ; Add ACCB to ACCA

> Before Instruction

**ACCA** 00 0022 3300 **ACCB** 00 1833 4558 0000 SR

Instruction **ACCA** 00 1855 7858 **ACCB** 00 1833 4558 SR 0000

After

; Add ACCA to ACCB Example 2: ADD В

; Assume Super Saturation mode enabled

(ACCSAT = 1, SATA = 1, SATB = 1)

Before Instruction

	mstruction		
ACCA	00 E111 2222		
ACCB	00 7654 3210		
SR	0000		

After Instruction

	00 E111 2222	ACCA
	01 5765 5432	ACCB
(OB, OAB	4800	SR

= 1)

## **ADD**

### 16-Bit Signed Add to Accumulator

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} ADD Ws, {#Slit4,} Acc

[Ws], [Ws++], [Ws--], [--Ws], [++Ws], [Ws+Wb],

Operands:  $Ws \in [W0 ... W15]$ 

 $\begin{aligned} &\text{Wb} \in [\text{W0 ... W15}] \\ &\text{Slit4} \in [\text{-8 ... +7}] \\ &\text{Acc} \in [\text{A,B}] \end{aligned}$ 

Operation: Shift<sub>Slit4</sub>(Extend(Ws)) + (Acc)  $\rightarrow$  Acc

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1100 1001 Awww wrrr rggg ssss

Description:

Add a 16-bit value specified by the source working register to the most significant word of the selected accumulator. The source operand may specify the direct contents of a working register or an effective address. The value specified is added to the most significant word of the accumulator by sign-extending and zero backfilling the source operand prior to the operation. The value added to the accumulator may also be shifted by a 4-bit signed literal before the addition is made.

The 'A' bit specifies the destination accumulator.

The 'w' bits specify the offset register Wb.

The 'r' bits encode the optional shift. The 'g' bits select the source Address mode.

The 's' bits specify the source register Ws.

Note: Positive values of operand Slit4 represent an arithmetic shift right

and negative values of operand Slit4 represent an arithmetic shift left. The contents of the source register are not affected by Slit4.

Words: 1
Cycles: 1

Example 1: ADD W0, #2, A ; Add W0 right-shifted by 2 to ACCA

After Instruction
W0 8000
ACCA 00 5000 0000
SR 0000

Example 2: ADD [W5++], A

; Add the effective value of W5 to ACCA; Post-increment W5

Before Instruction

	modadion
W5	2000
ACCA	00 0067 2345
Data 2000	5000
SR	0000

	After	
	Instruction	
W5	20	

W5	2002
ACCA	00 5067 2345
Data 2000	5000
SR	0000

## **ADDC**

### Add f to WREG with Carry

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	X	Х	Х

Syntax: {label:} ADDC{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation: (f) + (WREG) + (C)  $\rightarrow$  destination designated by D

Status Affected: DC, N, OV, Z, C

Encoding: 1011 0100 1BDf ffff ffff ffff

Description: Add the contents of the default working register WREG, the contents of

the file register and the Carry bit and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

**3:** The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1
Cycles: 1

Example 1: ADDC.B RAM100 ; Add WREG and C bit to RAM100 ; (Byte mode)

Before After Instruction Instruction **WREG** CC60 **WREG** CC60 8006 8067 RAM100 RAM100 SR 0001 (C=1) SR 0000

Example 2: ADDC RAM200, WREG ; Add RAM200 and C bit to the WREG ; (Word mode)

Before After Instruction Instruction **WREG** 5600 **WREG** 8A01 RAM200 3400 RAM200 3400 0001 000C (N, OV = 1)SR (C=1)SR

## **ADDC**

### Add Literal to Wn with Carry

Implemented in:	PIC24F	PIC24F PIC24H		dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} ADDC{.B} #lit10, Wn

Operands:  $lit10 \in [0 ... 255]$  for byte operation

lit  $10 \in [0 \dots 1023]$  for word operation

 $Wn \in [W0 \dots W15]$ 

Operation:  $lit10 + (Wn) + (C) \rightarrow Wn$ 

Status Affected: DC, N, OV, Z, C

Encoding: 1011 0000 1Bkk kkkk kkkk dddd

Description: Add the 10-bit unsigned literal operand, the contents of the working

register Wn and the Carry bit, and place the result back into the working

register Wn.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'k' bits specify the literal operand.

The 'd' bits select the address of the working register.

- **Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - 2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.
  - **3:** The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

Example 1: ADDC.B #0xFF, W7; Add -1 and C bit to W7 (Byte mode)

 Before Instruction
 After Instruction

 W7
 12C0 SR 0000
 W7 12BF (N,C = 1)

Example 2: ADDC #0xFF, W1 ; Add 255 and C bit to W1 (Word mode)

 Before Instruction
 After Instruction

 W1
 12C0
 W1
 13C0

 SR
 0001
 (C = 1)
 SR
 0000

## **ADDC**

### Add Wb to Short Literal with Carry

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} ADDC{.B} Wb, #lit5, Wd

[Wd] [Wd++] [Wd--] [++Wd] [--Wd]

Operands:  $Wb \in [W0 ... W15]$ 

lit5 ∈ [0 ... 31] Wd ∈ [W0 ... W15]

Operation: (Wb) + lit5 + (C)  $\rightarrow$  Wd

Status Affected: DC, N, OV, Z, C

Encoding: 0100 1www wBqq qddd d11k kkkk

Description:

Add the contents of the base register Wb, the 5-bit unsigned short literal operand and the Carry bit, and place the result in the destination register Wd. Register direct addressing must be used for Wb. Register direct or indirect addressing may be used for Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'k' bits provide the literal operand, a five-bit integer number.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

**2:** The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

Example 1: ADDC.B W0, #0x1F, [W7]; Add W0, 31 and C bit (Byte mode); Store the result in [W7]

Before After Instruction Instruction W0 CC80 W0 **CC80** W7 12C0 W7 12C0 B000 B09F Data 12C0 Data 12C0 SR 0000 | (C = 0)0008 | (N = 1)SR

Before				After
Instruction			Instruction	
W3	6006		W3	6006
W4	1000		W4	0FFE
Data 0FFE	DDEE		Data 0FFE	600D
Data 1000	DDEE		Data 1000	DDEE
SR	0001	(C = 1)	SR	0000

## **ADDC**

### Add Wb to Ws with Carry

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} ADDC{.B} Wb, Ws. Wd

[Wd] [Ws], [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands: Wb ∈ [W0 ... W15]

Ws ∈ [W0 ... W15] Wd ∈ [W0 ... W15]

 $(Wb) + (Ws) + (C) \rightarrow Wd$ Operation:

Status Affected: DC, N, OV, Z, C

Encoding: 0100 1www wBqq qddd dppp

Description: Add the contents of the source register Ws, the contents of the base

register Wb and the Carry bit, and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register. The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.

2: The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

Example 1: ADDC.B W0, [W1++], [W2++] ; Add W0, [W1] and C bit (Byte mode)

; Store the result in [W2]

; Post-increment W1, W2

	Before		After
I	nstructio	n Ir	nstruction
W0	CC20	W0	CC20
W1	0800	W1	0801
W2	1000	W2	1001
Data 0800	AB25	Data 0800	AB25
Data 1000	FFFF	Data 1000	FF46
SR	0001	(C = 1) SR	0000

Example 2:	ADDC	W3,[W2++],[W1++]	; Add W3, [W2] and C bit (Word mode)			
·			; Store the result in [W1]			
			; Post-increment W1, W2			

I	Before nstructio	n I	After nstruction
W1	1000	W1	1002
W2	2000	W2	2002
W3	0180	W3	0180
Data 1000	8000	Data 1000	2681
Data 2000	2500	Data 2000	2500
SR	0001	(C = 1) SR	0000

## **AND**

#### **AND f and WREG**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} AND{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation: (f).AND.(WREG) → destination designated by D

Status Affected: N, Z

Encoding: 1011 0110 0BDf ffff ffff ffff

Description:

Compute the logical AND operation of the contents of the default working register WREG and the contents of the file register, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1
Cycles: 1

Example 1: AND.B RAM100 ; 7

; AND WREG to RAM100 (Byte mode)

Before After Instruction Instruction WREG CC80 WREG CC80 RAM100 FFC0 RAM100 FF80 SR 0000 SR 8000 (N = 1)

Example 2: AND RAM200, WREG ; AND RAM200 to WREG (Word mode)

Before After Instruction Instruction **WREG** CC80 **WREG** 0800 RAM200 RAM200 12C0 12C0 SR 0000 SR 0000

## **AND**

#### **AND Literal and Wd**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Х	Χ	Χ	Χ	

Syntax: {label:} AND{.B} #lit10, Wn

Operands: lit10  $\in$  [0 ... 255] for byte operation

 $lit10 \in [0 ... 1023]$  for word operation

 $Wn \in [W0 \; ... \; W15]$ 

Operation:  $lit10.AND.(Wn) \rightarrow Wn$ 

Status Affected: N, Z

Encoding: 1011 0010 0Bkk kkkk kkkk dddd

Description: Compute the logical AND operation of the 10-bit literal operand and the

contents of the working register Wn and place the result back into the working register Wn. Register direct addressing must be used for Wn.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'k' bits specify the literal operand.

The 'd' bits select the address of the working register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.

Words: 1 Cycles: 1

Example 1: AND.B #0x83, W7 ; AND 0x83 to W7 (Byte mode)

 Before Instruction
 After Instruction

 W7
 12C0
 W7
 1280

 SR
 0000
 SR
 0008
 (N = 1)

Example 2: AND #0x333, W1 ; AND 0x333 to W1 (Word mode)

 Before Instruction
 After Instruction

 W1 12D0
 W1 0210

 SR 0000
 SR 0000

0000

## **AND**

### **AND Wb and Short Literal**

AND		AND Wb ar	nd Short Lite	ral		
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	AND{.B}	Wb,	#lit5,	Wd	
					[Wd]	
					[Wd++]	
					[Wd]	
					[++Wd]	
					[Wd]	
Operands:	$  Wb \in [W0] $ $  lit5 \in [0 \\ Wd \in [W0] $	31]				
Operation:	(Wb).AND	.lit5 $\rightarrow$ Wd				
Status Affected:	N, Z					
Encoding:	0110	0www	wBqq	qddd	d11k	kkkk
Description:	Wb and the Register d	he logical AN e 5-bit literal a irect addressi dressing may	and place the	result in the sed for Wb. E	destination re	egister Wd.
	The 'B' bit The 'q' bits The 'd' bits	s select the ac selects byte c s select the de s select the de provide the li	or word opera estination Add estination regi	tion ('0' for w Iress mode. ster.	ord, '1' for by	
	Note:	rather than a	on .B in the word operated operation,	tion. You ma	y use a .w e	-
Words:	1		,		•	
Cycles:	1					
Example 1:	AND.B WO	,#0x3,[W1++	; Store	0 and 0x3 ( to [W1] increment W	_	
	Before		After			
	Instruction		Instructio	n		
	W0 23A5 W1 2211		W0 23A5 W1 2212			
Data 2		Data 2				
2414 2	SR 0000	2414 2	SR 0000			
Example 2:	AND	W0,#0x1F,W1		WO and Ox1F e to W1	(Word mode	<u>=</u> )
	Before		After			
	Instruction		Instruction	1		
	W0 6723		W0 6723			
	W1 7878		W1 0003			

0000

## **AND**

### And Wb and Ws

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} AND{.B} Wb, Ws, Wd

> [Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Wb \in [W0 \dots W15]$ 

 $Ws \in [W0 \dots W15]$ Wd ∈ [W0 ... W15]

Operation: (Wb).AND.(Ws)  $\rightarrow$  Wd

Status Affected: N, Z

Encoding: qddd 0110 0www wBqq dppp SSSS

Description: Compute the logical AND operation of the contents of the source register Ws and the contents of the base register Wb, and place the result in the

destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: AND.B W0, W1 [W2++]; AND W0 and W1, and

; store to [W2] (Byte mode)

; Post-increment W2

	Before		After	
I	nstructior	ı I	nstruction	
W0	AA55	W0	AA55	
W1	2211	W1	2211	
W2	1001	W2	1002	
Data 1000	FFFF	Data 1000	11FF	
SR	0000	SR	0000	

Example 2:	AND	WO,	[W1++],	W2	•		[W1], and	
					; Post-i	ncrem	nent W1	
	Ве	fore			After			
	Instr	uction		I	nstructio	า		
	W0 A	AA55		W0	AA55			
	W1 -	1000		W1	1002			
	W2 5	5AA		W2	2214			
Data	1000	2634	Data 1	1000	2634			
	SR (	0000		SR	0000			

### **ASR**

#### Arithmetic Shift Right f

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} ASR{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation: <u>For byte operation:</u>

 $(f<7>) \rightarrow Dest<7>$   $(f<7>) \rightarrow Dest<6>$   $(f<6:1>) \rightarrow Dest<5:0>$  $(f<0>) \rightarrow C$ 

(f<15>) → Dest<15> (f<15>) → Dest<15> (f<15>) → Dest<14> (f<14:1>) → Dest<13:0>

 $(f<0>) \rightarrow C$ 

Status Affected:

N, Z, C

Encoding:

1101	0101	1BDf	ffff	ffff	ffff

Description:

Shift the contents of the file register one bit to the right and place the result in the destination register. The Least Significant bit of the file register is shifted into the Carry bit of the STATUS Register. After the shift is performed, the result is sign-extended. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register). The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1 Cycles: 1

> Before After Instruction Instruction 0600 0611 **WREG WREG** RAM400 0823 RAM400 0823 0000 0001 SR SR (C = 1)

Example 2: ASR RAM200 ; ASR RAM200 (Word mode)

Before After Instruction Instruction

RAM200 8009 RAM200 C004 SR 0000 (N, C = 1)

### **ASR**

#### **Arithmetic Shift Right Ws**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	X	Х

Syntax: {label:} ASR{.B} Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

Operation: <u>For byte operation:</u>

 $\begin{array}{l} (\text{Ws<7>}) \rightarrow \text{Wd<7>} \\ (\text{Ws<7>}) \rightarrow \text{Wd<6>} \\ (\text{Ws<6:1>}) \rightarrow \text{Wd<5:0>} \\ (\text{Ws<0>}) \rightarrow \text{C} \end{array}$ 

For word operation:

 $(Ws<15>) \rightarrow Wd<15> \\ (Ws<15>) \rightarrow Wd<14> \\ (Ws<14:1>) \rightarrow Wd<13:0>$ 

(Ws<0>) → C



Status Affected: N, Z, C

Encoding:

1101	0001	1Bqq	qddd	dppp	ssss
			_		

Description:

Shift the contents of the source register Ws one bit to the right and place the result in the destination register Wd. The Least Significant bit of Ws is shifted into the Carry bit of the STATUS register. After the shift is performed, the result is sign-extended. Either register direct or indirect addressing may be used for Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

<u>Example 1:</u>

ASR.B [W0++], [W1++] ; ASR [W0] and store to [W1] (Byte mode) ; Post-increment W0 and W1

Before After Instruction Instruction W0 0600 W0 0601 W1 0801 W1 0802 Data 600 2366 Data 600 2366 Data 800 FFC0 Data 800 33C0 0000 0000 SR

Example 2: ASR W12, W13 ; ASR W12 and store to W13 (Word mode)

Before After Instruction Instruction AB01 W12 AB01 W12 0322 D580 W13 W13 SR 0000 SR 0009 (N, C = 1)

### **ASR**

### **Arithmetic Shift Right by Short Literal**

Implemented in:	PIC24F PIC24H		dsPIC30F dsPIC33F	
	Х	Х	Х	Х

Syntax: {label:} ASR Wb, #lit4, Wnd

Operands:  $Wb \in [W0 ... W15]$ 

 $lit4 \in [0...15]$ 

 $Wnd \in [W0 ... W15]$ 

Operation: lit4<3:0>  $\rightarrow$  Shift\_Val

Status Affected: N, Z

Encoding: 1101 1110 1www wddd d100 kkkk

Description: Arithmetic shift right the contents of the source register Wb by the 4-bit unsigned literal, and store the result in the destination register Wnd. After

the shift is performed, the result is sign-extended. Direct addressing must

be used for Wb and Wnd.

The 'w' bits select the address of the base register.

The 'd' bits select the destination register. The 'k' bits provide the literal operand.

**Note:** This instruction operates in Word mode only.

Words: 1 Cycles: 1

Example 1: ASR W0, #0x4, W1 ; ASR W0 by 4 and store to W1

Before Instruction		n Ir	After nstruction
W0	060F	W0	060F
W1	1234	W1	0060
SR	0000	SR	0000

Example 2: ASR W0, #0x6, W1 ; ASR W0 by 6 and store to W1

	Before		After			
I	nstructior	ı li	Instruction			
W0	80FF	W0	80FF			
W1	0060	W1	FE03			
SR	0000	SR	8000	(N = 1)		

 $\underline{\textbf{Example 3:}} \qquad \text{ASR W0, $\#0xF, W1} \qquad \qquad ; \text{ ASR W0 by 15 and store to W1}$ 

	Before		After			
Instruction			nstructior	า		
W0	70FF	W0	70FF			
W1	CC26	W1	0000			
SR	0000	SR	0002	(Z = 1)		
-				='		

## **ASR**

### Arithmetic Shift Right by Wns

ASK		Anumenc	Sniit Right b	y wiis	
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Х	Х	Х	X	
Syntax:	{label:}	ASR	Wb,	Wns,	Wnd
Operands:	$Wb \in [W0]$ $Wns \in [W0]$ $Wnd \in [W0]$	)W15]			
Operation:	Wb<15> -	→ Shift_Val → Wnd<15:15- ift_Val> → Wr			
Status Affected:	N, Z				
Encoding:	1101	1110	1www	wddd	d000 ssss
	destination sign-extend The 'w' bits The 'd' bits The 's' bits <b>Note 1:</b>	register Wnd ded. Direct ad s select the ac select the de select the so This instruction	After the shadressing must didress of the stination register. on operates in eater than 15	aift is perform to be used for base register ster. The Word mode to, Wnd = 0x	
Words:	1	VVIIU – UXFFI	T II WU IS HE	galive.	
Cycles:	1				
Example 1:	ASR W0, W5,	W6	; ASR WO	) by W5 and	store to W6
	Before   Instruction   W0   80FF   W5   0004   W6   2633   SR   0000	,	After Instruction W0 80FF 0004 W6 F80F SR 0000	1	
Example 2:	ASR WO, W5	, W6	; ASR W	0 by W5 and	l store to W6
	Before   Instruction   W0   6688   W5   000A   W6   FF00   SR   0000		After Instruction W0 6688 W5 000A W6 0019 SR 0000	n 	
Example 3:	ASR W11, W1	.2, W13	; ASR W	l1 by W12 a	nd store to W13
	Before Instruction W11 8765 W12 88E4 W13 A5A5 SR 0000	V W W	After Instruction V11 8765 V12 88E4 V13 F876 SR 0008	(N = 1)	

### **BCLR**

#### Bit Clear f

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X
 X

Syntax: {label:} BCLR{.B} f, #bit4

Operands:  $f \in [0 ... 8191]$  for byte operation

 $f \in [0 \dots 8190]$  (even only) for word operation

bit4  $\in$  [0 ... 7] for byte operation bit4  $\in$  [0 ... 15] for byte operation

Operation:  $0 \rightarrow f < bit 4 >$ 

Status Affected: None

Encoding: 1010 1001 bbbf ffff ffff fffb

Description: Clear the bit in the file register f specified by 'bit4'. Bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant

bit (bit 7 for byte operations, bit 15 for word operations).

The 'b' bits select value bit4 of the bit position to be cleared.

The 'f' bits select the address of the file register.

- **Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - **2:** When this instruction operates in Word mode, the file register address must be word-aligned.
  - **3:** When this instruction operates in Byte mode, 'bit4' must be between 0 and 7.

Words: 1 Cycles: 1

**Example 1**: BCLR.B 0x800, #0x7 ; Clear bit 7 in 0x800

**Example 2**: BCLR 0x400, #0x9 ; Clear bit 9 in 0x400

| Before | After | Instruction | Instruction | Data 0400 | AA55 | SR | 0000 | SR | 0000 |

5

BCLR		Bit Clear in	Ws			
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	X	Х	Х	Х	]	
Syntax:	{label:}	BCLR{.B}	Ws,	#bit4		
			[Ws],			
			[Ws++],			
			[Ws],			
			[++Ws],			
			[Ws],			
Operands:		W15] 7] for byte op 15] for word (				
Operation:	0 → Ws b	it4>				
Status Affected:	None					
Encoding:	1010	0001	bbbb	0B00	0ppp	ssss
Description:	the Least S 7 for byte o	it in register V ignificant bit ( perations, bit sing may be u	bit 0) and adv 15 for word	vances to the	: Most Signifi	cant bit (bit
	The 'B' bit s The 's' bits	select value be selects byte o select the sou select the sou	r word opera urce/destinat	tion ('0' for wition register.		yte).
	2:	The extensio rather than a denote a won When this ir register addrewent this in between 0 and the state of th	word operated operation, natruction operation operation, and operation opera	ion. You may but it is not re perates in W word-aligned	y use a .w e equired. /ord mode,	extension to
Words:	1					
Cycles:	1					
Example 1:	BCLR.B W2, #	0x2	; Clear	bit 3 in W2	2	
	Before Instruction		After Instruction			
	W2 F234	W	/2 F230			
	SR 0000	S	R 0000			
Example 2:	BCLR [W0++],	#0x0	=	bit 0 in [W		
	Before Instruction		After Instruction			
	W0 2300	W	/0 2302			
<b>5</b>	2000	D ( 22)	5002			

Data 2300

SR

5607

0000

Data 2300

SR

5606

0000

# BRA

#### **Branch Unconditionally**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} BRA Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where Slit16 ∈ [-32768 ... +32767].

Operation:  $(PC + 2) + 2 * Slit16 \rightarrow PC$ 

 $\mathtt{NOP} \to \textbf{Instruction Register}$ 

Status Affected: None

Encoding: 0011 0111 nnnn nnnn nnnn nnnn

Description: The program will branch unconditionally, relative to the next PC. The offset

of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or

expression. After the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The 'n' bits are a signed literal that specifies the number of program words

offset from (PC + 2).

Words: 1 Cycles: 2

Example 1: 002000 HERE: BRA THERE ; Branch to THERE

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 200A

 SR
 0000
 SR
 0000

Example 2:

002000 HERE: BRA THERE+0x2 ; Branch to THERE+0x2
002002 . . .
002004 . . .
002006 . . .
002008 . . .
00200A THERE: . . .

Before After
Instruction Instruction
PC 00 2000 PC 00 2000

Example 3:

002000 HERE: BRA 0x1366 002002 ... ; Branch to 0x1366

002004 . . .

00200C

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 1366

 SR
 0000
 SR
 0000

### **BRA**

### **Computed Branch**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} **BRA** Wn

Operands:  $Wn \in [W0 ... W15]$ 

Operation:  $(PC + 2) + (2 * Wn) \rightarrow PC$  $\mathtt{NOP} \rightarrow Instruction \ Register$ 

Status Affected: None

Encoding: 0000 0001 0110 0000 0000 SSSS

The program branches unconditionally, relative to the next PC. The offset Description:

of the branch is the sign-extended 17-bit value (2 \* Wn), which supports branches up to 32K instructions forward or backward. After this instruction executes, the new PC will be (PC + 2) + 2 \* Wn, since the PC will have

incremented to fetch the next instruction.

The 's' bits select the source register.

Words: 1 2 Cycles:

Example 1: 002000 HERE: BRA W7 ; Branch forward (2+2\*W7)

> 002002 . . . . . . 002108

00210A TABLE7: . 00210C

W7

Before After Instruction Instruction

PC 00 2000 PC 00 210A W7 0084 0084 0000 0000 SR SR

### **BRAC**

#### **Branch if Carry**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	Х	Х

Syntax: {label:} BRA C, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where Slit16 ∈ [-32768 ... +32767].

Operation: Condition = C

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC \\ \texttt{NOP} \rightarrow \textbf{Instruction Register}$ 

Status Affected: None

Encoding: 0011 0001 nnnn nnnn nnnn nnnn

Description:

If the Carry flag bit is '1', then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a 16-bit signed literal that specify the offset from (PC + 2) in

instruction words.

Words:

Cycles: 1 (2 if branch taken)

Example 1:

	Before		After		
	Instruction		Instruction		
PC	00 2000		PC	00 2008	
SR	0001	(C = 1)	SR	0001	(C = 1)

5

```
002000 HERE:
                                BRA C, CARRY
Example 2:
                                                  ; If C is set, branch to CARRY
              002002 NO C:
                                                  ; Otherwise... continue
                                . . .
              002004
              002006
                                GOTO THERE
              002008 CARRY:
                                . . .
              00200A
                                . . .
              00200C THERE:
              00200E
                     Before
                                                      After
                   Instruction
                                                    Instruction
              PC
                      00 2000
                                                      00 2002
              SR
                        0000
                                               SR
                                                         0000
Example 3:
             006230 HERE:
                               BRA C, CARRY
                                                  ; If C is set, branch to CARRY
             006232 NO_C:
                               . . .
                                                  ; Otherwise... continue
             006234
             006236
                               GOTO THERE
             006238 CARRY:
                               . . .
             00623A
                               . . .
             00623C THERE:
             00623E
                                                      After
                    Before
                  Instruction
                                                   Instruction
                                                      00 6238
             PC
                     00 6230
                                              PC
              SR
                        0001 (C = 1)
                                              SR
                                                         0001 (C = 1)
Example 4:
             006230 START:
             006232
             006234 CARRY:
                               . . .
             006236
                                . . .
             006238
                                . . .
             00623A
             00623C HERE:
                               BRA C, CARRY
                                                  ; If C is set, branch to CARRY
             00623E
                                                  ; Otherwise... continue
                               . . .
                    Before
                                                      After
                  Instruction
                                                   Instruction
              PC
                     00 623C
                                              PC
                                                      00 6234
                        0001 (C = 1)
                                                         0001 (C = 1)
              SR
                                              SR
```

### **BRA GE**

#### **Branch if Signed Greater Than or Equal**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Χ	Х	Х

Syntax: {label:} BRA GE, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = (N&&OV)||(!N&&!OV)

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0011 1101 nnnn nnnn nnnn nnnn

Description:

If the logical expression (N&&OV)||(!N&&!OV) is true, then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC+2)+2\*Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle

The 'n' bits are a 16-bit signed literal that specify the offset from (PC + 2) in instruction words.

**Note:** The assembler will convert the specified label into the offset to

be used.

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 007600 LOOP:

007608 HERE: BRA GE, LOOP ; If GE, branch to LOOP 00760A NO\_GE: . . . ; Otherwise... continue

 Before Instruction
 After Instruction

 PC
 00 7608
 PC
 00 7600

 SR
 0000
 SR
 0000

Example 2:

007608 HERE: BRA GE, LOOP ; If GE, branch to LOOP 00760A NO\_GE: . . . ; Otherwise... continue

 5

Instruction
Descriptions

### **BRA GEU**

#### **Branch if Unsigned Greater Than or Equal**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Х	Х

Syntax: {label:} BRA GEU, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16 offset that supports an offset

range of [-32768 ... +32767] program words.

Operation: Condition = C

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0011 0001 nnnn nnnn nnnn nnnn

Description: If the Carry flag is '1', then the program will branch relative to the next

PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label,

absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a 16-bit signed literal that specify the offset from (PC + 2) in instruction words.

Note: This instruction is identical to the BRA C, Expr (Branch if

Carry) instruction and has the same encoding. It will reverse

assemble as BRA C, Slit16.

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA GEU, BYPASS ; If C is set, branch

002002 NO\_GEU: . . . ; to BYPASS

002004 ; Otherwise... continue

00200A GOTO THERE

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 200C

 SR
 0001 (C = 1)
 SR
 0001 (C = 1)

DS70157D-page 122

### **BRA GT**

#### **Branch if Signed Greater Than**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	Х	X

Syntax: {label:} BRA GT, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = (!Z&&N&&OV)||(!Z&&!N&&!OV)|

If (Condition)

(PC + 2) + 2 \* Slit16  $\rightarrow$  PC NOP  $\rightarrow$  Instruction Register

Status Affected: None

Encoding: 0011 1100 nnnn nnnn nnnn nnnn

Description: If the logical expression (!Z&&N&&OV)||(!Z&&!N&&!OV) is true, then the program will branch relative to the next PC. The offset of the branch is the

two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC+2)+2\*Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second

cycle.

The 'n' bits are a 16-bit signed literal that specify the offset from (PC + 2)

in instruction words.

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA GT, BYPASS ; If GT, branch to BYPASS 002002 NO GT: . . . ; Otherwise... continue

00200A GOTO THERE

00200C BYPASS: . . . . . 00200E . . . .

Before After
Instruction Instruction

PC 00 2000 PC 00 200C SR 0001 (C = 1) SR 0001 (C = 1)

### **BRA GTU**

#### **Branch if Unsigned Greater Than**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Χ	Х

Syntax: {label:} BRA GTU, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = (C&&!Z)

If (Condition)

(PC + 2) + 2 \* Slit16  $\rightarrow$  PC NOP  $\rightarrow$  Instruction Register

Status Affected: None

Encoding: 0011 1110 nnnn nnnn nnnn nnnn

Description: If the logical expression (C&&!Z) is true, then the program will branch relative to the next PC. The offset of the branch is the two's complement

number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the

supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions off-

set from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

SR

Example 1: 002000 HERE: BRA GTU, BYPASS ; If GTU, branch to BYPASS

002002 NO\_GTU: . . . ; Otherwise... continue

00200A GOTO THERE

0001

(C = 1)

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 200C

SR

0001 (C = 1)

### **BRA LE**

#### **Branch if Signed Less Than or Equal**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	X	X	Х

Syntax: {label:} BRA LE, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = Z||(N&&!OV)||(!N&&OV)

If (Condition)

(PC + 2) + 2 \* Slit16  $\rightarrow$  PC NOP  $\rightarrow$  Instruction Register

Status Affected: None

Encoding: 0011 0100 nnnn nnnn nnnn nnnn

BRA LE, BYPASS

Description: If the logical

If the logical expression (Z||(N&&!OV)||(!N&&OV)) is true, then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions

offset from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE:

Before Instruction
PC 00 2000
SR 0001 (C = 1)

After Instruction
PC 00 2002
SR 0001 (C = 1)

; If LE, branch to BYPASS

; Otherwise... continue

### **BRA LEU**

#### **Branch if Unsigned Less Than or Equal**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	Х	Х

Syntax: {label:} BRA LEU, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = !C||Z

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0011 0110 nnnn nnnn nnnn nnnn

Description: If the logical expression (!C||Z) is true, then the program will branch

relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the

supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions off-

set from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA LEU, BYPASS ; If LEU, branch to BYPASS

002002 NO\_LEU: . . . ; Otherwise... continue

00200A GOTO THERE

00200C BYPASS: . . . . . 00200E . . . .

Before After Instruction Instruction

PC 00 2000 PC 00 200C SR 0001 (C = 1) SR 0001 (C = 1)

### **BRALT**

### **Branch if Signed Less Than**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	X	Х

Syntax: {label:} BRA LT, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = (N&&!OV)||(!N&&OV)|

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0011 0101 nnnn nnnn nnnn nnnn

Description: If the logical expression ( (N&&!OV)||(!N&&OV) ) is true, then the program

will branch relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions off-

set from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

**Example 1:** 002000 HERE: BRA LT, BYPASS ; If LT, branch to BYPASS

002002 NO\_LT: . . . ; Otherwise... continue 002004 . . .

002006 . . . 002008 . . .

00200A GOTO THERE

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 2002

 PC
 00 2000
 PC
 00 2002

 SR
 0001
 (C = 1)
 SR
 0001
 (C = 1)

### **BRA LTU**

#### **Branch if Unsigned Less Than**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Χ	Х

Syntax: {label:} BRA LTU, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = !C

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0011 1001 nnnn nnnn nnnn nnnn

Description: If the Carry flag is '0', then the program will branch relative to the next PC.

The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute

address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions offset from (PC + 2).

Note: This instruction is identical to the BRA NC, Expr (Branch if Not

Carry) instruction and has the same encoding. It will reverse

assemble as BRA NC, Slit16.

Words: 1

Cycles: 1 (2 if branch taken)

**Example 1**: 002000 HERE: BRA LTU, BYPASS ; If LTU, branch to BYPASS

002002 NO\_LTU: . . . ; Otherwise... continue

00200A GOTO THERE

00200C BYPASS: . . . . . 00200E . . . .

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 2002

 SR
 0001 (C = 1)
 SR
 0001 (C = 1)

DS70157D-page 128

### **BRA N**

#### **Branch if Negative**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} BRA N, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = N

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register.$ 

Status Affected: None

Encoding: 0011 0011 nnnn nnnn nnnn nnnn

Description: If the Negati

If the Negative flag is '1', then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions

offset from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA N, BYPASS ; If N, branch to BYPASS 002002 NO N: . . . . ; Otherwise... continue

00200A GOTO THERE

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 200C

PC 00 2000 PC 00 200C SR 0008 (N = 1) SR 0008 (N = 1)

### **BRANC**

#### **Branch if Not Carry**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	X	Х

Syntax: {label:} **BRA** NC, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = !C

If (Condition)

(PC + 2) + 2 \* Slit16 → PC  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0011 1001 nnnn nnnn nnnn nnnn

Description: If the Carry flag is '0', then the program will branch relative to the next PC.

> The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or

expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions

offset from (PC + 2).

Words:

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA NC, BYPASS ; If NC, branch to BYPASS

002002 NO NC: ; Otherwise... continue

002004 002006 002008

GOTO THERE 00200A

00200C BYPASS: 00200E

Before After Instruction Instruction

00 2000 00 2002 PC PC SR 0001 (C = 1)SR 0001 (C = 1)

### **BRA NN**

#### **Branch if Not Negative**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	X	X	X	X

Syntax: {label:} BRA NN, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = !N

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0011 1011 nnnn nnnn nnnn nnnn

Description: If the Negative flag is '0', then the program will branch relative to the next

PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute

address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions off-

set from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

**Example 1**: 002000 HERE: BRA NN, BYPASS ; If NN, branch to BYPASS

002002 NO\_NN: . . . ; Otherwise... continue

00200E BITABB. . . .

Before After Instruction Instruction

PC 00 2000 PC 00 200C SR 0000 SR 0000

### **BRA NOV**

#### **Branch if Not Overflow**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	Х	Х

Syntax: {label:} BRA NOV, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = !OV

If (Condition)

(PC + 2) + 2 \* Slit16  $\rightarrow$  PC NOP  $\rightarrow$  Instruction Register

Status Affected: None

Encoding: 0011 1000 nnnn nnnn nnnn nnnn

Description: If the Overflow flag is '0', then the program will branch relative to the next

PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute

address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions

offset from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA NOV, BYPASS ; If NOV, branch to BYPASS

002002 NO\_NOV: . . . ; Otherwise... continue

00200A GOTO THERE

 Before Instruction
 After Instruction

 PC 00 2000
 PC 00 200C

PC 00 2000 PC 00 200C SR 0008 (N = 1) SR 0008 (N = 1)

### **BRANZ**

#### **Branch if Not Zero**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Χ	Х	Х

Syntax: {label:} **BRA** NZ, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = !Z

If (Condition)

(PC + 2) + 2 \* Slit16 → PC NOP → Instruction Register

Status Affected: None

Encoding: 0011 1010 nnnn nnnn nnnn nnnn

Description: If the Z flag is '0', then the program will branch relative to the next PC. The

offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or

expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions off-

set from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA NZ, BYPASS ; If NZ, branch to BYPASS 002002 NO NZ: ; Otherwise... continue

002004 002006 002008 GOTO THERE 00200A

00200C BYPASS: 00200E

After Before Instruction Instruction 00 2000 00 2002 PC PC

SR 0002 (Z = 1)SR 0002 (Z = 1)

### **BRA OA**

#### **Branch if Overflow Accumulator A**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Χ	Х

Syntax: {label:} BRA OA, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = OA

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

tatao / tirootoa.

Encoding: 0000 1100 nnnn nnnn nnnn nnnn

Description: If the Overflow Accumulator A flag is '1', then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions

supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

forward or backward. The Slit16 value is resolved by the linker from the

The 'n' bits are a signed literal that specifies the number of instructions offset from (PC + 2).

**Note:** The assembler will convert the specified label into the offset to

be used.

Words: 1

Cycles: 1 (2 if branch taken)

Example 1:

002000 HERE: BRA OA, BYPASS ; If OA, branch to BYPASS 002002 NO\_OA: . . . ; Otherwise... continue 002004 . . . .

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 200C

 SR
 8800 (OA, OAB = 1) SR
 8800 (OA, OAB = 1)

### **BRA OB**

#### **Branch if Overflow Accumulator B**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} BRA OB, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = OB

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0000 1101 nnnn nnnn nnnn nnnn

Description: If the Overflow

If the Overflow Accumulator B flag is '1', then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions

offset from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA OB, BYPASS

 Before Instruction
 After Instruction

 PC 00 2000
 PC 00 2002

SR 8800 (OA, OAB = 1) SR 8800 (OA, OAB = 1)

; If OB, branch to BYPASS

; Otherwise... continue

### **BRA OV**

#### **Branch if Overflow**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	X	X	X	Х

Syntax: {label:} BRA OV, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = OV

If (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

itus Allecteu. No

Encoding: 0011 0000 nnnn nnnn nnnn nnnn

Description: If the Overflow flag is '1', then the program will branch relative to the next

PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute

address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions

offset from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA OV, BYPASS ; If OV, branch to BYPASS

002002 NO\_OV . . . ; Otherwise... continue

00200A GOTO THERE

Before After Instruction Instruction

PC 00 2000 PC 00 2002 SR 0002 (Z = 1) SR 0002 (Z = 1)

### **BRASA**

#### **Branch if Saturation Accumulator A**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} BRA SA, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = SA

If (Condition)

(PC + 2) + 2 \* Slit16 → PC  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0000 1110 nnnn nnnn nnnn nnnn

Description: If the Saturation Accumulator A flag is '1', then the program will branch relative to the next PC. The offset of the branch is the two's complement

> number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the sup-

plied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions off-

set from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

002000 HERE: Example 1: BRA SA, BYPASS ; If SA, branch to BYPASS 002002 NO SA: ; Otherwise... continue

> 002004 002006 002008 GOTO THERE 00200A 00200C BYPASS:

00200E

After Before Instruction Instruction 00 2000 00 200C PC PC

SR 2400 (SA, SAB = 1) SR 2400 (SA, SAB = 1)

### **BRASB**

#### **Branch if Saturation Accumulator B**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			X	Х

Syntax: {label:} BRA SB, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = SB

if (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0000 1111 nnnn nnnn nnnn nnnn

Description: If the Saturation Accumulator B flag is '1', then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the

supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second example.

cycle.

The 'n' bits are a signed literal that specifies the number of instructions off-

set from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA SB, BYPASS ; If SB, branch to BYPASS

002002 NO\_SB: . . . ; Otherwise... continue 002004 . . .

00200A GOTO THERE

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 2002

 SR
 0000
 SR
 0000

### **BRAZ**

#### **Branch if Zero**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Χ	Χ

Syntax: {label:} BRA Z, Expr

Operands: Expr may be a label, absolute address or expression.

Expr is resolved by the linker to a Slit16, where

Slit16 ∈ [-32768 ... +32767].

Operation: Condition = Z

if (Condition)

 $(PC + 2) + 2 * Slit16 \rightarrow PC$  $NOP \rightarrow Instruction Register$ 

Status Affected: None

Encoding: 0011 0010 nnnn nnnn nnnn nnnn nnnn Description: If the Zero flag is '1', then the program will branch relative to the next PC.

If the Zero flag is '1', then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 \* Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 \* Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The 'n' bits are a signed literal that specifies the number of instructions

offset from (PC + 2).

Words: 1

Cycles: 1 (2 if branch taken)

#### Example 1:

Before Instruction				After Instruction			
РС	00 2000		PC	00 200C			
SR	0002	(Z = 1)	SR	0002	(Z = 1)		

BSET		Bit Set f				
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
·	Х	Х	Х	Х	1	
Syntax:	{label:}	BSET{.B}	f,	#bit4	1	
Operands:	f ∈ [0 81 bit4 ∈ [0	91] for byte o 90] (even onl 7] for byte op 15] for word	y) for word o peration	peration		
Operation:	1 → f <bit4></bit4>	•				
Status Affected:	None					
Encoding:	1010	1000	bbbf	ffff	ffff	fffb
Description:	with the Le bit (bit 7 for The 'b' bits		nt bit (bit 0) a ons, bit 15 fo bit4 of the bi	nd advances or word opera t position to l	,	
<ul> <li>Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.</li> <li>2: When this instruction operates in Word mode, the file register address must be word-aligned.</li> <li>3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7.</li> </ul>						
Words:	1					
Cycles:	1					
Example 1: BSET.B 0x601, #0x3 ; Set bit 3 in 0x601  Before After Instruction Instruction						
Data 0600 SR	F234	Data 060 S				

; Set bit 15 in 0x444

After

Instruction

D604

0000

Data 0444

0x444, #0xF

Example 2:

BSET

Data 0444

Before

Instruction

5604

0000

### **BSET**

#### Bit Set in Ws

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х
•				

Syntax: {label:} BSET{.B} Ws, #bit4

[Ws], [Ws++], [Ws--], [++Ws], [--Ws],

Operands:  $Ws \in [W0 ... W15]$ 

bit4  $\in$  [0 ... 7] for byte operation bit4  $\in$  [0 ... 15] for word operation

Operation:  $1 \rightarrow Ws < bit4 >$ 

Status Affected: None

Encoding: 1010 0000 bbbb 0B00 0ppp ssss

Description: Set the bit in register Ws specified by 'bit4'. Bit numbering begins with the

Set the bit in register Ws specified by 'bit4'. Bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word operations). Register direct or indirect

addressing may be used for Ws.

The 'b' bits select value bit4 of the bit position to be cleared.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'p' bits select the source Address mode.

The 's' bits select the source/destination register.

- **Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - **2:** When this instruction operates in Word mode, the source register address must be word-aligned.
  - **3:** When this instruction operates in Byte mode, 'bit4' must be between 0 and 7.

Words: 1 Cycles: 1

Example 1: BSET.B W3, #0x7 ; Set bit 7 in W3

 Before Instruction
 After Instruction

 W3 0026
 W3 00A6

 SR 0000
 SR 0000

Example 2: BSET [W4++], #0x0 ; Set bit 0 in [W4] ; Post-increment W4

**Before** After Instruction Instruction W4 6700 W4 6702 Data 6700 1734 Data 6700 1735 0000 0000 SR SR

### **BSW**

#### Bit Write in Ws

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	X
Syntax:	{label:}	BSW.C	Ws,	Wb
		BSW.Z	[Ws],	
			[Ws++],	
			[Ws],	
			[++Ws],	
			[Ws],	

Operands:  $Ws \in [W0 ... W15]$ 

Wb ∈ [W0 ... W15]

Operation: <u>For ".C" operation:</u>

 $C \rightarrow Ws < (Wb) >$ 

For ".Z" operation (default):

 $\overline{Z} \rightarrow Ws < (Wb) >$ 

Status Affected: None

 Encoding:
 1010
 1101
 Zwww
 w000
 0ppp
 ssss

Description:

The (Wb) bit in register Ws is written with the value of the C or Z flag from the STATUS register. Bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 15) of the working register. Only the four Least Significant bits of Wb are used to determine the destination bit number. Register direct addressing must be used for Wb, and either register direct, or indirect addressing may be used for Ws.

The 'Z' bit selects the C or Z flag as source.

The 'w' bits select the address of the bit select register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note: This instruction only operates in Word mode. If no extension is

provided, the ". z" operation is assumed.

Words: 1 Cycles: 1

Example 1: BSW.C W2, W3 ; Set bit W3 in W2 to the value

; of the C bit

Before Instruction		After Instruction				
W2	F234		W2	7234		
W3	111F		W3	111F		
SR	0002	(Z = 1, C = 0)	SR	0002	(Z = 1, C = 0)	

Example 2: ; Set bit W3 in W2 to the complement BSW.Z W2, W3 ; of the Z bit Before After Instruction Instruction W2 E235 W2 E234 W3 0550 W3 0550 SR 0002 (Z = 1, C = 0) SR 0002 (Z = 1, C = 0) Example 3: BSW.C [++W0], W6 ; Set bit W6 in [W0++] to the value ; of the C bit Before After Instruction Instruction W0 1000 W0 1002 W6 34A3 W6 34A3 Data 1002 2380 Data 1002 2388 SR 0001 (Z = 0, C = 1)SR 0001 | (Z = 0, C = 1)Example 4: BSW [W1--], W5 ; Set bit W5 in [W1] to the ; complement of the Z bit ; Post-decrement W1 Before After Instruction Instruction W1 1000 0FFE W5 888B 888B W5 CCDD Data 1000 C4DD Data 1000 0001 (C = 1) SR 0001 (C = 1)

BTG		Bit Toggle f					
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F			
	Х	Х	Х	Х			
Syntax:	{label:}	BTG{.B}	f,	#bit4			
Operands:	$f \in [0 8191]$ for byte operation $f \in [0 8190]$ (even only) for word operation bit4 $\in [0 7]$ for byte operation bit4 $\in [0 15]$ for word operation						
Operation:	$\overline{\text{(f)} < \text{bit4} >} \rightarrow \text{(f)} < \text{bit4} >$						
Status Affected:	None						
Encoding:	1010	1010	bbbf	ffff	ffff	fffb	
Description:  Bit 'bit4' in file register 'f' is toggled (complemented). For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operation, bit 15 for word operation) of the byte.  The 'b' bits select value bit4, the bit position to toggle.  The 'f' bits select the address of the file register.							
	<ol> <li>Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.</li> <li>When this instruction operates in Word mode, the file register address must be word-aligned.</li> <li>When this instruction operates in Byte mode, 'bit4' must be between 0 and 7.</li> </ol>						
Words:	1						
Cycles:	1						
Example 1: BTG.B 0x1001, #0x4 ; Toggle bit 4 in 0x1001							
Before							
	Before		After				

Instruction

5706

0000

Data 1660

Instruction

5606

0000

Data 1660

## **BTG**

### Bit Toggle in Ws

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х
Syntax:	{label:}	BTG{.B}	Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws],	#bit4

Operands:  $Ws \in [W0 ... W15]$ 

bit4  $\in$  [0 ... 7] for byte operation bit4  $\in$  [0 ... 15] for word operation

Operation:  $\overline{\text{(Ws)} \cdot \text{bit4>}} \rightarrow \text{Ws} \cdot \text{bit4>}$ 

Status Affected: None

Encoding: 1010 0010 bbbb 0B00 0ppp ssss

Description:

Bit 'bit4' in register Ws is toggled (complemented). For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word

operations). Register direct or indirect addressing may be used for Ws.

The 'b' bits select value bit4, the bit position to test.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 's' bits select the source/destination register. The 'p' bits select the source Address mode.

- Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - **2:** When this instruction operates in Word mode, the source register address must be word-aligned.
  - **3:** When this instruction operates in Byte mode, 'bit4' must be between 0 and 7.

Words: 1 Cycles: 1

Example 1: BTG W2, #0x0 ; Toggle bit 0 in W2

 Before Instruction
 After Instruction

 W2 F234
 W2 F235

 SR 0000
 SR 0000

Example 2: BTG [W0++], #0x0 ; Toggle bit 0 in [W0] ; Post-increment W0

Before After Instruction Instruction W0 2300 W0 2302 Data 2300 5606 Data 2300 5607 0000 0000 SR SR

### **BTSC**

### Bit Test f, Skip if Clear

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Χ	Х	Х	Х	

Syntax: {label:} BTSC{.B} f, #bit4

Operands:  $f \in [0 ... 8191]$  for byte operation

 $f \in [0 ... 8190]$  (even only) for word operation

bit4  $\in$  [0 ... 7] for byte operation bit4  $\in$  [0 ... 15] for word operation

Operation: Test (f)<br/>bit4>, skip if clear

Status Affected: None

Encoding: 1010 1111 bbbf ffff fffb

Description:

Bit 'bit4' in the file register is tested. If the tested bit is '0', the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. If the tested bit is '1', the next instruction is executed as normal. In either case, the contents of the file register are not changed. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word operations).

The 'b' bits select value bit4, the bit position to test. The 'f' bits select the address of the file register.

- **Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - When this instruction operates in Word mode, the file register address must be word-aligned.
  - **3:** When this instruction operates in Byte mode, 'bit4' must be between 0 and 7.

Words: 1

Cycles: 1 (2 or 3)

Example 1: 002000 HERE: BTSC.B 0x1201, #2 ; If bit 2 of 0x1201 is 0,

002002 GOTO BYPASS ; skip the GOTO

After Instruction
PC 00 2002
Data 1200 264F
SR 0000

; If bit 14 of 0x804 is 0,

0x804, #14

002000 HERE:

Example 2:

00200A . .

Before After Instruction Instruction

BTSC

PC 00 2000

Data 0804 2647

SR 0000

PC 00 2004
Data 0804 2647
SR 0000

### **BTSC**

### Bit Test Ws, Skip if Clear

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Χ	Χ	Х

Syntax:

{label:}

BTSC

#bit4

[Ws], [Ws++],

Ws,

[Ws--], [++Ws],

[--Ws],

Operands:  $Ws \in [W0 ... W15]$ 

bit4 ∈ [0 ... 15]

Operation: Test (Ws)<br/>bit4>, skip if clear

Status Affected: None

Encoding:

1010

0111

bbbb 0000

0ppp

ssss

Description:

Bit 'bit4' in Ws is tested. If the tested bit is '0', the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a  $\mathtt{NOP}$  is executed instead. If the tested bit is '1', the next instruction is executed as normal. In either case, the contents of Ws are not changed. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 15) of the word. Either register direct or indirect addressing may be used for Ws.

The 'b' bits select value bit4, the bit position to test. The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** This instruction operates in Word mode only.

Words: 1

Cycles: 1 (2 or 3 if the next instruction is skipped)

Example 1:

002000 HERE: 002002 002004

BTSC W0, #0x0 GOTO BYPASS ; If bit 0 of W0 is 0, ; skip the GOTO

Before Instruction

PC 00 2000 W0 264F SR 0000 After Instruction
PC 00 2002
W0 264F

SR

0000

Example 2: 002000 HERE: BTSC W6, #0xF ; If bit 15 of W6 is 0, 002002 GOTO BYPASS ; skip the GOTO 002004 002006 002008 BYPASS: 00200A After Before Instruction Instruction РС 00 2000 PC 00 2004 W6 264F W6 264F SR 0000 0000 SR [W6++], #0xC ; If bit 12 of [W6] is 0, Example 3: 003400 HERE: BTSC 003402 GOTO BYPASS ; skip the GOTO 003404 ; Post-increment W6 003406 003408 BYPASS: 00340A After Before Instruction Instruction PC 00 3400 PC 00 3402 W6 W6 1800 1802 Data 1800 1000 Data 1800 1000 SR 0000 0000 SR

## **BTSS**

### Bit Test f, Skip if Set

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} BTSS{.B} #bit4

Operands:  $f \in [0 ... 8191]$  for byte operation

 $f \in [0 ... 8190]$  (even only) for word operation

bit4 ∈ [0 ... 7] for byte operation bit4 ∈ [0 ... 15] for word operation

Operation: Test (f)<br/>bit4>, skip if set

Status Affected: None

Encoding: 1010 1110 bbbf ffff ffff fffb

Description:

Bit 'bit4' in the file register 'f' is tested. If the tested bit is '1', the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. If the tested bit is '0', the next instruction is executed as normal. In either case, the contents of the file register are not changed. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operation, bit 15 for word operation).

The 'b' bits select value bit4, the bit position to test. The 'f' bits select the address of the file register.

- Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
  - 2: When this instruction operates in Word mode, the file register address must be word-aligned.
  - 3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7.

After

Instruction

00 7104

00FE

0000

Words:

Cycles: 1 (2 or 3 if the next instruction is skipped)

Example 1: 007100 HERE: BTSS.B 0x1401, #0x1 ; If bit 1 of 0x1401 is 1,

> 007102 CLR WREG ; don't clear WREG

> > PC

007104

Before Instruction PC 00 7100 Data 1400 0280 0000 SR

Data 1400 0280 0000 SR Example 2: 007100 HERE: BTSS 0x890, #0x9 ; If bit 9 of 0x890 is 1,

007102 GOTO BYPASS ; skip the GOTO 007104

007106 BYPASS:

After **Before** Instruction Instruction PC 00 7100 PC 00 7102 Data 0890 00FE Data 0890 SR SR 0000

## **BTSS**

### Bit Test Ws, Skip if Set

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	X	Х	Х

Syntax: {label:} BTSS Ws, #bit4

[Ws], [Ws++], [Ws--], [++Ws], [--Ws],

Operands:  $Ws \in [W0 ... W15]$ 

bit4 ∈ [0 ... 15]

Operation: Test (Ws)<br/>bit4>, skip if set.

Status Affected: None

 Encoding:
 1010
 0110
 bbbb
 0000
 0ppp
 ssss

Description: Bit 'bit4' in Ws is tested. If the tested bit is '1', the next instruction (fetched during the current instruction execution) is discarded and on the next

during the current instruction execution) is discarded and on the next cycle, a  $\mathtt{NOP}$  is executed instead. If the tested bit is '0', the next instruction is executed as normal. In either case, the contents of Ws are not changed. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 15) of the word. Either

register direct or indirect addressing may be used for Ws.

The 'b' bits select the value bit4, the bit position to test.

The 's' bits select the source register.
The 'p' bits select the source Address mode.

**Note:** This instruction operates in Word mode only.

Words: 1

Cycles: 1 (2 or 3 if the next instruction is skipped)

<u>Example 1:</u> 002000 HERE: BTSS W0, #0x0 ; If bit 0 of W0 is 1, 002002 GOTO BYPASS ; skip the GOTO

002002 GOTO BYPASS 002004 . . . 002006 . . .

 Before Instruction
 After Instruction

 PC
 00 2000
 PC
 00 2004

 PC
 00 2000
 PC
 00 2004

 W0
 264F
 W0
 264F

 SR
 0000
 SR
 0000

```
Example 2:
             002000 HERE:
                              BTSS
                                      W6, #0xF
                                                       ; If bit 15 of W6 is 1,
             002002
                              GOTO
                                      BYPASS
                                                       ; skip the GOTO
             002004
             002006
             002008 BYPASS: . . .
             00200A
                    Before
                                                   After
                  Instruction
                                                 Instruction
             PC
                     00 2000
                                                   00 2002
                                            PC
             W6
                        264F
                                           W6
                                                      264F
                        0000
                                                      0000
             SR
                                            SR
                                      [W6++], 0xC
                                                       ; If bit 12 of [W6] is 1,
Example 3:
             003400 HERE:
                              BTSS
                                                       ; skip the GOTO
             003402
                              GOTO
                                      BYPASS
             003404
                                                       ; Post-increment W6
             003406
             003408 BYPASS: . . .
             00340A
                    Before
                                                   After
                  Instruction
                                                 Instruction
             PC
                     00 3400
                                            PC
                                                   00 3404
                                           W6
             W6
                        1800
                                                      1802
       Data 1800
                        1000
                                     Data 1800
                                                      1000
                        0000
                                                      0000
             SR
                                            SR
```

## **BTST**

#### Bit Test f

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} BTST{.B} f, #bit4

Operands:  $f \in [0 ... 8191]$  for byte operation

 $f \in [0 ... 8190]$  (even only) for word operation

bit4  $\in$  [0 ... 7] for byte operation bit4  $\in$  [0 ... 15] for word operation

Operation:  $\overline{(f)}$ <br/> $\overline{(f)}$ <br/> $\rightarrow$  Z

Status Affected: Z

Encoding: 1010 1011 bbbf ffff ffff fffb

Description: Bit 'bit

Bit 'bit4' in file register 'f' is tested and the complement of the tested bit is stored to the Z flag in the STATUS register. The contents of the file register are not changed. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operation, bit 15 for word operation).

The 'b' bits select value bit4, the bit position to be tested.

The 'f' bits select the address of the file register.

- Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - **2:** When this instruction operates in Word mode, the file register address must be word-aligned.
  - **3:** When this instruction operates in Byte mode, 'bit4' must be between 0 and 7.

Words: 1 Cycles: 1

Example 1: BTST.B 0x1201, #0x3 ; Set Z = complement of ; bit 3 in 0x1201

Example 2: BTST 0x1302, #0x7 ; Set Z = complement of ; bit 7 in 0x1302

 Before Instruction
 After Instruction

 Data 1302
 F7FF
 Data 1302
 F7FF

 SR
 0002
 (Z = 1)
 SR
 0000

## **BTST**

### Bit Test in Ws

BISI		Bit Test in V	Ns			
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	BTST.C BTST.Z	Ws, [Ws],	#bit4		
			[Ws++], [Ws],			
			[++Ws],			
			[Ws],			
Operands:	Ws ∈ [W0 . bit4 ∈ [0					
Operation:	For ".C" ope (Ws) bite					
		<u>eration (defau</u>	<u>ılt):</u>			
Status Affected:	Z or C					
Encoding:	1010	0011	bbbb	Z000	0ppp	ssss
Description:	specified, the STATUS re of the teste case, the co	he compleme gister. If the " d bit is stored ontents of Ws	ent of the teste . C" option of I to the Carry is are not char	ed bit is store the instructio flag in the ST nged.	of the instruct d to the Zero n is specified ATUS registe	flag in the , the value er. In either
	(bit 0) and a register dire The 'b' bits The 'Z' bit s The 'p' bits		he Most Sign addressing r bit4, the bit pour Z flag as d urce Address	ificant bit (bit may be used osition to test lestination.	15) of the wo	
		This instruction			mode. If no e d.	xtension is
Words:	1					
Cycles:	1					
Example 1: BTS	T.C [W0++]	], #0x3		= bit 3 in ncrement W0	[wo]	
W0 Data 1200 SR	Before Instruction 1200 FFF7	Data 120	_			
	0001 (C	,		: complement	of bit 7	in WO
W0 SR		W		<u>Z</u> = 1)		

## **BTST**

#### Bit Test in Ws

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} BTST.C Ws, Wb

BTST.Z [Ws],

[Ws++], [Ws--], [++Ws], [--Ws],

Operands:  $Ws \in [W0 ... W15]$ 

Wb ∈ [W0 ... W15]

Operation: <u>For ".C" operation:</u>

 $(Ws)<(Wb)> \rightarrow C$ 

For ".Z" operation (default):

 $\overline{\text{(Ws)<(Wb)>}} \rightarrow Z$ 

Status Affected: Z or C

Encoding:

1010 0101 Zwww w000 0ppp ssss

Description:

The (Wb) bit in register Ws is tested. If the ".C" option of the instruction is specified, the value of the tested bit is stored to the Carry flag in the STATUS register. If the ".Z" option of the instruction is specified, the complement of the tested bit is stored to the Zero flag in the STATUS register. In either case, the contents of Ws are not changed.

Only the four Least Significant bits of Wb are used to determine the bit number. Bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 15) of the working register. Register direct or indirect addressing may be used for Ws.

The 'Z' bit selects the C or Z flag as destination.

The 'w' bits select the address of the bit select register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** This instruction only operates in Word mode. If no extension is

provided, the ". Z" operation is assumed.

Words: 1 Cycles: 1

Example 1: BTST.C W2, W3; Set C = bit W3 of W2

Before After Instruction Instruction F234 F234 W2 W2 W3 2368 W3 2368 SR 0001 0000 (C = 1)SR

Before				After	
Instruction		1	Ir	Instruction	
W0	1200		W0	1202	
W1	CCC0		W1	CCC0	
Data 1200	6243		Data 1200	6243	
SR	0002	(Z = 1)	SR	0000	

## **BTSTS**

#### Bit Test/Set f

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Х	Х	Х	Х	

Syntax: {label:} BTSTS{.B} f, #bit4

Operands:  $f \in [0 ... 8191]$  for byte operation

 $f \in [0 ... 8190]$  (even only) for word operation

bit4  $\in$  [0 ... 7] for byte operation bit4  $\in$  [0 ... 15] for word operation

Operation:  $\overline{(f) < bit 4>} \rightarrow Z$ 1  $\rightarrow$  (f) < bit 4>

Status Affected: Z

Encoding: 1010 1100 bbbf ffff ffff fffb

Description:

Bit 'bit4' in file register 'f' is tested and the complement of the tested bit is stored to the Zero flag in the STATUS register. The tested bit is then set to '1' in the file register. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word operations).

The 'b' bits select value bit4, the bit position to test/set. The 'f' bits select the address of the file register.


- **Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - 2: When this instruction operates in Word mode, the file register address must be word-aligned.
  - **3:** When this instruction operates in Byte mode, 'bit4' must be between 0 and 7.
  - 4: The file register 'f' must not be the CPU Status (SR) register.

Words: 1 Cycles: 1

Example 1: BTSTS.B 0x1201, #0x3; Set Z = complement of bit 3 in 0x1201,; then set bit 3 of 0x1201 = 1



Example 2: BTSTS 0x808, #15 ; Set Z = complement of bit 15 in 0x808, ; then set bit 15 of 0x808 = 1



5

## **BTSTS**

### Bit Test/Set in Ws

DISIS		Bit lest/Set				
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	BTSTS.C BTSTS.Z	Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws],	#bit4		
Operands:	Ws ∈ [W0 bit4 ∈ [0					
Operation:	For ".C" op (Ws) bit $1 \rightarrow Ws$ For ".Z" op (Ws) bit $1 \rightarrow Ws$ 	4> → C <bit4> <u>eration (defau</u> 4&gt; → Z</bit4>	ult):			
Status Affected:	Z or C					
Encoding:	1010	0100	bbbb	Z000	0ppp	ssss
Description:	specified, to STATUS re of the teste	he compleme gister. If the "	ent of the test '. c" option of d to the Carry	e ". z" option ed bit is store the instruction flag in the S'.	ed to the Zero on is specified	flag in the , the value
	The 'Z' bit s The 'p' bits	select the va selects the C select the so select the so	or Z flag as o ource Address	s mode.	test/set.	
				ates in Word on is assume		xtension is
	2:		d as a pointer, (SR) register	, it must not co	ontain the add	lress of the
Words:	1		, , ,			
Cycles:	1					
Example 1: BTST	S.C [W0++	], #0x3	; Set bi	= bit 3 in it 3 in [W0] increment W0	] = 1	
Ir W0 [ Data 1200 SR [	Before nstruction 1200 FFF7 0001 (C	Data 12	After Instruction V0 1202 00 FFFF SR 0000	1		
Example 2: BTS	TS.Z W0,	#0x7		= complement and set bi		: 1
W0 SR			After Instruction V0 F2BC SR 0002	(Z = 1)		

## **CALL**

#### **Call Subroutine**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	Χ	Χ

Syntax: {label:} **CALL** Expr

Operands: Expr may be a label or expression (but not a literal).

Expr is resolved by the linker to a lit23, where lit23  $\in$  [0 ... 8388606].

Operation:  $(PC) + 4 \rightarrow PC$ 

> $(PC<15:0>) \rightarrow (TOS)$  $(W15) + 2 \rightarrow W15$  $(PC<23:16>) \rightarrow (TOS)$  $(W15) + 2 \rightarrow W15$ lit23  $\rightarrow$  PC

 $\mathtt{NOP} \rightarrow Instruction \ Register$ 

Status Affected: None

Encoding:

1st word 2nd word

0000	0010	nnnn	nnnn	nnnn	nnn0
0000	0000	0000	0000	0nnn	nnnn

Description: Direct subroutine call over the entire 4-Mbyte instruction program memory range. Before the CALL is made, the 24-bit return address (PC + 4) is PUSHed onto the stack. After the return address is

stacked, the 23-bit value 'lit23' is loaded into the PC.

The 'n' bits form the target address.

The linker will resolve the specified expression into the lit23 to

be used.

Words: 2 Cycles: 2

Example 1: 026000 CALL FIR ; Call FIR subroutine

026004 MOV W0, W1

. . .

026844 FIR: MOV #0x400, W2

; FIR subroutine start

026846 . . .

	Before
	Instruction
PC	02 6000
W15	A268
Data A268	FFFF
Data A26A	FFFF
SR	0000

	Instruction
PC	02 6844
W15	A26C
Data A268	6004
Data A26A	0002
SR	0000

After

	Before		
	Instruction		
PC	PC 07 2000		
W15	9004		
Data 9004	FFFF		
Data 9006	FFFF		
SR	0000		

	After Instruction
PC	07 7A28
W15	9008
Data 9004	2004
Data 9006	0007
SR	0000

## **CALL**

#### **Call Indirect Subroutine**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} CALL Wn

Operands:  $Wn \in [W0 ... W15]$ Operation:  $(PC) + 2 \rightarrow PC$ 

 $(PC<15:0>) \rightarrow TOS$   $(W15) + 2 \rightarrow W15$   $(PC<23:16>) \rightarrow TOS$   $(W15) + 2 \rightarrow W15$  $0 \rightarrow PC<22:16>$ 

 $(\text{Wn} < 15:1>) \rightarrow \text{PC} < 15:1> \\ \text{NOP} \rightarrow \text{Instruction Register}$ 

Status Affected: None

Encoding: 0000 0001 0000 0000 ssss

Description: Indirect subroutine call over the first 32K instructions of program memory.

Before the CALL is made, the 24-bit return address (PC + 2) is PUSHed onto the stack. After the return address is stacked, Wn<15:1> is loaded into PC<15:1> and PC<22:16> is cleared. Since PC<0> is always  $^{\circ}$ 0',

Wn<0> is ignored.

The 's' bits select the source register.

Words: 1 Cycles: 2

Example 001002 CALL W0 ; Call BOOT subroutine indirectly

 $\underline{1:}$  001004 ... ; using W0

001600 \_BOOT: MOV #0x400, W2 ; \_BOOT starts here 001602 MOV #0x300, W6

.

Before Instruction
PC 00 1002
W0 1600
V15 6F00

 W15
 6F00

 Data 6F00
 FFFF

 Data 6F02
 FFFF

 SR
 0000

PC 00 1600
W0 1600
W15 6F04
Data 6F00 1004
Data 6F02 0000
SR 0000

After

```
Example 2: 004200 CALL W7 ; Call TEST subroutine indirectly 004202 ... ; using W7 ... using W7 ... TEST starts here 005502 DEC W1, W3 ;
```

	Before		
	Instruction		
PC	00 4200		
W7	5500		
W15	6F00		
Data 6F00	FFFF		
Data 6F02	FFFF		
SR	0000		

	After Instruction
PC	00 5500
W7	5500
W15	6F04
Data 6F00	4202
Data 6F02	0000
SR	0000

## **CLR**

### Clear f or WREG

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	X	Χ	X	Х

Syntax: {label:} CLR{.B}

**WREG** 

Operands:  $f \in [0 ... 8191]$ 

Operation:  $0 \rightarrow$  destination designated by D

Status Affected: None

Encoding: 1110 1111 0BDf ffff ffff ffff

Description: Clear the contents of a file register or the default working register WREG. If WREG is specified, the WREG is cleared. Otherwise, the specified file

register 'f' is cleared.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to

denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1
Cycles: 1

Example 1: CLR.B RAM200 ; Clear RAM200 (Byte mode)

 Before Instruction
 After Instruction

 RAM200
 8009
 RAM200
 8000

 SR
 0000
 SR
 0000

Example 2: CLR WREG ; Clear WREG (Word mode)

| Before | After | Instruction | Instruction | WREG | 0000 | SR | 0000 | SR | 0000 |

Instruction

W0

Data 2300

2300

5607

0000

CLR		Clear Wd				
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	CLR{.B}	Wd			
			[Wd] [Wd++]			
			[Wd]			
			[++Wd]			
			[Wd]			
Operands:	Wd ∈ [W0	W151				
Operation:	$0 \rightarrow Wd$					
Status Affected:	None					
Encoding:	1110	1011	0Bqq	qddd	d000	0000
Description:		ontents of remay be used	gister Wd. Eit d for Wd.	her register d	lirect or indire	ect
	The 'q' bits	select the de	r word operati estination Add estination regi	lress mode.	ord, '1' for byt	e).
	ra	ther than a w	.B in the inst ord operation operation, bu	ı. You may us	se a . w exter	
Words:	1					
Cycles:	1					
Example 1:	CLR.B W2	; C	lear W2 (By	ce mode)		
	Before Instruction W2 3333 SR 0000	١	After Instruction W2 3300 SR 0000			
Example 2:	CLR [W0+	-	lear [W0] ost-incremen	nt WO		
	Before		After			

Instruction

2302

0000

0000

W0

Data 2300

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC30F
			X	Χ

Syntax: CLR Acc {,[Wx],Wxd} {,[Wy],Wyd} {,AWB}

{label:}

 $\{,[Wx] + = kx,Wxd\} \{,[Wy] + = ky,Wyd\}$  $\{,[Wx] - = kx,Wxd\} \{,[Wy] - = ky,Wyd\}$  $\{,[W9 + W12],Wxd\} \{,[W11 + W12],Wyd\}$ 

Operands:  $Acc \in [A,B]$ 

 $Wx \in [W8, W9]; kx \in [-6, -4, -2, 2, 4, 6]; Wxd \in [W4 ... W7]$ 

 $Wy \in [W10, W11]; ky \in [-6, -4, -2, 2, 4, 6]; Wyd \in [W4 ... W7]$ 

 $AWB \in [W13, [W13] + = 2]$ 

Operation:  $0 \rightarrow Acc(A \text{ or } B)$ 

 $\begin{array}{l} ([\mathsf{Wx}]) \to \mathsf{Wxd}; \ (\mathsf{Wx}) + \!\!/\!\!- \mathsf{kx} \to \mathsf{Wx} \\ ([\mathsf{Wy}]) \to \mathsf{Wyd}; \ (\mathsf{Wy}) + \!\!/\!\!- \mathsf{ky} \to \mathsf{Wy} \\ (\mathsf{Acc}(\mathsf{B} \ \mathsf{or} \ \mathsf{A})) \ \mathsf{rounded} \to \mathsf{AWB} \end{array}$ 

Status Affected: OA, OB, SA, SB

Encoding: 1100 0011 A0xx yyii iijj jjaa

Description: Clear all 40 bits of the specified accumulator, optionally prefetch operands in preparation for a MAC type instruction and optionally store the non-specified accumulator results. This instruction clears the respec-

tive overflow and saturate flags (either OA, SA or OB, SB).

Operands Wx, Wxd, Wy and Wyd specify optional prefetch operations, which support indirect and register offset addressing, as described in **Section 4.14.1 "MAC Prefetches"**. Operand AWB specifies the optional register direct or indirect store of the convergently rounded contents of the "other" accumulator, as described in **Section 4.14.4 "MAC Write Back"**.

The 'A' bit selects the other accumulator used for write back.

The 'x' bits select the prefetch Wxd destination. The 'y' bits select the prefetch Wyd destination. The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

The 'a' bits select the accumulator Write Back destination.

Words: 1 Cycles: 1

	Before		
	Instruction		
W4	F001		
W8	2000		
W13	C623		
ACCA	00 0067 2345		
ACCB	00 5420 3BDD		
Data 2000	1221		
SR	0000		

	After
	Instruction
W4	1221
W8	2002
W13	5420
ACCA	00 0000 0000
ACCB	00 5420 3BDD
Data 2000	1221
SR	0000

Example	CLR	В,	[W8] += 2,	W6,	[W10] += 2,	W7,	[W13] += 2	;	Clear ACCB
<u>2:</u>								;	Load W6 with [W8]
_								;	Load W7 with [W10]
								;	Save ACCA to [W13]
								,	Post-inc W8,W10,W13

	Before Instruction
W6	F001
W7	C783
W8	2000
W10	3000
W13	4000
ACCA	00 0067 2345
ACCB	00 5420 ABDD
Data 2000	1221
Data 3000	FF80
Data 4000	FFC3
SR	0000

	Instruction
W6	1221
W7	FF80
W8	2002
W10	3002
W13	4002
ACCA	00 0067 2345
ACCB	00 0000 0000
Data 2000	1221
Data 3000	FF80
Data 4000	0067
SR	0000

After

# Clear Watchdog Timer

CLRWDT Implemented in:

PIC24F	PIC24H	dsPIC30F	dsPIC33F
Х	Х	Χ	Χ

Syntax: {label:} CLRWDT

Operands: None

Operation:  $0 \rightarrow WDT$  count register

 $0 \rightarrow WDT$  prescaler A count  $0 \rightarrow WDT$  prescaler B count

Status Affected: None

Encoding: 1111 1110 0110 0000 0000 0000

Description: Clear the contents of the Watchdog Timer count register and the

prescaler count registers. The Watchdog Prescaler A and Prescaler B settings, set by configuration fuses in the FWDT, are not changed.

Words: 1 Cycles: 1

 Before Instruction
 After Instruction

 SR 0000
 SR 0000

### COM

### Complement f

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Χ	Х	Х	Χ	

Syntax: {label:} COM{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation:  $\overline{(f)} \rightarrow \text{destination designated by D}$ 

Status Affected: N, Z

Encoding: 1110 1110 1BDf ffff ffff ffff

Description:

Compute the 1's complement of the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1
Cycles: 1

Example 1: COM.b RAM200 ; COM RAM200 (Byte mode)

 Before Instruction
 After Instruction

 RAM200
 80FF
 RAM200
 8000

 SR
 0000
 SR
 0002
 (Z)

> Before After Instruction Instruction WREG 1211 F7DC WREG 0823 RAM400 RAM400 0823 SR 0000 SR 0008 (N = 1)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Х	Х

Syntax: {label:} COM{.B} Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

Operation:  $\overline{(Ws)} \rightarrow Wd$ 

Status Affected: N, Z

Encoding: 1110 1010 1Bqq qddd dppp ssss

Description: Compute the 1's complement of the contents of the source register Ws and place the result in the destination register Wd. Either register direct or

indirect addressing may be used for both Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode. The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a  $\,.\,\overline{\mathtt{w}}$  extension to

denote a word operation, but it is not required.

After Instruction 2302

2401

5607

ABA9 0008

(N = 1)

Words: 1 Cycles: 1

Before	
Instruction	1
2301	W0
2400	W1
5607	Data 2300
ABCD	Data 2400
0000	SR
	2301 2400 5607 ABCD

	Before		After
I	nstructior	ı l	nstruction
W0	D004	W0	D004
W1	1000	W1	1002
Data 1000	ABA9	Data 1000	2FFB
SR	0000	SR	0000

## **CP**

### Compare f with WREG, Set Status Flags

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	X	Χ	Х

Syntax: {label:} CP{.B} f

Operands:  $f \in [0 ...8191]$ Operation: (f) - (WREG)Status Affected: DC, N, OV, Z, C

Encoding: 1110 0011 0B0f ffff ffff ffff

Description: Compute (f) – (WREG) and update the STATUS register. This instruction

is equivalent to the  ${\ensuremath{\mathtt{SUBWF}}}$  instruction, but the result of the subtraction is

not stored.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1 Cycles: 1

Example 1: CP.B RAM400 ; Compare RAM400 with WREG (Byte mode)

Before After Instruction Instruction **WREG** 8823 **WREG** 8823 RAM400 RAM400 0823 0823 0002 (Z = 1) SR 0000 SR

Example 2: CP 0x1200 ; Compare (0x1200) with WREG (Word mode)

 Before Instruction
 After Instruction

 WREG
 2377
 WREG
 2377

 Data 1200
 2277
 Data 1200
 2277

 SR
 0000
 SR
 0008
 (N = 1)

## **CP**

### Compare Wb with lit5, Set Status Flags

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Х	Х

Syntax: {label:} CP{.B} Wb, #lit5

Operands:  $Wb \in [W0 ... W15]$ 

lit5  $\in [0 ... 31]$ 

Operation: (Wb) – lit5
Status Affected: DC, N, OV, Z, C

Encoding: 1110 0001

Description: Compute (Wb) – lit5, and update the STATUS register. This instruction is

equivalent to the SUB instruction, but the result of the subtraction is not

stored. Register direct addressing must be used for Wb.

0www

The 'w' bits select the address of the Wb base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'k' bits provide the literal operand, a five-bit integer number.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

wB00

011k

kkkk

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: CP.B W4, #0x12 ; Compare W4 with 0x12 (Byte mode)

 Before Instruction
 After Instruction

 W4
 7711
 W4
 7711

 SR
 0000
 SR
 0008
 (N = 1)

Example 2: CP W4, #0x12 ; Compare W4 with 0x12 (Word mode)

 Before Instruction
 After Instruction

 W4
 7713
 W4
 7713

 SR
 0000
 SR
 0000

### CP

### Compare Wb with Ws, Set Status Flags

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	X
Syntax:	{label:}	CP{.B}	Wb,	Ws
				[Ws]
				[Ws++]
				[Ws]
				[++Ws]
				[Ws]

Operands:  $Wb \in [W0 ... W15]$ 

 $Ws \in [W0 \dots W15]$ 

Operation: (Wb) – (Ws)
Status Affected: DC, N, OV, Z, C

Encoding: 1110 0001 0www wB00 0ppp ssss

Description: Compute (Wb) – (Ws), and update the STATUS register. This instruction is

equivalent to the  ${\tt SUB}$  instruction, but the result of the subtraction is not stored. Register direct addressing must be used for Wb. Register direct or

indirect addressing may be used for Ws.

The 'w' bits select the address of the Wb source register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'p' bits select the source Address mode.


The 's' bits select the address of the Ws source register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1



Example 2: CP W5, W6; Compare W6 with W5 (Word mode)

	Before		After	
I	nstructior	n I	nstruction	า
W5	2334	W5	2334	
W6	8001	W6	8001	
SR	0000	SR	000C	(N, OV = 1)

## CP0

### Compare f with 0x0, Set Status Flags

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Χ	Χ	Χ

Syntax: {label:} CP0{.B}

Operands:  $f \in [0 ... 8191]$ Operation: (f) - 0x0

Status Affected: DC, N, OV, Z, C

Encoding: 1110 0010 0B0f ffff ffff ffff

Description: Compute (f) – 0x0 and update the STATUS register. The result of the

subtraction is not stored.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'f' bits select the address of the file register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: CP0.B RAM100 ; Compare RAM100 with 0x0 (Byte mode)

 Before Instruction
 After Instruction

 RAM100
 44C3
 RAM100
 44C3

 SR
 0000
 SR
 0008
 (N = 1)

Example 2: CPO 0x1FFE ; Compare (0x1FFE) with 0x0 (Word mode)

## CDA

CP0		Compare W	s with 0x0,	Set Status F	lags	
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	X		
Syntax:	{label:}	CP0{.B}	Ws			
			[Ws]			
			[Ws++]			
			[Ws]			
			[++Ws]			
			[Ws]			
Operands:	Ws∈ [W0	W15]				
Operation:	(Ws) - 0x0	000				
Status Affected:	DC, N, OV	, Z, C				
Encoding:	1110	0000	0000	0B00	0ppp	ssss
Description:		Ws) – 0x0000 ction is not sto				
	The 'p' bits	selects byte o select the so select the ad	urce Address	s mode.	_	rte).
	Note:		a word opera	tion. You ma	enotes a byte y use a .w e equired	
Words:	1				- 4	
Cycles:	1					
Example 1:	90.B [W4]		pare [W4] w t-decrement	ith 0 (Byte W4	e mode)	
	Before		After			
	Instruction		Instruction	1		
	/4 1001		V4 1000			
Data 100 S	00 0034 R 0000	Data 10	00 0034 SR 0002	(Z = 1)		
Example 2:	P0 [W5]	; Com	pare [W5]	with 0 (Wo	ord mode)	
	Before		After			
14	Instruction 2400	1	Instruction N5 23FE	1		
V Data 23F		v Data 23				
Data 201	_ 3000	20ta 20t	0000			

0008 (N = 1)

SR

0000

SR

## **CPB**

### Compare f with WREG using Borrow, Set Status Flags

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	X	X	Х

Syntax: {label:} CPB{.B} f

 $\label{eq:operands:f} \begin{array}{ll} \text{Operands:} & \text{$f \in [0 ...8191]$} \\ \text{Operation:} & \text{$(f) - (WREG) - (\overline{C})$} \\ \text{Status Affected:} & \text{DC, N, OV, Z, C} \\ \end{array}$ 

Encoding: 1110 0011 1B0f ffff ffff ffff

Description: Compute  $(f) - (WREG) - (\overline{C})$ , and update the STATUS register. This

instruction is equivalent to the  ${\ensuremath{\mathtt{SUBB}}}$  instruction, but the result of the

subtraction is not stored.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to

denote a word operation, but it is not required. **2:** The WREG is set to working register W0.

3: The Z flag is "sticky" for ADDC,  $\,{\tt CPB},\,\,{\tt SUBB}$  and  ${\tt SUBBR}.$  These

instructions can only clear Z.

Words: 1 Cycles: 1

**Example 1**: CPB.B RAM400 ; Compare RAM400 with WREG using C (Byte mode)

Before After Instruction Instruction **WREG** 8823 **WREG** 8823 RAM400 0823 RAM400 0823 0000 8000 (N = 1)SR SR

**Before** After Instruction Instruction **WREG WREG** 2377 2377 Data 1200 2377 Data 1200 2377 SR 0001 (C = 1)SR 0001 (C = 1)

## CPB Compare Wb with lit5 using Borrow, Set Status Flags

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	X	Х

Syntax: {label:} CPB{.B} Wb, #lit5

Operands: Wb ∈ [W0 ... W15]

 $lit5 \in [0 ... 31]$ 

Operation:  $(Wb) - lit5 - (\overline{C})$ Status Affected: DC, N, OV, Z, C

 Encoding:
 1110
 0001
 1www
 wB00
 011k
 kkkk

Description: Compute (Wb) – lit5 –  $(\overline{C})$ , and update the STATUS register. This

instruction is equivalent to the SUBB instruction, but the result of the subtraction is not stored. Register direct addressing must be used for Wb.

The 'w' bits select the address of the Wb source register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'k' bits provide the literal operand, a five bit integer number.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1


Example 1: CPB.B W4, #0x12 ; Compare W4 with 0x12 using C (Byte mode)

	Before			After	
- 1	nstructior	1	- 1	nstructior	1
W4	7711		W4	7711	
SR	0001	(C = 1)	SR	8000	(N = 1)

Example 2: CPB.B W4, #0x12 ; Compare W4 with 0x12 using C (Byte mode)

	Before		After	
I	nstructior	ı l	nstruction	า
W4	7711	W4	7711	
SR	0000	SR	0008	(N = 1)

Example 3: CPB W12, #0x1F ; Compare W12 with 0x1F using C (Word mode)



Example 4: CPB W12, #0x1F ; Compare W12 with 0x1F using C (Word mode)

	Before			After	
I	nstructior	า	li	nstructior	า
W12	0020		W12	0020	
SR	0003	(Z, C = 1)	SR	0001	(C = 1)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Χ	Χ

Syntax: {label:} CPB{.B} Wb, Ws

[Ws] [Ws++] [Ws--] [++Ws] [--Ws]

Operands:  $Wb \in [W0 ... W15]$ 

 $Ws \in [W0 \; ... \; W15]$ 

Operation:  $(Wb) - (Ws) - (\overline{C})$ Status Affected: DC, N, OV, Z, C

Encoding: 1110 0001 1www wB00 0ppp ssss

Description: Compute (Wb) – (Ws) –  $(\overline{C})$ , and update the STATUS register. This

instruction is equivalent to the  ${\tt SUBB}$  instruction, but the result of the subtraction is not stored. Register direct addressing must be used for Wb.

Register direct or indirect addressing may be used for Ws.

The 'w' bits select the address of the Wb source register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'p' bits select the source Address mode.

The 's' bits select the address of the Ws source register.

- **Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - 2: The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

	Before			After	
I	nstructior	า	I	nstructior	า
W0	ABA9		W0	ABA9	
W1	1000		W1	1001	
Data 1000	D0A9	Data	1000	D0A9	
SR	0002	(Z = 1)	SR	8000	(N = 1)

Example 2: CPB.B W0, [W1++] ; Compare [W1] with W0 using  $\overline{C}$  (Byte mode) ; Post-increment W1 Before After Instruction Instruction ABA9 ABA9 W0 W0 W1 W1 1000 1001 Data 1000 D0A9 Data 1000 D0A9 0001 (C = 1) 0001 (C = 1) SR SR Example 3: ; Compare W5 with W4 using  $\overline{\mathbf{C}}$  (Word mode) CPB W4, W5 Before After Instruction Instruction 4000 W4 4000 W4 3000 3000 W5 W5 SR 0001 (C = 1) SR 0001 (C = 1)

## **CPSEQ**

### Compare Wb with Wn, Skip if Equal (Wb = Wn)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} CPSEQ{.B} Wb, Wn

Operands:  $Wb \in [W0 ... W15]$ 

 $Wn \in [W0 \dots W15]$ 

Operation: (Wb) - (Wn)

Skip if (Wb) = (Wn)

Status Affected: None

 Encoding:
 1110
 0111
 1www
 wB00
 0000
 ssss

Description: Compare the contents of Wb with the contents of Wn by performing the

subtraction (Wb) – (Wn), but do not store the result. If (Wb) = (Wn), the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a  $\mathtt{NOP}$  is executed instead. If

(Wb)  $\neq$  (Wn), the next instruction is executed as normal.

The 'w' bits select the address of the Wb source register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 's' bits select the address of the Ws source register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1

Cycles: 1 (2 or 3 if skip taken)

Example 1: 002000 HERE: CPSEQ. BWO, W1; If W0 = W1 (Byte mode),

002002GOTOBYPASS; skip the GOTO

002004 . .

00200A . . .

	Before
	Instruction
PC	00 2000
W0	1001

W1 1000 SR 0000

	Instruction					
PC	00 2002					
W0	1001					
W1	1000					
SR	0000					

After

Example 2:

018000 HERE: CPSEQ W4, W8; If W4 = W8 (Word mode), 018002 CALL \_FIR; skip the subroutine call

018006 ... 018008 ...

Before			After		
Instruction			Instruction		
PC	01 8000		PC	01 8006	
W4	3344		W4	3344	
W8	3344		W8	3344	
SR	0002	(Z = 1)	SR	0002	(Z = 1)

5

Descriptions

### **CPSGT**

### Signed Compare Wb with Wn, Skip if Greater Than (Wb > Wn)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	X	Х	X	X

Syntax: {label:} CPSGT{.B} Wb, Wn

Operands:  $Wb \in [W0 ... W15]$ 

Wn ∈ [W0 ... W15]

Operation: (Wb) - (Wn)

Skip if (Wb) > (Wn)

Status Affected: None

 Encoding:
 1110
 0110
 0www
 wB00
 0000
 ssss

Description:

Compare the contents of Wb with the contents of Wn by performing the subtraction (Wb) – (Wn), but do not store the result. If (Wb) > (Wn), the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a  $\mathtt{NOP}$  is executed instead. Otherwise, the next instruction is executed as normal.

The 'w' bits select the address of the Wb source register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 's' bits select the address of the Ws source register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1

Cycles: 1 (2 or 3 if skip taken)

018008

Example 1:

002000 HERE: CPSGT.B W0, W1; If W0 > W1 (Byte mode),
002002 GOTO BYPASS; skip the GOTO
002006 . . .
002008 . . .
00200A BYPASS . . .
00200C . . .

Before After Instruction Instruction PC 00 2000 PC 00 2006 00FF W0 W0 00FF W1 26FE W1 26FE 0009 (N, C = 1)0009 (N, C = 1)SR SR

Example 2:

018000 HERE: CPSGT W4, W5; If W4 > W5 (Word mode), 018002 CALL \_FIR; skip the subroutine call 018006 ...

Before Instruction

PC 01 8000 PC

W4 2600 W4

W5 2600 W5

SR 0004 (OV = 1) SR

After

### **CPSLT**

### Signed Compare Wb with Wn, Skip if Less Than (Wb < Wn)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	X	X	X	X

Syntax: {label:} CPSLT{.B} Wb, Wn

Operands:  $Wb \in [W0 ... W15]$ 

 $Wn \in [W0 ... W15]$ 

Operation: (Wb) - (Wn)

Skip if (Wb) < (Wn)

Status Affected: None

 Encoding:
 1110
 0110
 1www
 wB00
 0000
 ssss

Description:

Compare the contents of Wb with the contents of Wn by performing the subtraction (Wb) – (Wn), but do not store the result. If (Wb) < (Wn), the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a  $\mathtt{NOP}$  is executed instead. Otherwise, the next instruction is executed as normal.

The 'w' bits select the address of the Wb source register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 's' bits select the address of the Ws source register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words:

Cycles: 1 (2 or 3 if skip taken)

#### Example 1:

002000 HERE: CPSLT.B W8, W9; If W8 < W9 (Byte mode),
002002 GOTO BYPASS; skip the GOTO
002006 . . .
002008 . . .
00200A BYPASS: . . .
00200C . . .

Before After					
	Instruction			Instruction	
PC	00 2000		PC	00 2002	
W8	00FF		W8	00FF	
W9	26FE		W9	26FE	
SR	8000	(N = 1)	SR	0008	(N = 1)

#### Example 2:

Before Instruction		After Instruction	
PC	01 8000	PC	01 8006
W3	2600	W3	2600
W6	3000	W6	3000
SR	0000	SR	0000

### **CPSNE**

#### Signed Compare Wb with Wn, Skip if Not Equal (Wb ≠ Wn)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} CPSNE{.B} Wb, Wn

Operands: Wb ∈ [W0 ... W15]

Wn ∈ [W0 ... W15]

Operation: (Wb) - (Wn)

Skip if  $(Wb) \neq (Wn)$ 

Status Affected: None

Encoding: 1110 0111 wB00 0000 0www SSSS

Description: Compare the contents of Wb with the contents of Wn by performing the

subtraction (Wb) – (Wn), but do not store the result. If (Wb)  $\neq$  (Wn), the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. Otherwise, the next

instruction is executed as normal.

The 'w' bits select the address of the Wb source register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 's' bits select the address of the Ws source register.

The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words:

Cycles: 1 (2 or 3 if skip taken)

Example 1: 002000 HERE: CPSNE.B W2, W3; If W2!= W3 (Byte mode),

> 002002 GOTO BYPASS ; skip the GOTO

002006 002008 00200A BYPASS: . . .

00200C

	Before			After
	Instruction			Instruction
PC	00 2000		PC	00 2006
W2	00FF		W2	00FF
W3	26FE		W3	26FE
SR	0001	(C = 1)	SR	0001

#### Example 2:

018000 HERE: CPSNE W0, W8 ; If W0 != W8 (Word mode), 018002 CALL \_FIR ; skip the subroutine call 018006

018008

	Before		After
	Instruction		Instruction
PC	01 8000	PC	01 8002
W0	3000	W0	3000
W8	3000	W8	3000
SR	0000	SR	0000

# DAW.B

#### **Decimal Adjust Wn**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} DAW.B Wn

Operands:  $Wn \in [W0 ... W15]$ 

Operation: If (Wn<3:0>>9) or (DC = 1)

 $(Wn<3:0>) + 6 \rightarrow Wn<3:0>$ 

Else

(Wn<3:0>) → Wn<3:0>

If (Wn<7:4> > 9) or (C = 1) (Wn<7:4>) + 6  $\rightarrow$  Wn<7:4>

Else

 $(Wn<7:4>) \rightarrow Wn<7:4>$ 

Status Affected: C

Description:

Encoding: 1111 1101 0100 0000 0000 ssss

Adjust the Least Significant Byte in Wn to produce a binary coded decimal (BCD) result. The Most Significant Byte of Wn is not changed, and the Carry flag is used to indicate any decimal rollover. Register direct

addressing must be used for Wn.

The 's' bits select the source/destination register.

**Note 1:** This instruction is used to correct the data format after two packed BCD bytes have been added.

2: This instruction operates in Byte mode only and the .B extension must be included with the opcode.

Words: 1 Cycles: 1

Example 1: DAW.B W0 ; Decimal adjust W0

 Before Instruction
 After Instruction

 W0
 771A
 W0
 7720

 SR
 0002 (DC = 1)
 SR
 0002 (DC = 1)

Example 2: DAW.B W3 ; Decimal adjust W3

 Before Instruction
 After Instruction

 W3 77AA SR 0000
 W3 7710 SR 0001 (C = 1)

#### DEC Decrement f Implemented in: PIC24F PIC24H dsPIC30F dsPIC33F Х Χ Х Χ Syntax: {label:} DEC{.B} {,WREG} Operands: f ∈ [0 ... 8191] Operation: (f) – 1 → destination designated by D Status Affected: DC, N, OV, Z, C Encoding: 1110 1101 0BDf ffff ffff Description: Subtract one from the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register. The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register). The 'f' bits select the address of the file register. Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required. 2: The WREG is set to working register W0.

Example 1: 0x200 ; Decrement (0x200) (Byte mode) DEC.B

> Before After Instruction Instruction Data 200 80FF Data 200 80FE SR 0000 SR 0009 (N, C = 1)

; Decrement RAM400 and store to WREG Example 2: DEC RAM400, WREG (Word mode)

> Before Instruction **WREG** 1211 RAM400 0823 0000 SR

After Instruction 0822 **WREG** RAM400 0823 0000 SR

ffff

Implemented in:

PIC24H

	X	Х	X	Х
Syntax:	{label:}	DEC{.B}	Ws,	Wd
			[Ws],	[Wd]
			[Ws++],	[Wd++]

[Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

dsPIC30F

dsPIC33F

Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

PIC24F

Operation:  $(Ws) - 1 \rightarrow Wd$ Status Affected: DC, N, OV, Z, C

Encoding: 1110 1001 0Bqq qddd dppp ssss

Description: Subtract one from the contents of the source register Ws and place the

result in the destination register Wd. Either register direct or indirect addressing may be used by Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a  $\,.\,\mbox{\ensuremath{\mbox{$W$}}}$  extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

<u>Example 1:</u> DEC.B [W7++], [W8++] ; DEC [W7] and store to [W8] (Byte mode) ; Post-increment W7, W8

	Before		After
Instruction		1 l	nstructior
W7	2301	W7	2302
W8	2400	W8	2401
Data 2300	5607	Data 2300	5607
Data 2400	ABCD	Data 2400	AB55
SR	0000	SR	0000

Before			After		
I	nstruction	ı I	nstructior	ו	
W5	D004	W5	D004		
W6	2000	W6	2002		
Data 2000	ABA9	Data 2000	D003		
SR	0000	SR	0009	(N, C = 1)	

### DEC<sub>2</sub>

#### Decrement f by 2

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Χ	Х

Syntax: {label:} DEC2{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation:  $(f) - 2 \rightarrow destination designated by D$ 

Status Affected: DC, N, OV, Z, C

Encoding: 1110 1101 1BDf ffff ffff ffff

Description: Subtract two from the contents of the file register and place the result in the

destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If

WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

 $\textbf{Note:} \hspace{0.3in} \textbf{The extension .} \hspace{0.1in} \textbf{B in the instruction denotes a byte operation} \\$ 

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: DEC2.B 0x200 ; Decrement (0x200) by 2 (Byte mode)

Example 2: DEC2 RAM400, WREG ; Decrement RAM400 by 2 and ; store to WREG (Word mode)

**Before** After Instruction Instruction **WREG** 1211 **WREG** 0821 RAM400 0823 RAM400 0823 0000 0000 SR SR

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	X	Х	Х	Х

Syntax: {label:} DEC2{.B} Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

Operation:  $(Ws) - 2 \rightarrow Wd$ Status Affected: DC, N, OV, Z, C

Encoding: 1110 1001

Description: Subtract two from the contents of the source register Ws and place the

result in the destination register Wd. Either register direct or indirect addressing may be used by Ws and Wd.

1Bqq

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode. The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a  $\mbox{.\,\sc w}$  extension to

qddd

ssss

dppp

denote a word operation, but it is not required.

Words: 1 Cycles: 1

<u>Example 1:</u> DEC2.B [W7--], [W8--]; DEC [W7] by 2, store to [W8] (Byte mode) ; Post-decrement W7, W8

Before Instruction			After nstruction	1
W7	2301	W7	2300	
W8	2400	W8	23FF	
Data 2300	0107	Data 2300	0107	
Data 2400	ABCD	Data 2400	ABFF	
SR	0000	SR	8000	(N = 1)

Example 2: DEC2 W5, [W6++] ; DEC W5 by 2, store to [W6] (Word mode)
; Post-increment W6

Before Instruction		n I	After nstructior	า
W5	D004	W5	D004	
W6	1000	W6	1002	
Data 1000	ABA9	Data 1000	D002	
SR	0000	SR	0009	(N, C = 1)

5

Descriptions

### DISI

#### **Disable Interrupts Temporarily**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	Х	Х

Syntax: {label:} DISI #lit14

Operands:  $lit14 \in [0 ... 16383]$ Operation:  $lit14 \rightarrow DISICNT$   $1 \rightarrow DISI$ 

Disable interrupts for (lit14 + 1) cycles

Status Affected: None

Encoding: 1111 1100 00kk kkkk kkkk kkkk

Description: Disable interrupts of priority 0 through priority 6 for (lit14 + 1) instruction

cycles. Priority 0 through priority 6 interrupts are disabled starting in the cycle that DISI executes, and remain disabled for the next (lit 14) cycles. The lit14 value is written to the DISICNT register, and the DISI flag (INTCON2<14>) is set to '1'. This instruction can be used before executing time critical code, to limit the effects of interrupts.

Note: This instruction does not prevent priority 7 interrupts and traps

from running. See the specific device family reference manual

for details.

Words: 1 Cycles: 1

 $\underline{ \textbf{Example 1:}} \qquad \texttt{002000 HERE:} \qquad \texttt{DISI} \quad \texttt{\#100} \quad ; \; \texttt{Disable interrupts for 101 cycles}$ 

002002 ; next 100 cycles protected by DISI

002004 . . .

Before After Instruction Instruction PC 00 2000 00 2002 PC DISICNT 0000 DISICNT 0100 (DISI = 1) INTCON2 0000 INTCON2 4000 SR 0000 SR 0000

### DIV.S

#### Signed Integer Divide

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} DIV.S{W} Wm, Wn

DIV.SD Wm, Wn

Operands:  $Vm \in [W0 ... W15]$  for word operation

Wm ∈ [W0, W2, W4 ... W14] for double operation

Wn ∈ [W2 ... W15]

Operation: <u>For word operation (default):</u>

 $\begin{array}{c} \text{Wm} \rightarrow \text{W0} \\ \underline{\text{If (Wm<15> = 1):}} \\ \text{0xFFFF} \rightarrow \text{W1} \end{array}$ 

Else:

 $\begin{array}{c} 0x0 \rightarrow W1 \\ W1:W0 \ / \ Wn \rightarrow W0 \\ Remainder \rightarrow W1 \end{array}$ 

For double operation (DIV.SD): Wm + 1:Wm  $\rightarrow$  W1:W0 W1:W0 / Wn  $\rightarrow$  W0 Remainder  $\rightarrow$  W1

Status Affected:

N. OV. Z. C

Encoding:

1101	1000	0ttt	tvvv	VW00	SSSS
------	------	------	------	------	------

Description:

Iterative, signed integer divide, where the dividend is stored in Wm (for a 16-bit by 16-bit divide) or Wm + 1:Wm (for a 32-bit by 16-bit divide) and the divisor is stored in Wn. In the default word operation, Wm is first copied to W0 and sign-extended through W1 to perform the operation. In the double operation, Wm + 1:Wm is first copied to W1:W0. The 16-bit quotient of the divide operation is stored in W0, and the 16-bit remainder is stored in W1.

This instruction must be executed 18 times using the REPEAT instruction (with an iteration count of 17) to generate the correct quotient and remainder. The N flag will be set if the remainder is negative and cleared otherwise. The OV flag will be set if the divide operation resulted in an overflow and cleared otherwise. The Z flag will be set if the remainder is '0' and cleared otherwise. The C flag is used to implement the divide algorithm and its final value should not be used.

The 't' bits select the most significant word of the dividend for the double operation. These bits are clear for the word operation.

The 'v' bits select the least significant word of the dividend. The 'W' bit selects the dividend size ('0' for 16-bit, '1' for 32-bit).

The 's' bits select the divisor register.

- Note 1: The extension .D in the instruction denotes a double word (32-bit) dividend rather than a word dividend. You may use a .w extension to denote a word operation, but it is not required.
  - 2: Unexpected results will occur if the quotient can not be represented in 16 bits. When this occurs for the double operation (DIV.SD), the OV status bit will be set and the quotient and remainder should not be used. For the word operation (DIV.S), only one type of overflow may occur (0x8000/0xFFFF = + 32768 or 0x00008000), which allows the OV status bit to interpret the result.
  - **3:** Dividing by zero will initiate an arithmetic error trap during the first cycle of execution.
  - **4:** This instruction is interruptible on each instruction cycle boundary.

Words:

Cycles: 18 (plus 1 for REPEAT execution)

REPEAT #17 ; Execute DIV.S 18 times DIV.S W3, W4 ; Divide W3 by W4 Example 1:

; Store quotient to W0, remainder to W1  $\,$ 

Before			After
I	nstructior	ı l	nstructior
W0	5555	W0	013B
W1	1234	W1	0003
W3	3000	W3	3000
W4	0027	W4	0027
SR	0000	SR	0000

REPEAT #17 ; Execute DIV.SD 18 times DIV.SD W0, W12 ; Divide W1:W0 by W12 Example 2:

; Store quotient to WO, remainder to W1

Landa a Cara	
Instruction Instruction	
W0 2500 W0 FA6B	
W1 FF42 W1 EF00	
W12 2200 W12 2200	
SR 0000 SR 0008 (N =	1)

Implemented in: PIC24F PIC24H dsPIC30F dsPIC33F Χ Χ Χ Χ

Syntax: {label:} DIV.U{W} Wm, Wn DIV.UD Wm, Wn

Operands: Wm ∈ [W0 ... W15] for word operation

Wm ∈ [W0, W2, W4 ... W14] for double operation

**Unsigned Integer Divide** 

Wn ∈ [W2 ... W15]

Operation: For word operation (default):

> $Vm \rightarrow V0$  $0x0 \rightarrow W1$ W1:W0/Wn  $\rightarrow$  W0 Remainder  $\rightarrow$  W1

For double operation (DIV.UD): Wm + 1:Wm → W1:W0 W1:W0/Wns  $\rightarrow$  W0 Remainder → W1

Status Affected: N. OV. Z. C

Encoding: 1101 1000 1ttt tvvv VW00

Description:

Iterative, unsigned integer divide, where the dividend is stored in Wm (for a 16-bit by 16-bit divide), or Wm + 1:Wm (for a 32-bit by 16-bit divide) and the divisor is stored in Wn. In the word operation, Wm is first copied to W0 and W1 is cleared to perform the divide. In the double operation, Wm + 1:Wm is first copied to W1:W0. The 16-bit quotient of the divide operation is stored in W0, and the 16-bit remainder is stored in W1. This instruction must be executed 18 times using the REPEAT instruction (with an iteration count of 17) to generate the correct quotient and remainder. The N flag will always be cleared. The OV flag will be set if the divide operation resulted in an overflow and cleared otherwise. The Z flag will be set if the remainder is '0' and cleared otherwise. The C flag is used to implement the divide algorithm and its final value should not be used. The 't' bits select the most significant word of the dividend for the double

operation. These bits are clear for the word operation. The 'v' bits select the least significant word of the dividend. The 'W' bit selects the dividend size ('0' for 16-bit, '1' for 32-bit).

The 's' bits select the divisor register.

- Note 1: The extension .D in the instruction denotes a double word (32-bit) dividend rather than a word dividend. You may use a . w extension to denote a word operation, but it is not required.
  - 2: Unexpected results will occur if the quotient can not be represented in 16 bits. This may only occur for the double operation (DIV.UD). When an overflow occurs, the OV status bit will be set and the quotient and remainder should not be used.
  - 3: Dividing by zero will initiate an arithmetic error trap during the first cycle of execution.
  - 4: This instruction is interruptible on each instruction cycle boundary.

Words:

Cycles: 18 (plus 1 for REPEAT execution)

```
Example 1:
             REPEAT #17
                              ; Execute DIV.U 18 times
             DIV.U W2, W4
                               ; Divide W2 by W4
                               ; Store quotient to W0, remainder to W1
                                          After
                  Before
                Instruction
                                        Instruction
             W0
                    5555
                                     W0
                                           0040
                    1234
                                           0000
             W1
                                     W1
             W2
                    8000
                                     W2
                                           8000
              W4
                    0200
                                           0200
                                     W4
              SR
                    0000
                                     SR
                                           0002 (Z = 1)
Example 2:
             REPEAT #17
                               ; Execute DIV.UD 18 times
             DIV.UD W10, W12 ; Divide W11:W10 by W12
                                ; Store quotient to W0, remainder to W1 \,
                  Before
                                          After
                Instruction
                                       Instruction
             W0
                   5555
                                    W0
                                          01F2
             W1
                   1234
                                    W1
                                           0100
            W10
                   2500
                                   W10
                                           2500
            W11
                   0042
                                   W11
                                           0042
                                   W12
            W12
                   2200
                                           2200
                                           0000
             SR
                   0000
                                    SR
```

### **DIVF**

#### **Fractional Divide**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} DIVF Wm, Wn

Operands:  $Vm \in [W0 ... W15]$ 

Wn ∈ [W2 ... W15]

Operation:  $0x0 \rightarrow W0$ 

 $Wm \to W1\,$ 

 $\begin{array}{l} W1\text{:}W0\text{/}Wn \to W0 \\ Remainder \to W1 \end{array}$ 

Status Affected: N, OV, Z, C

Encoding: 1101 1001 0ttt t000 0000 ssss

Description:

Iterative, signed fractional 16-bit by 16-bit divide, where the dividend is stored in Wm and the divisor is stored in Wn. To perform the operation, W0 is first cleared and Wm is copied to W1. The 16-bit quotient of the divide operation is stored in W0, and the 16-bit remainder is stored in W1. The sign of the remainder will be the same as the sign of the dividend.

This instruction must be executed 18 times using the REPEAT instruction (with an iteration count of 17) to generate the correct quotient and remainder. The N flag will be set if the remainder is negative and cleared otherwise. The OV flag will be set if the divide operation resulted in an overflow and cleared otherwise. The Z flag will be set if the remainder is '0' and cleared otherwise. The C flag is used to implement the divide algorithm and its final value should not be used.

The 't' bits select the dividend register. The 's' bits select the divisor register.

- Note 1: For the fractional divide to be effective, Wm must be less than Wn. If Wm is greater than or equal to Wn, unexpected results will occur because the fractional result will be greater than or equal to 1.0. When this occurs, the OV status bit will be set and the quotient and remainder should not be used.
  - **2:** Dividing by zero will initiate an arithmetic error trap during the first cycle of execution.
  - **3:** This instruction is interruptible on each instruction cycle boundary.

Words: 1

Cycles: 18 (plus 1 for REPEAT execution)

G

Descriptions

```
Example 1:
              REPEAT #17
                                 ; Execute DIVF 18 times
                      W8, W9
                                 ; Divide W8 by W9
                                 ; Store quotient to W0, remainder to W1
                   Before
                                           After
                 Instruction
                                        Instruction
              W0
                    8000
                                     W0
                                            2000
              W1
                     1234
                                     W1
                                            0000
              W8
                     1000
                                      W8
                                            1000
              W9
                    4000
                                      W9
                                            4000
                    0000
                                      SR
                                            0002 (Z = 1)
              SR
Example 2:
                                ; Execute DIVF 18 times
              REPEAT #17
              DIVF
                     W8, W9
                                ; Divide W8 by W9
                                ; Store quotient to W0, remainder to W1 \,
                   Before
                                           After
                 Instruction
                                        Instruction
              W0
                    8000
                                     W0
                                            F000
              W1
                     1234
                                      W1
                                            0000
              W8
                    1000
                                     W8
                                            1000
              W9
                    8000
                                      W9
                                            8000
                    0000
                                      SR
                                            0002 (Z = 1)
Example 3:
              REPEAT #17
                                ; Execute DIVF 18 times
              DIVF
                     W0, W1
                                ; Divide W0 by W1
                                ; Store quotient to W0, remainder to W1
                   Before
                                           After
                                        Instruction
                 Instruction
              W0
                    8002
                                     W0
                                            7FFE
              W1
                                            8002
                    8001
                                      W1
                    0000
                                            0008 (N = 1)
```

### Initialize Hardware Loop Literal

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} DO #lit14, Expr

Operands: lit14 ∈ [0 ... 16383]

Expr may be an absolute address, label or expression.

Expr is resolved by the linker to a Slit16, where Slit16 ∈ [-32768 ... +32767].

Operation: PUSH DO shadows (DCOUNT, DOEND, DOSTART)

(lit14)  $\rightarrow$  DCOUNT (PC) + 4  $\rightarrow$  PC (PC)  $\rightarrow$  DOSTART

(PC) + (2 \* Slit16) → DOEND

Increment DL<2:0> (CORCON<10:8>)

Status Affected: DA

Encoding:

 0000
 1000
 00kk
 kkkk
 kkkk
 kkkk

 0000
 0000
 nnnn
 nnnn
 nnnn
 nnnn

Description:

Initiate a no overhead hardware DO loop, which is executed (lit14 + 1) times. The DO loop begins at the address following the DO instruction, and ends at the address 2 \* Slit16 instruction words away. The 14-bit count value (lit14) supports a maximum loop count value of 16384, and the 16-bit offset value (Slit16) supports offsets of 32K instruction words in both directions.

When this instruction executes, DCOUNT, DOSTART and DOEND are first PUSHed into their respective shadow registers, and then updated with the new DO loop parameters specified by the instruction. The DO level count, DL<2:0> (CORCON<8:10>), is then incremented. After the DO loop completes execution, the PUSHed DCOUNT, DOSTART and DOEND registers are restored, and DL<2:0> is decremented.

The 'k' bits specify the loop count.

The 'n' bits are a signed literal that specifies the number of instructions offset from the PC to the last instruction executed in the loop.

#### Special Features, Restrictions:

The following features and restrictions apply to the  $\mbox{DO}$  instruction.

- Using a loop count of '0' will result in the loop being executed one time.
- Using a loop size of -2, -1 or 0 is invalid. Unexpected results may occur if these offsets are used.
- 3. The very **last two** instructions of the DO loop can NOT be:
  - · an instruction which changes program control flow
  - a DO or REPEAT instruction

Unexpected results may occur if any of these instructions are used.

- 4. If a hard trap occurs in the second to last instruction or third to last instruction of a DO loop, the loop will not function properly. The hard trap includes exceptions of priority level 13 through level 15, inclusive.
  - Note 1: The DO instruction is interruptible and supports 1 level of hardware nesting. Nesting up to an additional 5 levels may be provided in software by the user. See the specific device family reference manual for details.
    - **2:** The linker will convert the specified expression into the offset to be used.

2 Words: Cycles: 2

002000 LOOP6: DO #5, END6; Initiate DO loop (6 reps) 002004 ADD W1, W2, W3; First instruction in loop Example 1:

002006 . . .

002008

00200A END6: SUB W2, W3, W4; Last instruction in loop

00200C

	Before Instruction			After Instruction	
PC	00 2000		PC	00 2004	
DCOUNT	0000		DCOUNT	0005	
DOSTART	FF FFFF		DOSTART	00 2004	
DOEND	FF FFFF		DOEND	00 200A	
CORCON	0000		CORCON	0100	(DL = 1)
SR	0001	(C = 1)	SR	0201	(DA, C = 1)

```
01C000 LOOP12: DO #0x160, END12; Init DO loop (353 reps)
Example 2:
```

01C004 DEC W1, W2; First instruction in loop 01C006 . . . 01C008 . . .

01C00A 01C00C 01C00E

CALL \_FIR88; Call the FIR88 subroutine 01C010

01C014 END12: NOP; Last instruction in loop

; (Required NOP filler)

	Before		After	
	Instruction		Instruction	
PC	01 C000	PC	01 C004	
DCOUNT	0000	DCOUNT	0160	
DOSTART	FF FFFF	DOSTART	01 C004	
DOEND	FF FFFF	DOEND	01 C014	
CORCON	0000	CORCON	0100	(DL = 1)
SR	0008 (N =	1) SR	0208	(DA, N = 1)

### DO

#### Initialize Hardware Loop Wn

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} DO Wn, Expr

Operands: Wn ∈ [W0 ... W15]

Expr may be an absolute address, label or expression.

Expr is resolved by the linker to a Slit16, where Slit16 ∈ [-32768 ... +32767].

Operation: PUSH Shadows (DCOUNT, DOEND, DOSTART)

> $(Wn) \rightarrow DCOUNT$  $(PC) + 4 \rightarrow PC$ (PC) → DOSTART

(PC) + (2 \* Slit16) → DOEND

Increment DL<2:0> (CORCON<10:8>)

Status Affected: DA

Encoding:

Description:

0000	1000	1000	0000	0000	ssss
0000	0000	nnnn	nnnn	nnnn	nnnn

Initiate a no overhead hardware DO loop, which is executed (Wn + 1) times. The DO loop begins at the address following the DO instruction, and ends at the address 2 \* Slit16 instruction words away. The lower 14 bits of Wn support a maximum count value of 16384, and the 16-bit offset value (Slit16) supports offsets of 32K instruction words in both directions.

When this instruction executes, DCOUNT, DOSTART and DOEND are first PUSHed into their respective shadow registers, and then updated with the new DO loop parameters specified by the instruction. The DO level count, DL<2:0> (CORCON<8:10>), is then incremented. After the DO loop completes execution, the PUSHed DCOUNT, DOSTART and DOEND registers are restored, and DL<2:0> is decremented.

The 's' bits specify the register Wn that contains the loop count. The 'n' bits are a signed literal that specifies the number of instructions offset from (PC + 4), which is the last instruction executed in the loop.

#### Special Features, Restrictions:

The following features and restrictions apply to the DO instruction.

- Using a loop count of '0' will result in the loop being executed one time.
- Using an offset of -2, -1 or 0 is invalid. Unexpected results may occur if these offsets are used.
- The very **last two** instructions of the DO loop can NOT be:
  - · an instruction which changes program control flow
  - a DO or REPEAT instruction

Unexpected results may occur if these last instructions are used.

- **Note 1:** The DO instruction is interruptible and supports 1 level of nesting. Nesting up to an additional 5 levels may be provided in software by the user. See the specific device family reference manual for details.
  - 2: The linker will convert the specified expression into the offset to be used.

Words: 2 2 Cycles:

```
Example 1:
             002000 LOOP6:
                             DO
                                               ; Initiate DO loop (WO reps)
             002004
                             ADD
                                    W1, W2, W3; First instruction in loop
             002006
             002008
             00200A
                             . . .
             00200C
                             REPEAT #6
             00200E
                             SUB
                                    W2, W3, W4
             002010 END6:
                             NOP
                                                ; Last instruction in loop
                                                ; (Required NOP filler)
                   Before
                                                   After
                  Instruction
                                                 Instruction
             PC
                    00 2000
                                            PC
                                                   00 2004
                       0012
                                                      0012
             W0
                                            W<sub>0</sub>
       DCOUNT
                       0000
                                      DCOUNT
                                                      0012
                    FF FFFF
                                                   00 2004
      DOSTART
                                      DOSTART
                    FF FFFF
                                                   00 2010
         DOEND
                                        DOEND
       CORCON
                       0000
                                      CORCON
                                                      0100 (DL = 1)
                       0000
                                                      0080 (DA = 1)
             SR
                                            SR
Example 2:
             002000 LOOPA:
                             DO
                                     W7, ENDA
                                                ; Initiate DO loop (W7 reps)
             002004
                             SWAP
                                                ; First instruction in loop
             002006
             002008
             00200A
             002010 ENDA:
                             MOV
                                     W1, [W2++]; Last instruction in loop
                    Before
                                                   After
                  Instruction
                                                 Instruction
                                                   00 2004
                     00 2000
             PC
                                            PC
             W7
                       E00F
                                            W7
                                                      E00F
                       0000
                                                      200F
        DCOUNT
                                       DCOUNT
       DOSTART
                    FF FFFF
                                                    00 2004
                                      DOSTART
         DOEND
                    FF FFFF
                                        DOEND
                                                    00 2010
       CORCON
                       0000
                                       CORCON
                                                      0100 (DL = 1)
             SR
                       0000
                                                      0080 (DA = 1)
                                            SR
```

### **ED**

#### **Euclidean Distance (No Accumulate)**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} ED Wm \* Wm, Acc, [Wx], [Wy], Wxd

[Wx] + = kx, [Wy] + = ky, [Wx] - = kx, [Wy] - = ky, [W9 + [W11 + W12], W12],

Operands:  $Acc \in [A,B]$ 

Wm \* Wm ∈ [W4 \* W4, W5 \* W5, W6 \* W6, W7 \* W7]

 $Wx \in [W8, W9]; kx \in [-6, -4, -2, 2, 4, 6]$  $Wy \in [W10, W11]; ky \in [-6, -4, -2, 2, 4, 6]$ 

Wxd ∈ [W4 ... W7]

Operation:  $(Wm) * (Wm) \rightarrow Acc(A \text{ or } B)$ 

 $([Wx] - [Wy]) \rightarrow Wxd$   $(Wx) + kx \rightarrow Wx$  $(Wy) + ky \rightarrow Wy$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1111 00mm Alxx 00ii iijj jj11

Description: Compute the square of Wm, and optionally compute the difference of the

prefetch values specified by [Wx] and [Wy]. The results of Wm \* Wm are sign-extended to 40 bits and stored in the specified accumulator. The results of [Wx] – [Wy] are stored in Wxd, which may be the same as Wm.

Operands Wx, Wxd and Wyd specify the prefetch operations which support indirect and register offset addressing as described in

Section 4.14.1 "MAC Prefetches".

The 'm' bits select the operand register Wm for the square.

The 'A' bit selects the accumulator for the result.

The 'x' bits select the prefetch difference Wxd destination.

The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

Words: 1 Cycles: 1

Example 1: ED W4\*W4, A, [W8]+=2, [W10]-=2, W4 ; Square W4 to ACCA

; [W8]-[W10] to W4 ; Post-increment W8 ; Post-decrement W10

	Before
	Instruction
W4	009A
W8	1100
W10	2300
ACCA	00 3D0A 0000
Data 1100	007F
Data 2300	0028
SR	0000

	Atter		
	Instruction		
W4	0057		
W8	1102		
W10	22FE		
ACCA	00 0000 5CA4		
Data 1100	007F		
Data 2300	0028		
SR	0000		

	Before		After		
	Instruction		Instruction		
W5	43C2	W5	3F3F		
W9	1200	W9	1202		
W11	2500	W11	2500		
W12	8000	W12	8000		
ACCB	00 28E3 F14C	ACCB	00 11EF 1F04		
Data 1200	6A7C	Data 1200	6A7C		
Data 2508	2B3D	Data 2508	2B3D		
SR	0000	SR	0000		
	·		·		

### **EDAC**

#### **Euclidean Distance**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Χ

Syntax: {label:} EDAC Wm \* Wm, Acc, [Wx], [Wy], Wxd

[Wx] + = [Wy] + = ky,

kx,

[Wx] - = kx, [Wy] - = ky,

[W9 + [W11 + W12], W12],

Operands:  $Acc \in [A,B]$ 

 $Wm * Wm \in [W4 * W4, W5 * W5, W6 * W6, W7 * W7]$ 

 $Wx \in [W8, W9]; kx \in [-6, -4, -2, 2, 4, 6]$  $Wy \in [W10, W11]; ky \in [-6, -4, -2, 2, 4, 6]$ 

Wxd ∈ [W4 ... W7]

Operation:  $(Acc(A \text{ or } B)) + (Wm) * (Wm) \rightarrow Acc(A \text{ or } B)$ 

$$\begin{split} &([Wx]-[Wy]) \rightarrow Wxd \\ &(Wx)+kx \rightarrow Wx \\ &(Wy)+ky \rightarrow Wy \end{split}$$

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1111 00mm A

 1111
 00mm
 A1xx
 00ii
 iijj
 jj10

 Compute the square of Wm, and also the difference of the prefetch

values specified by [Wx] and [Wy]. The results of Wm \* Wm are sign-extended to 40 bits and added to the specified accumulator. The results of [Wx] – [Wy] are stored in Wxd, which may be the same as Wm.

Operands Wx, Wxd and Wyd specify the prefetch operations which support indirect and register offset addressing as described in

Section 4.14.1 "MAC Prefetches".

The 'm' bits select the operand register Wm for the square.

The 'A' bit selects the accumulator for the result.

The 'x' bits select the prefetch difference Wxd destination.

The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

Words: 1 Cycles: 1

Description:

Example 1: EDAC W4\*W4, A, [W8]+=2, [w10]-=2, W4 ; Square W4 and ; add to ACCA ; [W8]-[W10] to W4

; Post-increment W8
; Post-decrement W10

	Before		
	Instruction		
W4	009A		
W8	1100		
W10	2300		
ACCA	00 3D0A 3D0A		
Data 1100	007F		
Data 2300	0028		
SR	0000		
	•		

	Instruction		
W4	0057		
W8	1102		
W10	22FE		
ACCA	00 3D0A 99AE		
Data 1100	007F		
Data 2300	0028		
SR	0000		

After

; add to ACCB

; [W9]-[W11+W12] to W5

; Post-increment W9

	Before Instruction		After Instruction
W5	43C2	W5	3F3F
W9	1200	W9	1202
W11	2500	W11	2500
W12	8000	W12	8000
ACCB	00 28E3 F14C	ACCB	00 3AD3 1050
Data 1200	6A7C	Data 1200	6A7C
Data 2508	2B3D	Data 2508	2B3D
SR	0000	SR	0000
'		'	

## **EXCH**

#### **Exchange Wns and Wnd**

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X
 X
 X

Syntax: {label:} EXCH Wns, Wnd

Operands:  $Wns \in [W0 ... W15]$ 

 $Wnd \in [W0 \dots W15]$ 

Operation:  $(Wns) \leftrightarrow (Wnd)$ 

Status Affected: None

Encoding: 1111 1101 0000 0ddd d000 ssss

Description: Exchange the word contents of two working registers. Register direct

addressing must be used for Wns and Wnd.

The 'd' bits select the address of the first register.
The 's' bits select the address of the second register.

Note: This instruction only executes in Word mode.

Words: 1 Cycles: 1

 $\underline{\text{Example 1:}} \hspace{0.5cm} \texttt{EXCH W1, W9} \hspace{0.5cm} \texttt{; Exchange the contents of W1 and W9}$ 

	Before		After
Instruction			Instruction
W1	55FF	W1	A3A3
W9	A3A3	W9	55FF
SR	0000	SR	0000

Example 2: EXCH W4, W5 ; Exchange the contents of W4 and W5

	Before		After
	Instruction		Instruction
W4	ABCD	W4	4321
W5	4321	W5	ABCD
SR	0000	SR	0000

# **FBCL**

### Find First Bit Change from Left

IDOL		Filia Filst E	nt Change ii	om Leit		
Implemented in	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	FBCL	Ws, [Ws],	Wnd		
			[Ws++],			
			[Ws], [++Ws],			
			[Ws],			
Operands:	$Ws \in [W0]$ $Wnd \in [W0]$					
Operation:	Max_Shift = Sign = (Ws Temp = (Ws Shift = 0	) & 0x8000 s) << 1	f) 0.0 / /T	0	Oiana) )	
	, ,		ii) && ( (Temp	p & 0x8000) =	== Sign) )	
Status Affected:	С	T				
Encoding:	1101	1111	0000	0ddd	dppp	ssss
Description:	negative va Ws and wo	st occurrence alue), starting rking towards result is sign-	from the Mos the Least Sig	st Significant gnificant bit of	bit after the the word op	sign bit of perand. The
	the Least S allows for the values up. I	ost Significan ignificant bit i ne immediate If a bit change When a bit ch	s allocated b use of Wd w is not found,	it number -14 ith the SFTAG , a result of -1	This bit ord instruction 5 is returned	dering for scaling
	The 'p' bits	select the de select the so select the so	urce Address			
	Note:	This instruction	on operates i	n Word mode	only.	
Words:	1					
Cycles:	1					
Example 1:	FBCL W1, W9			it change f result to W		n W1
	Before Instruction W1 55FF W9 FFFF	W				
	SR 0000	S				

Example 2: FBCL W1, W9 ; Find 1st bit change from left in W1 ; and store result to W9 Before After Instruction Instruction W1 FFFF W1 FFFF W9 BBBB W9 FFF1 SR 0000 SR 0001 (C = 1) Example 3: FBCL [W1++], W9 ; Find 1st bit change from left in [W1] ; and store result to W9 ; Post-increment W1 Before After Instruction Instruction W1 2000 2002 W1 BBBB W9 W9 FFF9 FF0A Data 2000 Data 2000 FF0A SR 0000 SR 0000

# FF1L

### Find First One from Left

		1 1110 1 1130 0	ne iroin Lei	•		
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	X		
Syntax:	{label:}	FF1L	Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws],	Wnd		
Operands:	Ws ∈ [W0 Wnd ∈ [W					
Operation:	Temp = Shift = S	/s) nift < Max_Sh Temp << 1 Shift + 1 Max_Shift) nd)	ift) && !(Temp	o & 0x8000) )		
Status Affected:	С					
Encoding:	1100	1111	1000	0ddd	dppp	ssss
Description:	Ws and wo The bit nun Bit number and advan of zero ind	irst occurrence orking towards on the result is ring begins with the cest to the Legicates a '1' with C flag is clear	s the Least S zero-extende th the Most S ast Significan as not found,	ignificant bit of ed to 16 bits a Significant bit t bit (allocate	of the word o and placed in (allocated nu d number 16	perand. Wnd. Imber 1) ). A result
	The 'd' bits	s select the de s select the so s select the so	estination reg ource Address ource register	s mode.		
	Note:	This instructi	on operates	in Word mode	e only.	
Words:	1					
Cycles:	1					
Example 1:	FF1L W2, W5	•	the 1st one store result	e from the	left in W2	
	Before Instruction W2 000A W5 BBBB SR 0000		After Instruction W2 000A W5 000D SR 0000	n ] -		

	Before		After			
I	nstructior	ı I	Instruction			
W2	2000	W2	2002			
W5	BBBB	W5	0000			
Data 2000	0000	Data 2000	0000			
SR	0000	SR	0001	(C = 1)		

# FF1R

### Find First One from Right

	ľ	1	nie ironi kig	1		
Implemented in:		PIC24H	dsPIC30F	dsPIC33F		
	X	Х	Х	Х		
Syntax:	{label:}	FF1R	Ws, [Ws], [Ws++],	Wnd		
			[Ws],			
			[++Ws], [Ws],			
			[ *****],			
Operands:	$Ws \in [W0]$ $Wnd \in [W0]$					
Operation:	Max_Shift : Temp = (W Shift = 1					
	While ( (Sh	Max_Shift)	ft) && !(Temp	o & 0x1))		
	Else	·				
Status Affactad:	Shift → (	(Wnd)				
Status Affected: Encoding:	C 1100	1111	0000	0ddd	dana	
Description:	Finds the fi Ws and wo	rking towards	e of a '1' star the Most Sig	rting from the gnificant bit of 16 bits and p	the word ope	erand. The
	and advand zero indica	ces to the Mos	st Significant not found, ar	Significant bit bit (allocated nd the C flag v	number 16).	A result of
	The 'p' bits	select the de select the so select the so	urce Address	s mode.		
	Note:	This instruction	on operates i	in Word mode	e only.	
Words:	1					
Cycles:	1					
Example 1:	FF1R W1, W9		ne 1st one ore the res	from the ri ult to W9	ght in W1	
	Before Instruction W1 000A W9 BBBB SR 0000	\	After Instruction	n ]		

	Before		After		
I	nstructior	ı l	Instruction		
W1	2000	W1	2002		
W9	BBBB	W9	0010		
Data 2000	8000	Data 2000	8000		
SR	0000	SR	0000		

### **GOTO**

#### **Unconditional Jump**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	X	Х

Syntax: {label:} **GOTO** Expr

Operands: Expr may be label or expression (but not a literal).

Expr is resolved by the linker to a lit23, where lit23 ∈ [0 ... 8388606].

Operation: lit23  $\rightarrow$  PC

 $\mathtt{NOP} \to \textbf{Instruction Register}$ 

Status Affected: None

Encoding:

1st word 2nd word

0000	0100	nnnn	nnnn	nnnn	nnn0
0000	0000	0000	0000	0nnn	nnnn

Description: Unconditional jump to anywhere within the 4M instruction word program

memory range. The PC is loaded with the 23-bit literal specified in the instruction. Since the PC must always reside on an even address boundary,

lit23<0> is ignored.

The 'n' bits form the target address.

The linker will resolve the specified expression into the lit23 to be

0000

used.

2 Words: Cycles: 2

Example 1:

026000 GOTO THERE ; Jump to THERE 026004 W0, W1 MOV 027844 THERE: MOV #0x400, W2 ; Code execution ; resumes here

027846

Before After Instruction Instruction PC 02 6000 PC 02 7844 SR 0000 SR

Example 2:

000100 code: ; start of code 026000 GOTO \_code+2 ; Jump to \_code+2 026004

Before After Instruction Instruction PC 02 6000 PC 00 0102 SR 0000 SR 0000

### **GOTO**

#### **Unconditional Indirect Jump**

dsPIC30F Implemented in: PIC24F PIC24H dsPIC33F Χ Χ Χ Χ

Syntax: {label:} **GOTO** Wn

Operands:  $Wn \in [W0 ... W15]$ Operation:  $0 \rightarrow PC < 22:16 >$ 

 $(Wn<15:1>) \rightarrow PC<15:1>$ 

 $0 \rightarrow PC<0>$ 

 $\mathtt{NOP} \to \textbf{Instruction Register}$ 

Status Affected: None

Encoding: 0000 0001 0100 0000 0000 SSSS

Unconditional indirect jump within the first 32K words of program memory. Description:

> Zero is loaded into PC<22:16> and the value specified in (Wn) is loaded into PC<15:1>. Since the PC must always reside on an even address

boundary, Wn<0> is ignored.

The 's' bits select the source register.

Words: 1 2 Cycles:

Example 1: 006000 GOTO W4 ; Jump unconditionally

006002 MOV WO, W1 ; to 16-bit value in W4

; Code execution 007844 \_THERE: MOV #0x400, W2

007846 ; resumes here

Before After Instruction Instruction

W4 7844 W4 7844 00 7844 PC 00 6000 PC SR 0000 0000 SR

INC		Increment f				
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	INC{.B}	f	{,WREG}		
Operands:	f∈ [0 81	91]				
Operation:	(f) + 1 $\rightarrow$ de	estination des	signated by D	)		
Status Affected:	DC, N, OV,	Z, C				
Encoding:	1110	1100	0BDf	ffff	ffff	ffff
	WREG is n The 'B' bit s The 'D' bit s	ot specified, t selects byte o	the result is s or word opera estination ('0'	tored in the f tion ('0' for w for WREG, ':	ult is stored ir ile register. rord, '1' for by 1' for file regis	rte).
	Note 1:	The extension	n .B in the word operated operation,	instruction de tion. You may but it is not re		
Words:	1			0 0		
Cycles:	1					
Example 1: INC	C.B 0x1000	; I	ncrement 0:	x1000 (Byte	mode)	
Data 1000 SR		Data 10	After Instruction 00 8F00 SR 0101	n     (DC, C = 1)		
Example 2: INC	0x1000,		ncrement 0: Word mode)	x1000 and s	tore to WRE	G

INC		Increment \	Ns			
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	INC{.B}	Ws,	Wd		
•		. ,	[Ws],	[Wd]		
			[Ws++],	[Wd++]		
			[Ws],	[Wd]		
			[++Ws],	[++Wd]		
			[Ws],	[Wd]		
Operands:	Ws ∈ [W0 . Wd ∈ [W0					
Operation:	(Ws) + 1 -	→ Wd				
Status Affected:	DC, N, OV,	Z, C				
Encoding:	1110	1000	0Bqq	qddd	dppp	ssss
Description:		register Wd.		egister Ws an		
	The 'q' bits The 'd' bits The 'p' bits	selects byte of select the de select the de select the so select the so	estination Add estination reg eurce Address	ister. s mode.	ora, 11 for by	yte).
		rather than a	word opera	instruction de tion. You may but it is not re	y use a .w e	-
Words:	1					
Cycles:	1					
<pre>Example 1: INC.B W1, [++W2] ; Pre-increment W2 ; Increment W1 and store to W2 ; (Byte mode)</pre>						
	Before		After			
	Instruction		Instructio	n		
W1 W2			W1 FF7F W2 2001			
VV2 Data 2000		Data 20				
SF.			SR 010C	(DC, N, OV	= 1)	
Example 2: IN	C W1, W2	-	Increment W (Word mode)	1 and store	e to W2	
	Before		After	_		

Instruction

FF7F

FF80

0108 (DC, N = 1)

W1

W2

SR

Instruction

W1

W2

SR

FF7F

2000

0000

### INC<sub>2</sub>

#### Increment f by 2

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Х	Х	Х	Х	

Syntax: {label:} INC2{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation: (f) + 2  $\rightarrow$  destination designated by D

Status Affected: DC, N, OV, Z, C

Encoding: 1110 1100 1BDf ffff ffff ffff

Description: Add 2 to the contents of the file register and place the result in the

destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If

WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: INC2.B 0x1000 ; Increment 0x1000 by 2

; (Byte mode)

 Before Instruction
 After Instruction

 Data 1000
 8FFF
 Data 1000
 8F01

 SR
 0000
 SR
 0101
 (DC, C = 1)

Example 2: INC2 0x1000, WREG ; Increment 0x1000 by 2 and store to WREG ; (Word mode)

After Before Instruction Instruction **WREG WREG** 9001 **ABCD** Data 1000 8FFF Data 1000 8FFF 0108 (DC, N = 1) SR 0000 SR

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Х	Х	Х	Х	

 $Syntax: \qquad \quad \{label:\} \qquad INC2\{.B\} \qquad Ws, \qquad \quad Wd$ 

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

Operation: (Ws) + 2  $\rightarrow$  Wd Status Affected: DC, N, OV, Z, C

Encoding: 1110 1000 1Bqq qddd dppp ssss

Description: Add 2 to the contents of the source register Ws and place the result in the destination register Wd. Register direct or indirect addressing may be used

for Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: INC2.B W1, [++W2] ; Pre-increment W2

; Increment by 2 and store to W1

; (Byte mode)

| Before | Instruction | W1 | FF7F | W2 | 2000 | Data 2000 | ABCD | SR | 0000 |

After Instruction

W1 FF7F

W2 2001

Data 2000 81CD

SR 010C (DC, N, OV = 1)

| Before | Instruction | W1 | FF7F | W2 | 2000 | SR | 0000 |

After Instruction
W1 FF7F
W2 FF81
SR 0108 (DC, N = 1)

### **IOR**

#### Inclusive OR f and WREG

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Χ	Х	Х

Syntax: {label:} IOR{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation: (f).IOR.(WREG) → destination designated by D

Status Affected: N, Z

Encoding: 1011 0111 0BDf ffff ffff ffff

Description:

Compute the logical inclusive OR operation of the contents of the working register WREG and the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1 Cycles: 1

; (Byte mode)

Before After Instruction Instruction **WREG** 1234 **WREG** 1234 FF00 Data 1000 FF34 Data 1000 SR 0000 SR 0000

; (Word mode)

Before After Instruction Instruction **WREG** 1234 **WREG** 1FBF Data 1000 0FAB Data 1000 0FAB 8000 (N = 1)SR SR 0000

### **IOR**

#### Inclusive OR Literal and Wn

Implemented in:	PIC24F PIC24H		dsPIC30F	dsPIC33F	
	Х	Х	Х	X	

Syntax: {label:} IOR{.B} #lit10, Wn

Operands: lit  $10 \in [0 \dots 255]$  for byte operation

lit  $10 \in [0 \dots 1023]$  for word operation

 $Wn \in [W0 ... W15]$ 

Operation:  $lit10.IOR.(Wn) \rightarrow Wn$ 

Status Affected: N, Z

Encoding: 1011 0011 0Bkk kkkk kkkk dddd

Description: Compute the logical inclusive OR operation of the 10-bit literal operand and the contents of the working register Wn and place the result back into

the working register Wn.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'k' bits specify the literal operand.

The 'd' bits select the address of the working register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.

2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.

Words: 1 Cycles: 1

; IOR 0xAA to W9 Example 1: IOR.B #0xAA, W9

; (Byte mode)

**Before** After Instruction Instruction 1234 12BE W9 W9 SR 0000 8000 SR (N = 1)

Example 2: IOR #0x2AA, W4 ; IOR 0x2AA to W4 ; (Word mode)

> **Before** After Instruction Instruction W4 A34D W4 A3EF SR 0000 SR 0008 (N = 1)

### IOP

IOR		Inclusive O	R Wb and S	nort Literal		
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	X	X	Х	Х		
Syntax:	{label:}	IOR{.B}	Wb,	#lit5,	Wd	
					[Wd]	
					[Wd++]	
					[Wd]	
					[++Wd]	
					[Wd]	
Operands:	$Wb \in [W0]$ $lit5 \in [0$ $Vd \in [W0]$	31]				
Operation:	(Wb).IOR.I	it5 $\rightarrow$ Wd				
Status Affected:	N, Z					
Encoding:	0111	0www	wBqq	qddd	d11k	kkkk
Description:	register W destination	he logical inclosed and the 5-bith and the 5-bith aregister Wd.  Ster direct or in	t literal opera Register dire	nd and place ct addressing	the result in must be use	the ed for Wb.
	The 'B' bit The 'q' bits The 'd' bits	s select the ac selects byte of select the de select the de provide the li	r word opera stination Ado stination regi	tion ('o' for w Iress mode. ster.	ord, '1' for by	·
	Note:	The extension rather than a denote a work	word opera	tion. You ma	y use a .w e	-
Words:	1	donote a no.	a operation,		,quii ou.	
Cycles:	1					
Example 1:	OR.B W1, #	0x5, [W9++]	; Store t	and 0x5 (By o [W9] ocrement W9	rte mode)	
	Before		After			
V	Instruction V1 AAAA		Instructio W1 AAAA	_		
	V9 2000		W9 2001			
Data 20	0000	Data 20	00AF			
\$	SR 0000		SR 0008	(N = 1)		
Example 2:	OR W1, #0×		IOR W1 with Store to W9	n 0x0 (Word	mode)	
	Before		After			
V	Instruction V1 0000		Instructio W1 0000	<del>-</del> 1		
	V9 A34D		W9 0000			
				<b>⊣</b>		

SR

0000

0002 (Z = 1)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} IOR{.B} Wb, Ws. Wd

> [Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands: Wb ∈ [W0 ... W15]

 $Ws \in [W0 \dots W15]$  $Wd \in [W0 ... W15]$ 

Operation: (Wb).IOR.(Ws)  $\rightarrow$  Wd

Status Affected: N, Z

Encoding: 0111 0www wBqq qddd dppp SSSS

Description:

Compute the logical inclusive OR operation of the contents of the source register Ws and the contents of the base register Wb, and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register. The 'p' bits select the source Address mode.

The 's' bits select the source register.

The extension  $.\,\mathrm{B}$  in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: W1, [W5++], [W9++]; IOR W1 and [W5] (Byte mode) ; Store result to [W9] ; Post-increment W5 and W9

Before Instruction		n	After Instruction	n
W1	AAAA	W1	AAAA	
W5	2000	W5	2001	
W9	2400	W9	2401	
Data 2000	1155	Data 2000	1155	
Data 2400	0000	Data 2400	00FF	
SR	0000	SR	8000	1

Before After			After	
	Instructio	n l	Instruction	า
W1	AAAA	W1	AAAA	
W5	5555	W5	5555	
W9	A34D	W9	FFFF	
SR	0000	SR	8000	(N = 1)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} LAC Ws, {#Slit4,} Acc

[Ws], [Ws++], [Ws--], [--Ws], [++Ws], [Ws+Wb],

Operands:  $Ws \in [W0 ... W15]$ 

 $Wb \in [W0 ... W15]$   $Slit4 \in [-8 ... +7]$  $Acc \in [A,B]$ 

Operation: Shift<sub>Slit4</sub>(Extend(Ws))  $\rightarrow$  Acc(A or B)

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1100 1010 Awww wrrr rggg ssss

Description:

Read the contents of the source register, optionally perform a signed 4-bit shift and store the result in the specified accumulator. The shift range is -8:7, where a negative operand indicates an arithmetic left shift and a positive operand indicates an arithmetic right shift. The data stored in the source register is assumed to be 1.15 fractional data and is automatically sign-extended (through bit 39) and zero-backfilled (bits [15:0]), prior to shifting.

The 'A' bit specifies the destination accumulator.

The 'w' bits specify the offset register Wb.
The 'r' bits encode the accumulator pre-shift.
The 'g' bits select the source Address mode.
The 's' bits specify the source register Ws.

Note: If the operation moves more than sign-extension data into the

upper Accumulator register (AccxU), or causes a saturation, the

appropriate overflow and saturation bits will be set.

Words: 1 Cycles: 1

 $\underline{\text{Example 1:}} \qquad \text{LAC [W4++], $\#$-3, B} \qquad \text{; Load ACCB with [W4] << 3}$ 

; Contents of [W4] do not change

; Post increment W4

; Assume saturation disabled

; (SATB = 0)

	Before		
	Instruction		
W4	2000		
ACCB	00 5125 ABCD		
Data 2000	1221		
SR	0000		

	,	
	Instruction	
W4	2002	
ACCB	FF 9108 0000	
Data 2000	1221	
SR	4800	(OB, OAB = 1)
		-

After

Example 2: LAC [--W2], #7, A

; Pre-decrement W2

; Load ACCA with [W2] >> 7

; Contents of [W2] do not change

; Assume saturation disabled

; (SATA = 0)

Before Instruction

W2 4002 ACCA 00 5125 ABCD Data 4000 9108 Data 4002 1221 SR 0000 After Instruction

	ITISTITUCTION			
W2	4000			
ACCA	FF FF22 1000			
Data 4000	9108			
Data 4002	1221			
SR	0000			

## **LNK**

### **Allocate Stack Frame**

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X
 X
 X

Syntax: {label:} LNK #lit14

 $(W15) \rightarrow W14$  $(W15) + lit14 \rightarrow W15$ 

Status Affected: None

Encoding: 1111 1010 00kk kkkk kkkk kkk0

Description: This instruction allocates a Stack Frame of size lit14 bytes for a

subroutine calling sequence. The Stack Frame is allocated by PUSHing the contents of the Frame Pointer (W14) onto the stack, storing the updated Stack Pointer (W15) to the Frame Pointer and then incrementing the Stack Pointer by the unsigned 14-bit literal operand. This instruction

supports a maximum Stack Frame of 16382 bytes.

The 'k' bits specify the size of the Stack Frame.

Note: Since the Stack Pointer can only reside on a word boundary,

lit14 must be even.

Words: 1 Cycles: 1

Example 1: LNK #0xA0 ; Allocate a stack frame of 160 bytes

	Before			
	Instruction			
W14	2000			
W15	2000			
Data 2000	0000			
SR	0000			

	After
	Instruction
W14	2002
W15	20A2
Data 2000	2000
SR	0000

## **LSR**

### Logical Shift Right f

LOK		Logical Snii	it Right i			
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	LSR{.B}	f	{,WREG}		
Operands:	f∈ [0 81	911				
Operation:	For byte op	-				
•	$0 \rightarrow Des$	t<7>				
	(f<7:1>) (f<0>) →	$\rightarrow$ Dest<6:0>				
	For word o					
	0 → Des		<b>n</b> ~			
	(1<15:1> $(f<0>) \rightarrow$	) → Dest<14:0 · C	)>			
	`					
	0->	<b>≻</b> C				
Status Affected:	N, Z, C					
Encoding:	1101	0101	0BDf	ffff	ffff	ffff
Description:	Shift the co	ntents of the f	file register or	ne bit to the ri	ght and place	the result
		nation register				
		the Carry bit of the			ro is sniited ii	ito trie
	-	al WREG ope		-	ation register	. If WREG
		, the result is		EG. If WREG	is not specific	ed, the
		ored in the file	-	iam (60 <b>) f</b> ama	and father but	- \
		selects byte or selects the de				
	The 'f' bits	select the add	lress of the fil	e register.	_	
		The extensio rather than a				
		denote a word				KICHOIOIT IO
	2:	The WREG is	s set to workir	ng register Wo	0.	
Words:	1					
Cycles:	1					
Example 1:	SR.B 0x60	0 ; Logica ; (Byte	_	cight (0x600	) by one	
	Before		After			
	Instruction		Instruction	_		
Data 6		Data		_		
	SR 0000		SR 0001	(C = 1)		
Example 2:	SR 0x600,	; Sto	gically ship ore to WREG ord mode)	Et right (0:	k600) by one	2
	Before		After			
	Instruction		Instruction	_		
Data 6		Data		-		
WRE	G 0000 R 0000	WF	REG 2AFF SR 0001	_		
	0000		311 0001	] (O - 1)		

X X X	30F dsPIC33F	dsPIC30F	PIC24H	PIC24F	Implemented in:
A A	Х	Х	Χ	Х	

Syntax: {label:} LSR{.B} Ws, Wd

> [Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands: Ws ∈ [W0 ... W15]

Wd ∈ [W0 ... W15]

Operation: For byte operation:

 $0 \rightarrow Wd < 7 >$ 

 $(Ws<7:1>) \to Wd<6:0>$ 

 $(Ws<0>) \rightarrow C$ For word operation:  $0 \rightarrow Wd < 15 >$ 

 $(Ws<15:1>) \rightarrow Wd<14:0>$ 

 $(Ws<0>) \rightarrow C$ 



Status Affected:

N, Z, C

Encoding:

1101	0001	0Bqq	qddd	dppp	ssss
------	------	------	------	------	------

Description:

Shift the contents of the source register Ws one bit to the right, and place the result in the destination register Wd. The Least Significant bit of Ws is shifted into the Carry bit of the STATUS register. Zero is shifted into the Most Significant bit of Wd. Either register direct or indirect addressing may be used for Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 1 Cycles:

Example 1: LSR.B W0, W1 ; LSR W0 (Byte mode) ; Store result to W1

Before		After				
I	nstruction	Instruction				
W0	FF03	W0	FF03			
W1	2378	W1	2301			
SR	0000	SR	0001	(C = 1)		

Example 2: LSR W0, W1 ; LSR W0 (Word mode)
; Store the result to W1

	Before		After
Instruction		In	struction
W0	8000	W0	8000
W1	2378	W1	4000
SR	0000	SR	0000

### **LSR**

### **Logical Shift Right by Short Literal**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} LSR Wb, #lit4, Wnd

Operands:  $Wb \in [W0 ... W15]$ 

 $lit4 \in [0 ... 15]$ Wnd  $\in [W0 ... W15]$ 

Operation: lit4<3:0>  $\rightarrow$  Shift\_Val

 $0 \rightarrow Wnd<15:15-Shift_Val + 1>$ 

Wb<15:Shift\_Val>  $\rightarrow$  Wnd<15-Shift\_Val:0>

Status Affected: N, Z

Encoding: 1101 1110 0www wddd d100 kkkk

Description: Logical shift right the contents of the source register Wb by the 4-bit

unsigned literal and store the result in the destination register Wnd. Direct addressing must be used for Wb and Wnd.

The 'w' bits select the address of the base register.

The 'd' bits select the destination register. The 'k' bits provide the literal operand.

Note: This instruction operates in Word mode only.

Words: 1 Cycles: 1

Example 1: LSR W4, #14, W5 ; LSR W4 by 14

; Store result to W5

	Before		After
Instruction		1	Instruction
W4	C800	W4	C800
W5	1200	W5	0003
SR	0000	SR	0000

Example 2: LSR W4, #1, W5 ; LSR W4 by 1

; Store result to W5

	Before		After
In	struction	In	struction
W4	0505	W4	0505
W5	F000	W5	0282
SR	0000	SR	0000

## **LSR**

### Logical Shift Right by Wns

LOIX		Logical offi	it Kigiit by i	W113		
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х	]	
Syntax:	{label:}	LSR	Wb,	Wns,	Wnd	
Operands:	$Wb \in [W0]$ $Wns \in [W]$ $Wnd \in [W]$	0W15]				
Operation:	$0 \rightarrow Wnd$	· → Shift_Val <15:15-Shift_\ nift_Val> → W		:_Val:0>		
Status Affected:	N, Z					
Encoding:	1101	1110	0 www	wddd	d000	ssss
Description:	Significant	ift right the co t bits of Wns ( n register Wno	only up to 15	positions) ar	nd store the re	esult in the
	The 'd' bits	s select the a s select the de s select the so	estination reg	jister.	er.	
		This instruct	•		•	ΩxΩ
Words:	1	ii vviis is gic	ater than 10	, wild will be	loaded With	oxo.
Cycles:	1					
Example 1: LS	R W0, W1		LSR W0 by W			
W( W <sup>2</sup> W2 SF	0001 2390	V	After Instruction V0 C00C V1 0001 V2 6006 GR 0000	ו		
Example 2: LS	R W5, W4		LSR W5 by W Store resul			
W3 W4 W5	1 000C	V	After Instruction V3 0000 V4 000C V5 0800			

0002

SR

(Z = 1)

SR

0000

Implemented in: PIC24F PIC24H dsPIC30F dsPIC33F

Syntax: {label:} MAC Wm\*Wn, Acc {,[Wx], Wxd} {,[Wy], Wyd} {,AWB}

 $\{,[Wx] + = kx, Wxd\} \{,[Wy] + = ky, Wyd\}$  $\{,[Wx] - = kx, \{,[Wy] - = ky, Wyd\}$ 

Wxd}

{,[W9 + W12], {,[W11 + W12], Wxd} Wyd}

Operands: Wm \* Wn ∈ [W4 \* W5, W4 \* W6, W4 \* W7, W5 \* W6, W5 \* W7, W6 \* W7]

 $Acc \in [A,B]$ 

 $Wx \in [W8, W9]; kx \in [-6, -4, -2, 2, 4, 6]; Wxd \in [W4 ... W7]$  $Wy \in [W10, W11]; ky \in [-6, -4, -2, 2, 4, 6]; Wyd \in [W4 ... W7]$ 

 $AWB \in [W13, [W13] + = 2]$ 

Operation:  $(Acc(A \text{ or } B)) + (Wm) * (Wn) \rightarrow Acc(A \text{ or } B)$ 

 $\begin{array}{l} ([Wx]) \rightarrow Wxd; \ (Wx) + kx \rightarrow Wx \\ ([Wy]) \rightarrow Wyd; \ (Wy) + ky \rightarrow Wy \\ (Acc(B \ or \ A)) \ rounded \rightarrow AWB \end{array}$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1100 0mmm A0xx yyii iijj jjaa

Description: Multiply the contents of two working registers, optionally prefetch

operands in preparation for another MAC type instruction and optionally store the unspecified accumulator results. The 32-bit result of the signed

multiply is sign-extended to 40 bits and added to the specified

accumulator.

Operands Wx, Wxd, Wy and Wyd specify optional prefetch operations, which support indirect and register offset addressing, as described in **Section 4.14.1 "MAC Prefetches"**. Operand AWB specifies the optional

store of the "other" accumulator, as described in

Section 4.14.4 "MAC Write Back".

The 'm' bits select the operand registers Wm and Wn for the multiply.

The 'A' bit selects the accumulator for the result. The 'x' bits select the prefetch Wxd destination. The 'y' bits select the prefetch Wyd destination. The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

The 'a' bits select the accumulator Write Back destination.

**Note:** The IF bit, CORCON<0>, determines if the multiply is

fractional or an integer.

Words: 1 Cycles: 1

Example 1: MAC W4\*W5, A, [W8]+=6, W4, [W10]+=2, W5

- ; Multiply W4\*W5 and add to ACCA
- ; Fetch [W8] to W4, Post-increment W8 by 6  $\,$
- ; Fetch [W10] to W5, Post-increment W10 by 2  $\,$
- ; CORCON = 0x00C0 (fractional multiply, normal saturation)

	Before		After
	Instruction		Instruction
W4	A022	W4	2567
W5	B900	W5	909C
W8	0A00	W8	0A06
W10	1800	W10	1802
ACCA	00 1200 0000	ACCA	00 472D 2400
Data 0A00	2567	Data 0A00	2567
Data 1800	909C	Data 1800	909C
CORCON	00C0	CORCON	00C0
SR	0000	SR	0000

#### Example 2:

MAC W4\*W5, A, [W8]-=2, W4, [W10]+=2, W5, W13

- ; Multiply W4\*W5 and add to ACCA
- ; Fetch [W8] to W4, Post-decrement W8 by 2
- ; Fetch [W10] to W5, Post-increment W10 by 2
- ; Write Back ACCB to W13
- ; CORCON = 0x00D0 (fractional multiply, super saturation)

Before Instruction			After Instruction	
W4	1000	W4	5BBE	
W5	3000	W5	C967	
W8	0A00	W8	09FE	
W10	1800	W10	1802	
W13	2000	W13	0001	
ACCA	23 5000 2000	ACCA	23 5600 2000	
ACCB	00 0000 8F4C	ACCB	00 0000 1F4C	
Data 0A00	5BBE	Data 0A00	5BBE	
Data 1800	C967	Data 1800	C967	
CORCON	00D0	CORCON	00D0	
SR	0000	SR	8800	(OA, OAB = 1)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} MAC Wm\*Wm, Acc {,[Wx], Wxd} {,[Wy], Wyd}

 $\{,[Wx] + = kx, Wxd\} \{,[Wy] + = ky, Wyd\}$  $\{,[Wx] - = kx, Wxd\} \{,[Wy] - = ky, Wyd\}$  $\{,[W9 + W12], Wxd\} \{,[W11 + W12], Wyd\}$ 

Operands: Wm \* Wm ∈ [W4 \* W4, W5 \* W5, W6 \* W6, W7 \* W7]

 $Acc \in [A,B]$ 

 $Wx \in [W8, W9]; kx \in [-6, -4, -2, 2, 4, 6]; Wxd \in [W4 ... W7]$  $Wy \in [W10, W11]; ky \in [-6, -4, -2, 2, 4, 6]; Wyd \in [W4 ... W7]$ 

Operation:  $(Acc(A \text{ or B})) + (Wm) * (Wm) \rightarrow Acc(A \text{ or B})$ 

 $([Wx]) \rightarrow Wxd; (Wx) + kx \rightarrow Wx$  $([Wy]) \rightarrow Wyd; (Wy) + ky \rightarrow Wy$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1111 00mm A0xx yyii iijj jj00

Description: Square the contents of a working register, optionally prefetch operands in

preparation for another MAC type instruction and optionally store the unspecified accumulator results. The 32-bit result of the signed multiply is sign-extended to 40 bits and added to the specified accumulator.

Operands Wx, Wxd, Wy and Wyd specify optional prefetch operations, which support indirect and register offset addressing, as described in

Section 4.14.1 "MAC Prefetches".

The 'm' bits select the operand register Wm for the square.

The 'A' bit selects the accumulator for the result. The 'x' bits select the prefetch Wxd destination. The 'y' bits select the prefetch Wyd destination. The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

**Note:** The IF bit, CORCON<0>, determines if the multiply is fractional

or an integer.

Words: 1 Cycles: 1

Example 1: MAC W4\*W4, B, [W9+W12], W4, [W10]-=2, W5

- ; Square W4 and add to ACCB
- ; Fetch [W9+W12] to W4
- ; Fetch [W10] to W5, Post-decrement W10 by 2
- ; CORCON = 0x00C0 (fractional multiply, normal saturation)

	Before		
	Instruction		
W4	A022		
W5	B200		
W9	0C00		
W10	1900		
W12	0020		
ACCB	00 2000 0000		
Data 0C20	A230		
Data 1900	650B		
CORCON	00C0		
SR	0000		

	After Instruction
W4	A230
W5	650B
W9	0C00
W10	18FE
W12	0020
ACCB	00 67CD 0908
Data 0C20	A230
Data 1900	650B
CORCON	00C0
SR	0000

#### Example 2:

MAC W7\*W7, A, [W11]-=2, W7

- ; Square W7 and add to ACCA
- ; Fetch [W11] to W7, Post-decrement W11 by 2  $\,$
- ; CORCON = 0x00D0 (fractional multiply, super saturation)

Before Instruction
76AE
2000
FE 9834 4500
23FF
00D0
0000

	After			
	Instruction			
W7	23FF			
W11	1FFE			
ACCA	FF 063E 0188			
Data 2000	23FF			
CORCON	00D0			
SR	8800	(OA		

(OA, OAB = 1)

### MOV

#### Move f to Destination

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X
 X
 X

Syntax: {label:} MOV{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation: (f)  $\rightarrow$  destination designated by D

Status Affected: N, Z

Encoding: 1011 1111 1BDf ffff ffff ffff

Description:

Move the contents of the specified file register to the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored back to the file register and the only effect is to modify the STATUS register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.

**2:** The WREG is set to working register W0.

3: When moving word data from file register memory, the "MOV f to Wnd" (page 5-147) instruction allows any working register (W0:W15) to be the destination register.

Words: 1 Cycles: 1

Example 1: MOV.B TMR0, WREG ; move (TMR0) to WREG (Byte mode)

Before After Instruction Instruction WREG (W0) 9080 WREG (W0) 9055 TMR0 2355 TMR0 2355 SR 0000 SR 0000

Example 2: MOV 0x800 ; update SR based on (0x800) (Word mode)

 Before Instruction
 After Instruction

 Data 0800
 B29F
 Data 0800
 B29F

 SR
 0000
 SR
 0008
 (N = 1)

### MOV

#### Move WREG to f

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} MOV{.B} WREG, f

Operands:  $f \in [0 ... 8191]$ Operation:  $(WREG) \rightarrow f$ 

Status Affected: None

Encoding: 1011 0111 1B1f ffff ffff ffff

Description: Move the contents of the default working register WREG into the

specified file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte move rather than a word move. You may use a .W extension to denote a word move, but it is not required.

2: The WREG is set to working register W0.

3: When moving word data from the working register array to file register memory, the "MOV Wns to f" (page 5-148) instruction allows any working register (W0:W15) to be the source register.

Words: 1 Cycles: 1

Example 1: MOV.B WREG, 0x801 ; move WREG to 0x801 (Byte mode)

Before After Instruction Instruction WREG (W0) 98F3 WREG (W0) 98F3 Data 0800 4509 Data 0800 F309 SR 0000 8000 (N = 1)

Example 2: MOV WREG, DISICNT ; move WREG to DISICNT

Before After Instruction Instruction WREG (W0) 00A0 WREG (W0) 00A0 DISICNT 0000 DISICNT 00A0 SR 0000 SR 0000

### MOV

#### Move f to Wnd

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Χ	X	Χ

Syntax: {label:} MOV f, Wnd

Operands:  $f \in [0 \dots 65534]$ 

Wnd ∈ [W0 ... W15]

Operation:  $(f) \rightarrow Wnd$ Status Affected: None

Encoding: 1000 0fff ffff ffff dddd

Description: Move the word contents of the specified file register to Wnd. The file

register may reside anywhere in the 32K words of data memory, but must be word-aligned. Register direct addressing must be used for Wnd.

The 'f' bits select the address of the file register. The 'd' bits select the destination register.

Note 1: This instruction operates on word operands only.

2: Since the file register address must be word-aligned, only the upper 15 bits of the file register address are encoded (bit 0 is assumed to be '0').

**3:** To move a byte of data from file register memory, the "MOV f to Destination" instruction (page 5-145) may be used.

Words: 1 Cycles: 1

Example 1: MOV CORCON, W12 ; move CORCON to W12

	Before		After
I	nstruction	1	Instructior
W12	78FA	W12	00F0
CORCON	00F0	CORCON	00F0
SR	0000	SR	0000

Example 2: MOV 0x27FE, W3 ; move (0x27FE) to W3

	Before		After
Instruction		1	Instruction
W3	0035	W3	ABCD
Data 27FE	ABCD	Data 27FE	ABCD
SR	0000	SR	0000

### MOV

#### Move Wns to f

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} MOV Wns, f

Operands:  $f \in [0 ... 65534]$ 

Wns ∈ [W0 ... W15]

Operation:  $(Wns) \rightarrow f$ Status Affected: None

Encoding: 1000

Description: Move the word contents of the working register Wns to the specified file

register. The file register may reside anywhere in the 32K words of data memory, but must be word-aligned. Register direct addressing must be

used for Wn.

The 'f' bits select the address of the file register.

The 's' bits select the source register.

1fff

**Note 1:** This instruction operates on word operands only.

ffff

2: Since the file register address must be word-aligned, only the upper 15 bits of the file register address are encoded (bit 0 is assumed to be '0').

ffff

ffff

**3:** To move a byte of data to file register memory, the "MOV WREG to f" instruction (page 5-146) may be used.

Words: 1 Cycles: 1

Example 1: MOV W4, XMDOSRT ; move W4 to XMODSRT

Before After Instruction Instruction W4 1200 W4 1200 **XMODSRT XMODSRT** 1200 1340 SR 0000 SR 0000

Example 2: MOV W8, 0x1222 ; move W8 to data address 0x1222

Before After Instruction Instruction F200 W8 F200 W8 Data 1222 FD88 Data 1222 F200 0000 0000 SR SR

### MOV.B

#### Move 8-bit Literal to Wnd

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Х	Х

Syntax: {label:} MOV.B #lit8, Wnd

Operands: lit8 ∈ [0 ... 255]

 $Wnd \in [W0 \dots W15]$ 

Operation: lit8  $\rightarrow$  Wnd

Status Affected: None

Encoding: 1011 0011 1100 kkkk kkkk dddd

Description: The unsigned 8-bit literal 'k' is loaded into the lower byte of Wnd. The

upper byte of Wnd is not changed. Register direct addressing must be

used for Wnd.

The 'k' bits specify the value of the literal.

The 'd' bits select the address of the working register.

Note: This instruction operates in Byte mode and the .B extension

must be provided.

Words: 1 Cycles: 1

Example 1: MOV.B #0x17, W5 ; load W5 with #0x17 (Byte mode)

 Before Instruction
 After Instruction

 W5 7899
 W5 7817

 SR 0000
 SR 0000

Example 2: MOV.B #0xFE, W9 ; load W9 with #0xFE (Byte mode)

 Before Instruction
 After Instruction

 W9 AB23 SR 0000
 W9 ABFE SR 0000

MOV		Move 16-bit	t Literal to W	/nd		
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	MOV	#lit16,	Wnd		
Operands:	lit16 ∈ [-32 Wnd ∈ [W0	768 65535 ) W15]	]			
Operation:	lit16 $\rightarrow$ Wn	d				
Status Affected:	None					
Encoding:	0010	kkkk	kkkk	kkkk	kkkk	dddd
Description:	The 16-bit be used for		aded into Wn	id. Register d	lirect address	ing must
			alue of the lit		ster.	
		The literal m	ion operates ay be specific value [0:6553	ed as a signe	mode. ed value [-327	68:32767],
Words:	1					
Cycles:	1					
Example 1: MOV	7 #0x4231	, W13	; load W13	with #0x423	31	
	Before		After			
14/4.0	Instruction	10	Instructio	n 1		
W13 SR			713 4231 SR 0000			
Example 2: MOV	7 #0x4, W	· 2	; load W2 w	ith #0x4		
W2 SR			After Instructio N2 0004 SR 0000	n ] ]		

	Before	After	
I	nstruction	ا ا	Instruction
W8	23FF	W8	FC18
SR	0000	SR	0000

### **MOV**

#### Move [Ws with offset] to Wnd

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	X	Х

Syntax: {label:} MOV{.B} [Ws + Slit10], Wnd

Operands:  $Ws \in [W0 ... W15]$ 

Slit10  $\in$  [-512 ... 511] for byte operation

Slit10 ∈ [-1024 ... 1022] (even only) for word operation

Wnd ∈ [W0 ... W15]

Operation:  $[Ws + Slit10] \rightarrow Wnd$ 

Status Affected: None

Encoding: 1001 0kkk kBkk kddd dkkk ssss

Description: The contents of [Ws + Slit10] are loaded into Wnd. In Word mode, the

range of Slit10 is increased to [-1024 ... 1022] and Slit10 must be even to maintain word address alignment. Register indirect addressing must be used for the source, and direct addressing must be used for Wnd.

The 'k' bits specify the value of the literal.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'd' bits select the destination register. The 's' bits select the source register.

- **Note 1:** The extension .B in the instruction denotes a byte move rather than a word move. You may use a .W extension to denote a word move, but it is not required.
  - 2: In Byte mode, the range of Slit10 is not reduced as specified in Section 4.6 "Using 10-bit Literal Operands", since the literal represents an address offset from Ws.

Words: 1 Cycles: 1

<u>Example 1:</u> MOV.B [W8+0x13], W10 ; load W10 with [W8+0x13] ; (Byte mode)

	Before		After
Instruction		1	Instruction
W8	1008	W8	1008
W10	4009	W10	4033
Data 101A	3312	Data 101A	3312
SR	0000	SR	0000

Before		After
nstruction	1	Instruction
9088	W2	5634
0800	W4	0800
5634	Data 0BE8	5634
0000	SR	0000
	9088 0800 5634	9088         W2           0800         W4           5634         Data 0BE8

### MOV

#### Move Wns to [Wd with offset]

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Χ	Х	Х

Syntax: {label:} MOV{.B} Wns, [Wd + Slit10]

Operands: Wns ∈ [W0 ... W15]

Slit10 ∈ [-512 ... 511] in Byte mode

Slit10 ∈ [-1024 ... 1022] (even only) in Word mode

Wd ∈ [W0 ... W15]

Operation:  $(Wns) \rightarrow [Wd + Slit10]$ 

Status Affected: None

Encoding: 1001 1kkk kBkk kddd dkkk ssss

Description: The contents of Wns are stored to [Wd + Slit10]. In Word mode, the range

of Slit10 is increased to [-1024 ... 1022] and Slit10 must be even to maintain word address alignment. Register direct addressing must be used for Wns, and indirect addressing must be used for the destination.

The 'k' bits specify the value of the literal.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'd' bits select the destination register.

The 's' bits select the address of the destination register.

Note 1: The extension .B in the instruction denotes a byte move rather than a word move. You may use a .W extension to denote a word move, but it is not required.

2: In Byte mode, the range of Slit10 is not reduced as specified in Section 4.6 "Using 10-bit Literal Operands", since the literal represents an address offset from Wd.

Words: 1 Cycles: 1

**Example 1**: MOV.B W0, [W1+0x7] ; store W0 to [W1+0x7]

; (Byte mode)

Before Instruction		1	After Instruction
W0	9015	W0	9015
W1	1800	W1	1800
Data 1806	2345	Data 1806	1545
SR	0000	SR	0000

<u>Example 2:</u> MOV W11, [W1-0x400] ; store W11 to [W1-0x400] ; (Word mode)

ļ	Before nstruction	1	After Instruction
W1	1000	W1	1000
W11	8813	W11	8813
Data 0C00	FFEA	Data 0C00	8813
SR	0000	SR	0000

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х
Syntax:	{label:}	MOV{.B}	Ws, [Ws], [Ws++].	Wd [Wd] [Wd++]

[Ws--], [Wd--] [--Ws], [--Wd] [++Ws], [++Wd] [Ws + Wb], [Wd + Wb]

Operands:  $Ws \in [W0 \dots W15]$  $Wb \in [W0 \dots W15]$ 

Wd ∈ [W0 ... W15]

Operation:  $(Ws) \rightarrow Wd$ 

Status Affected: None

Encoding: 0111 1www wBhh hddd dggg ssss

Description: Move the contents of the source register into the destination register.

Either register direct or indirect addressing may be used for Ws and Wd.

The 'w' bits define the offset register Wb.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'h' bits select the destination Address mode. The 'd' bits select the destination register. The 'a' bits select the source Address mode.

The 's' bits select the source register.

- **Note 1:** The extension .B in the instruction denotes a byte move rather than a word move. You may use a .W extension to denote a word move, but it is not required.
  - 2: When Register Offset Addressing mode is used for both the source and destination, the offset must be the same because the 'w' encoding bits are shared by Ws and Wd.
  - 3: The instruction "PUSH Ws" translates to MOV Ws, [W15++].
  - 4: The instruction "POP Wd" translates to MOV [--W15], Wd.

Words: 1 Cycles: 1

> **Before** After Instruction Instruction W0 0A01 W0 0A00 W4 2976 W4 2989 Data 0A00 8988 Data 0A00 8988 SR 0000 SR 0000

	Before		After
Instruction		1	Instruction
W2	0800	W2	0800
W3	0040	W3	0040
W6	1228	W6	122A
Data 0840	9870	Data 0840	0690
Data 1228	0690	Data 1228	0690
SR	0000	SR	0000

### MOV.D

#### **Double Word Move from Source to Wnd**

X	Х	X	Х

Syntax: {label:} MOV.D Wns, Wnd

[Ws], [Ws++], [Ws--], [++Ws], [--Ws],

Operands:  $Wns \in [W0, W2, W4 ... W14]$ 

Ws ∈ [W0 ... W15]

 $Wnd \in [W0, W2, W4 ... W14]$ 

Operation: For direct addressing of source:

Wns  $\rightarrow$  Wnd Wns + 1  $\rightarrow$  Wnd + 1

For indirect addressing of source:

See Description

Status Affected: None

Encoding:

1011	1110	0000	0ddd	0ppp	ssss
------	------	------	------	------	------

Description:

Move the double word specified by the source to a destination working register pair (Wnd:Wnd + 1). If register direct addressing is used for the source, the contents of two successive working registers (Wns:Wns + 1) are moved to Wnd:Wnd + 1. If indirect addressing is used for the source, Ws specifies the effective address for the least significant word of the double word. Any pre/post-increment or pre/post-decrement will adjust Ws by 4 bytes to accommodate for the double word.

The 'd' bits select the destination register. The 'p' bits select the source Address mode.

The 's' bits select the address of the first source register.

- **Note 1:** This instruction only operates on double words. See Figure 4-3 for information on how double words are aligned in memory.
  - 2: Wnd must be an even working register.
  - **3:** The instruction "POP.D Wnd" translates to MOV.D [--W15], Wnd.

Words: 1 Cycles: 2

Example 1: MOV.D W2, W6 ; Move W2 to W6 (Double mode)

Before			After
Instruction		1	Instruction
W2	12FB	W2	12FB
W3	9877	W3	9877
W6	9833	W6	12FB
W7	FCC6	W7	9877
SR	0000	SR	0000

I	Before nstruction	n	After Instruction
W4	B012	W4	A319
W5	FD89	W5	9927
W7	0900	W7	08FC
Data 0900	A319	Data 0900	A319
Data 0902	9927	Data 0902	9927
SR	0000	SR	0000

### **MOVSAC**

#### **Prefetch Operands and Store Accumulator**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Χ	Χ

Syntax: {label:} MOVSAC Acc {,[Wx], Wxd} {,[Wy], Wyd} {,AWB}

 $\{,[Wx] + = kx, Wxd\} \{,[Wy] + = ky, Wyd\}$  $\{,[Wx] - = kx, Wxd\} \{,[Wy] - = ky, Wyd\}$  $\{,[W9 + W12], Wxd\} \{,[W11 + W12], Wyd\}$ 

Operands:  $Acc \in [A,B]$ 

 $\begin{aligned} &Wx \in [W8, W9]; \ kx \in [-6, -4, -2, 2, 4, 6]; \ Wxd \in [W4 \ ... \ W7] \\ &Wy \in [W10, W11]; \ ky \in [-6, -4, -2, 2, 4, 6]; \ Wyd \in [W4 \ ... \ W7] \end{aligned}$ 

 $AWB \in [W13, [W13] + = 2]$ 

Operation:  $([Wx]) \rightarrow Wxd; (Wx) + kx \rightarrow Wx$ 

 $([Wy]) \rightarrow Wyd; (Wy) + ky \rightarrow Wy$ (Acc(B or A)) rounded  $\rightarrow$  AWB

Status Affected: None

Encoding: 1100 0111 A0xx yyii iijj jjaa

Description: Optionally prefetch operands in preparation for another MAC type

instruction and optionally store the unspecified accumulator results. Even though an accumulator operation is not performed in this instruction, an accumulator must be specified to designate which accumulator to write

back.

Operands Wx, Wxd, Wy and Wyd specify optional prefetch operations which support indirect and register offset addressing, as described in **Section 4.14.1 "MAC Prefetches"**. Operand AWB specifies the optional

store of the "other" accumulator, as described in

Section 4.14.4 "MAC Write Back".

The 'A' bit selects the other accumulator used for write back.

The 'x' bits select the prefetch Wxd destination. The 'y' bits select the prefetch Wyd destination. The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

The 'a' bits select the accumulator Write Back destination.

Words: 1 Cycles: 1

### <u>Example 1:</u> MOVSAC B, [W9], W6, [W11]+=4, W7, W13

- ; Fetch [W9] to W6
- ; Fetch [W11] to W7, Post-increment W11 by 4
- ; Store ACCA to W13

	Before
	Instruction
W6	A022
W7	B200
W9	0800
W11	1900
W13	0020
ACCA	00 3290 5968
Data 0800	7811
Data 1900	B2AF
SR	0000

	After
	Instruction
W6	7811
W7	B2AF
W9	0800
W11	1904
W13	3290
ACCA	00 3290 5968
Data 0800	7811
Data 1900	B2AF
SR	0000

#### Example 2:

 $\label{eq:movsac} \text{MOVSAC} \quad \text{A, [W9]-=2, W4, [W11+W12], W6, [W13]+=2}$ 

- ; Fetch [W9] to W4, Post-decrement W9 by 2
- ; Fetch [W11+W12] to W6
- ; Store ACCB to [W13], Post-increment W13 by 2

Instruction	Before		
W6 2000 W9 1200 W11 2000 W12 0024 W13 2300 ACCB 00 9834 4500 Data 1200 BB00 Data 2024 52CE Data 2300 23FF		Instruction	
W9 1200 W11 2000 W12 0024 W13 2300 ACCB 00 9834 4500 Data 1200 BB00 Data 2024 52CE Data 2300 23FF	W4	76AE	
W11 2000 W12 0024 W13 2300 ACCB 00 9834 4500 Data 1200 BB00 Data 2024 52CE Data 2300 23FF	W6	2000	
W12 0024 W13 2300 ACCB 00 9834 4500 Data 1200 BB00 Data 2024 52CE Data 2300 23FF	W9	1200	
W13 2300 ACCB 00 9834 4500 Data 1200 BB00 Data 2024 52CE Data 2300 23FF	W11	2000	
ACCB 00 9834 4500 Data 1200 BB00 Data 2024 52CE Data 2300 23FF	W12	0024	
Data 1200 BB00 Data 2024 52CE Data 2300 23FF	W13	2300	
Data 2024         52CE           Data 2300         23FF	ACCB	00 9834 4500	
Data 2300 23FF	Data 1200	BB00	
	Data 2024	52CE	
SR 0000	Data 2300	23FF	
	SR	0000	

	After Instruction
W4	BB00
W6	52CE
W9	11FE
W11	2000
W12	0024
W13	2302
ACCB	00 9834 4500
Data 1200	BB00
Data 2024	52CE
Data 2300	9834
SR	0000

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			X	Х

$$\{,[Wx] + = kx, Wxd\}$$
  $\{,[Wy] + = ky, Wyd\}$   
 $\{,[Wx] - = kx, Wxd\}$   $\{,[Wy] - = ky, Wyd\}$   
 $\{,[W9 + W12], Wxd\}$   $\{,[W11 + W12], Wyd\}$ 

Operands: Wm \* Wn ∈ [W4 \* W5, W4 \* W6, W4 \* W7, W5 \* W6, W5 \* W7, W6 \* W7]

 $Acc \in [A,B]$ 

 $\begin{aligned} &Wx \in [W8,\,W9];\,kx \in [\text{-}6,\,\text{-}4,\,\text{-}2,\,2,\,4,\,6];\,Wxd \in [W4\,\,...\,\,W7]\\ &Wy \in [W10,\,W11];\,ky \in [\text{-}6,\,\text{-}4,\,\text{-}2,\,2,\,4,\,6];\,Wyd \in [W4\,\,...\,\,W7] \end{aligned}$ 

 $AWB \in [W13], [W13] + = 2$ 

Operation:  $(Wm) * (Wn) \rightarrow Acc(A \text{ or } B)$ 

 $([Wx]) \rightarrow Wxd; (Wx) + kx \rightarrow Wx$  $([Wy]) \rightarrow Wyd; (Wy) + ky \rightarrow Wy$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1100 0mmm A0xx yyii iijj jj11

Description: Multiply the contents of two working registers, optionally prefetch

operands in preparation for another MAC type instruction and optionally store the unspecified accumulator results. The 32-bit result of the signed

multiply is sign-extended to 40 bits and stored to the specified

accumulator.

Operands Wx, Wxd, Wy and Wyd specify optional prefetch operations which support indirect and register offset addressing, as described in **Section 4.14.1 "MAC Prefetches"**.

The 'm' bits select the operand registers Wm and Wn for the multiply:

The 'A' bit selects the accumulator for the result. The 'x' bits select the prefetch Wxd destination. The 'y' bits select the prefetch Wyd destination. The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

Note: The IF bit, CORCON<0>, determines if the multiply is

fractional or an integer.

Words: 1 Cycles: 1

#### Example 1:

MPY W4\*W5, A, [W8]+=2, W6, [W10]-=2, W7

- ; Multiply W4\*W5 and store to ACCA ; Fetch [W8] to W6, Post-increment W8 by 2
- ; Fetch [W10] to W7, Post-decrement W10 by 2  $\,$
- ; CORCON = 0x0000 (fractional multiply, no saturation)

	Before
	Instruction
W4	C000
W5	9000
W6	0800
W7	B200
W8	1780
W10	2400
ACCA	FF F780 2087
Data 1780	671F
Data 2400	E3DC
CORCON	0000
SR	0000
	-

After
Instruction
C000
9000
671F
E3DC
1782
23FE
00 3800 0000
671F
E3DC
0000
0000

#### Example 2:

MPY W6\*W7, B, [W8] += 2, W4, [W10] -= 2, W5

- ; Multiply W6\*W7 and store to ACCB
- ; Fetch [W8] to W4, Post-increment W8 by 2  $\,$
- ; Fetch [W10] to W5, Post-decrement W10 by 2  $\,$
- ; CORCON = 0x0000 (fractional multiply, no saturation)

	Before Instruction
W4	C000
W5	9000
W6	671F
W7	E3DC
W8	1782
W10	23FE
ACCB	00 9834 4500
Data 1782	8FDC
Data 23FE	0078
CORCON	0000
SR	0000
	·

	After Instruction
W4	8FDC
W5	0078
W6	671F
W7	E3DC
W8	1784
W10	23FC
ACCB	FF E954 3748
Data 1782	8FDC
Data 23FE	0078
CORCON	0000
SR	0000

### **MPY**

#### **Square to Accumulator**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} MPY Wm \* Wm, Acc {,[Wx], Wxd} {,[Wy], Wyd}

 $\{,[Wx] + = kx, Wxd\} \{,[Wy] + = ky, Wyd\} \{,[Wx] - = kx, Wxd\} \{,[Wy] - = ky, Wyd\} \{,[W9 + W12], Wxd\} \{,[W11 + W12], Wyd\}$ 

Operands:  $Vm * Vm \in [V4 * W4, W5 * W5, W6 * W6, W7 * W7]$ 

 $Acc \in \text{[A,B]}$ 

 $Wx \in [W8, W9]$ ;  $kx \in [-6, -4, -2, 2, 4, 6]$ ;  $Wxd \in [W4 ... W7]$  $Wy \in [W10, W11]$ ;  $ky \in [-6, -4, -2, 2, 4, 6]$ ;  $Wyd \in [W4 ... W7]$ 

Operation:  $(Wm) * (Wm) \rightarrow Acc(A \text{ or } B)$ 

 $([Wx]) \rightarrow Wxd; (Wx) + kx \rightarrow Wx$  $([Wy]) \rightarrow Wyd; (Wy) + ky \rightarrow Wy$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1111 00mm A0xx yyii iijj jj01

Description: Square the contents of a working register, optionally prefetch operands in preparation for another MAC type instruction and optionally store the

unspecified accumulator results. The 32-bit result of the signed multiply is sign-extended to 40 bits and stored in the specified accumulator.

Operands Wx, Wxd, Wy and Wyd specify optional prefetch operations which support indirect and register offset addressing, as described in

Section 4.14.1 "MAC Prefetches".

The 'm' bits select the operand register Wm for the square.

The 'A' bit selects the accumulator for the result. The 'x' bits select the prefetch Wxd destination. The 'y' bits select the prefetch Wyd destination. The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

Note: The IF bit, CORCON<0>, determines if the multiply is

fractional or an integer.

Words: 1 Cycles: 1

Example 1: MPY W6\*W6, A, [W9]+=2, W6

; Square W6 and store to ACCA

; Fetch [W9] to W6, Post-increment W9 by 2  $\,$ 

; CORCON = 0x0000 (fractional multiply, no saturation)

	Before
	Instruction
W6	6500
W9	0900
ACCA	00 7C80 0908
Data 0900	B865
CORCON	0000
SR	0000

	After
	Instruction
W6	B865
W9	0902
ACCA	00 4FB2 0000
Data 0900	B865
CORCON	0000
SR	0000

#### 

- ; Square W4 and store to ACCB
- ; Fetch [W9+W12] to W4
- ; Fetch [W10] to W5, Post-increment W10 by 2  $\,$
- ; CORCON = 0x0000 (fractional multiply, no saturation)

	Before Instruction		After Instruction
W4	E228	W4	8911
W5	9000	W5	F678
W9	1700	W9	1700
W10	1B00	W10	1B02
W12	FF00	W12	FF00
ACCB	00 9834 4500	ACCB	00 06F5 4C80
Data 1600	8911	Data 1600	8911
Data 1B00	F678	Data 1B00	F678
CORCON	0000	CORCON	0000
SR	0000	SR	0000

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} MPY.N Wm \* Wn, Acc {,[Wx], Wxd} {,[Wy], Wyd}

 $\{,[Wx] + = kx, Wxd\} \{,[Wy] + = ky, Wyd\} \{,[Wx] - = kx, Wxd\} \{,[Wy] - = ky, Wyd\} \{,[W9 + W12], Wxd\} \{,[W11 + W12], Wyd\} \}$ 

Operands:  $Vm * Vn \in [V4 * W5; W4 * W6; W4 * W7; W5 * W6; W5 * W7; W6 * W7]$ 

 $Acc \in [A,B]$ 

 $Wx \in [W8, W9]; kx \in [-6, -4, -2, 2, 4, 6]; Wxd \in [W4 ... W7]$  $Wy \in [W10, W11]; ky \in [-6, -4, -2, 2, 4, 6]; Wyd \in [W4 ... W7]$ 

Operation:  $-(Wm) * (Wn) \rightarrow Acc(A \text{ or } B)$ 

 $([Wx]) \rightarrow Wxd; (Wx) + kx \rightarrow Wx$  $([Wy]) \rightarrow Wyd; (Wy) + ky \rightarrow Wy$ 

Status Affected: OA, OB, OAB

Encoding: 1100 0mmm Alxx yyii iijj jj11

Description: Multiply the contents of a working register by the negative of the contents of another working register, optionally prefetch operands in preparation for

another MAC type instruction and optionally store the unspecified accumulator results. The 32-bit result of the signed multiply is sign-extended to 40 bits and stored to the specified accumulator.

The 'm' bits select the operand registers Wm and Wn for the multiply.

The 'A' bit selects the accumulator for the result. The 'x' bits select the prefetch Wxd destination. The 'y' bits select the prefetch Wyd destination. The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

**Note:** The IF bit, CORCON<0>, determines if the multiply is fractional

or an integer.

Words: 1 Cycles: 1

Example 1: MPY.N W4\*W5, A, [W8]+=2, W4, [W10]+=2, W5

- ; Multiply W4\*W5, negate the result and store to ACCA
- ; Fetch [W8] to W4, Post-increment W8 by 2
- ; Fetch [W10] to W5, Post-increment W10 by 2  $\,$
- ; CORCON = 0x0001 (integer multiply, no saturation)

Before Instruction			After Instruction
W4	3023	W4	0054
W5	1290	W5	660A
W8	0B00	W8	0B02
W10	2000	W10	2002
ACCA	00 0000 2387	ACCA	FF FC82 7650
Data 0B00	0054	Data 0B00	0054
Data 2000	660A	Data 2000	660A
CORCON	0001	CORCON	0001
SR	0000	SR	0000

#### Example 2:

 $\texttt{MPY.N} \quad \texttt{W4*W5}, \ \texttt{A}, \ [\texttt{W8}] += \texttt{2}, \ \texttt{W4}, \ [\texttt{W10}] += \texttt{2}, \ \texttt{W5}$ 

- ; Multiply W4\*W5, negate the result and store to ACCA
- ; Fetch [W8] to W4, Post-increment W8 by 2
- ; Fetch [W10] to W5, Post-increment W10 by 2
- ; CORCON = 0x0000 (fractional multiply, no saturation)

Before			After
	Instruction		Instruction
W4	3023	W4	0054
W5	1290	W5	660A
W8	0B00	W8	0B02
W10	2000	W10	2002
ACCA	00 0000 2387	ACCA	FF F904 ECA0
Data 0B00	0054	Data 0B00	0054
Data 2000	660A	Data 2000	660A
CORCON	0000	CORCON	0000
SR	0000	SR	0000

### **MSC**

### **Multiply and Subtract from Accumulator**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Χ	Х

Syntax: {label:} MSC Wm \* Wn, Acc {,[Wx], Wxd} {,[Wy], Wyd} {,AWB}

 $\{,[Wx] + = kx, Wxd\}$   $\{,[Wy] + = ky, Wyd\}$   $\{,[Wx] - = kx, Wxd\}$   $\{,[Wy] - = ky, Wyd\}$   $\{,[W9 + W12], Wxd\}$   $\{,[W11 + W12], Wyd\}$ 

Operands:  $Vm * Vn \in [V4 * V5, V4 * V6, V4 * V7, V5 * V6, V5 * V7, V6 * V7]$ 

 $Acc \in [A,B]$ 

 $Wx \in [W8, W9]; kx \in [-6, -4, -2, 2, 4, 6]; Wxd \in [W4 ... W7]$  $Wy \in [W10, W11]; ky \in [-6, -4, -2, 2, 4, 6]; Wyd \in [W4 ... W7]$ 

 $AWB \in [W13, [W13] + = 2]$ 

Operation:  $(Acc(A \text{ or } B)) - (Wm) * (Wn) \rightarrow Acc(A \text{ or } B)$ 

 $\begin{array}{l} ([Wx]) \rightarrow Wxd; \ (Wx) + kx \rightarrow Wx \\ ([Wy]) \rightarrow Wyd; \ (Wy) + ky \rightarrow Wy \\ (Acc(B \ or \ A)) \ rounded \rightarrow AWB \end{array}$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1100 0mmm Alxx yyii iijj jjaa

Description: Multiply the contents of two working registers, optionally prefetch

operands in preparation for another MAC type instruction and optionally store the unspecified accumulator results. The 32-bit result of the signed multiply is sign-extended to 40 bits and subtracted from the specified

accumulator.

Operands Wx, Wxd, Wy and Wyd specify optional prefetch operations which support indirect and register offset addressing as described in **Section 4.14.1 "MAC Prefetches"**. Operand AWB specifies the optional

store of the "other" accumulator as described in

Section 4.14.4 "MAC Write Back".

The 'm' bits select the operand registers Wm and Wn for the multiply.

The 'A' bit selects the accumulator for the result. The 'x' bits select the prefetch Wxd destination. The 'y' bits select the prefetch Wyd destination. The 'i' bits select the Wx prefetch operation. The 'j' bits select the Wy prefetch operation.

The 'a' bits select the accumulator Write Back destination.

**Note:** The IF bit, CORCON<0>, determines if the multiply is

fractional or an integer.

Words: 1 Cycles: 1

### Example 1: MSC W6\*W7, A, [W8]-=4, W6, [W10]-=4, W7

- ; Multiply W6\*W7 and subtract the result from ACCA
- ; Fetch [W8] to W6, Post-decrement W8 by 4
- ; Fetch [W10] to W7, Post-decrement W10 by 4
- ; CORCON = 0x0001 (integer multiply, no saturation)

	Before	
	Instruction	
W6	9051	
W7	7230	
W8	0C00	
W10	1C00	
ACCA	00 0567 8000	
Data 0C00	D309	D
Data 1C00	100B	D
CORCON	0001	(
SR	0000	

	Aiter	
	Instruction	
W6	D309	
W7	100B	
W8	0BFC	
W10	1BFC	
ACCA	00 3738 5ED0	
Data 0C00	D309	
Data 1C00	100B	
CORCON	0001	
SR	0000	
	<u> </u>	

### Example 2:

MSC W4\*W5, B, [W11+W12], W5, W13

- ; Multiply W4\*W5 and subtract the result from ACCB
- ; Fetch [W11+W12] to W5  $\,$
- ; Write Back ACCA to W13
- ; CORCON = 0x0000 (fractional multiply, no saturation)

	Before	
	Instruction	
W4	0500	
W5	2000	
W11	1800	
W12	0800	
W13	6233	
ACCA	00 3738 5ED0	
ACCB	00 1000 0000	
Data 2000	3579	
CORCON	0000	
SR	0000	

	After	
	Instruction	
W4	0500	
W5	3579	
W11	1800	
W12	0800	
W13	3738	
ACCA	00 3738 5ED0	
ACCB	00 0EC0 0000	
Data 2000	3579	
CORCON	0000	
SR	0000	

# MUL

### Integer Unsigned Multiply f and WREG

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X
 X
 X

Syntax: {label:} MUL{.B} f

Operands:  $f \in [0 ... 8191]$ Operation: For byte operation:

 $(WREG) < 7:0 > * (f) < 7:0 > \rightarrow W2$ 

For word operation:

(WREG) \* (f)  $\rightarrow$  W2:W3

Status Affected: None

Encoding: 1011 1100 0B0f ffff ffff ffff

Description:

Multiply the default working register WREG with the specified file register and place the result in the W2:W3 register pair. Both operands and the result are interpreted as unsigned integers. If this instruction is executed in Byte mode, the 16-bit result is stored in W2. In Word mode, the most significant word of the 32-bit result is stored in W3, and the least significant word of the 32-bit result is stored in W2.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'f' bits select the address of the file register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

3: The IF bit, CORCON<0>, has no effect on this operation.

**4:** This is the only instruction, which provides for an 8-bit multiply.

Words: 1
Cycles: 1

Example 1: MUL.B 0x800 ; Multiply (0x800) \*WREG (Byte mode)

	Before		After
Instruction		1	Instructior
WREG (W0)	9823	WREG (W0)	9823
W2	FFFF	W2	13B0
W3	FFFF	W3	FFFF
Data 0800	2690	Data 0800	2690
SR	0000	SR	0000

Example 2: MUL TMR1 ; Multiply (TMR1) \*WREG (Word mode)

Before			After
Instruction		1	Instruction
WREG (W0)	F001	WREG (W0)	F001
W2	0000	W2	C287
W3	0000	W3	2F5E
TMR1	3287	TMR1	3287
SR	0000	SR	0000

### **MUL.SS**

#### Integer 16x16-bit Signed Multiply

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} MUL.SS Wb, Ws, Wnd

[Ws], [Ws++], [Ws--], [++Ws], [--Ws],

Operands:  $Wb \in [W0 ... W15]$ 

 $Ws \in [W0 \dots W15]$ 

 $Wnd \in [W0, W2, W4 ... W12]$ 

Operation: signed (Wb) \* signed (Ws)  $\rightarrow$  Wnd:Wnd + 1

Status Affected: None

Encoding: 1011 1001 1www wddd dppp ssss

Description:

Multiply the contents of Wb with the contents of Ws, and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd + 1. Both source operands and the result Wnd are interpreted as two's complement signed integers. Register direct addressing must be used for Wb and Wnd. Register direct or register indirect addressing may be used for Ws.

The 'w' bits select the address of the base register.

The 'd' bits select the address of the lower destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note 1: This instruction operates in Word mode only.

- 2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-2 for information on how double words are aligned in memory.
- 3: Wnd may not be W14, since W15<0> is fixed to zero.
- 4: The IF bit, CORCON<0>, has no effect on this operation.

Words: 1 Cycles: 1

Example 1: MUL.SS W0, W1, W12 ; Multiply W0\*W1

; Store the result to W12:W13

**Before** After Instruction Instruction W0 9823 W0 9823 W1 67DC W1 67DC **FFFF** D314 W12 W12 W13 **FFFF** W13 D5DC 0000 0000 SR SR

	Before		After
Instruction		1	Instruction
W0	FFFF	W0	28F8
W1	FFFF	W1	0000
W2	0045	W2	0045
W4	27FE	W4	27FC
Data 27FC	0098	Data 27FC	0098
SR	0000	SR	0000

### **MUL.SU**

### Integer 16x16-bit Signed-Unsigned Short Literal Multiply

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} MUL.SU Wb, #lit5, Wnd

Operands:  $Wb \in [W0 ... W15]$ 

 $lit5 \in \left[0 \; ... \; 31\right]$ 

Wnd ∈ [W0, W2, W4 ... W12]

Operation: signed (Wb) \* unsigned lit5 → Wnd:Wnd + 1

Status Affected: None

Encoding: 1011 1001 0www wddd d11k kkkk

Description: Multiply the contents of Wb with the 5-bit literal, and store the 32-bit

result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd + 1. The Wb operand and the result Wnd are interpreted as a two's

complement signed integer. The literal is interpreted as an unsigned inte-

ger. Register direct addressing must be used for Wb and Wnd.

The 'w' bits select the address of the base register.

The 'd' bits select the address of the lower destination register.

The 'k' bits define a 5-bit unsigned integer literal.

**Note 1:** This instruction operates in Word mode only.

- 2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-3 for information on how double words are aligned in memory.
- 3: Wnd may not be W14, since W15<0> is fixed to zero.
- **4:** The IF bit, CORCON<0>, has no effect on this operation.

Words: 1 Cycles: 1

Before			After
Instruction		1	Instruction
W0	C000	W0	C000
W2	1234	W2	4000
W3	C9BA	W3	FFF8
SR	0000	SR	0000

	Before		After
I	nstruction	1	Instruction
W0	ABCD	W0	2400
W1	89B3	W1	000F
W2	F240	W2	F240
SR	0000	SR	0000

### **MUL.SU**

### Integer 16x16-bit Signed-Unsigned Multiply

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	X	Х	Х
Syntax:	{label:}	MUL.SU	Wb,	Ws,
				[Ws], [Ws++],
				[Ws]

[++Ws], [--Ws],

Operands:  $Wb \in [W0 \dots W15]$  $Ws \in [W0 \dots W15]$ 

Wnd ∈ [W0, W2, W4 ... W12]

signed (Wb) \* unsigned (Ws) → Wnd:Wnd + 1

Status Affected: None

Operation:

Encoding: 1011 1001 0www wddd dppp ssss

Description: Multiply the contents of Wb with the contents of Ws, and store the 32-bit

Multiply the contents of Wb with the contents of Ws, and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd + 1. The Wb operand and the result Wnd are interpreted as a two's complement signed integer. The Ws operand is interpreted as an unsigned integer. Register direct addressing must be used for Wb and

Wnd. Register direct or register indirect addressing may be used for Ws.

The 'w' bits select the address of the base register.

The 'd' bits select the address of the lower destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note 1: This instruction operates in Word mode only.

- 2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-3 for information on how double words are aligned in memory.
- 3: Wnd may not be W14, since W15<0> is fixed to zero.
- 4: The IF bit, CORCON<0>, has no effect on this operation.

Words: 1 Cycles: 1

Example 1: MUL.SU W8, [W9], W0 ; Multiply W8\*[W9]

; Store the result to  $\mbox{W0:W1}$ 

Before			After
	Instructior	1	Instructior
W0	68DC	W0	0000
W1	AA40	W1	F100
W8	F000	W8	F000
W9	178C	W9	178C
Data 178C	F000	Data 178C	F000
SR	0000	SR	0000

Example 2:	MUL.SU	W2,	[++W3], W4	;	Pre-Increment W3
·				;	Multiply W2*[W3]
				;	Store the result to W4:W5

!	Before Instruction	1	After Instruction
W2	0040	W2	0040
W3	0280	W3	0282
W4	1819	W4	1A00
W5	2021	W5	0000
Data 0282	0068	Data 0282	0068
SR	0000	SR	0000

### **MUL.US**

#### Integer 16x16-bit Unsigned-Signed Multiply

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Х	Х	X	Х	
Syntax:	{label:}	MUL.US	Wb,	Ws,	Wnd

[Ws], [Ws++], [Ws--], [++Ws], [--Ws],

 $Wnd \in [W0, W2, W4 ... W12]$ 

Operation: unsigned (Wb) \* signed (Ws)  $\rightarrow$  Wnd:Wnd + 1

Status Affected: None

Encoding: 1011 1000 1www wddd dppp ssss

Description:

Multiply the contents of Wb with the contents of Ws, and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd + 1. The Wb operand is interpreted as an unsigned integer. The Ws operand and the result Wnd are interpreted as a two's complement signed integer. Register direct addressing must be used for Wb and Wnd. Register direct or register indirect addressing may be used for Ws.

The 'w' bits select the address of the base register.

The 'd' bits select the address of the lower destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note 1: This instruction operates in Word mode only.

- 2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-3 for information on how double words are aligned in memory.
- 3: Wnd may not be W14, since W15<0> is fixed to zero.
- 4: The IF bit, CORCON<0>, has no effect on this operation.

Words: 1 Cycles: 1

Example 1: MUL.US W0, [W1], W2 ; Multiply W0\*[W1] (unsigned-signed)
; Store the result to W2:W3

After Before Instruction Instruction C000 C000 W0 W0 W1 2300 W1 2300 00DA W2 W2 0000 CC25 F400 W3 W3 Data 2300 F000 Data 2300 F000 SR 0000 SR 0000

!	Before nstruction	1	After Instruction
W5	0C00	W5	0C02
W6	FFFF	W6	FFFF
W10	0908	W10	8001
W11	6EEB	W11	7FFE
Data 0C00	7FFF	Data 0C00	7FFF
SR	0000	SR	0000

## **MUL.UU**

### Integer 16x16-bit Unsigned Short Literal Multiply

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} MUL.UU Wb, #lit5, Wnd

Operands:  $Wb \in [W0 ... W15]$ 

 $lit5 \in \left[0 \; ... \; 31\right]$ 

Wnd ∈ [W0, W2, W4 ... W12]

Operation: unsigned (Wb) \* unsigned lit5 → Wnd:Wnd + 1

Status Affected: None

Encoding: 1011 1000 0www wddd d11k kkkk

Description: Multiply the contents of Wb with the 5-bit literal, and store the 32-bit

result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd + 1. Both operands and the result are interpreted as unsigned integers.

Register direct addressing must be used for Wb and Wnd.

The 'w' bits select the address of the base register.

The 'd' bits select the address of the lower destination register.

The 'k' bits define a 5-bit unsigned integer literal.

**Note 1:** This instruction operates in Word mode only.

- 2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-3 for information on how double words are aligned in memory.
- 3: Wnd may not be W14, since W15<0> is fixed to zero.
- 4: The IF bit, CORCON<0>, has no effect on this operation.

Words: 1 Cycles: 1

Example 1: MUL.UU W0, #0xF, W12 ; Multiply W0 by literal 0xF

; Store the result to W12:W13

ı	Before nstruction	1	After Instruction
W0	2323	W0	2323
W12	4512	W12	0F0D
W13	7821	W13	0002
SR	0000	SR	0000

Before Instruction		n	After Instruction
W0	780B	W0	55C0
W1	3805	W1	001D
W7	F240	W7	F240
SR	0000	SR	0000

# **MUL.UU**

### Integer 16x16-bit Unsigned Multiply

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} MUL.UU Wb, Ws, Wnd

[Ws], [Ws++], [Ws--], [++Ws], [--Ws],

Wnd ∈ [W0, W2, W4 ... W12]

VVIIG C [VVO, VVZ, VV4 ... VV 12]

Operation: unsigned (Wb) \* unsigned (Ws)  $\rightarrow$  Wnd:Wnd + 1

Status Affected: None

Encoding: 1011 1000 0www wddd dppp ssss

Description:

Multiply the contents of Wb with the contents of Ws, and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd + 1. Both source operands and the result are interpreted as unsigned integers. Register direct addressing must be used for Wb and Wnd. Register direct or indirect addressing may be used for Ws.

The 'w' bits select the address of the base register.

The 'd' bits select the address of the lower destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

- Note 1: This instruction operates in Word mode only.
  - 2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-3 for information on how double words are aligned in memory.
  - 3: Wnd may not be W14, since W15<0> is fixed to zero.
  - 4: The IF bit, CORCON<0>, has no effect on this operation.

Words: 1 Cycles: 1

	Before		After
Instruction		1	Instruction
W0	FFFF	W0	FFFF
W2	2300	W2	0001
W3	00DA	W3	FFFE
W4	FFFF	W4	FFFF
SR	0000	SR	0000

;	Post-Increment	W1

	Before		After
Instruction		1	Instruction
W0	1024	W0	1024
W1	2300	W1	2302
W4	9654	W4	6D34
W5	BDBC	W5	0D80
Data 2300	D625	Data 2300	D625
SR	0000	SR	0000

NEG{.B}

Implemented in:

PIC24F	PIC24H	dsPIC30F	dsPIC33F
Χ	Х	Х	Χ

Syntax: {label:}

{,WREG}

Operands:

 $f \in [0 ... 8191]$ 

Operation:

 $\overline{(f)}$  + 1  $\rightarrow$  destination designated by D

Status Affected:

DC, N, OV, Z, C

Encoding:

1110 1110

0BDf

ffff

ffff

ffff

Description:

Compute the two's complement of the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

After

After

Words: 1 Cycles: 1

Example 1:

NEG.B 0x880, WREG ; Negate (0x880) (Byte mode) ; Store result to WREG

**Before** Instruction WREG (W0) 9080 Data 0880

2355 0000 SR

Instruction WREG (W0) 90AB 2355 Data 0880 0008 (N = 1) SR

Example 2:

NEG 0x1200 ; Negate (0x1200) (Word mode)

Before Instruction Data 1200

8923 SR 0000

Instruction Data 1200 76DD 0000

## **NEG** Negate Ws

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	X

Syntax: {label:} NEG{.B} Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Ws \in [W0 ... W15]$ 

 $Wd \in [W0 \dots W15]$ 

Operation:  $\overline{\text{(Ws)}} + 1 \rightarrow \text{Wd}$ Status Affected: DC, N, OV, Z, C

Encoding: 1110 1010 0Bqq qddd dppp ssss

Description: Compute the two's complement of the contents of the source register Ws

or indirect addressing may be used for both Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

and place the result in the destination register Wd. Either register direct

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

 $\underline{\underline{\text{Example 1:}}} \quad \text{NEG.B} \quad \text{W3, [W4++]} \quad \text{; Negate W3 and store to [W4] (Byte mode)}$ 

; Post-increment W4

	Before		After	
I	nstructior	n I	nstructior	1
W3	7839	W3	7839	
W4	1005	W4	1006	
Data 1004	2355	Data 1004	C755	
SR	0000	SR	8000	(N = 1)

Example 2: NEG [W2++], [--W4] ; Pre-decrement W4 (Word mode)

; Negate [W2] and store to [W4]

; Post-increment W2

Before Instruction		ı I	After nstruction
W2	0900	W2	0902
W4	1002	W4	1000
Data 0900	870F	Data 0900	870F
Data 1000	5105	Data 1000	78F1
SR	0000	SR	0000

# **NEG**

### **Negate Accumulator**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Χ	Χ

Syntax: {label:} NEG Acc

Operands:  $Acc \in [A,B]$ Operation:  $\underline{If (Acc = A)}$ :

 $\text{-ACCA} \to \text{ACCA}$ 

Else:

 $\text{-ACCB} \to \text{ACCB}$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

 Encoding:
 1100
 1011
 A001
 0000
 0000
 0000

Description: Compute the two's complement of the contents of the specified

accumulator. Regardless of the Saturation mode, this instruction

operates on all 40 bits of the accumulator.

The 'A' bit specifies the selected accumulator.

Words: 1 Cycles: 1

Example 1: NEG A ; Negate ACCA

; Store result to ACCA

; CORCON = 0x0000 (no saturation)

	Betore		
	Instruction		
ACCA	00 3290 59C8		
CORCON	0000		
SR 0000			

	Instruction
ACCA	FF CD6F A638
CORCON	0000
SR	0000

After

After

Example 2: NEG B ; Negate ACCB

; Store result to ACCB

; CORCON = 0x00C0 (normal saturation)

	Before		
	Instruction		
ACCB	FF F230 10DC		
CORCON	00C0		
SR	0000		

Instruction B 00 0DCF EF24		
00 0DCF EF24		
00C0		
0000		

## **NOP**

### No Operation

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	Χ	Х

Syntax: {label:} NOP

Operands: None

Operation: No Operation

Status Affected: None

Encoding: 0000 0000 xxxx xxx xxxx xxxx

Description: No Operation is performed.

The 'x' bits can take any value.

Words: 1
Cycles: 1

Example 1: NOP ; execute no operation

 Before Instruction
 After Instruction

 PC 00 1092 SR 0000
 PC 00 1094 SR 0000

Example 2: NOP ; execute no operation

 Before Instruction
 After Instruction

 PC 00 08AE SR 0000
 PC 00 08B0 SR 0000

# **NOPR**

### No Operation

Syntax: {label:} NOPR

Operands: None

Operation: No Operation

Status Affected: None

Encoding: 1111 1111 xxxx xxx xxxx xxxx

Description: No Operation is performed.

The 'x' bits can take any value.

Words: 1 Cycles: 1

 Before Instruction
 After Instruction

 PC 00 2430 SR 0000
 PC 00 2432 SR 0000

Example 2: NOPR ; execute no operation

 Before Instruction
 After Instruction

 PC 00 1466 SR 0000
 PC 00 1468 SR 0000

### POP

### Pop TOS to f

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} POP f

Operands:  $f \in [0 ... 65534]$ Operation:  $(W15) - 2 \rightarrow W15$ 

 $(TOS) \rightarrow f$ 

Status Affected: None

Encoding: 1111 1001 ffff ffff ffff ffff

Description: The Stack Pointer (W15) is pre-decremented by 2 and the Top-of-Stack

(TOS) word is written to the specified file register, which may reside

anywhere in the lower 32K words of data memory.

The 'f' bits select the address of the file register.

Note 1: This instruction operates in Word mode only.

**2:** The file register address must be word-aligned.

Words: 1 Cycles: 1

**Example 1**: POP 0x1230 ; Pop TOS to 0x1230

**Before** After Instruction Instruction 1006 1004 W15 W15 Data 1004 A401 Data 1004 A401 Data 1230 A401 Data 1230 2355 0000 0000 SR SR

Example 2: POP 0x880 ; Pop TOS to 0x880

**Before** After Instruction Instruction W15 2000 W15 1FFE Data 0880 E3E1 Data 0880 A090 Data 1FFE Data 1FFE A090 A090 SR 0000 SR 0000

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х
Syntax:	{label:}	POP	Wd [Wd] [Wd++]	
			[Wd]	
			[Wd]	
			[++Wd]	

Operands:  $Wd \in [W0 ... W15]$ 

Wb ∈ [W0 ... W15]

Operation:  $(W15) - 2 \rightarrow W15$ 

 $(\mathsf{TOS}) \ \to \mathsf{Wd}$ 

Status Affected: None

Description:

 Encoding:
 0111
 1www
 w0hh
 hddd
 d100
 1111

The Stack Pointer (W15) is pre-decremented by 2 and the Top-of-Stack (TOS) word is written to Wd. Either register direct or indirect addressing

[Wd+Wb]

may be used for Wd.

The 'w' bits define the offset register Wb.

The 'h' bits select the destination Address mode.

The 'd' bits select the destination register.

Note 1: This instruction operates in Word mode only.

2: This instruction is a specific version of the "MOV  $\,$  Ws ,  $\,$  Wd" instruction (MOV [--W15] ,  $\,$  Wd). It reverse assembles as

MOV.

Words: 1 Cycles: 1

Example 1: POP W4 ; Pop TOS to W4

Before			After
Instruction		n I	nstructior
W4	EDA8	W4	C45A
W15	1008	W15	1006
Data 1006	C45A	Data 1006	C45A
SR	0000	SR	0000

Example 2: POP [++W10] ; Pre-increment W10
; Pop TOS to [W10]

	Before		After
Instruction		n I	nstruction
W10	0E02	W10	0E04
W15	1766	W15	1764
Data 0E04	E3E1	Data 0E04	C7B5
Data 1764	C7B5	Data 1764	C7B5
SR	0000	SR	0000

### POP.D

### Double Pop TOS to Wnd:Wnd+1

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} POP.D Wnd

Operands:  $Wnd \in [W0, W2, W4, ... W14]$ 

Operation:  $(W15) - 2 \rightarrow W15$  $(TOS) \rightarrow Wnd + 1$ 

 $(W15) - 2 \rightarrow W15$  $(TOS) \rightarrow Wnd$ 

Status Affected: None

Encoding: 1011 1110 0000 0ddd 0100 1111

Description: A double word is POPped from the Top-of-Stack (TOS) and stored to

Wnd:Wnd + 1. The most significant word is stored to Wnd + 1, and the least significant word is stored to Wnd. Since a double word is POPped,

the Stack Pointer (W15) gets decremented by 4.

The 'd' bits select the address of the destination register pair.

**Note 1:** This instruction operates on double words. See Figure 4-3 for information on how double words are aligned in memory.

2: Wnd must be an even working register.

3: This instruction is a specific version of the "MOV.D Ws, Wnd" instruction (MOV.D [--W15], Wnd). It reverse assembles as

MOV.D.

Words: 1 Cycles: 2

Example 1: POP.D W6 ; Double pop TOS to W6

Before After Instruction Instruction 07BB W6 W6 3210 W7 89AE W7 7654 W15 0850 W15 084C Data 084C 3210 Data 084C 3210 Data 084E 7654 Data 084E 7654 0000 0000 SR SR

Example 2: POP.D W0 ; Double pop TOS to W0

Before After Instruction Instruction W0 673E W0 791C DD23 D400 W1 W1 0BB8 W15 0BBC W15 Data 0BB8 791C Data 0BB8 791C Data 0BBA D400 Data 0BBA D400 0000 0000 SR SR

Implemented in:

PIC24F	PIC24H	dsPIC30F	dsPIC33F
Х	Х	Х	Χ

Syntax: {label:} POP.S

Operands: None

Operation: POP shadow registers

Status Affected: DC, N, OV, Z, C

Encoding: 1111 1110 1000 0000 0000 0000

Description: The values in the shadow registers are copied into their respective

primary registers. The following registers are affected: W0-W3, and the

C, Z, OV, N and DC STATUS register flags.

Note 1: The shadow registers are not directly accessible. They may

only be accessed with  ${\tt PUSH.S}$  and  ${\tt POP.S}.$ 

2: The shadow registers are only one-level deep.

Words: 1 Cycles: 1

Example 1: POP.S ; Pop the shadow registers

; (See PUSH.S Example 1 for contents of shadows)

	Before				
- 1	nstructior	tion Instruction			า
W0	07BB		W0	0000	
W1	03FD		W1	1000	
W2	9610		W2	2000	
W3	7249		W3	3000	
SR	00E0	(IPL = 7)	SR	00E1	(IPL = 7, C = 1)

Note: After instruction execution, contents of shadow registers are NOT modified.

## **PUSH**

#### **Push f to TOS**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} PUSH 1

Operands:  $f \in [0 ... 65534]$ Operation:  $(f) \rightarrow (TOS)$ 

 $(W15) + 2 \rightarrow W15$ 

Status Affected: None

Encoding: 1111 1000 ffff ffff ffff ffff

Description: The contents of the specified file register are written to the Top-of-Stack (TOS) location and then the Stack Pointer (W15) is incremented by 2.

The file register may reside anywhere in the lower 32K words of data

memory.

The 'f' bits select the address of the file register.

Note 1: This instruction operates in Word mode only.2: The file register address must be word-aligned.

2: The life register address must be wo

Words: 1 Cycles: 1

> Before After Instruction Instruction W15 0B00 0B02 W15 D400 Data 0B00 791C Data 0B00 Data 2004 Data 2004 D400 D400 0000 0000 SR SR

Example 2: PUSH 0xC0E ; Push (0xC0E) to TOS

Before After Instruction Instruction 0920 0922 W15 W15 Data 0920 0000 Data 0920 67AA Data 0C0E 67AA Data 2004 67AA SR 0000 SR 0000

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} PUSH Ws
[Ws]
[Ws++]
[Ws--]
[--Ws]
[++Ws]
[Ws+Wb]

Operands:  $Ws \in [W0 ... W15]$  $Wb \in [W0 ... W15]$ 

Operation: (Ws)  $\rightarrow$  (TOS) (W15) + 2  $\rightarrow$  W15

Status Affected: None

 Encoding:
 0111
 1www
 w001
 1111
 1ggg
 ssss

Description: The contents of Ws are written to the Top-of-Stack (TOS) location and then the Stack Pointer (W15) is incremented by 2.

The 'w' bits define the offset register Wb.
The 'g' bits select the source Address mode.

The 's' bits select the source register.

Note 1: This instruction operates in Word mode only.

2: This instruction is a specific version of the "MOV Ws, Wd" instruction (MOV Ws, [W15++]). It reverse assembles as MOV.

Words: 1 Cycles: 1

 $\underline{\textbf{Example 1:}} \qquad \texttt{PUSH} \quad \texttt{W2} \qquad \qquad \texttt{; Push W2 to TOS}$ 

Before After Instruction Instruction W2 6889 W2 6889 W15 1568 1566 W15 Data 1566 0000 Data 1566 6889 SR 0000 SR 0000

Example 2: PUSH [W5+W10] ; Push [W5+W10] to TOS

Before After Instruction Instruction W5 1200 1200 W5 0044 0044 W10 W10 W15 0806 0808 W15 Data 0806 216F Data 0806 B20A Data 1244 B<sub>2</sub>0A Data 1244 B20A SR 0000 SR 0000

### PUSH.D

#### Double Push Wns:Wns+1 to TOS

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	X	X	X

Syntax: {label:} PUSH.D Wns

Operands: Wns ∈ [W0, W2, W4 ... W14]

Operation:  $(Wns) \rightarrow (TOS)$  $(W15) + 2 \rightarrow W15$ 

 $(Wns + 1) \rightarrow (TOS)$  $(W15) + 2 \rightarrow W15$ 

Status Affected: None

Encoding: 1011 1110 1001 1111 1000

A double word (Wns:Wns + 1) is PUSHed to the Top-of-Stack (TOS). Description:

> The least significant word (Wns) is PUSHed to the TOS first, and the most significant word (Wns + 1) is PUSHed to the TOS last. Since a double word is PUSHed, the Stack Pointer (W15) gets incremented by 4.

The 's' bits select the address of the source register pair.

Note 1: This instruction operates on double words. See Figure 4-3 for information on how double words are aligned in memory.

2: Wns must be an even working register.

After

3: This instruction is a specific version of the "MOV.D Wns, Wd" instruction (MOV.D Wns, [W15++]). It reverse assembles as

MOV.D.

Words: Cycles: 2

PUSH.D Example 1: W6 ; Push W6:W7 to TOS

> Before Instruction W6 C451 W7 3380 W15 1240 Data 1240 B004 Data 1242 0891 0000 SR

Instruction W6 C451 W7 3380 W15 1244 Data 1240 C451 Data 1242 3380 0000 SR

Example 2: PUSH.D W10 ; Push W10:W11 to TOS

> Before Instruction W10 80D3 W11 4550 0C08 W15 Data 0C08 79B5 Data 0C0A 008E 0000 SR

After Instruction W10 80D3 4550 W11 0C0C W15 80D3 Data 0C08 Data 0C0A 4550 0000 SR

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X
 X
 X

Syntax: {label:} PUSH.S

Operands: None

Operation: PUSH shadow registers

Status Affected: None

Encoding: 1111 1110 1010 0000 0000 0000

Description: The contents of the primary registers are copied into their respective

shadow registers. The following registers are shadowed: W0-W3, and

the C, Z, OV, N and DC STATUS register flags.

Note 1: The shadow registers are not directly accessible. They may

only be accessed with  ${\tt PUSH.S}$  and  ${\tt POP.S}.$ 

2: The shadow registers are only one-level deep.

Words: 1 Cycles: 1

Example 1: PUSH.S ; Push primary registers into shadow registers

Before Instruction				After Instruction		
ı	nstruction	1	I	nstruction	l	
W0	0000		W0	0000		
W1	1000		W1	1000		
W2	2000		W2	2000		
W3	3000		W3	3000		
SR	0001	(C = 1)	SR	0001	(C = 1)	

**Note:** After an instruction execution, contents of the shadow registers are updated.

### **PWRSAV**

#### **Enter Power-Saving Mode**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} PWRSAV #lit1

Operands:  $lit1 \in [0,1]$ 

Operation:  $0 \rightarrow WDT$  count register

 $\begin{array}{l} 0 \rightarrow \text{WDT prescaler A count} \\ 0 \rightarrow \text{WDT prescaler B count} \\ 0 \rightarrow \text{WDTO (RCON<4>)} \\ 0 \rightarrow \text{SLEEP (RCON<3>)} \\ 0 \rightarrow \text{IDLE (RCON<2>)} \end{array}$ 

If (lit1 = 0):

Enter Sleep mode

Else:

Enter Idle mode

Status Affected: None

Encoding: 1111

Description: Place the processor into the specified Power Saving mode. If lit1 = '0',

0100

Sleep mode is entered. In Sleep mode, the clock to the CPU and peripherals are shutdown. If an on-chip oscillator is being used, it is also shutdown. If lit1 = '1', Idle mode is entered. In Idle mode, the clock to the CPU shuts down, but the clock source remains active and the

0000

0000

000k

peripherals continue to operate.

periprierals continue to operate.

1110

This instruction resets the Watchdog Timer Count register and the Prescaler Count registers. In addition, the WDTO, Sleep and Idle flags of the Reset System and Control (RCON) register are reset.

- **Note 1:** The processor will exit from Idle or Sleep through an interrupt, processor Reset or Watchdog Time-out. See the specific device data sheet for details.
  - 2: If awakened from Idle mode, Idle (RCON<2>) is set to '1' and the clock source is applied to the CPU.
  - If awakened from Sleep mode, Sleep (RCON<3>) is set to '1' and the clock source is started.
  - **4:** If awakened from a Watchdog Time-out, WDTO (RCON<4>) is set to '1'.

Words: 1 Cycles: 1

Example 1: PWRSAV #0 ; Enter SLEEP mode

 $\begin{array}{ccc} \text{Before} & \text{After} \\ \text{Instruction} & \text{Instruction} \\ \text{SR} \boxed{ 0040 } (\text{IPL} = 2) & \text{SR} \boxed{ 0040 } (\text{IPL} = 2) \\ \end{array}$ 

Example 2: PWRSAV #1; Enter IDLE mode

 $\begin{array}{ccc} & & & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & &$ 

# **RCALL**

#### **Relative Call**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Χ	Х	Х

Syntax: {label:} RCALL Expr

Operands: Expr may be an absolute address, label or expression.

Expr is resolved by the linker to a Slit16, where Slit16 ∈ [-32768 ... 32767].

Operation:  $(PC) + 2 \rightarrow PC$ 

$$\begin{split} & (\text{PC} < 15:0>) \rightarrow (\text{TOS}) \\ & (\text{W15}) + 2 \rightarrow \text{W15} \\ & (\text{PC} < 22:16>) \rightarrow (\text{TOS}) \\ & (\text{W15}) + 2 \rightarrow \text{W15} \\ & (\text{PC}) + (2 * \text{Slit16}) \rightarrow \text{PC} \\ & \text{NOP} \rightarrow \text{Instruction Register} \end{split}$$

Status Affected: None

Encoding: 0000 0111 nnnn nnnn nnnn nnnn

Description: Relative subroutine call with a range of 32K program words forward or back from the current PC. Before the call is made, the return address (PC + 2) is

PUSHed onto the stack. After the return address is stacked, the

sign-extended 17-bit value (2 \* Slit16) is added to the contents of the PC

and the result is stored in the PC.

The 'n' bits are a signed literal that specifies the size of the relative call (in

program words) from (PC + 2).

 $\textbf{Note:} \qquad \text{When possible, this instruction should be used instead of $\tt CALL$,}$ 

since it only consumes one word of program memory.

Words: 1 Cycles: 2

Example 1: 012004 RCALL \_Task1 ; Call \_Task1

012006 ADD W0, W1, W2

. . . .

012458 \_Task1: SUB W0, W2, W3 ; \_Task1 subroutine

01245A ...

 After Instruction
PC 01 2458
W15 0814
Data 0810 2006
Data 0812 0001
SR 0000

<u>Example 2:</u> 00620E RCALL \_Init ; Call \_Init 006210 MOV W0, [W4++]

. ..

007000 \_Init: CLR W2 ; \_Init subroutine 007002 ...

Before After Instruction Instruction

PC 00 620E
W15 0C50
Data 0C50 FFFF
Data 0C52 FFFF
SR 0000

# **RCALL**

### **Computed Relative Call**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	X	Χ	X

Syntax: {label:} RCALL Wn

Operands:  $Wn \in [W0 ... W15]$ Operation:  $(PC) + 2 \rightarrow PC$ 

 $\begin{array}{l} (\text{PC} < 15:0>) \rightarrow (\text{TOS}) \\ (\text{W15}) + 2 \rightarrow \text{W15} \\ (\text{PC} < 22:16>) \rightarrow (\text{TOS}) \\ (\text{W15}) + 2 \rightarrow \text{W15} \\ (\text{PC}) + (2 * (\text{Wn})) \rightarrow \text{PC} \\ \text{NOP} \rightarrow \text{Instruction Register} \end{array}$ 

Status Affected: None

Encoding: 0000 0001 0010 0000 0000 ssss

Description: Computed, relative subroutine call specified by the working register Wn. The

range of the call is 32K program words forward or back from the current PC. Before the call is made, the return address (PC + 2) is PUSHed onto the stack. After the return address is stacked, the sign-extended 17-bit value (2  $^*$  (Wn)) is added to the contents of the PC and the result is stored in the PC.

Register direct addressing must be used for Wn.

The 's' bits select the source register.

Words: 1 Cycles: 2

Example 1: 00FF8C EX1: INC W2, W3 ; Destination of RCALL

00FF8E ... . ...

010008

01000A RCALL W6 ; RCALL with W6

01000C MOVE W4, [W10]

| Before | Instruction | PC | 01 000A | W6 | FFC0 | W15 | 1004 | Data 1004 | 98FF | Data 1006 | 2310 | SR | 0000 |

After Instruction
PC 00 FF8C
W6 FFC0
W15 1008
Data 1004 000C
Data 1006 0001
SR 0000

Example 2: 000302 RCALL W2 ; RCALL with W2

000304 FF1L W0, W1

0000

000450 EX2: CLR W2 ; Destination of RCALL

000452 . . .

Before			After
Instruction			Instruction
PC	00 0302	PC	00 0450
W2	00A6	W2	00A6
W15	1004	W15	1008

W15 1004 Data 1004 32BB Data 1006 901A

SR

Data 1006

Data 1004 0304 0000 SR 0000

## **REPEAT**

### Repeat Next Instruction 'lit14+1' Times

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X
 X
 X

Syntax: {label:} REPEAT #lit14

Operands:  $lit14 \in [0 ... 16383]$ Operation:  $(lit14) \rightarrow RCOUNT$ 

 $(PC) + 2 \rightarrow PC$ Enable Code Looping

Status Affected: RA

Encoding:

Description:

 0000
 1001
 00kk
 kkkk
 kkkk
 kkkk

 Repeat the instruction immediately following the REPEAT instruction

(lit14 + 1) times. The repeated instruction (or target instruction) is held in

the instruction register for all iterations and is only fetched once. When this instruction executes, the RCOUNT register is loaded with the repeat count value specified in the instruction. RCOUNT is decremented with each execution of the target instruction. When RCOUNT equals zero, the target instruction is executed one more time, and then normal instruction execution continues with the instruction following the target instruction.

The 'k' bits are an unsigned literal that specifies the loop count.

#### Special Features, Restrictions:

- When the repeat literal is '0', REPEAT has the effect of a NOP and the RA bit is not set.
- 2. The target REPEAT instruction can NOT be:
  - · an instruction that changes program flow
  - a DO, DISI, LNK, MOV.D, PWRSAV, REPEAT or UNLK instruction
  - · a 2-word instruction

Unexpected results may occur if these target instructions are used.

**Note:** The REPEAT and target instruction are interruptible.

Words: 1
Cycles: 1

Example 1: 000452 REPEAT #9 ; Execute ADD 10 times 000454 ADD [W0++], W1, [W2++] ; Vector update

Before After Instruction Instruction PC 00 0452 PC 00 0454 0000 **RCOUNT** 0009 **RCOUNT** 0000 SR 0010 (RA = 1)SR

Example 2: 00089E REPEAT #0x3FF ; Execute CLR 1024 times 0008A0 CLR [W6++] ; Clear the scratch space

| Before | Instruction | PC | 00 089E | RCOUNT | 0000 | SR | 0000 |

After Instruction

PC 00 08A0

RCOUNT 03FF

SR 0010 (RA = 1)

### REPEAT

#### Repeat Next Instruction Wn+1 Times

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X
 X
 X

Syntax: {label:} REPEAT Wn

Operands:  $Wn \in [W0 ... W15]$ 

Operation:  $(Wn<13:0>) \rightarrow RCOUNT$ 

 $(PC) + 2 \rightarrow PC$ 

**Enable Code Looping** 

Status Affected: RA

Encoding:

0000 1001 1000 0000 0000 ssss

Description:

Repeat the instruction immediately following the REPEAT instruction (Wn<13:0>) times. The instruction to be repeated (or target instruction) is held in the instruction register for all iterations and is only fetched once

When this instruction executes, the RCOUNT register is loaded with the lower 14 bits of Wn. RCOUNT is decremented with each execution of the target instruction. When RCOUNT equals zero, the target instruction is executed one more time, and then normal instruction execution continues with the instruction following the target instruction.

The 's' bits specify the Wn register that contains the repeat count.

#### Special Features, Restrictions:

- When (Wn) = 0, REPEAT has the effect of a NOP and the RA bit is not set.
- 2. The target REPEAT instruction can NOT be:
  - · an instruction that changes program flow
  - a DO, DISI, LNK, MOV.D, PWRSAV, REPEAT or ULNK instruction
  - · a 2-word instruction

Unexpected results may occur if these target instructions are used.

**Note:** The REPEAT and target instruction are interruptible.

Words: 1
Cycles: 1

<u>Example 1:</u> 000A26 REPEAT W4 ; Execute COM (W4+1) times 000A28 COM [W0++], [W2++] ; Vector complement

| Before | Instruction | PC | 00 0A26 | W4 | 0023 | RCOUNT | 0000 | SR | 0000 |

Instruction
PC 00 0A28
W4 0023
RCOUNT 0023
SR 0010 (RA = 1)

After

	Before	
	Instruction	
PC	00 089E	

PC	00 089E
W10	00FF
RCOUNT	0000
SR	0000

After Instruction			
PC	00 08A0		
W10	00FF		
RCOUNT	00FF		
SR	0010	(RA = 1)	

# RESET Reset

Syntax: {label:} RESET

Operands: None

Operation: Force all registers that are affected by a MCLR Reset to their Reset

condition.

 $1 \rightarrow SWR (RCON<6>)$ 

 $0 \rightarrow PC$ 

Status Affected: OA, OB, OAB, SA, SB, SAB, DA, DC, IPL<2:0>, RA, N, OV, Z, C

Encoding: 1111 1110 0000 0000 0000 0000

Description: This instruction provides a way to execute a software Reset. All core and

peripheral registers will take their power-on value. The PC will be set to

'0', the location of the RESET GOTO instruction. The SWR bit, RCON<6>, will be set to '1' to indicate that the RESET instruction was

executed.

Note: Refer to the specific device family reference manual for the

power-on value of all registers.

Words: 1 Cycles: 1

Before		After		
Instruction		Instruction		<b>.</b>
PC	00 202A	PC	00 0000	
W0	8901	W0	0000	
W1	08BB	W1	0000	
W2	B87A	W2	0000	
W3	872F	W3	0000	
W4	C98A	W4	0000	
W5	AAD4	W5	0000	
W6	981E	W6	0000	
W7	1809	W7	0000	
W8	C341	W8	0000	
W9	90F4	W9	0000	
W10	F409	W10	0000	
W11	1700	W11	0000	
W12	1008	W12	0000	
W13	6556	W13	0000	
W14	231D	W14	0000	
W15	1704	W15	0800	
SPLIM	1800	SPLIM	0000	
TBLPAG	007F	TBLPAG	0000	
PSVPAG	0001	PSVPAG	0000	
CORCON	00F0	CORCON	0020	(SATDW = 1)
RCON	0000	RCON	0040	(SWR = 1)
SR	0021	(IPL, C = 1) SR	0000	

; Execute software RESET

Example 1:

00202A RESET

### RETFIE

#### **Return from Interrupt**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Χ	Χ

Syntax: {label:} RETFIE

Operands: None

Operation:  $(W15) - 2 \rightarrow W15$ 

(TOS<15:8>)  $\rightarrow$  (SR<7:0>) (TOS<7>)  $\rightarrow$  (IPL3, CORCON<3>)

 $(TOS<6:0>) \rightarrow (PC<22:16>)$ 

 $(W15) - 2 \rightarrow W15$ 

 $(TOS<15:0>) \rightarrow (PC<15:0>) \\ \mbox{NOP} \rightarrow Instruction Register$ 

Status Affected: IPL<3:0>, RA, N, OV, Z, C

Encoding: 0000 0110 0100 0000 0000 0000

Description: Return from Interrupt Service Routine. The stack is POPped, which

loads the low byte of the STATUS register, IPL<3> (CORCON<3>) and the Most Significant Byte of the PC. The stack is POPped again, which

loads the lower 16 bits of the PC.

**Note 1:** Restoring IPL<3> and the low byte of the STATUS register restores the Interrupt Priority Level to the level before the execution was processed.

**2:** Before RETFIE is executed, the appropriate interrupt flag must be cleared in software to avoid recursive interrupts.

Words:

Cycles: 3 (2 if exception pending)

Example 1: 000A26 RETFIE ; Return from ISR

	Before		
	Instruction		
PC	00 0A26		
W15	0834		
Data 0830	0230		
Data 0832	8101		
CORCON	0001		
SR	0000		

	After Instruction	
PC	01 0230	
W15	0830	
Data 0830	0230	
Data 0832	8101	
CORCON	0001	
SR	0081	(IPL =

Example 2: 008050 RETFIE ; Return from ISR

	Before
	Instruction
PC	00 8050
W15	0926
Data 0922	7008
Data 0924	0300
CORCON	0000
SR	0000

After Instruction					
PC	00 7008				
W15	0922				
Data 0922	7008				
Data 0924	0300				
CORCON	0000				
SR	0003	(Z, C = 1)			

4, C = 1)

# **RETLW**

#### Return with Literal in Wn

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	Х	Х	Х

Syntax: {label:} RETLW{.B} #lit10, Wn

Operands: lit  $10 \in [0 ... 255]$  for byte operation

lit10  $\in$  [0 ... 1023] for word operation

 $Wn \in [W0 ... W15]$ 

Operation:  $(W15) - 2 \rightarrow W15$ 

 $(TOS) \rightarrow (PC<22:16>)$   $(W15) - 2 \rightarrow W15$  $(TOS) \rightarrow (PC<15:0>)$ 

 $lit10 \rightarrow Wn$ 

Status Affected: None

Encoding: 0000 0101 0Bkk kkkk kkkk dddd

Description: Return from subroutine with the specified, unsigned 10-bit literal stored

in Wn. The software stack is POPped twice to restore the PC and the signed literal is stored in Wn. Since two POPs are made, the Stack

Pointer (W15) is decremented by 4.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'k' bits specify the value of the literal. The 'd' bits select the destination register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: For byte operations, the literal must be specified as an unsigned value [0:255]. See **Section 4.6 "Using 10-bit Literal Operands"** for information on using 10-bit literal operands in Byte mode.

Words: 1

Cycles: 3 (2 if exception pending)

Example 1: 000440 RETLW.B #0xA, W0 ; Return with 0xA in W0

	Before Instruction
PC	00 0440
W0	9846
W15	1988
Data 1984	7006
Data 1986	0000
SR	0000

	After		
	Instruction		
PC	00 7006		
W0	980A		
W15	1984		
Data 1984	7006		
Data 1986	0000		
SR	0000		

Before Instruction
00 050A
0993
1200
7008
0001
0000

After Instruction
01 7008
0230
11FC
7008
0001
0000

## **RETURN**

### Return

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Χ	X	Χ	Χ

Syntax: {label:} RETURN

Operands: None

Operation:  $(W15) - 2 \rightarrow W15$ 

$$\begin{split} &(\text{TOS}) \rightarrow (\text{PC} \texttt{<} 22:16\texttt{>}) \\ &(\text{W15}) - 2 \rightarrow \text{W15} \\ &(\text{TOS}) \rightarrow (\text{PC} \texttt{<} 15:0\texttt{>}) \\ &\text{NOP} \rightarrow \text{Instruction Register} \end{split}$$

Status Affected: None

Encoding: 0000 0110 0000 0000 0000 0000

Description: Return from subroutine. The software stack is POPped twice to restore

the PC. Since two POPs are made, the Stack Pointer (W15) is

decremented by 4.

Words: 1

Cycles: 3 (2 if exception pending)

Example 1: 001A06 RETURN ; Return from subroutine

	Before Instruction		After Instruction
PC	00 1A06	PC	01 0004
W15	1248	W15	1244
Data 1244	0004	Data 1244	0004
Data 1246	0001	Data 1246	0001
SR	0000	SR	0000

Example 2: 005404 RETURN ; Return from subroutine

	Before Instruction		After Instruction
PC	00 5404	PC	00 0966
W15	090A	W15	0906
Data 0906	0966	Data 0906	0966
Data 0908	0000	Data 0908	0000
SR	0000	SR	0000

IIII	piei	ner	itea	ın.

PIC24F	PIC24H	dsPIC30F	dsPIC33F
Х	Х	Х	Х

f

Syntax:

{label:}

RLC{.B}

{,WREG}

Operands:

f ∈ [0 ... 8191]

Operation:


For byte operation: (C)  $\rightarrow$  Dest<0> (f<6:0>)  $\rightarrow$  Dest<7:1>

 $(f<7>) \rightarrow C$ 

For word operation:  $(C) \rightarrow Dest<0>$ 

 $(f<14:0>) \rightarrow Dest<15:1>$ 

 $(\text{f}{<}15{>}) \rightarrow C$ 



Status Affected:

N, Z, C

Encoding:

1101 0110 1BDf ffff ffff ffff

Description:

Rotate the contents of the file register f one bit to the left through the Carry flag and place the result in the destination register. The Carry flag of the STATUS Register is shifted into the Least Significant bit of the destination, and it is then overwritten with the Most Significant bit of Ws.

The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'D' bit selects the destination ('0' for f, '1' for WREG).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.


Words: Cycles:

Example 1: RLC.B 0x1233; Rotate Left w/ C (0x1233) (Byte mode)

1

1

Example 2: RLC 0x820, WREG ; Rotate Left w/ C (0x820) (Word mode) ; Store result in WREG



5

Descriptions

### **RLC**

### **Rotate Left Ws through Carry**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} RLC{.B} Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

Operation: For byte operation:

 $(C) \rightarrow Wd < 0 >$ 

 $(Ws<6:0>) \to Wd<7:1>$ 

 $(Ws<7>) \rightarrow C$ For word operation:  $(C) \rightarrow Wd<0>$ 

 $(Ws<14:0>) \rightarrow Wd<15:1>$ 

 $(\text{Ws} \text{<} 15 \text{>}) \rightarrow \text{C}$ 



Status Affected:

N, Z, C

Encoding:

1101	0010	1Bqq	qddd	dppp	ssss

Description:

Rotate the contents of the source register Ws one bit to the left through the Carry flag and place the result in the destination register Wd. The Carry flag of the STATUS register is shifted into the Least Significant bit of Wd, and it is then overwritten with the Most Significant bit of Ws. Either register direct or indirect addressing may be used for Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode. The 'd' bits select the destination register. The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a . w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: RLC.B W0, W3 ; Rotate Left w/ C (W0) (Byte mode)

; Store the result in  $\mbox{W3}$ 

Before Instruction			I	After nstructior	1
W0	9976		W0	9976	
W3	5879		W3	58ED	
SR	0001	(C = 1)	SR	0009	(N = 1)

	Before		After	
- 1	nstructior	า	Instruction	า
W2	2008	W2	200A	
W8	094E	W8	094E	
Data 094E	3689	Data 094E	8082	
Data 2008	C041	Data 2008	C041	
SR	0001	(C = 1) SR	0009	(N, C = 1)

## **RLNC**


### **Rotate Left f without Carry**

X X X X	Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
		Х	Х	Х	Х

Syntax: {label:} RLNC{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ Operation: For byte operation:

> (f<6:0>) → Dest<7:1> (f<7>) → Dest<0> For word operation: (f<14:0>) → Dest<15:1> (f<15>) → Dest<0>



Status Affected:

Encoding:

N, Z

1101 0110 0BDf ffff ffff ffff

Description:

Rotate the contents of the file register f one bit to the left and place the result in the destination register. The Most Significant bit of f is stored in the Least Significant bit of the destination, and the Carry flag is not affected.

The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register). The 'f' bits select the address of the file register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1 Cycles: 1

Example 1: RLNC.B 0x1233 ; Rotate Left (0x1233) (Byte mode)

Example 2: RLNC 0x820, WREG ; Rotate Left (0x820) (Word mode) ; Store result in WREG

 Before Instruction
 After Instruction

 WREG (W0)
 5601
 WREG (W0)
 42DC

 Data 0820
 216E
 Data 0820
 216E

 SR
 0001
 (C = 1)
 SR
 0000
 (C = 0)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Χ	Х

Syntax: {label:} RLNC{.B} Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]


Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

Operation: <u>For byte operation:</u>

 $\begin{array}{l} (\text{Ws} < 6:0>) \rightarrow \text{Wd} < 7:1> \\ (\text{Ws} < 7>) \rightarrow \text{Wd} < 0> \\ \hline \textit{For word operation:} \\ (\text{Ws} < 14:0>) \rightarrow \text{Wd} < 15:1> \end{array}$ 

 $(Ws<14:0>) \to Wd<15:7$  $(Ws<15>) \to Wd<0>$ 



Status Affected: N, Z

Encoding:

1101	0010	0Bqq	qddd	dppp	ssss

Description:

Rotate the contents of the source register Ws one bit to the left and place the result in the destination register Wd. The Most Significant bit of Ws is stored in the Least Significant bit of Wd, and the Carry flag is not affected. Either register direct or indirect addressing may be used for Ws and Wd.

The 'B' bit selects byte or word operation ('0' for byte, '1' for word).

The 'q' bits select the destination Address mode. The 'd' bits select the destination register. The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1:
RLNC.B W0, W3 ; Rotate Left (W0) (Byte mode)
; Store the result in W3

Before Instruction			I	After nstruction	า
W0	9976		W0	9976	
W3	5879		W3	58EC	
SR	0001	(C = 1)	SR	0009	(N, C = 1)

	Before	After			
I	Instruction		n Ins		1
W2	2008		W2	200A	
W8	094E		W8	094E	
Data 094E	3689	Data 0	94E	8083	
Data 2008	C041	Data 2	800	C041	
SR	0001	(C = 1)	SR	0009	(N, C = 1)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	X	X	X	X

Syntax: {label:} RRC{.B} f {,WREG}

Operands:  $f \in [0 \dots 8191]$ 


Operation: <u>For byte operation:</u>

(C) → Dest<7> (f<7:1>) → Dest<6:0>

 $(f<0>) \rightarrow C$ For word operation:  $(C) \rightarrow Dest<15>$ 

(f<15:1>) → Dest<14:0>

 $(f<0>)\to C$ 



Status Affected:

N, Z, C

Encoding:

1101	0111	1BDf	ffff	ffff	ffff

Description:

Rotate the contents of the file register f one bit to the right through the Carry flag and place the result in the destination register. The Carry flag of the STATUS Register is shifted into the Most Significant bit of the destination, and it is then overwritten with the Least Significant bit of Ws.

The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for byte, '1' for word). The 'D' bit selects the destination ('0' for WREG, '1' for file register). The 'f' bits select the address of the file register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1
Cycles: 1

**Example 1**: RRC.B 0x1233 ; Rotate Right w/ C (0x1233) (Byte mode)

| Before | After | Instruction | Instruction | Data 1232 | E807 | Data 1232 | 7407 | SR | 0000 | SR | 0000 |

Example 2: RRC 0x820, WREG ; Rotate Right w/ C (0x820) (Word mode) ; Store result in WREG

 Before Instruction
 After Instruction

 WREG (W0)
 5601
 WREG (W0)
 90B7

 Data 0820
 216E
 Data 0820
 216E

 SR
 0001
 (C = 1)
 SR
 0008
 (N = 1)

## **RRC**

### **Rotate Right Ws through Carry**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} RRC{.B} Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Ws \in [W0 ... W15]$ 

 $Wd \in [W0 \dots W15]$ 

Operation: For byte operation:

(C) → Wd<7>

 $(Ws<7:1>) \to Wd<6:0>$ 

 $(Ws<0>) \rightarrow C$ For word operation:  $(C) \rightarrow Wd<15>$ 

 $(Ws<15:1>) \rightarrow Wd<14:0>$ 

 $\text{(Ws<0>)} \rightarrow \text{C}$ 



Status Affected:

d: N, Z, C

Encoding:

1101 0011	1Bqq	qddd	dppp	ssss
-----------	------	------	------	------

Description:

Rotate the contents of the source register Ws one bit to the right through the Carry flag and place the result in the destination register Wd. The Carry flag of the STATUS Register is shifted into the Most Significant bit of Wd, and it is then overwritten with the Least Significant bit of Ws. Either register direct or indirect addressing may be used for Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a  $\,.\,\mathbb{W}$  extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: RRC.B W0, W3 ; Rotate Right w/ C (W0) (Byte mode)

; Store the result in W3

Before			After		
Instruction		I	Instruction		
W0	9976		W0	9976	
W3	5879		W3	58BB	
SR	0001	(C = 1)	SR	8000	(N = 1)

Before Instruction		1	After Instruction			
W2	2008	W2	200A			
W8	094E	W8	094E			
Data 094E	3689	Data 094E	E020			
Data 2008	C041	Data 2008	C041			
SR	0001	(C = 1) SR	0009	(N, C = 1)		

### **RRNC**

### **Rotate Right f without Carry**

X   X   X

Syntax: {label:} RRNC{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ Operation: For byte operation:

> (f<7:1>) → Dest<6:0> (f<0>) → Dest<7> For word operation: (f<15:1>) → Dest<14:0> (f<0>) → Dest<15>



Status Affected:

Encoding:

N, Z

1101 0111 0BDf ffff ffff ffff

Description:

Rotate the contents of the file register f one bit to the right and place the result in the destination register. The Least Significant bit of f is stored in the Most Significant bit of the destination, and the Carry flag is not affected.

The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register). The 'f' bits select the address of the file register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1 Cycles: 1

Example 1: RRNC.B 0x1233 ; Rotate Right (0x1233) (Byte mode)

| Before | After | Instruction | Instruction | Data 1232 | E807 | Data 1232 | 7407 | SR | 0000 | SR | 0000 |

Example 2: RRNC 0x820, WREG; Rotate Right (0x820) (Word mode); Store result in WREG

 Before Instruction
 After Instruction

 WREG (W0)
 5601
 WREG (W0)
 10B7

 Data 0820
 216E
 Data 0820
 216E

 SR
 0001
 (C = 1)
 SR
 0001
 (C = 1)

Imp	leme	nted	in
•			

PIC24F	PIC24H	dsPIC30F	dsPIC33F
Х	Χ	Χ	X

Syntax:

{label:}

RRNC{.B} Ws

Ws, Wd

[Ws], [Wd]

[Ws++], [Wd++]

[Ws--], [Wd--]

[++Ws], [++Wd]

[--Ws], [--Wd]

Operands: Ws ∈ [W0 ... W15]

Wd ∈ [W0 ... W15]

Operation: For byte operation:

 $\begin{array}{l} \text{(Ws<7:1>)} \rightarrow \text{Wd<6:0>} \\ \text{(Ws<0>)} \rightarrow \text{Wd<7>} \end{array}$ 

For word operation:

 $(Ws<15:1>) \rightarrow Wd<14:0> \\ (Ws<0>) \rightarrow Wd<15>$ 



Status Affected:

N, Z

Encoding:

1101 001	0Bqq	qddd	dppp	ssss
----------	------	------	------	------

Description:

Rotate the contents of the source register Ws one bit to the right and place the result in the destination register Wd. The Least Significant bit of Ws is stored in the Most Significant bit of Wd, and the Carry flag is not affected. Either register direct or indirect addressing may be used for Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a  $\,.\,\ensuremath{\mathbb{W}}$  extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1:

```
RRNC.B W0, W3 ; Rotate Right (W0) (Byte mode) ; Store the result in W3
```

	Before			After	
Instruction		Instruction		า	
W0	9976		W0	9976	
W3	5879		W3	583B	
SR	0001	(C = 1)	SR	0001	(C = 1)

5

Instruction Descriptions

```
Example 2:
             RRNC [W2++], [W8] ; Rotate Right [W2] (Word mode)
                                 ; Post-increment W2
                                 ; Store result in [W8]
                  Before
                                         After
                Instruction
                                       Instruction
                   2008
                                         200A
                                    W2
             W8
                   094E
                                    W8
                                         094E
       Data 094E
                   3689
                              Data 094E
                                         E020
       Data 2008
                              Data 2008
                   C041
                                         C041
              SR
                   0000
                                         0008 (N = 1)
                                    SR
```

## SAC

#### **Store Accumulator**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
			Х	Х	
Syntax:	{label:}	SAC	Acc,	{#Slit4,}	W
					[V
					[\
					[\
					[
					[+-
					[W

Operands:  $Acc \in [A,B]$ 

Slit4 ∈ [-8 ... +7]

Wb, Wd ∈ [W0 ... W15]

Operation: Shift<sub>Slit4</sub>(Acc) (optional)

 $(Acc[31:16]) \rightarrow Wd$ 

Status Affected: None

Encoding: 1100 1100 Awww rhhh wrrr

Description:

Perform an optional, signed 4-bit shift of the specified accumulator, then store the shifted contents of ACCxH (Acc[31:16]) to Wd. The shift range is -8:7, where a negative operand indicates an arithmetic left shift and a positive operand indicates an arithmetic right shift. Either register direct or indirect addressing may be used for Wd.

The 'A' bit specifies the source accumulator.

The 'w' bits specify the offset register Wb.

The 'r' bits encode the optional accumulator pre-shift.

The 'h' bits select the destination Address mode.

The 'd' bits specify the destination register Wd.

Note 1: This instruction does not modify the contents of Acc.

- 2: This instruction stores the truncated contents of Acc. The instruction SAC. R may be used to store the rounded accumulator contents.
- 3: If Data Write saturation is enabled (SATDW, CORCON<5>, = 1), the value stored to Wd is subject to saturation after the optional shift is performed.

Words: 1 Cycles: 1

Example 1: SAC A, #4, W5

> ; Right shift ACCA by 4 ; Store result to W5

; CORCON = 0x0010 (SATDW = 1)

Before Instruction W5 B900 **ACCA** 00 120F FF00 CORCON 0010 0000 SR

	Instruction		
W5	0120		
ACCA	00 120F FF00		
CORCON	0010		
SR	0000		

After

dddd

```
Example 2: SAC B, #-4, [W5++]
```

SR

; Left shift ACCB by 4

; Store result to [W5], Post-increment W5  $\,$ 

; CORCON = 0x0010 (SATDW = 1)

	Before				
	Instruction				
W5	2000				
ACCB	FF C891 8F4C				
ata 2000	5BBE				
CODCON	0010				

	After			
	Instruction			
W5	2002			
ACCB	FF C891 1F4C			
Data 2000	8000			
CORCON	0010			
SR	0000			

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х
Syntax:	{label:}	SAC.R	Acc,	{#Slit4,}

Operands:  $Acc \in [A,B]$ 

Slit4 ∈ [-8 ... +7]  $Wb \in [W0 \dots W15]$ Wd ∈ [W0 ... W15]

Shift<sub>Slit4</sub>(Acc) (optional) Operation:

Round(Acc)

 $(Acc[31:16]) \rightarrow Wd$ 

Status Affected: None

Encoding: 1100 1101 rhhh Awww wrrr dddd

Description:

Perform an optional, signed 4-bit shift of the specified accumulator, then store the rounded contents of ACCxH (Acc[31:16]) to Wd. The shift range is -8:7, where a negative operand indicates an arithmetic left shift and a positive operand indicates an arithmetic right shift. The Rounding mode (Conventional or Convergent) is set by the RND bit,

[Wd + Wb]

CORCON<1>. Either register direct or indirect addressing may be used

for Wd.

The 'A' bit specifies the source accumulator.

The 'w' bits specify the offset register Wb.

The 'r' bits encode the optional accumulator pre-shift. The 'h' bits select the destination Address mode. The 'd' bits specify the destination register Wd.

Note 1: This instruction does not modify the contents of the Acc.

- 2: This instruction stores the rounded contents of Acc. The instruction SAC may be used to store the truncated accumulator contents.
- 3: If Data Write saturation is enabled (SATDW, CORCON<5>, = 1), the value stored to Wd is subject to saturation after the optional shift is performed.

Words: 1 Cycles: 1

Example 1: SAC.R A, #4, W5

; Right shift ACCA by 4
; Store rounded result to W5
; CORCON = 0x0010 (SATDW = 1)

Before

	Instruction		
W5	B900		
ACCA	00 120F FF00		
CORCON	0010		
SR	0000		

	Instruction		
W5	0121		
ACCA	00 120F FF00		
CORCON	0010		
SR	0000		

After

Example 2: SAC.R B, #-4, [W5++]

; Left shift ACCB by 4

; Store rounded result to [W5], Post-increment W5  $\,$ 

; CORCON = 0x0010 (SATDW = 1)

	Before Instruction		
W5	2000		
ACCB	FF F891 8F4C		
Data 2000	5BBE		
CORCON	0010		
SR	0000		

	After Instruction		
W5	2002		
ACCB	FF F891 8F4C		
Data 2000	8919		
CORCON	0010		
SR	0000		

SE		Sign-Exten	d Ws			
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	X	Х	Х	Х		
Syntax:	{label:}	SE	Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws],	Wnd		
Operands:	$Ws \in [W0]$ $Wnd \in [W0]$					
Operation:	If (Ws<7>:	Wnd<15:8>				
Status Affected:	N, Z, C					
Encoding:	1111	1011	0000	0ddd	dppp	ssss
Description:	register dir direct addr	ect or indired	t addressing be used for \	e the 16-bit ro may be used Wnd. The C f	d for Ws, and	l register
	The 'p' bits	select the de select the se select the se	ource Addres	ss mode.		
		. w extension. The source	n.	sed as a byte to a wo		
Words:	1					
Cycles:	1					
Example 1: SE W	3, W4 ;	Sign-extend	l W3 and st	ore to W4		
Ir W3 W4 SR	Before nstruction 7839 1005 0000	W3 W4 SF	0039	C = 1)		

belore			Aitei			
Instruction		ı I	Instruction			
W3	7839	W3	7839			
W4	1005	W4	0039			
SR	0000 SR 0001		(C = 1)			

 $\underline{\text{Example 2:}} \quad \text{SE} \quad [\text{W2++}] \,, \,\, \text{W12} \quad; \,\, \text{Sign-extend} \,\, [\text{W2}] \,\, \text{ and store to W12}$ ; Post-increment W2

After

0901

FF8F

008F

0008 (N = 1)

Before Instruction Instruction W2 0900 W2 W12 1002 W12 Data 0900 008F Data 0900 0000 SR SR

SETM		Set f or WR	EG			
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
			Х	Х		
Syntax:	{label:}	SETM{.B}	f WREG			
Operands:	f ∈ [0 81	91]				
Operation:	For word o	destination	-			
Status Affected:	None					
Encoding:	1110	1111	1BDf	ffff	ffff	ffff
Description:		of the specifi NREG are se				
	The 'D' bit	selects byte of selects the descriptions	estination ('d	o' for WREG,		
			word operation	tion. You may , but it is not	vuse a . w ex required.	•
Words:	1					
Cycles:	1					
Example 1: SETM.B	0x891	; Set 0x89	1 (Byte mo	de)		
Ir Data 0890 SR	Before estruction 2739 0000	Data 0890 SR				

Syntax: {label:} SETM{.B} Wd

[Wd] [Wd++] [Wd--] [++Wd] [--Wd]

Operands:  $Wd \in [W0 ... W15]$ Operation: <u>For byte operation:</u>

0xFF → Wd for byte operation

For word operation:

0xFFFF → Wd for word operation

Status Affected: None

 Encoding:
 1110
 1011
 1Bqq
 qddd
 d000
 0000

Description: All the bits of the specified register are set to '1'. Either register direct or indirect addressing may be used for Wd.

The 'B' bits selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

Note: The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: SETM.B W13 ; Set W13 (Byte mode)

 Before Instruction
 After Instruction

 W13
 2739
 W13
 27FF

 SR
 0000
 SR
 0000

Example 2: SETM [--W6] ; Pre-decrement W6 (Word mode)
; Set [W6]

Before After Instruction Instruction W6 1250 W6 124E Data 124E FFFF 3CD9 Data 124E 0000 0000 SR SR

### **SFTAC**

### **Arithmetic Shift Accumulator by Slit6**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Χ

Syntax: {label:} SFTAC Acc, #Slit6

Operands:  $Acc \in [A,B]$ 

Slit6 ∈ [-16 ... 16]

Operation: Shift<sub>k</sub>(Acc)  $\rightarrow$  Acc

Status Affected: OA, OB, OAB, SA, SB, SAB

**Encoding**: 1100 1000 A000 0000 01kk kkkk

Description:

Arithmetic shift the 40-bit contents of the specified accumulator by the signed, 6-bit literal and store the result back into the accumulator. The shift range is -16:16, where a negative operand indicates a left shift and a positive operand indicates a right shift. Any bits which are shifted out of the accumulator are lost.

The 'A' bit selects the accumulator for the result.

The 'k' bits determine the number of bits to be shifted.

Note 1: If saturation is enabled for the target accumulator (SATA, CORCON<7> or SATB, CORCON<6>), the value stored to the accumulator is subject to saturation.

2: If the shift amount is greater than 16 or less than -16, no modification will be made to the accumulator, and an arithmetic trap will occur.

Words: 1 Cycles: 1

Example 1: SFTAC A, #12

; Arithmetic right shift ACCA by 12

; Store result to ACCA

; CORCON = 0x0080 (SATA = 1)

	Before		
	Instruction		
ACCA	00 120F FF00		
CORCON	0800		
SR	0000		

	After		
	Instruction		
ACCA	00 0001 20FF		
CORCON	0080		
SR	0000		

Example 2: SFTAC B, #-10

; Arithmetic left shift ACCB by 10

; Store result to ACCB

; CORCON = 0x0040 (SATB = 1)

	Before		After
	Instruction		Instruction
ACCB	FF FFF1 8F4C	ACCB	FF C63D 3000
CORCON	0040	CORCON	0040
SR	0000	SR	0000

## **SFTAC**

### Arithmetic Shift Accumulator by Wb

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X

Syntax: {label:} SFTAC Acc, Wb

Operands:  $Acc \in [A,B]$ 

Wb ∈ [W0 ... W15]

Operation:  $Shift_{(Wb)}(Acc) \rightarrow Acc$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1100 1000 A000 0000 0000 ssss

Description: Arithmetic shift the 40-bit contents of the specified accumulator and store

the result back into the accumulator. The Least Significant 6 bits of Wb are used to specify the shift amount. The shift range is -16:16, where a negative value indicates a left shift and a positive value indicates a right

shift. Any bits which are shifted out of the accumulator are lost.

The 'A' bit selects the accumulator for the source/destination. The 's' bits select the address of the shift count register.

**Note 1:** If saturation is enabled for the target accumulator (SATA, CORCON<7> or SATB, CORCON<6>), the value stored to the accumulator is subject to saturation.

2: If the shift amount is greater than 16 or less than -16, no modification will be made to the accumulator, and an arithmetic trap will occur.

Words: 1 Cycles: 1

Example 1: SFTAC A, WO

; Arithmetic shift ACCA by (W0)

; Store result to ACCA

; CORCON = 0x0000 (saturation disabled)

	Before		
	Instruction		
W0	FFFC		
ACCA	00 320F AB09		
CORCON	0000		
SR	0000		

	Instruction	
W0	FFFC	
ACCA	03 20FA B090	
CORCON	0000	
SR	8800	(OA, OAB = 1)

After

After

Example 2: SFTAC B, W12

; Arithmetic shift ACCB by (W12)  $\,$ 

; Store result to ACCB

; CORCON = 0x0040 (SATB = 1)

	Before Instruction		
W12	000F		
ACCB	FF FFF1 8F4C		
CORCON	0040		
SR	0000		

	Instruction		
W12	000F		
ACCB	FF FFFF FFE3		
CORCON	0040		
SR	0000		

SL		Shift Left f				
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
Syntax:	{label:}	SL{.B}	f	{,WREG}		
Operands:	f ∈ [0 819	91]				
Operation:	$0 \rightarrow Des$ For word o (f<15>)	→ (C) → Dest<7:12 st<0> <u>peration:</u> → (C) ) → Dest<15				
	C◀	<b>←</b> 0				
Status Affected:	N, Z, C					
Encoding:	1101	0100	0BDf	ffff	ffff	ffff
Description:	in the desti shifted into	ontents of the mation registon the Carry bit Significant bit	er. The Most t of the STAT	Significant b US register,	it of the file re and zero is s	egister is
	WREG is s	al WREG ope specified, the he result is s	result is stor	ed in WREG		
	The 'D' bit	selects byte on selects the descriptions select the ad-	estination ('d	' for WREG,		
			a word opera rd operation	tion. You may , but it is not	y use a . w ex required.	
Words:	1					
Cycles:	1					
Example 1: SL.B	0x909 ;	Shift left	(0x909) (	Byte mode)		
Ir Data 0908 SR	Before estruction 9439 0000	Data 0908 SR		C = 1)		
Example 2: SL	0x1650, W	•	ift left ( ore result	0x1650) (Wo	ord mode)	
Ir WREG (W0) Data 1650 SR	Before estruction 0900 4065 0000	WREG (W0) Data 1650 SR	4065	<b>I</b> = 1)		

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} SL{.B} Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

Operation: For byte operation:

 $(\mathsf{Ws} \mathord{<} \mathsf{7} \mathord{>}) \to \mathsf{C}$ 

 $(Ws<6:0>) \to Wd<7:1>$ 

 $0 \rightarrow \text{Wd<0>} \\ \hline \text{For word operation:} \\ (\text{Ws<15>}) \rightarrow \text{C}$ 

(Ws<14:0>) → Wd<15:1>

 $0 \rightarrow Wd < 0 >$ 



Status Affected:

N, Z, C

Encoding:

1101 0000	0Bqq	qddd	dppp	ssss
-----------	------	------	------	------

Description:

Shift the contents of the source register Ws one bit to the left and place the result in the destination register Wd. The Most Significant bit of Ws is shifted into the Carry bit of the STATUS register, and '0' is shifted into the Least Significant bit of Wd. Either register direct or indirect addressing may be used for Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: SL.B W3, W4 ; Shift left W3 (Byte mode)
; Store result to W4

Before			After	
I	nstructior	n l	า	
W3	78A9	W3	78A9	
W4	1005	W4	1052	
SR	0000	SR	0001	(C = 1)

5

Instruction Descriptions

```
Example 2: SL [W2++], [W12] ; Shift left [W2] (Word mode)
    ; Store result to [W12]
    ; Post-increment W2
```

	Before		After		
I	nstruction	n I	Instruction		
W2	0900	W2	0902		
W12	1002	W12	1002		
Data 0900	800F	Data 0900	800F		
Data 1002	6722	Data 1002	001E		
SR	0000	SR	0001	(C = 1	

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} SL Wb, #lit4, Wnd

Operands:  $Wb \in [W0 ... W15]$ 

 $lit4 \in [0...15]$ 

Wnd ∈ [W0 ... W15]

Operation: lit4<3:0> → Shift Val

Wnd<15:Shift\_Val> = Wb<15-Shift\_Val:0>

 $Wd < Shift_Val - 1:0 > = 0$ 

Status Affected: N, Z

Encoding: 1101 1101 0www wddd d100 kkkk

Description: Shift left the contents of the source register Wb by the 4-bit unsigned

literal and store the result in the destination register Wnd. Any bits shifted out of the source register are lost. Direct addressing must be

used for Wb and Wnd.

The 'w' bits select the address of the base register.

The 'd' bits select the destination register.

The 'k' bits provide the literal operand, a five-bit integer number.

Note: This instruction operates in Word mode only.

Words: 1 Cycles: 1

Example 1: SL W2, #4, W2; Shift left W2 by 4; Store result to W2

 Before Instruction
 After Instruction

 W2 78A9 SR 0000
 W2 8A90 SR 0008 (N = 1)

> **Before** After Instruction Instruction 0912 W3 0912 W3 W8 2000 1002 W8 SR 0000 SR 0000

## SL

### Shift Left by Wns

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Х	Х

Syntax: {label:} SL Wb, Wns, Wnd

Operands:  $Wb \in [W0 ... W15]$ 

 $\begin{aligned} &Wns \in \left[W0 \; ...W15\right] \\ &Wnd \in \left[W0 \; ... \; W15\right] \end{aligned}$ 

Operation: Wns<4:0>  $\rightarrow$  Shift Val

Wnd<15:Shift\_Val> = Wb<15 - Shift\_Val:0>

 $Wd < Shift_Val - 1:0 > = 0$ 

Status Affected: N, Z

Encoding: 1101 1101 0www wddd d000 ssss

Description: Shift left the contents of the source register Wb by the 5 Least Significant

bits of Wns (only up to 15 positions) and store the result in the destination register Wnd. Any bits shifted out of the source register are lost. Register direct addressing must be used for Wb, Wns and Wnd.

The 'w' bits select the address of the base register.

The 'd' bits select the destination register. The 's' bits select the source register.

Note 1: This instruction operates in Word mode only.

2: If Wns is greater than 15, Wnd will be loaded with 0x0.

Words: 1
Cycles: 1

Example 1: SL W0, W1, W2 ; Shift left W0 by W1<0:4>

; Store result to W2

Before			After
I	nstructior	ı I	nstructio
W0	09A4	W0	09A4
W1	8903	W1	8903
W2	78A9	W2	4D20
SR	0000	SR	0000

Example 2: SL W4, W5, W6 ; Shift left W4 by W5<0:4>

; Store result to W6

Before Instruction		n I	After nstruction
W4	A409	W4	A409
W5	FF01	W5	FF01
W6	0883	W6	4812
SR	0000	SR	0000

Syntax: {label:} SUB{.B} f {,WREG}

Operands:  $f \in [0 \dots 8191]$ 

Operation: (f) - (WREG)  $\rightarrow$  destination designated by D

Status Affected: DC, N, OV, Z, C

Encoding: 1011 0101 0BDf ffff ffff ffff

Description: Subtract the contents of the default working register WREG from the

contents of the specified file register, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

Note 1: The extension  $\ .\, \mathbb{B}$  in the instruction denotes a byte operation rather than a word operation. You may use a  $\ .\, \mathbb{W}$  extension to

denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1 Cycles: 1

Example 1: SUB.B 0x1FFF ; Sub. WREG from (0x1FFF) (Byte mode)
; Store result to 0x1FFF

	Before		After			
I	nstructior	Instruction				
WREG (W0)	7804	WREG (W0)	7804			
Data 1FFE	9439	Data 1FFE	9039			
SR	0000	SR	0009	(N, C = 1)		
SR	0000	SR	0009	(N, C = 1		

	Before		After	
I	nstructior	ı l	nstruction	า
WREG (W0)	6234	WREG (W0)	E2EF	
Data 0A04	4523	Data 0A04	4523	
SR	0000	SR	8000	(N = 1)

## **SUB**

#### **Subtract Literal from Wn**

	Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
X X X X		Х	Х	Х	Х

Syntax: {label:} SUB{.B} #lit10, Wn

Operands: lit10 ∈ [0 ... 255] for byte operation

lit  $10 \in [0 \dots 1023]$  for word operation

 $Wn \in [W0 \dots W15]$ 

Operation:  $(Wn) - lit10 \rightarrow Wn$ Status Affected: DC, N, OV, Z, C

Encoding: 1011 0001 0Bkk kkkk kkkk dddd

Description: Subtract the 10-bit unsigned literal operand from the contents of the

working register Wn, and store the result back in the working register

Wn. Register direct addressing must be used for Wn.

The 'B' bit selects byte or word operation. The 'k' bits specify the literal operand.

The 'd' bits select the address of the working register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte

mode.

Words: 1
Cycles: 1

Example 1: SUB.B #0x23, W0 ; Sub. 0x23 from W0 (Byte mode) ; Store result to W0

 Before Instruction
 After Instruction

 W0
 7804 SR 0000
 W0 78E1 SR 0008 (N = 1)

Example 2: SUB #0x108, W4 ; Sub. 0x108 from W4 (Word mode) ; Store result to W4

 Before Instruction
 After Instruction

 W4 6234 SR 0000
 W4 612C SR 0001 (C = 1)

Implemented in:

PIC24F

Χ

dsPIC30F

Χ


dsPIC33F

Χ

PIC24H

Χ

Syntax:	{label:}	SUB{.B}	Wb,	#lit5,	Wd [Wd] [Wd++] [Wd] [++Wd] [Wd]	
Operands:	$\begin{aligned} & Wb \in [W0\\ & lit5 \in [0\\\ & Wd \in [W0\ \end{aligned}$	31]				
Operation:	(Wb) – lit5	$\to \text{Wd}$				
Status Affected:	DC, N, OV	′, Z, C	_	T	_	,
Encoding:	0101	0www	wBqq	qddd	d11k	kkkk
Description:	register W direct addr addressinon The 'w' bit The 'B' bit The 'q' bits	b, and place ressing must g must be us s select the a selects byte s select the d	the result in the used for Wd.	the destination  Wb. Register  be base register  cation ('0' for  ddress mode	word, '1' for l	d. Register rect
				•	integer numb	er.
	Note:	rather than		ation. You ma	denotes a byte ay use a .w e required.	•
Words:	1					
Cycles:	1					
Example 1: SUB.B	W4, #0x10		ub. 0x10 fr tore result	_	e mode)	
	Before		After			
I	nstruction		Instruction			



W4


W5

SR

1782

7872

0005 (OV, C = 1)



W4

W5

1782

7804

### **SUB**

Description:

### **Subtract Ws from Wb**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х		
					-	
Syntax:	{label:}	SUB{.B}	Wb,	Ws,	Wd	
				[Ws],	[Wd]	
				[Ws++],	[Wd++]	
				[Ws],	[Wd]	
				[++Ws],	[++Wd]	
				[Ws],	[Wd]	
Operands:	$Wb \in [W0]$	-				
	$Ws \in [W0]$ $Wd \in [W0]$	-				
Operation:	$(Wb) - (Ws) \to Wd$					
Status Affected:	DC, N, OV, Z, C					
Encoding:	0101	0www	wBqq	qddd	dppp	ssss

Subtract the contents of the source register Ws from the contents of the base register Wb and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or

indirect addressing may be used for Ws and Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode. The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a  $\,\cdot\,\mathbb{W}$  extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: SUB.B W0, W1, W0 ; Sub. W1 from W0 (Byte mode)
; Store result to W0

 Before Instruction
 After Instruction

 W0
 1732
 W0
 17EE

 W1
 7844
 W1
 7844

 SR
 0000
 SR
 0108 (DC, N = 1)

```
Example 2: SUB W7, [W8++], [W9++]
                                      ; Sub. [W8] from W7 (Word mode)
                                       ; Store result to [W9]
                                       ; Post-increment W8
                                       ; Post-increment W9
                  Before
                                         After
                Instruction
                                       Instruction
             W7
                   2450
                                          2450
                                    W7
                   1808
                                          180A
             W8
                                    W8
             W9
                                    W9
                                          2022
                   2020
        Data 1808
                   92E4
                              Data 1808
                                         92E4
```

Data 2020

SR

916C

010C (DC, N, OV = 1)

Data 2020

SR

A557

## **SUB**

### **Subtract Accumulators**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
			Х	Х

Syntax: {label:} SUB Acc

Operands:  $Acc \in [A,B]$ Operation: If (Acc = A):

 $ACCA - ACCB \rightarrow ACCA$ 

Else:

 $\mathsf{ACCB}-\mathsf{ACCA}\to\mathsf{ACCB}$ 

Status Affected: OA, OB, OAB, SA, SB, SAB

Encoding: 1100 1011 A011 0000 0000 0000

Description: Subtract the contents of the unspecified accumulator from the contents

of Acc, and store the result back into Acc. This instruction performs a

40-bit subtraction.

The 'A' bit specifies the destination accumulator.

Words: 1 Cycles: 1

Example 1: SUB A ; Subtract ACCB from ACCA

; Store the result to ACCA

; CORCON = 0x0000 (no saturation)

	Before		
	Instruction		
ACCA	76 120F 098A		
ACCB	23 F312 BC17		
CORCON	0000		
SR	0000		

	After	
	Instruction	
ACCA	52 1EFC 4D73	
ACCB	23 F312 BC17	
CORCON	0000	
SR	1100	(OA, OB = 1)

After

Example 2: SUB B ; Subtract ACCA from ACCB

; Store the result to ACCB ; CORCON = 0x0040 (SATB = 1)

CORCON = UXUU40 (SAIB = I

	Before	
	Instruction	
ACCA	FF 9022 2EE1	
ACCB	00 2456 8F4C	
CORCON	0040	
SR	0000	

	Instruction
ACCA	FF 9022 2EE1
ACCB	00 7FFF FFFF
CORCON	0040
SR	1400

(SB, SAB = 1)

Implemented in:

PIC24F	PIC24H	dsPIC30F	dsPIC33F
Х	Х	Х	Х

Syntax: {label:} SUBB{.B} f

Operands:  $f \in [0 ... 8191]$ 

Operation: (f) – (WREG) –  $(\overline{C})$   $\rightarrow$  destination designated by D

Status Affected: DC, N, OV, Z, C

Encoding: 1011 0101 1BDf ffff ffff ffff

Description:

Subtract the contents of the default working register WREG and the Borrow flag (Carry flag inverse,  $\overline{C}$ ) from the contents of the specified file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register

{,WREG}

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register). The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

**3:** The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

Before Instruction WREG (W0) 7804 Data 1FFE 9439 SR 0000

After Instruction
WREG (W0) 7804
Data 1FFE 8F39
SR 0008 (N = 1)

After

Before Instruction
WREG (W0) 6234
Data 0A04 6235

A04 6235 SR 0000 Instruction
WREG (W0) 0000
Data 0A04 6235
SR 0001 (C = 1)

### **SUBB**

#### **Subtract Wn from Literal with Borrow**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Х	X	Х	Х	İ

Syntax: {label:} SUBB{.B} #lit10, Wn

Operands:  $lit10 \in [0 ... 255]$  for byte operation

lit  $10 \in [0 \dots 1023]$  for word operation

 $Wn \in [W0 \dots W15]$ 

Operation:  $(Wn) - lit10 - (\overline{C}) \rightarrow Wn$ 

Status Affected: DC, N, OV, Z, C

Encoding: 1011 0001 1Bkk kkkk kkkk dddd

Description: Subtract the <u>unsigned 10-bit literal operand and the Borrow flag (Carry flag inverse, C)</u> from the contents of the working register Wn, and store

the result back in the working register Wn. Register direct addressing

must be used for Wn.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'k' bits specify the literal operand.

The 'd' bits select the address of the working register.

**Note 1:** The extension <code>.B</code> in the instruction denotes a byte operation rather than a word operation. You may use a <code>.w</code> extension to denote a word operation, but it is not required.

2: For byte operations, the literal must be specified as an unsigned value [0:255]. See **Section 4.6 "Using 10-bit Literal Operands"** for information on using 10-bit literal operands in Byte mode.

3: The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These

instructions can only clear Z.

Words: 1 Cycles: 1

Example 1: SUBB.B #0x23, W0 ; Sub. 0x23 and  $\overline{\mathbb{C}}$  from W0 (Byte mode) ; Store result to W0

 Before Instruction
 After Instruction

 W0
 7804
 W0
 78E0

 SR
 0000
 SR
 0108
 (DC, N = 1)

Description:

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Х	Х

Syntax: {label:} SUBB{.B} Wb, #lit5, Wd

[Wd] [Wd++] [Wd--] [++Wd] [--Wd]

Operands: Wb ∈ [W0 ... W15]

Operation:  $(Wb) - lit5 - (\overline{C}) \rightarrow Wd$ 

Status Affected: DC, N, OV, Z, C

Encoding: 0101 1www wBqq qddd d11k kkkk

Subtract the  $\underline{5}$ -bit unsigned literal operand and the Borrow flag (Carry flag inverse,  $\overline{C}$ ) from the contents of the base register Wb and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'k' bits provide the literal operand, a five-bit integer number.

- Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - **2:** The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

<u>Example 1:</u> SUBB.B W4, #0x10, W5 ; Sub. 0x10 and  $\overline{C}$  from W4 (Byte mode) ; Store result to W5

Before After Instruction Instruction 1782 W4 1782 W4 W5 7804 W5 7871 0005 (OV, C = 1) SR 0000 SR

ı	Before Instruction			After nstruction	1
W0	0009		W0	0009	
W2	2004		W2	2006	
Data 2004	A557	Dat	a 2004	0000	
SR	0020	(Z = 1)	SR	0103	(DC, Z, C = 1)

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} SUBB{.B} Wb, Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Wb \in [W0 ... W15]$ 

Ws ∈ [W0 ... W15] Wd ∈ [W0 ... W15]

Operation:  $(Wb) - (Ws) - (\overline{C}) \rightarrow Wd$ 

Status Affected: DC, N, OV, Z, C

Encoding: 0101 1www wBqq qddd dppp ssss

Description: Subtract the contents of the source register Ws and the Borrow flag

(Carry flag inverse C) from the contents of the base register Wb, and

(Carry flag inverse,  $\overline{C}$ ) from the contents of the base register Wb, and place the result in the destination register Wd. Register direct addressing must be used for Wb. Register direct or indirect addressing may be used for Ws and Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

- Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
  - **2:** The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

> Before After Instruction Instruction W0 1732 W0 17ED W1 7844 W1 7844 SR 0000 SR 0108 (DC, N = 1)

Before Instruction		n I	After nstructior	า
W7	2450	W7	2450	
W8	1808	W8	180A	
W9	2022	W9	2024	
Data 1808	92E4	Data 1808	92E4	
Data 2022	A557	Data 2022	916C	
SR	0000	SR	010C	(DC, N, OV = 1)

Implemented in:

PIC24F	PIC24H	dsPIC30F	dsPIC33F
Х	Х	Х	Χ

Syntax: {label:}

SUBBR{.B} f

{,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation:  $(WREG) - (f) - (\overline{C}) \rightarrow destination designated by D$ 

Status Affected: DC, N, OV, Z, C

Encoding:

1011 1101 1BDf ffff ffff ffff

Description:

Subtract the contents of the specified file register f and the Borrow flag (Carry flag inverse,  $\overline{C}$ ) from the contents of WREG, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

**3:** The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

<u>Example 1:</u> SUBBR.B 0x803 ; Sub. (0x803) and  $\overline{C}$  from WREG (Byte mode) ; Store result to 0x803

	After		
I	nstructior	ı I	nstruction
WREG (W0)	7804	WREG (W0)	7804
Data 0802	9439	Data 0802	6F39
SR	0002	(Z = 1) SR	0000

| Before | Instruction | WREG (W0) | 6234 | Data 0A04 | 6235 | SR | 0000 |

After Instruction
WREG (W0) FFFE
Data 0A04 6235
SR 0008 (N = 1)

5

### **SUBBR**

#### **Subtract Wb from Short Literal with Borrow**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} SUBBR{.B} Wb, #lit5, Wd

[Wd] [Wd++] [Wd--] [++Wd] [--Wd]

Operands:  $Wb \in [W0 ... W15]$ 

 $lit5 \in [0 ... 31]$  $Wd \in [W0 ... W15]$ 

Operation:  $lit5 - (Wb) - (\overline{C}) \rightarrow Wd$ 

Status Affected: DC, N, OV, Z, C

Encoding: 0001 1www wBqq qddd d11k kkkk

Description: Subtract the contents of the base register Wb and the Borrow flag (Carry flag inverse, C) from the 5-bit unsigned literal and place the result in the

destination register Wd. Register direct addressing must be used for Wb.

Register direct or indirect addressing must be used for Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'k' bits provide the literal operand, a five-bit integer number.

**Note 1:** The extension <code>.B</code> in the instruction denotes a byte operation rather than a word operation. You may use a <code>.W</code> extension to denote a word operation, but it is not required.

**2:** The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

Example 1: SUBBR.B W0, #0x10, W1; Sub. W0 and  $\overline{C}$  from 0x10 (Byte mode); Store result to W1

 Before Instruction
 After Instruction

 W0
 F310
 W0
 F310

 W1
 786A
 W1
 7800

 SR
 0003
 (Z, C = 1)
 SR
 0103
 (DC, Z, C = 1)

Before Instruction			I	After nstructior	1
W0	0009		W0	0009	
W2	2004		W2	2006	
Data 2004	A557	Data	2004	FFFE	
SR	0020	(Z = 1)	SR	0108	(DC, N = 1)

### **SUBBR**

#### **Subtract Wb from Ws with Borrow**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} SUBBR{.B} Wb, Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Wb \in [W0 ... W15]$ 

Ws ∈ [W0 ... W15] Wd ∈ [W0 ... W15]

Operation:  $(Ws) - (Wb) - (\overline{C}) \rightarrow Wd$ 

Status Affected: DC, N, OV, Z, C

Encoding: 0001 1www wBqq qddd dppp ssss

Description: Subtract the  $\underline{co}$ ntents of the base register Wb and the Borrow flag (Carry

flag inverse,  $\overline{C}$ ) from the contents of the source register Ws and place the result in the destination register Wd. Register direct addressing must be used for Wb. Register direct or indirect addressing may be used for

Ws and Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

**2:** The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1 Cycles: 1

> Before After Instruction Instruction W0 1732 W0 1711 W1 7844 W1 7844 0001 (C = 1) SR 0000 SR

```
Example 2: SUBBR W7, [W8++], [W9++] ; Sub. W7 and C from [W8] (Word mode)
    ; Store result to [W9]
    ; Post-increment W8
    ; Post-increment W9
Before After
```

		Before		After		
	I	nstructior	n li	nstructior	า	
,	W7	2450	W7	2450		
,	W8	1808	W8	180A		
,	W9	2022	W9	2024		
Data 18	308	92E4	Data 1808	92E4		
Data 20	)22	A557	Data 2022	6E93		
	SR	0000	SR	0005	(OV, C = 1)	
				•	-	

### **SUBR**

#### Subtract f from WREG

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} SUBR{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation:  $(WREG) - (f) \rightarrow destination designated by D$ 

Status Affected: DC, N, OV, Z, C

Encoding: 1011 1101 0BDf ffff ffff ffff

Description: Subtract the contents of the specified file register from the contents of

the default working register WREG, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG.

If WREG is not specified, the result is stored in the file register

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register).

The 'f' bits select the address of the file register.

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to

denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1
Cycles: 1

Example 1: SUBR.B 0x1FFF ; Sub. (0x1FFF) from WREG (Byte mode)

; Store result to 0x1FFF

**Before** After Instruction Instruction WREG (W0) 7804 WREG (W0) 7804 7039 Data 1FFE 9439 Data 1FFE 0000 SR 0000 SR

Example 2: SUBR 0xA04, WREG ; Sub. (0xA04) from WREG (Word mode) ; Store result to WREG

**Before** After Instruction Instruction WREG (W0) 6234 WREG (W0) **FFFF** Data 0A04 Data 0A04 6235 6235 0000 0008 (N = 1)SR SR

# **SUBR**

#### **Subtract Wb from Short Literal**

SUDIN		Subtract W	b from Sno	rt Literai		
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F		
	Х	Х	Х	Х	]	
Syntax:	{label:}	SUBR{.B}	Wb,	#lit5	Wd [Wd] [Wd++] [Wd] [++Wd] [Wd]	
Operands:	Wb ∈ [W0 lit5 ∈ [0 Wd ∈ [W0	31]				
Operation:	lit5 – (Wb)	$\to Wd$				
Status Affected:	DC, N, OV	′, Z, C				
Encoding:	0001	0www	wBqq	qddd	d11k	kkkk
Description:	literal oper Register d	ne contents o rand, and plac irect address dressing may	ce the result ing must be	in the destin used for Wb.	ation register	· Wd.
	The 'B' bit The 'q' bits The 'd' bits	s select the a selects byte s select the do s select the do s provide the	or word oper estination Ac estination re	ration ('0' for Idress mode gister.	word, '1' for	
	Note:	rather than	a word opera		enotes a byte ay use a .w e required.	
Words:	1					
Cycles:	1					
Example 1: SUBR.	B W0, #0x1		ub. WO from	0x10 (Byt to W1	e mode)	
	Before Instruction		After Instruction			

ı	Before nstruction	1 I	After Instruction				
W0	F310	W0	F310				
W1	786A	W1	7800				
SR	0000	SR	0103	(DC, Z, C = 1)			

After Instruction

0009 2006

FFFF

0108 (DC, N = 1)

Example 2: SUBR W0, #0x8, [W2++] ; Sub. W0 from 0x8 (Word mode)
 ; Store result to [W2]
 ; Post-increment W2

	Before	
I	nstructior	n Ir
W0	0009	W0
W2	2004	W2
Data 2004	A557	Data 2004
SR	0000	SR

### **SUBR**

#### **Subtract Wb from Ws**

X X X X	Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
		Х	Х	Х	Х

Syntax: {label:} SUBR{.B} Wb, Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Wb \in [W0 ... W15]$ 

Ws ∈ [W0 ... W15] Wd ∈ [W0 ... W15]

Operation:  $(Ws) - (Wb) \rightarrow Wd$ Status Affected: DC, N, OV, Z, C

Encoding: 0001 0www wBqq

Description: Subtract the contents of the base register Wb from the contents of the

source register Ws and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or

qddd

dppp

ssss

indirect addressing may be used for Ws and Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a  $\,.\,\mathbb{W}$  extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: SUBR.B W0, W1, W0 ; Sub. W0 from W1 (Byte mode)

; Store result to  $\mbox{W0}$ 

**Before** After Instruction Instruction 1732 1712 W0 W0 W1 W1 7844 7844 0001 (C = 1) SR 0000 SR

W7 2450
W8 1808
W9 2022
Data 1808 92E4
Data 2022 A557
SR 0000

Instruction

W7 2450

W8 180A

W9 2024

Data 1808 92E4

Data 2022 6E94

SR 0005 (OV, C = 1)

### **SWAP**

#### Byte or Nibble Swap Wn

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Χ	Х	Х

Syntax: {label:} SWAP{.B} Wn

Operands:  $Wn \in [W0 ... W15]$ Operation: <u>For byte operation:</u>

(Wn)<7:4>  $\leftrightarrow$  (Wn)<3:0>

For word operation:

(Wn)<15:8>  $\leftrightarrow$  (Wn)<7:0>

Status Affected: None

Encoding: 1111 1101 1B00 0000 0000 ssss

Description: Swap the contents of the working register Wn. In Word mode, the two bytes of Wn are swapped. In Byte mode, the two nibbles of the Least Significant Byte of Wn are swapped, and the Most Significant Byte of Wn is unchanged. Register direct addressing must be used for Wn.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 's' bits select the address of the working register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a . w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

Example 1: SWAP.B W0 ; Nibble swap (W0)

 Before Instruction
 After Instruction

 W0 AB87 SR 0000
 W0 AB78 SR 0000

Example 2: SWAP W0 ; Byte swap (W0)

 Before Instruction
 After Instruction

 W0
 8095
 W0
 9580

 SR
 0000
 SR
 0000

Implemented in:

PIC24F	PIC24H	dsPIC30F	dsPIC33F
Χ	X	Х	Χ

Syntax:

{label:}

TBLRDH{.B} [Ws],

Wd

[Ws++], [Wd]

[Ws--], [Wd++]

[++Ws], [Wd--] [--Ws], [++Wd]

[--Wd]

Operands:

Ws ∈ [W0 ... W15]  $Wd \in [W0 \dots W15]$ 

Operation:

For byte operation: If (LSB(Ws) = 1)

 $0 \rightarrow Wd$ 

Else

Program Mem [(TBLPAG),(Ws)]  $<23:16> \rightarrow Wd$ 

For word operation:

Program Mem [(TBLPAG),(Ws)]  $<23:16> \rightarrow Wd <7:0>$ 

 $0 \rightarrow Wd < 15:8 >$ 

Status Affected:

None

Encoding:

1011 1010 1Bqq

qddd

dppp

Description:

Read the contents of the most significant word of program memory and store it to the destination register Wd. The target word address of program memory is formed by concatenating the 8-bit Table Pointer register, TBLPAG<7:0>, with the effective address specified by Ws. Indirect addressing must be used for Ws, and either register direct or indirect addressing may be used for Wd.

In Word mode, zero is stored to the Most Significant Byte of the destination register (due to non-existent program memory) and the third program memory byte (PM<23:16>) at the specified program memory address is stored to the Least Significant Byte of the destination register.

In Byte mode, the source address depends on the contents of Ws. If Ws is not word-aligned, zero is stored to the destination register (due to non-existent program memory). If Ws is word-aligned, the third program memory byte (PM<23:16>) at the specified program memory address is stored to the destination register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'g' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

Note: The extension .B in the instruction denotes a byte move rather

than a word move. You may use a .w extension to denote a

word move, but it is not required.

Words: 2 Cycles:

1

	Before
	Instruction
W0	0812
W1	0F71
Data 0F70	0944
Program 01 0812	EF 2042
TBLPAG	0001
SR	0000

	After
	Instruction
W0	0812
W1	0F72
Data 0F70	EF44
Program 01 0812	EF 2042
TBLPAG	0001
SR	0000

Example 2: TBLRDH	[W6++],	W8	;	Read	PM	(TBLPAG: [W6])	(Word	mode)
-------------------	---------	----	---	------	----	----------------	-------	-------

; Store to W8

; Post-increment W6

	Before Instruction
W6	3406
W8	65B1
Program 00 3406	29 2E40
TBLPAG	0000
SR	0000

	After
	Instruction
W6	3408
W8	0029
Program 00 3406	29 2E40
TBLPAG	0000
SR	0000

# **TBLRDL**

#### **Table Read Low**

Implemented in: PIC24F PIC24H dsPIC30F dsPIC33F Χ Х Χ Х

Syntax: {label:} TBLRDL{.B} [Ws], Wd

> [Ws++], [Wd] [Ws--], [Wd++] [++Ws], [Wd--] [--Ws], [++Wd] [--Wd]

Operands: Ws ∈ [W0 ... W15]

 $Wd \in [W0 \dots W15]$ 

Operation: For byte operation:

If (LSB(Ws) = 1)Program Mem [(TBLPAG),(Ws)] <15:8> → Wd

Program Mem [(TBLPAG),(Ws)] <7:0> → Wd

For word operation:

Program Mem [(TBLPAG),(Ws)] <15:0> → Wd

Status Affected: None

Encoding: Description:

1011 1010 0Bqq qddd dppp Read the contents of the least significant word of program memory and

store it to the destination register Wd. The target word address of program memory is formed by concatenating the 8-bit Table Pointer register, TBLPAG<7:0>, with the effective address specified by Ws. Indirect addressing must be used for Ws, and either register direct or indirect addressing may be used for Wd.

In Word mode, the lower 2 bytes of program memory are stored to the destination register. In Byte mode, the source address depends on the contents of Ws. If Ws is not word-aligned, the second byte of the program memory word (PM<15:7>) is stored to the destination register. If Ws is word-aligned, the first byte of the program memory word (PM<7:0>) is stored to the destination register.

The 'B' bit selects byte or word operation ('0' for word mode, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

The extension .B in the instruction denotes a byte move rather Note:

than a word move. You may use a .w extension to denote a

word move, but it is not required.

Words: Cycles: 2

; Post-increment WO

	Before Instruction
W0	0813
W1	0F71
Data 0F70	0944
Program 01 0812	EF 2042
TBLPAG	0001
SR	0000

	After
	Instruction
W0	0814
W1	0F20
Data 0F70	EF44
Program 01 0812	EF 2042
TBLPAG	0001
SR	0000
•	•

 $\underline{\underline{\text{Example 2:}}} \qquad \texttt{TBLRDL} \qquad \texttt{[W6], [W8++]} \qquad ; \; \texttt{Read PM (TBLPAG: [W6])} \quad \texttt{(Word mode)}$ 

; Store to W8

; Post-increment W8

	Before
	Instruction
W6	3406
W8	1202
Data 1202	658B
Program 00 3406	29 2E40
TBLPAG	0000
SR	0000

	After		
	Instruction		
W6	3408		
W8	1204		
Data 1202	2E40		
Program 00 3406	29 2E40		
TBLPAG	0000		
SR	0000		

# **TBLWTH**

#### **Table Write High**

 Implemented in:
 PIC24F
 PIC24H
 dsPIC30F
 dsPIC33F

 X
 X
 X
 X
 X

Syntax: {label:} TBLWTH{.B} Ws, [Wd]

[Ws], [Wd++] [Ws++], [Wd--] [Ws--], [++Wd] [++Ws], [--Wd]

[--Ws],

Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

Operation: For byte operation:

If (LSB(Wd) = 1)

NOP Else

(Ws) → Program Mem [(TBLPAG),(Wd)]<23:16>

For word operation:

(Ws) $<7:0> \rightarrow$  Program Mem [(TBLPAG),(Wd)] <23:16>

Status Affected: None

. .

Encoding:

1011 1011 1Bqq qddd

Description:

Store the contents of the working source register Ws to the most significant word of program memory. The destination word address of program mem-

dppp

ory is formed by concatenating the 8-bit Table Pointer register,

TBLPAG<7:0>, with the effective address specified by Wd. Either direct or indirect addressing may be used for Ws, and indirect addressing must be

used for Wd.

Since program memory is 24 bits wide, this instruction can only write to the upper byte of program memory (PM<23:16>). This may be performed using a Wd that is word-aligned in Byte mode or Word mode. If Byte mode is used with a Wd that is not word-aligned, no operation is performed.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

 $\textbf{Note:} \hspace{0.3in} \textbf{The extension } . \textbf{B} \textbf{ in the instruction denotes a byte move rather} \\$ 

than a word move. You may use a  $\,\cdot\,\mathbb{W}$  extension to denote a word

move, but it is not required.

Words: 1 Cycles: 2

G

Instruction Description

```
Example 1:     TBLWTH.B [W0++], [W1] ; Write [W0]... (Byte mode)
; to PM Latch High (TBLPAG: [W1])
; Post-increment W0
```

	Before		After
	Instruction		Instruction
W0	0812	W0	0812
W1	0F70	W1	0F70
Data 0812	0944	Data 0812	EF44
Program 01 0F70	EF 2042	Program 01 0F70	44 2042
TBLPAG	0001	TBLPAG	0001
SR	0000	SR	0000

**Note:** Only the Program Latch is written to. The contents of program memory are not updated until the Flash memory is programmed using the procedure described in the specific device family reference manual.

Example 2: TBLWTH W6, [W8++] ; Write W6... (Word mode)
; to PM Latch High (TBLPAG: [W8])
; Post-increment W8

	Before Instruction		After Instruction
W6	0026	W6	0026
W8	0870	W8	0872
Program 00 0870	22 3551	Program 00 0870	26 3551
TBLPAG	0000	TBLPAG	0000
SR	0000	SR	0000

**Note:** Only the Program Latch is written to. The contents of program memory are not updated until the Flash memory is programmed using the procedure described in the specific device family reference manual.

### **TBLWTL**

#### **Table Write Low**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} TBLWTL{.B} Ws, [Wd]

[Ws], [Wd++] [Ws++], [Wd--] [Ws--], [++Wd] [++Ws], [--Wd]

[--Ws],

Operands:  $Ws \in [W0 ... W15]$ 

Wd ∈ [W0 ... W15]

Operation: For byte operation:

If (LSB(Wd)=1)

 $(Ws) \rightarrow Program Mem [(TBLPAG),(Wd)] < 15:8 >$ 

<u>Else</u>

(Ws) → Program Mem [(TBLPAG),(Wd)] <7:0>

For word operation:

 $(Ws) \rightarrow Program \ Mem \ [(TBLPAG),(Wd)] < 15:0 >$ 

Status Affected: None

Encoding:

1011 1011 0Bqq qddd dppp ssss

Description:

Store the contents of the working source register Ws to the least significant word of program memory. The destination word address of program memory is formed by concatenating the 8-bit Table Pointer register, TBLPAG<7:0>, with the effective address specified by Wd. Either direct or indirect addressing may be used for Ws, and indirect addressing must be used for Wd.

In Word mode, Ws is stored to the lower 2 bytes of program memory. In Byte mode, the Least Significant bit of Wd determines the destination byte. If Wd is not word-aligned, Ws is stored to the second byte of program memory (PM<15:8>). If Wd is word-aligned, Ws is stored to the first byte of program memory (PM<7:0>).

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte move rather

than a word move. You may use a  $\,.\,\mathbb{W}$  extension to denote a word

move, but it is not required.

Words: 1 Cycles: 2

G

Instruction Descriptions

	Before		After
	Instruction		Instruction
W0	6628	W0	6628
W1	1225	W1	1226
Program 00 1224	78 0080	Program 01 1224	78 2880
TBLPAG	0000	TBLPAG	0000
SR	0000	SR	0000

**Note:** Only the Program Latch is written to. The contents of program memory are not updated until the Flash memory is programmed using the procedure described in the specific device family reference manual.

	Before Instruction		After Instruction
W6	1600	W6	1600
W8	7208	W8	7208
Data 1600	0130	Data 1600	0130
Program 01 7208	09 0002	Program 01 7208	09 0130
TBLPAG	0001	TBLPAG	0001
SR	0000	SR	0000

**Note:** Only the Program Latch is written to. The contents of program memory are not updated until the Flash memory is programmed using the procedure described in the specific device family reference manual.

# **ULNK**

#### **De-allocate Stack Frame**

Syntax: {label:} ULNK

Operands: None

Operation: W14  $\rightarrow$  W15

 $(W15) - 2 \rightarrow W15$   $(TOS) \rightarrow W14$ 

Status Affected: None

Encoding: 1111 1010 1000 0000 0000

Description: This instruction de-allocates a Stack Frame for a subroutine calling

sequence. The Stack Frame is de-allocated by setting the Stack Pointer (W15) equal to the Frame Pointer (W14), and then POPping the stack

to reset the Frame Pointer (W14).

Words: 1 Cycles: 1

Example 1: ULNK ; Unlink the stack frame

Before			After	
Instruction		1	Instruction	
W14	2002	W14	2000	
W15	20A2	W15	2000	
Data 2000	2000	Data 2000	2000	
SR	0000	SR	0000	

Example 2: ULNK ; Unlink the stack frame

Before Instruction		ı	After Instruction
W14	0802	W14	0800
W15	0812	W15	0800
Data 0800	0800	Data 0800	0800
SR	0000	SR	0000

### **XOR**

#### **Exclusive OR f and WREG**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	Х	Х	Х	Х

Syntax: {label:} XOR{.B} f {,WREG}

Operands:  $f \in [0 ... 8191]$ 

Operation: (f).XOR.(WREG) → destination designated by D

Status Affected: N, Z

Encoding: 1011 0110 1BDf ffff ffff ffff

Description:

Compute the logical exclusive OR operation of the contents of the default working register WREG and the contents of the specified file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte). The 'D' bit selects the destination ('0' for WREG, '1' for file register). The 'f' bits select the address of the file register.

Note 1: The extension B in the instruction denotes:

**Note 1:** The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: The WREG is set to working register W0.

Words: 1
Cycles: 1

Example 1: XOR.B 0x1FFF ; XOR (0x1FFF) and WREG (Byte mode)
; Store result to 0x1FFF

Before After Instruction Instruction WREG (W0) 7804 WREG (W0) 7804 Data 1FFE 9439 Data 1FFE 9039 0008 (N = 1) SR 0000 SR

| Before | After | Instruction | WREG (W0) | 6234 | WREG (W0) | C267 |
| Data 0A04 | A053 | Data 0A04 | A053 | SR | 0000 | SR | 0008 | (N = 1)

# **XOR**

#### **Exclusive OR Literal and Wn**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Χ	Χ	Х	Х	

Syntax: {label:} XOR{.B} #lit10, Wn

Operands:  $lit10 \in [0 ... 255]$  for byte operation

lit $10 \in [0 \dots 1023]$  for word operation

Wn ∈ [W0 ... W15]

Operation:  $lit10.XOR.(Wn) \rightarrow Wn$ 

Status Affected: N, Z

Encoding: 1011 0010 1Bkk kkkk kkkk dddd

Description: Compute the logical exclusive OR operation of the unsigned 10-bit literal operand and the contents of the working register Wn and store the result

back in the working register Wn. Register direct addressing must be

used for Wn.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'k' bits specify the literal operand.

The 'd' bits select the address of the working register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

2: For byte operations, the literal must be specified as an unsigned value [0:255]. See **Section 4.6 "Using 10-bit Literal Operands"** for information on using 10-bit literal operands in Byte mode.

Words: 1 Cycles: 1

Example 1: XOR.B #0x23, W0 ; XOR 0x23 and W0 (Byte mode)

; Store result to WO

 Before Instruction
 After Instruction

 W0
 7804
 W0
 7827

 SR
 0000
 SR
 0000

 Before Instruction
 After Instruction

 W4
 6134
 W4
 603C

 SR
 0000
 SR
 0000

### **XOR**

### **Exclusive OR Wb and Short Literal** PIC24H dsPIC30F dsPIC33F

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F
	X	Х	Х	Х
Syntax:	{label:}	XOR{.B}	Wb,	#lit5,

[++Wd] [--Wd]

Operands:  $Wb \in [W0 ... W15]$ 

lit5 ∈ [0 ... 31] Wd ∈ [W0 ... W15]

(Wb).XOR.lit5  $\rightarrow$  Wd Operation:

Status Affected: N, Z

wBqq Encoding: 0110 1www qddd d11k kkkk

Description:

Compute the logical exclusive OR operation of the contents of the base register Wb and the unsigned 5-bit literal operand and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'k' bits provide the literal operand, a 5-bit integer number.

The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a . w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

; XOR W4 and 0x14 (Byte mode) Example 1: XOR.B W4, #0x16, W5 ; Store result to W5

ı	Before nstruction	1	After Instruction
W4	C822	W4	C822
W5	1200	W5	1234
SR	0000	SR	0000

Example 2: W2, #0x1F, [W8++] ; XOR W2 by 0x1F (Word mode)

; Store result to [W8] ; Post-increment W8

**Before** After Instruction Instruction W2 8505 W2 8505 W8 1004 W8 1006 Data 1004 Data 1004 851A 6628 0000 8000 (N = 1)

# **XOR**

#### **Exclusive OR Wb and Ws**

Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F	
	Х	Х	Х	Х	

Syntax: {label:} XOR{.B} Wb, Ws, Wd

[Ws], [Wd] [Ws++], [Wd++] [Ws--], [Wd--] [++Ws], [++Wd] [--Ws], [--Wd]

Operands:  $Wb \in [W0 ... W15]$ 

Ws ∈ [W0 ... W15] Wd ∈ [W0 ... W15]

Operation:  $(Wb).XOR.(Ws) \rightarrow Wd$ 

Status Affected: N, Z

Encoding: 0110 1www wBqq qddd dppp ssss

Description: Compute the logical exclusive OR operation of the contents of the source register Ws and the contents of the base register Wb, and place the

result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for

Ws and Wd.

The 'w' bits select the address of the base register.

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

The 'q' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'p' bits select the source Address mode.

The 's' bits select the source register.

**Note:** The extension .B in the instruction denotes a byte operation

rather than a word operation. You may use a .w extension to

denote a word operation, but it is not required.

Words: 1 Cycles: 1

; Post-increment W5 and W9

(N = 1)

	Before	After				
1	nstruction	ا ا	Instruction	า		
W1	AAAA W		AAAA			
W5	2000	W5	2001			
W9	2600	W9	2601			
Data 2000	115A	Data 2000	115A			
Data 2600	0000	Data 2600	00F0			
SR	0000	SR	8000	1		

Before		After					
struction	In	struction					
FEDC	W1	FEDC					
1234	W5	1234					
A34D	W9	ECE8					
0000	SR	8000	(N = 1)				
	FEDC 1234 A34D	Struction	Instruction         Instruction           FEDC         W1         FEDC           1234         W5         1234           A34D         W9         ECE8				

ZE	Zero-Extend Wn								
Implemented in:	PIC24F	PIC24H	dsPIC30F	dsPIC33F					
	Х	Х	Х	Х					
Syntax:	{label:}	ZE	Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws],	Wnd	•				
Operands:	$Ws \in [W0]$ $Wnd \in [W0]$								
Operation:	Ws<7:0> $-$ 0 $\rightarrow$ Wnd<	→ Wnd<7:0> <15:8>							
Status Affected:	N, Z, C								
Encoding: Description:	1111	1011	10qq	qddd	dppp working regis	ssss			
a 16-bit value and store the result in the destination working register Wnd. Either register direct or indirect addressing may be used for Ws, and register direct addressing must be used for Wnd. The N flag is cleared and the C flag is set, because the zero-extended word is alway positive.  The 'q' bits select the destination Address mode. The 'd' bits select the destination register. The 'p' bits select the source Address mode. The 's' bits select the source register.									
<ul> <li>Note 1: This operation converts a byte to a word, and it uses no .w extension.</li> <li>2: The source Ws is addressed as a byte operand, s address modification is by '1'.</li> </ul>									
Words:	1								
Cycles:	1								
Example 1: ZE W	<pre>Example 1: ZE W3, W4 ; zero-extend W3 ; Store result to W4</pre>								
Ir W3[ W4] SR	Before nstruction 7839 1005 0000	W3 W4 SF	0039	C = 1)					

; Zero-extend [W2] ; Store to W12 ; Post-increment W2

W2

SR

W12

Data 0900

After

Instruction

0901

008F

268F

0001 (C = 1)

Example 2: ZE [W2++], W12

W2

W12

SR

Data 0900

Before

Instruction

0900

1002

268F

0000

16-bit MCU and DSC Programmer's Reference Manual
NOTES:



# Section 6. Reference

### **HIGHLIGHTS**

This section of the manual contains the following major topics:

6.1	Instruction Bit Map	358
6.2	Instruction Set Summary Table	360
6.3	Revision History	367

### 6.1 INSTRUCTION BIT MAP

Instruction encoding for the 16-bit MCU and DSC family devices is summarized in Table 6-1. This table contains the encoding for the Most Significant Byte (MSB) of each instruction. The first column in the table represents bits 23:20 of the opcode, and the first row of the table represents bits 19:16 of the opcode. The first byte of the opcode is formed by taking the first column bit value and appending the first row bit value. For instance, the MSB of the PUSH instruction (last row, ninth column) is encoded with 11111000b (0xF8).

**Note:** The complete opcode for each instruction may be determined by the instruction descriptions in **Section 5.** "**Instruction Descriptions**", using Table 5-1 through Table 5-12.

$\circ$
S
7
0
ニ
G
7
▢
Т
ਰ
а
0
₩.
ယ္က
σı
359
_

Table 6-1:	Instruction	Encoding
------------	-------------	----------

		Opcode<19:16>															
		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	0000	00 NOP BRA CALL — CALL GOTO RCALL					RETLW	RETFIE RETURN	RCALL	DO <sup>(1)</sup>	REPEAT	_	_	BRA <sup>(1)</sup> (OA)	BRA <sup>(1)</sup> (OB)	BRA <sup>(1)</sup> (SA)	BRA <sup>(1)</sup> (SB)
	0001		•			SUBR							SUBBR	•			
	0010								•	MOV							
	0011	BRA (OV)	BRA (C)	BRA (Z)	BRA (N)	BRA (LE)	BRA (LT)	BRA (LEU)	BRA	BRA (NOV)	BRA (NC)	BRA (NZ)	BRA (NN)	BRA (GT)	BRA (GE)	BRA (GTU)	_
	0100		•			ADD							ADDC	•			
	0101					SUB							SUBB				
	0110					AND							XOR				
	0111	IOR MOV															
6	1000	MOV															
23:2	1001									MOV							
dev	1010	BSET	BCLR	BTG	BTST	BTSTS	BTST	BTSS	BTSC	BSET	BCLR	BTG	BTST	BTSTS	BSW	BTSS	BTSC
Opcode<23:20>	1011	ADD ADDC	SUB SUBB	AND XOR	IOR MOV	ADD ADDC	SUB SUBB	AND XOR	IOR MOV	MUL.US MUL.UU	MUL.SS MUL.SU	TBLRDH TBLRDL	TBLWTH TBLWTL	MUL	SUB SUBB	MOV.D	MOV
	1100		MAC <sup>(1)</sup> MPY <sup>(1)</sup> MPY.N <sup>(1)</sup> MSC <sup>(1)</sup>		CLRAC <sup>(1)</sup>		MAC <sup>(1)</sup> MPY <sup>(1)</sup> MPY.N <sup>(1)</sup> MSC <sup>(1)</sup>		MOVSAC <sup>(1)</sup>	SFTAC <sup>(1)</sup>	ADD <sup>(1)</sup>	LAC <sup>(1)</sup>	ADD <sup>(1)</sup> NEG <sup>(1)</sup> SUB <sup>(1)</sup>	SAC <sup>(1)</sup>	SAC.R <sup>(1)</sup>	-	FF1L <sup>(1)</sup> FF1R <sup>(1)</sup>
	1101	SL	ASR LSR	RLC RLNC	RRC RRNC	SL	ASR LSR	RLC RLNC	RRC RRNC	DIV.S DIV.U	DIVF <sup>(2)</sup>	1	ı	1	SL	ASR LSR	FBCL
	1110	CP0	CP CPB	CP0	CP CPB	I	1	CPSGT CPSLT	CPSEQ CPSNE	INC INC2	DEC DEC2	COM NEG	CLR SETM	INC INC2	DEC DEC2	COM NEG	CLR SETM
Note	1111 2 1: T		EDA MA MP	)(1) AC <sup>(1)</sup> ,C <sup>(1)</sup> yY(1)	in dsPIC30F	_	_	_	_	PUSH	POP	LNK ULNK	SE ZE	DISI	DAW EXCH SWAP	CLRWDT PWRSAV POP.S PUSH.S RESET	NOPR

 $\begin{tabular}{ll} \textbf{Note} & \textbf{1:} & \textbf{This instruction is only available in dsPIC30F and dsPIC33F family devices}. \end{tabular}$ 

#### 6.2 INSTRUCTION SET SUMMARY TABLE

The complete 16-bit MCU and DSC device instruction set is summarized in Table 6-2. This table contains an alphabetized listing of the instruction set. It includes instruction assembly syntax, description, size (in 24-bit words), execution time (in instruction cycles), affected status bits and the page number in which the detailed description can be found. Table 1-2 identifies the symbols that are used in the Instruction Set Summary Table.

16-bit MCU and DSC Programmer's Reference Manual

Table 6-2: Instruction Set Summary Table

	Assembly Syntax Mnemonic, Operands	Description	Words	Cycles	OA <sup>(2)</sup>	OB <sup>(2)</sup>	SA <sup>(1,2)</sup>	SB <sup>(1,2)</sup>	OAB <sup>(2)</sup>	SAB <sup>(1,2)</sup>	DC	N	ov	z	С	Page Number
ADD	f {,WREG}	Destination = f + WREG	1	1		_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-89
ADD	#lit10,Wn	Wn = lit10 + Wn	1	1	_	_	_	_	_	_	Û	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-90
ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	_	_	_	_	_	_	Û	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	5-91
ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	₿	5-93
ADD	Acc <sup>(2)</sup>	Add accumulators	1	1	<b>Û</b>	Û	仓	⇧	<b>Û</b>	①	_	_	_	_	_	5-95
ADD	Ws,#Slit4,Acc	16-bit signed add to accumulator	1	1	<b>Û</b>	<b>Û</b>	û	û	<b>Û</b>	①	_	_	_	_	_	5-96
ADDC	f {,WREG}	Destination = f + WREG + (C)	1	1	_	<u> </u>	_	_	<u> </u>	_	Û	<b>Û</b>	û	Û	Û	5-98
ADDC	#lit10,Wn	Wn = lit10 + Wn + (C)	1	1	_	_	_	_	_	_	Û	<b>Û</b>	<b>Û</b>	Û	<b>Û</b>	5-99
ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	<b>\$</b>	5-100
ADDC	Wb, Ws, Wd	Wd = Wb + Ws + (C)	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	<b>Û</b>	5-102
AND	f {,WREG}	Destination = f .AND. WREG	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	ĵ;	Ť.	5-104
AND	#lit10,Wn	Wn = lit10 .AND. Wn	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	<u> </u>	5-105
AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-106
AND	Wb, Ws, Wd	Wd = Wb .AND. Ws	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	ĵ	_	5-107
ASR	f {,WREG}	Destination = arithmetic right shift f	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	₿	5-109
ASR	Ws, Wd	Wd = arithmetic right shift Ws	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	<b>\$</b>	5-111
ASR	Wb,#lit4,Wnd	Wnd = arithmetic right shift Wb by lit4	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	ĵ;	Ť.	5-113
ASR	Wb, Wns, Wnd	Wnd = arithmetic right shift Wb by Wns	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	<u> </u>	5-114
BCLR	f,#bit4	Bit clear f	1	1	_	_	_	_	_	_	_	_	_	_	_	5-115
BCLR	Ws,#bit4	Bit clear Ws	1	1	_	_	_	_	_	_	_	_	_	_	_	5-116
BRA	Expr	Branch unconditionally	1	2	_	_	_	_	_	_	_	_	_	_	_	5-117
BRA	Wn	Computed branch	1	2	_	_	_	_	_	_	_	_	_	_	_	5-118
BRA	C,Expr	Branch if Carry	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-119
BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-121
BRA	GEU, Expr	Branch if Carry	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-122
BRA	GT,Expr	Branch if greater than	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-123
BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-124

Legend: \$\psi\$ set or cleared; \$\psi\$ may be cleared, but never set; \$\psi\$ may be set, but never cleared; '1' always set; '0' always cleared; \quad - unchanged

Note 1: SA, SB and SAB are only modified if the corresponding saturation is enabled, otherwise unchanged.

<sup>2:</sup> This instruction/operand is only available in dsPIC30F and dsPIC33F devices.

**Instruction Set Summary Table (Continued) Table 6-2:** 

	Assembly Syntax Mnemonic, Operands	Description	Words	Cycles	OA <sup>(2)</sup>	OB <sup>(2)</sup>	SA <sup>(1,2)</sup>	SB <sup>(1,2)</sup>	OAB <sup>(2)</sup>	SAB <sup>(1,2)</sup>	DC	N	ov	z	С	Page Number
BRA	LE,Expr	Branch if less than or equal	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-125
BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-126
BRA	LT,Expr	Branch if less than	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-127
BRA	LTU, Expr	Branch if not Carry	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-128
BRA	N, Expr	Branch if Negative	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-129
BRA	NC, Expr	Branch if not Carry	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-130
BRA	NN,Expr	Branch if not Negative	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-131
BRA	NOV, Expr	Branch if not Overflow	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-132
BRA	NZ,Expr	Branch if not Zero	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-133
BRA	OA, Expr <sup>(2)</sup>	Branch if Accumulator A overflow	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-134
BRA	OB, Expr <sup>(2)</sup>	Branch if Accumulator B overflow	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-135
BRA	OV,Expr	Branch if Overflow	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-136
BRA	SA, Expr <sup>(2)</sup>	Branch if Accumulator A saturated	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-137
BRA	SB, Expr <sup>(2)</sup>	Branch if Accumulator B saturated	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-138
BRA	Z,Expr	Branch if Zero	1	1 (2)	_	_	_	_	_	_	_	_	_	_	_	5-139
BSET	f,#bit4	Bit set f	1	1	_	_	_	_	_	_	_	_	_	_	_	5-140
BSET	Ws,#bit4	Bit set Ws	1	1	_	_	_	_	_	_	_	_	_	_	_	5-141
BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	_	_	_	_	_	_	_	_	_	_	_	5-142
BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	_	_	_	_	_	_	_	_	_	_	_	5-142
BTG	f,#bit4	Bit toggle f	1	1	_	_	_	_	_	_	_	_	_	_	_	5-144
BTG	Ws,#bit4	Bit toggle Ws	1	1	_	_	_	_	_	_	_	_	_	_	_	5-145
BTSC	f,#bit4	Bit test f, skip if clear	1	1 (2 or 3)	_	_	_	_	_	_	_	_	_	_	_	5-146
BTSC	Ws,#bit4	Bit test Ws, skip if clear	1	1 (2 or 3)	_	_	_	_	_	_	_	_	_		_	5-148
BTSS	f,#bit4	Bit test f, skip if set	1	1 (2 or 3)	_	_	_	_	_	_	_	_	_	_	_	5-150
BTSS	Ws,#bit4	Bit test Ws, skip if set	1	1 (2 or 3)	_	_	_	_	_	_	_	_	_		_	5-151
BTST	f,#bit4	Bit test f	1	1	_	_	_	_	_	_	_	_	_	ĵ;	<b> </b>	5-153
BTST.C	Ws,#bit4	Bit test Ws to C	1	1	_	_	_	_	_	_	_	_	_	_	Û	5-154
BTST.Z	Ws,#bit4	Bit test Ws to Z	1	1	_	_	_	_	_	_	_	_	_	Û	_	5-154
BTST.C	Ws,Wb	Bit test Ws <wb> to C</wb>	1	1	_	_	_	_	_	_	_	_	_	_	Û	5-155
BTST.Z	Ws,Wb	Bit test Ws <wb> to Z</wb>	1	1	_	_	_	_			_	_	_	<b>Û</b>	_	5-155
BTSTS	f,#bit4	Bit test then set f	1	1	_	_	_	_	_	_	_	_	_	<b>Û</b>	_	5-157
BTSTS.C	Ws,#bit4	Bit test Ws to C then set	1	1	_	_	_	_	_	_	_	_	_	_	Û	5-158

\$\psi\$ set or cleared; \$\psi\$ may be cleared, but never set; \$\partial may\$ be set, but never cleared; '1' always set; '0' always cleared; — unchanged SA, SB and SAB are only modified if the corresponding saturation is enabled, otherwise unchanged.

Note 1:

<sup>2:</sup> This instruction/operand is only available in dsPIC30F and dsPIC33F devices.

© 2009 Microchip Technology Inc.

**Table 6-2: Instruction Set Summary Table (Continued)** 

	Assembly Syntax Mnemonic, Operands	Description	Words	Cycles	OA <sup>(2)</sup>	OB <sup>(2)</sup>	SA <sup>(1,2)</sup>	SB <sup>(1,2)</sup>	OAB <sup>(2)</sup>	SAB <sup>(1,2)</sup>	DC	N	ov	z	С	Page Number
BTSTS.Z	Ws,#bit4	Bit test Ws to Z then set	1	1	_	_	_	_	_	_	_	_	_	<b>Û</b>	_	5-158
CALL	Expr	Call subroutine	2	2	_	_	_	_	_	_	_	_	_	_	_	5-159
CALL	Wn	Call indirect subroutine	1	2	_	_	_	_	_	_	_		_	_	_	5-161
CLR	f	f = 0x0000	1	1	_	_	_	_	_	_	-	_	_	-	_	5-163
CLR	WREG	WREG = 0x0000	1	1	_	_	_	_	_	_	_	_	_	_	_	5-163
CLR	Wd	Wd = 0	1	1	_	_	_	_	_	_	_	_	_	_	_	5-164
CLR	Acc, Wx, Wxd, Wy, Wyd, AWB <sup>(2)</sup>	Clear accumulator	1	1	0	0	0	0	0	0	_	_	_	_	_	5-165
CLRWDT		Clear Watchdog Timer	1	1	_	_	_	_	_	_	_	_	_	_	_	5-167
COM	f {,WREG}	Destination = f	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-168
COM	Ws,Wd	Wd = Ws	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-169
CP	f	Compare (f – WREG)	1	1	_	_	_	_	_	_	Û	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-170
CP	Wb,#lit5	Compare (Wb – lit5)	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-171
CP	Wb, Ws	Compare (Wb – Ws)	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-172
CP0	f	Compare (f – 0x0000)	1	1	_	_	_	_	_	_	1	<b>Û</b>	<b>Û</b>	<b>Û</b>	1	5-173
CP0	Ws	Compare (Ws – 0x0000)	1	1	_	_	_	_	_	_	1	<b>Û</b>	<b>Û</b>	<b>Û</b>	1	5-174
CPB	f	Compare with borrow (f – WREG – $\overline{C}$ )	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	<b>Û</b>	5-175
CPB	Wb,#lit5	Compare with borrow (Wb – lit5 – $\overline{C}$ )	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	<b>Û</b>	5-176
CPB	Wb, Ws	Compare with borrow (Wb – Ws – C)	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	ŷ	5-177
CPSEQ	Wb, Wn	Compare (Wb with Wn), skip if =	1	1 (2 or 3)	_	_	_	_	_	_	_	_	_	_	_	5-179
CPSGT	Wb, Wn	Signed Compare (Wb with Wn), skip if >	1	1 (2 or 3)	_	_	_	_	_	_	_	_	_	_	_	5-180
CPSLT	Wb, Wn	Signed Compare (Wb with Wn), skip if <	1	1 (2 or 3)	_	_	_	_	_	_	_	_	_	_	_	5-181
CPSNE	Wb, Wn	Signed Compare (Wb with Wn), skip if ≠	1	1 (2 or 3)	_	_	-	_	_	_	_	_	_	_	_	5-182
DAW.B	Wn	Wn = decimal adjust Wn	1	1	_	_	_	_	_	_	_	_	_	_	<b>Û</b>	5-183
DEC	f {,WREG}	Destination = f – 1	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-184
DEC	Ws,Wd	Wd = Ws - 1	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-185
DEC2	f {,WREG}	Destination = f – 2	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-186
DEC2	Ws,Wd	Wd = Ws - 2	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-187
DISI	#lit14	Disable interrupts for lit14 instruction cycles	1	1	_	_	_	_	_	_	_	_	_	_	_	5-188
DIV.S	Wm, Wn	Signed 16/16-bit integer divide	1	18	_	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-189
DIV.SD	Wm, Wn	Signed 32/16-bit integer divide	1	18	_	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-189

💲 set or cleared; 🖟 may be cleared, but never set; 🗈 may be set, but never cleared; '1' always set; '0' always cleared; — unchanged

Note 1: SA, SB and SAB are only modified if the corresponding saturation is enabled, otherwise unchanged.

This instruction/operand is only available in dsPIC30F and dsPIC33F devices.

Table 6-2: Instruction Set Summary Table (Continued)

	Assembly Syntax Mnemonic, Operands	Description	Words	Cycles	OA <sup>(2)</sup>	OB <sup>(2)</sup>	SA <sup>(1,2)</sup>	SB <sup>(1,2)</sup>	OAB <sup>(2)</sup>	SAB <sup>(1,2)</sup>	DC	N	ov	z	С	Page Number
DIV.U	Wm, Wn	Unsigned 16/16-bit integer divide	1	18	_	_	_	_	_	_	_	0	0	<b>\$</b>	<b>\$</b>	5-191
DIV.UD	Wm, Wn	Unsigned 32/16-bit integer divide	1	18	_	_	_	_	_	_	_	0	<b>Û</b>	<b>\$</b>	<b>Û</b>	5-191
DIVF	<sub>Wm</sub> , <sub>Wn</sub> (2)	Signed 16/16-bit fractional divide	1	18	_	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	Û	<b>Û</b>	5-193
DO	#lit14, Expr <sup>(2)</sup>	Do code to PC + Expr, (lit14 + 1) times	2	2	_	_	_	_	_	_	_	_	_	_	_	5-195
DO	Wn, Expr <sup>(2)</sup>	Do code to PC + Expr, (Wn + 1) times	2	2	_	_	_	_	_	_	_	_	_	_	_	5-197
ED	Wm*Wm,Acc,Wx,Wy,Wxd <sup>(2)</sup>	Euclidean distance (no accumulate)	1	1	<b>Û</b>	\$	仓	仓	<b>\$</b>	Û	_	_		_	_	5-199
EDAC	Wm*Wm,Acc,Wx,Wy,Wxd <sup>(2)</sup>	Euclidean distance	1	1	<b>Û</b>	<b>Û</b>	Û	仓	<b>\$</b>	①	_	_	_	_	_	5-201
EXCH	Wns, Wnd	Swap Wns and Wnd	1	1	_	_	_	_	_	_	_	_	_	_	_	5-203
FBCL	Ws, Wnd	Find bit change from left (MSb) side	1	1	_	_	_	_	_	_	_	_	_	_	<b>Û</b>	5-204
FF1L	Ws, Wnd	Find first one from left (MSb) side	1	1	_	_	_	_	_	_	_	_	_	_	<b>Û</b>	5-206
FF1R	Ws, Wnd	Find first one from right (LSb) side	1	1	_	_	_	_	_	_	_	_	_	_	<b>Û</b>	5-208
GOTO	Expr	Go to address	2	2	_	_	_	_	_	_	_	_	_	_	_	5-210
GOTO	Wn	Go to address indirectly	1	2	_	_	_	_	_	_	_	_	_	_	_	5-211
INC	f {,WREG}	Destination = f + 1	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	<b>Û</b>	5-212
INC	Ws,Wd	Wd = Ws + 1	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	<b>Û</b>	5-213
INC2	f {,WREG}	Destination = f + 2	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-214
INC2	Ws,Wd	Wd = Ws + 2	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-215
IOR	f {,WREG}	Destination = f .IOR. WREG	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	Û	_	5-216
IOR	#lit10,Wn	Wn = lit10 .IOR. Wn	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-217
IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	Û	_	5-218
IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	_	_	_	_	_	_	_	ŷ	_	<b>Û</b>	_	5-219
LAC	Ws,#Slit4, Acc <sup>(2)</sup>	Load accumulator	1	1	<b>Û</b>	<b>Û</b>	①	仓	<b>Û</b>	Û	_	_	_	_	_	5-221
LNK	#lit14	Link Frame Pointer	1	1	_	_	_	_	_	_	_	_	_	_	_	5-223
LSR	f {,WREG}	Destination = logical right shift f	1	1	_	_	_	_	_	_	_	0	_	<b>Û</b>	<b>Û</b>	5-224
LSR	Ws,Wd	Wd = logical right shift Ws	1	1	_	_	_	_	_	_	_	0	_	Û	<b>Û</b>	5-225
LSR	Wb,#lit4,Wnd	Wnd = logical right shift Wb by lit4	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-227
LSR	Wb, Wns, Wnd	Wnd = logical right shift Wb by Wns	1	1	_	_	_	_	_	_	_	Û	_	Û	_	5-228
MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB <sup>(2)</sup>	Multiply and accumulate	1	1	Û	<b>Û</b>	û	⇧	<b>Û</b>	①	_	_	_	_	_	5-229
MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd <sup>(2)</sup>	Square and accumulate	1	1	<b>Û</b>	<b>Û</b>	û	仓	<b>Û</b>	①	_	_	_	_	_	5-231
MOV	f {,WREG}	Move f to destination	1	1	Ė	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-233
MOV	WREG, f	Move WREG to f	1	1	_	_	_	_	_	_	_	_	_	_	_	5-234
MOV	f,Wnd	Move f to Wnd	1	1	_	_	_	_	_	_	_	_	_	_	_	5-235

Legend: 💲 set or cleared; 🖟 may be cleared, but never set; 🕆 may be set, but never cleared; '1' always set; '0' always cleared; — unchanged

Note 1: SA, SB and SAB are only modified if the corresponding saturation is enabled, otherwise unchanged.

<sup>2:</sup> This instruction/operand is only available in dsPIC30F and dsPIC33F devices.

Table 6-2: Instruction Set Summary Table (Continued)

	Assembly Syntax Mnemonic, Operands	Description	Words	Cycles	OA <sup>(2)</sup>	OB <sup>(2)</sup>	SA <sup>(1,2)</sup>	SB <sup>(1,2)</sup>	OAB <sup>(2)</sup>	SAB <sup>(1,2)</sup>	DC	N	ov	z	С	Page Number
MOV	Wns,f	Move Wns to f	1	1	_	_	_	_	_	_	_	_	_	_	_	5-236
MOV.B	#lit8,Wnd	Move 8-bit unsigned literal to Wnd	1	1	_	_	_	_	_	_	_	_	_	_	_	5-237
MOV	#lit16,Wnd	Move 16-bit literal to Wnd	1	1	_	_	_	_	_	_	_	_	_	_	_	5-238
MOV	[Ws+Slit10],Wnd	Move [Ws + Slit10] to Wnd	1	1	_	_	_	_	_	_	_	_	_	_	_	5-239
MOV	Wns, [Wd+Slit10]	Move Wns to [Wd + Slit10]	1	1	_	_	_	_	_	_	_	_	_	_	_	5-240
MOV	Ws,Wd	Move Ws to Wd	1	1	_	_	_	_	_	_	_	_	_	_	_	5-241
MOV.D	Wns, Wnd	Move double Wns to Wnd:Wnd + 1	1	2	_	_	_	_	_	-	_	_	_	-	-	5-243
MOV.D	Wns, Wnd	Move double Wns:Wns + 1 to Wnd	1	2	_	_	_	_	_	_	_	_	_	_	_	5-243
MOVSAC	Acc, Wx, Wxd, Wy, Wyd, AWB <sup>(2)</sup>	Move [Wx] to Wxd, and [Wy] to Wyd	1	1	_	_	_	_	_	-	_	_	_	-	-	5-245
MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd <sup>(2)</sup>	Multiply Wn by Wm to accumulator	1	1	<b>Û</b>	<b>Û</b>	Û	仓	<b>Û</b>	仓	_	_	_	_	_	5-247
MPY	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd <sup>(2)</sup>	Square to accumulator	1	1	<b>Û</b>	₿	仓	仓	₿	Û	_	_	_	_	_	5-249
MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd <sup>(2)</sup>	-(Multiply Wn by Wm) to accumulator	1	1	0	0	_	_	0	_	_	_	_	_	_	5-251
MSC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB <sup>(2)</sup>	Multiply and subtract from accumulator	1	1	<b>Û</b>	<b>Û</b>	Û	仓	<b>Û</b>	仓	_	_	_	_	_	5-253
MUL	f	W3:W2 = f * WREG	1	1	_	_	_	_	_	_	_	_	_	_	_	5-255
MUL.SS	Wb, Ws, Wnd	{Wnd + 1,Wnd} = signed(Wb) * signed(Ws)	1	1	_	_	_	_	_	_	_	_	_	_	_	5-256
MUL.SU	Wb,#lit5,Wnd	{Wnd + 1,Wnd} = signed(Wb) * unsigned(lit5)	1	1	_	_	_	_	_	_	_	_	_	_	_	5-258
MUL.SU	Wb, Ws, Wnd	{Wnd + 1,Wnd} = signed(Wb) * unsigned(Ws)	1	1	_	_	_	_	_	_	_	_	_	_	_	5-260
MUL.US	Wb, Ws, Wnd	{Wnd + 1,Wnd} = unsigned(Wb) * signed(Ws)	1	1	_	_	_	_	_	_	_	_	_	_	_	5-262
MUL.UU	Wb,#lit5,Wnd	{Wnd + 1,Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	_	_	_	_	_	_	_	_	_	_	_	5-264
MUL.UU	Wb, Ws, Wnd	{Wnd + 1,Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	_	_	_	_	_	_	_	_	_	_	_	5-265
NEG	f {,WREG}	Destination = <del>f</del> + 1	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-267
NEG	Ws,Wd	Wd = Ws + 1	1	1	_	_	_	_	_	_	Û	Û	Û	<b>Û</b>	<b>Û</b>	5-268
NEG	Acc <sup>(2)</sup>	Negate accumulator	1	1	Û	<b>Û</b>	仓	仓	Û	仓	_	_	_	_	_	5-269
NOP		No operation	1	1	_	_	_	_	_	_	_	_	_	_	_	5-270
NOPR		No operation	1	1	_	_	_	_	_	_	_	_	_	_	_	5-271
POP	f	POP TOS to f	1	1	_	_	_	_	_	_	_	_	_	_	_	5-272
POP	Wd	POP TOS to Wd	1	1	_	_	_	_	_	_	_	_	_	_	_	5-273
POP.D	Wnd	POP double from TOS to Wnd:Wnd + 1	1	2	_	_	_	_	_	_	_	_	_	-	_	5-274
POP.S		POP shadow registers	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-275
PUSH	f	PUSH f to TOS	1	1	_	_	_	_	_	_	_	_	_	_	_	5-276
PUSH	Ws	PUSH Ws to TOS	1	1	_	_	_	_	_	_	_	_	_	_	_	5-277
PUSH.D	Wns	PUSH double Wns:Wns + 1 to TOS	1	2	_	_	_	_	_	_	_	_	_	-		5-278
PUSH.S		PUSH shadow registers	1	1	_	_	_	_	_	_	_	_	_	_	_	5-279
PWRSAV	#lit1	Enter Power-saving mode	1	1	_	_	_	_	_	_	_	_	_	_	_	5-280
RCALL	Expr	Relative call	1	2	_	_	_	_	_	_			_			5-281

**Legend:** ♦ set or cleared; ♦ may be cleared, but never set; ♦ may be set, but never cleared; '1' always set; '0' always cleared; — unchanged

Note 1: SA, SB and SAB are only modified if the corresponding saturation is enabled, otherwise unchanged.

This instruction/operand is only available in dsPIC30F and dsPIC33F devices.

Table 6-2: Instruction Set Summary Table (Continued)

	Assembly Syntax Mnemonic, Operands	Description	Words	Cycles	OA <sup>(2)</sup>	OB <sup>(2)</sup>	SA <sup>(1,2)</sup>	SB <sup>(1,2)</sup>	OAB <sup>(2)</sup>	SAB <sup>(1,2)</sup>	DC	N	ov	z	С	Page Number
RCALL	Wn	Computed call	1	2	_	-	_	_	_	_	_	_	_	_	_	5-283
REPEAT	#lit14	Repeat next instruction (lit14 + 1) times	1	1	_	_	_	_	_	_	_	_	_	_	_	5-285
REPEAT	Wn	Repeat next instruction (Wn + 1) times	1	1	_	_	_	_	_	_	_	_	_	_	_	5-286
RESET		Software device Reset	1	1	_	_	_	_	_	_	_	_	_	_	_	5-288
RETFIE		Return from interrupt enable	1	3 (2)	_	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-290
RETLW	#lit10,Wn	Return with lit10 in Wn	1	3 (2)	_	_	_	_	_	_	_	_	_	_	_	5-291
RETURN		Return from subroutine	1	3 (2)	_	_	_	_	_	_	_	_	_	_	_	5-292
RLC	f {,WREG}	Destination = rotate left through Carry f	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	1)	<b>Û</b>	5-293
RLC	Ws,Wd	Wd = rotate left through Carry Ws	1	1	_	_	_	_	_	_	_	Û	_	<b>Û</b>	<b>Û</b>	5-294
RLNC	f {,WREG}	Destination = rotate left (no Carry) f	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-296
RLNC	Ws,Wd	Wd = rotate left (no Carry) Ws	1	1	_	_	_	_	_	_	_	₿	_	<b>Û</b>	_	5-297
RRC	f {,WREG}	Destination = rotate right through Carry f	1	1	_	_	_	_	_	_	_	₿	_	<b>Û</b>	<b>Û</b>	5-299
RRC	Ws,Wd	Wd = rotate right through Carry Ws	1	1	_	_	_	_	_	_	_	Û	_	Û	Û	5-300
RRNC	f {,WREG}	Destination = rotate right (no Carry) f	1	1	_	_	_	_	_	_	_	Û	_	Û	_	5-302
RRNC	Ws,Wd	Wd = rotate right (no Carry) Ws	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-303
SAC	Acc,#Slit4,Wd <sup>(2)</sup>	Store accumulator	1	1	_	_	_	_	_	_	_	_	_	_	_	5-305
SAC.R	Acc,#Slit4,Wd <sup>(2)</sup>	Store rounded Accumulator	1	1	_	_	_	_	_	_	_	_	_	_	_	5-307
SE	Ws, Wd	Wd = sign-extended Ws	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	<b>Û</b>	5-309
SETM	f	f = 0xFFFF	1	1	_	_	_	_	_	_	_	_	_	_	_	5-310
SETM	WREG	WREG = 0xFFFF	1	1	_	_	_	_	_	_	_	_	_	_	_	5-310
SETM	Ws	Ws = 0xFFFF	1	1	_	_	_	_	_	_	_	_	_	_	_	5-311
SFTAC	Acc,#Slit6 <sup>(2)</sup>	Arithmetic shift accumulator by Slit6	1	1	<b>Û</b>	<b>Û</b>	仓	仓	<b>\$</b>	û	_	_	-	_	_	5-312
SFTAC	Acc, Wb <sup>(2)</sup>	Arithmetic shift accumulator by (Wb)	1	1	<b>Û</b>	<b>Û</b>	仓	仓	<b>Û</b>	①	_	_	_	_	_	5-313
SL	f {,WREG}	Destination = arithmetic left shift f	1	1	_	_	_	_	_	_	_	Û	_	<b>Û</b>	<b>Û</b>	5-314
SL	Ws,Wd	Wd = arithmetic left shift Ws	1	1	_	_	_	_	_	_	_	Û	_	<b>Û</b>	<b>Û</b>	5-315
SL	Wb,#lit4,Wnd	Wnd = left shift Wb by lit4	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-317
SL	Wb, Wns, Wnd	Wnd = left shift Wb by Wns	1	1	_	_	_	_	_	_	_	₿	_	<b>Û</b>	_	5-318
SUB	f {,WREG}	Destination = f – WREG	1	1	_	_	_	_	_	_	<b>Û</b>	₿	<b>Û</b>	<b>\$</b>	<b>\$</b>	5-319
SUB	#lit10,Wn	Wn = Wn – lit10	1	1	_	_	_	_	_	_	<b>Û</b>	₿	<b>Û</b>	<b>\$</b>	<b>\$</b>	5-320
SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	_	_	_	_	_	_	<b>Û</b>	<b>\$</b>	<b>\$</b>	<b>\$</b>	<b>\$</b>	5-321
SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	_	_	_	_	_	_	<b>Û</b>	<b>\$</b>	<b>\$</b>	<b>\$</b>	<b>\$</b>	5-322
SUB	Acc(2)	Subtract accumulators	1	1	Û	Û	仓	仓	<b>Û</b>	①	_	_	_	_	_	5-324

Legend: 💲 set or cleared; 🖟 may be cleared, but never set; 🕆 may be set, but never cleared; '¹' always set; '0' always cleared; — unchanged

Note 1: SA, SB and SAB are only modified if the corresponding saturation is enabled, otherwise unchanged.

<sup>2:</sup> This instruction/operand is only available in dsPIC30F and dsPIC33F devices.

Table 6-2: Instruction Set Summary Table (Continued)

	Assembly Syntax Mnemonic, Operands	Description	Words	Cycles	OA <sup>(2)</sup>	OB <sup>(2)</sup>	SA <sup>(1,2)</sup>	SB <sup>(1,2)</sup>	OAB <sup>(2)</sup>	SAB <sup>(1,2)</sup>	DC	N	ov	z	С	Page Number
SUBB	f {,WREG}	Destination = f – WREG – (C)	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	<b>Û</b>	5-325
SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	_	_	_	_	_	_	<b>Û</b>	Û	Û	Û	Û	5-326
SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	_	_	_	_	_	_	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	<b>Û</b>	5-327
SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	_	_	_	_	_	_	<b>Û</b>	Û	Û	Û	Û	5-329
SUBBR	f {,WREG}	Destination = WREG – f – $(\overline{C})$	1	1	_	_	_	_	_	_	Û	Û	<b>Û</b>	Û	Û	5-331
SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	_	_	_	_	_	_	<b>Û</b>	Û	Û	Û	Û	5-332
SUBBR	Wb, Ws, Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	_	_	_	_	_	_	Û	<b>Û</b>	<b>Û</b>	Û	Û	5-334
SUBR	f {,WREG}	Destination = WREG - f	1	1	_	_	_	_	_	_	<b>Û</b>	₿	<b>Û</b>	<b>Û</b>	<b>Û</b>	5-336
SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	_	_	_	_	_	_	Û	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	5-337
SUBR	Wb, Ws, Wd	Wd = Ws – Wb	1	1	_	_	_	_	_	_	Û	<b>Û</b>	<b>Û</b>	<b>Û</b>	Û	5-338
SWAP	Wn	Wn = byte or nibble swap Wn	1	1	_	_	_	_	_	_	_	_	_	_	_	5-340
TBLRDH	Ws,Wd	Read high program word to Wd	1	2	_	_	_	_	_	_	_	_	_	_	_	5-341
TBLRDL	Ws,Wd	Read low program word to Wd	1	2	_	_	_	_	_	_	_	_	_	_	_	5-343
TBLWTH	Ws,Wd	Write Ws to high program word	1	2	_	_	_	_	_	_	_	_	_	_	_	5-345
TBLWTL	Ws,Wd	Write Ws to low program word	1	2	_	_	_	_	_	_	_	_	_	_	_	5-347
ULNK		Unlink Frame Pointer	1	1	_	_	_	_	_	_	_	_	_	_	_	5-349
XOR	f {,WREG}	Destination = f .XOR. WREG	1	1	_	_	_	_	_	_	_	Û	_	<b>Û</b>	_	5-350
XOR	#lit10,Wn	Wn = lit10 .XOR. Wn	1	1	_	_	_	_	_	_	_	<b>Û</b>	_	<b>Û</b>	_	5-351
XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	_	_	_	_	_	_	_	ĵ;	_	<b>Û</b>	_	5-352
XOR	Wb, Ws, Wd	Wd = Wb .XOR. Ws	1	1	_	_	_	_	_	_	_	ĵ;	_	<b>Û</b>	_	5-353
ZE	Ws, Wnd	Wnd = zero-extended Ws	1	1	_	_	_	_	_	_	_	0	_	<b>Û</b>	1	5-355

Legend: \$\psi\$ set or cleared; \$\psi\$ may be cleared, but never set; \$\psi\$ may be set, but never cleared; '1' always set; '0' always cleared; — unchanged

Note 1: SA, SB and SAB are only modified if the corresponding saturation is enabled, otherwise unchanged.

2: This instruction/operand is only available in dsPIC30F and dsPIC33F devices.

## 6.3 REVISION HISTORY

## **Revision A**

This is the initial released version of this document.

### **Revision B**

This revision incorporates all known errata at the time of this document update.

# Revision C (February 2008)

This revision includes the following corrections and updates:

- · Instruction Updates:
  - Updated BRA Instruction (see "BRA")
  - Updated DIVF Instruction (see "DIVF")
  - Updated DO Instruction (see "DO")
  - Updated SUB instruction (see "SUB")

### **Revision D (November 2009)**

This revision includes the following corrections and updates:

- Document renamed from dsPIC30F/33F Programmer's Reference Manual to 16-bit MCU and DSC Programmer's Reference Manual
- Document has been completely redesigned to accommodate all current 16-bit families: dsPIC30F, dsPIC33F, PIC24F and PIC24H

16-bit MCU and DSC Programmer's Reference Manual										
NOTES:										

# **INDEX**

A		Implied Frame and Stack Pointer	
Accumulator A, Accumulator B	18	Instruction Bit Map	
Accumulator Access		Instruction Description Example	
Accumulator Usage		Instruction Descriptions	
Addressing Modes for Wd Destination Register		ADD (16-bit Signed Add to Accumulator)	
Addressing Modes for Ws Source Register		ADD (Add Accumulators)	
Assigned Working Register Usage		ADD (Add f to WREG)	
7 looighed Tronking Regioter Codgo	01	ADD (Add Literal to Wn)	
В		ADD (Add Wb to Short Literal)	
	- 4	ADD (Add Wb to Ws)	
Byte Operations	54	ADDC (Add f to WREG with Carry)	
С		ADDC (Add Literal to Wn with Carry)	
		ADDC (Add Wb to Short Literal with Carry)	
Code Examples		ADDC (Add Wb to Ws with Carry)	
'Z' Status bit Operation for 32-bit Addition		AND (AND Literal and Wdd)	
Base MAC Syntax		AND (AND Mr. and Chart Literal)	
File Register Addressing		AND (AND Wb and Short Literal)	
File Register Addressing and WREG		AND (AND Wb and Ws)	
Frame Pointer Usage		ASR (Arithmetic Shift Right by Short Literal)	
Illegal Word Move Operations		ASR (Arithmetic Shift Right by Wns)	
Immediate Addressing		ASR (Arithmetic Shift Right f)	
Indirect Addressing with Effective Address Update	45	ASR (Arithmetic Shift Right Ws)	
Indirect Addressing with Register Offset		BCLR (Bit Clear in Ws)	
Legal Word Move Operations	57	BCLR.B (Bit Clear f)	
MAC Accumulator WB Syntax		BRA (Branch Unconditionally)	
MAC Prefetch Syntax		BRA (Computed Branch)	
Move with Literal Offset Instructions	46	BRA C (Branch if Carry)	
MSC Instruction with Two Prefetches and Accumu	ılator	BRA GE (Branch if Signed Greater Than or Equal)	
Write Back	77	BRA GEU (Branch if Unsigned Greater Than or Equ	ual).
Normalizing with FBCL	81	122	
Register Direct Addressing	44	BRA GT (Branch if Signed Greater Than)	
Sample Byte Math Operations	55	BRA GTU (Branch if Unsigned Greater Than)	
Sample Byte Move Operations	54	BRA LE (Branch if Signed Less Than or Equal)	
Scaling with FBCL	80	BRA LEU (Branch if Unsigned Less Than or Equal)	
Stack Pointer Usage	61	BRA LT (Branch if Signed Less Than)	
Unsigned f and WREG Multiply (Legacy MULWF In		BRA LTU (Branch if Not Carry)	
tion)	69	BRA LTU (Branch if Unsigned Less Than)	
Using 10-bit Literals for Byte Operands	59	BRA N (Branch if Negative)	
Using the Default Working Register WREG	68	BRA NN (Branch if Not Negative)	
Conditional Branch Instructions	65	BRA NOV (Branch if Not Overflow)	
Core Control Register	21	BRA NZ (Branch if Not Zero)	
		BRA OA (Branch if Overflow Accumulator A)	
D		BRA OB (Branch if Overflow Accumulator B)	
Data Addressing Mode Tree	49	BRA OV (Branch if Overflow)	
Data Addressing Modes		BRA SA (Branch if Saturation Accumulator A)	
DCOUNT Register		BRA SB (Branch if Saturation Accumulator B)	
Default Working Register (WREG)		BRA Z (Branch if Zero)	
Development Support		BSET (Bit Set f)	
DOEND Register		BSET (Bit Set in Ws)	
DOSTART Register		BSW (Bit Write in Ws)	
DSP Accumulator Instructions		BTG (Bit Toggle f)	
DSP Data Formats		BTG (Bit Toggle in Ws)	
DSP MAC Indirect Addressing Modes		BTSC (Bit Test f, Skip if Clear)	
DSP MAC Instructions		BTSC (Bit Test Ws, Skip if Clear)	
dsPIC30F/33F Overview		BTSS (Bit Test f, Skip if Set)	
usricsol /ssi Overview	12	BTSS (Bit Test Ws, Skip if Set)	
F		BTST (Bit Test f)	
		BTST (Bit Test in Ws)	
File Register Addressing	42	BTSTS (Bit Test/Set f)	
		BTSTS (Bit Test/Set in Ws)	
I		CALL (Call Indirect Subroutine)	
Immediate Addressing	48	CALL (Call Subroutine)	
Operands in the Instruction Set		CLR (Clear Accumulator, Prefetch Operands)	
Implied DSP Operands		CLR (Clear f or WREG)	
		CLR (Clear Wd)	. 164

CLRWDT (Clear Watchdog Timer)16	67	MOVSAC (Prefetch Operands and Store Accumulate	or).
COM (Complement f)16	68	245	
COM (Complement Ws)16	69	MPY (Multiply Wm by Wn to Accumulator)	247
CP (Compare f with WREG, Set Status Flags) 17	70	MPY (Square to Accumulator)	249
CP (Compare Wb with lit5, Set Status Flags) 17	71	MPY.N (Multiply -Wm by Wn to Accumulator)	251
CP (Compare Wb with Ws, Set Status Flags) 17	72	MSC (Multiply and Subtract from Accumulator)	253
CP0 (Compare f with 0x0, Set Status Flags) 17	73	MUL (Integer Unsigned Multiply f and WREG)	255
CP0 (Compare Ws with 0x0, Set Status Flags) 17	74	MUL.SS (Integer 16x16-bit Signed Multiply)	256
CPB (Compare f with WREG using Borrow, Set Status		MUL.SU (Integer 16x16-bit Signed-Unsigned Multiply	
Flags)17		260	,
CPB (Compare Wb with lit5 using Borrow, Set Status		MUL.SU (Integer 16x16-bit Signed-Unsigned Short Li	iter
Flags)17		al Multiply)	
CPB (Compare Ws with Wb using Borrow, Set Status		MUL.US (Integer 16x16-bit Unsigned-Signed Multiply	
Flags)		262	, ,
CPSEQ (Compare Wb with Wn, Skip if Equal) 17		MUL.UU (Integer 16x16-bit Unsigned Multiply)	265
CPSGT (Signed Compare Wb with Wn, Skip if Greater		MUL.UU (Integer 16x16-bit Unsigned Short Literal Mi	
Than)		ply)	
CPSLT (Signed Compare Wb with Wn, Skip if Less		NEG (Negate Accumulator)	
Than)18		NEG (Negate f)	
CPSNE (Signed Compare Wb with Wn, Skip if Not		NEG (Negate Ws)	
Equal)18		NOP (No Operation)	
DAW.B (Decimal Adjust Wn)		NOPR (No Operation)	
DEC (Decrement f)		POP (Pop TOS to f)	
DEC (Decrement Ws)		POP (Pop TOS to Wd)	
DEC2 (Decrement f by 2)		POP.D (Double Pop TOS to Wnd/	210
DEC2 (Decrement Ws by 2)		Wnd+1)	27/
DISI (Disable Interrupts Temporarily)		POP.S (Pop Shadow Registers)	
DIV.S (Signed Integer Divide)18		PUSH (Push f to TOS)	
DIV.U (Unsigned Integer Divide)		PUSH (Push Ws to TOS)	
DIVF (Fractional Divide)		PUSH.D (Double Push Wns/	
DO (Initialize Hardware Loop Literal)		Wns+1 to TOS)	278
DO (Initialize Hardware Loop Wn)		PUSH.S (Push Shadow Registers)	
ED (Euclidean Distance, No Accumulate)		PWRSAV (Enter Power Saving Mode)	
EDAC (Euclidean Distance)		RCALL (Computed Relative Call)	
EXCH (Exchange Wns and Wnd)20		RCALL (Relative Call)	
FBCL (Find First Bit Change from Left)		REPEAT (Repeat Next Instruction 'lit14' Times)	
FF1L (Find First One from Left)20		REPEAT (Repeat Next Instruction Wn Times)	
FF1R (Find First One from Right)		RESET (Reset)	
GOTO (Unconditional Indirect Jump)21		RETFIE (Return from Interrupt)	
GOTO (Unconditional Jump)2		RETLW (Return with Literal in Wn)	291
INC (Increment f)2		RETURN (Return)	
INC (Increment Ws)2	13	RLC (Rotate Left f through Carry)	293
INC2 (Increment f by 2)2		RLC (Rotate Left Ws through Carry)	
INC2 (Increment Ws by 2)2	15	RLNC (Rotate Left f without Carry)	296
IOR (Inclusive OR f and WREG)21		RLNC (Rotate Left Ws without Carry)	297
IOR (Inclusive OR Literal and Wn)21	17	RRC (Rotate Right f through Carry)	299
IOR (Inclusive OR Wb and Short Literal)21	18	RRC (Rotate Right Ws through Carry)	300
IOR (Inclusive OR Wb and Ws)21	19	RRNC (Rotate Right f without Carry)	302
LAC (Load Accumulator)22	21	RRNC (Rotate Right Ws without Carry)	303
LNK (Allocate Stack Frame)	23	SAC (Store Accumulator)	305
LSR (Logical Shift Right by Short Literal)		SAC.R (Store Rounded Accumulator)	307
LSR (Logical Shift Right by Wns)22		SE (Sign-Extend Ws)	
LSR (Logical Shift Right f)22		SETM (Set f or WREG)	
LSR (Logical Shift Right Ws)22		SETM (Set Ws)	
MAC (Multiply and Accumulate)22		SFTAC (Arithmetic Shift Accumulator by Slit5)	
MAC (Square and Accumulate)23		SFTAC (Arithmetic Shift Accumulator by Wb)	
MOV (Move 16-bit Literal to Wn)		SL (Shift Left by Short Literal)	
MOV (Move f to Destination)23		SL (Shift Left by Wns)	
MOV (Move f to Wnd)		SL (Shift Left f)	
MOV (Move Wns to [Wd with offset])22		SL (Shift Left Ws)	
MOV (Move Wns to f)		SUB (Subtract Accumulators)	
MOV (Move WREG to f)		SUB (Subtract Literal from Wn)	
MOV (Move Ws to Wd)24		SUB (Subtract Short Literal from Wb)	
MOV (Move Ws with offset to Wnd)		SUB (Subtract WREG from f)	
MOV.B (Move 8-bit Literal to Wnd)		SUB (Subtract Ws from Wb)	
MOV.D (Double-Word Move from Source to Wnd)24		SUBB (Subtract We from Literal from Wb with Borrow)	
		SUBB (Subtract Wn from Literal with Borrow)	326

CURR (C. L. LIMPEO LO LUC C	
SUBB (Subtract WREG and Carry bit from f)	325
SUBB (Subtract Ws from Wb with Borrow)	329
SUBBR (Subtract f from WREG with Borrow)	
SUBBR (Subtract Wb from Short Literal with B	
332	,
SUBBR (Subtract Wb from Ws with Borrow)	334
SUBR (Subtract f from WREG)	
SUBR (Subtract Wb from Short Literal)	
SUBR (Subtract Wb from Ws)	
SWAP (Byte or Nibble Swap Wn)	
TBLRDH (Table Read High)	
TBLRDL (Table Read Low)	
TBLWTH (Table Write High)	345
TBLWTL (Table Write Low)	
ULNK (De-allocate Stack Frame)	
XOR (Exclusive OR f and WREG)	
XOR (Exclusive OR Literal and Wn)	
XOR (Exclusive OR Wb and Short Literal)	
XOR (Exclusive OR Wb and Ws)	
ZE (Zero-Extend Wn)	355
Instruction Encoding Field Descriptors Introduction.	84
Instruction Set Overview	30
Bit Instructions	36
Compare/Skip Instructions	37
Control Instructions	
DSP Instructions	
dsPIC30F/33F Instruction Groups	
Logic Instructions	
Math Instructions	
Move Instructions	
Program Flow Instructions	
Rotate/Shift Instructions	
Shadow/Stack Instructions	
SHAUOW/Stack Histructions	
Instruction Set Summary Table	360
Instruction Set Summary TableInstruction Set Symbols	360 8
Instruction Set Summary Table	
Instruction Set Summary Table	
Instruction Set Summary Table	360 8 8 8
Instruction Set Summary Table	360 8 8 8 8
Instruction Set Summary Table	360 8 8 8 8
Instruction Set Summary Table	360 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)  [text]  {}  {label:}  #text <n:m> Acc</n:m>	360 8 8 8 8 8 8
Instruction Set Summary Table	360 8 8 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)  [text]  {}  {label:}  #text <n:m>  Acc  AWB  bit4</n:m>	360 8 8 8 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)	360 8 8 8 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)	360 8 8 8 8 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)	360 8 8 8 8 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)	360 8 8 8 8 8 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)	360 8 8 8 8 8 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)	360 8 8 8 8 8 8 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)	360888888888888888
Instruction Set Summary Table	360 8 8 8 8 8 8 8 8 8 8 8 8 8
Instruction Set Summary Table Instruction Set Symbols  (text)	
Instruction Set Summary Table	360888888888888888888888888888
Instruction Set Summary Table	3608888888888888888888888888888888
Instruction Set Summary Table	360888888888888888888888888888888
Instruction Set Summary Table	36088888888888888888888888888888888
Instruction Set Summary Table	36088888888888888888888888888888888
Instruction Set Summary Table	36088
Instruction Set Summary Table	36088
Instruction Set Summary Table	360888
Instruction Set Summary Table	36088
Instruction Set Symbols	36088
Instruction Set Summary Table	36088

WREG	8
Ws	8
Wx	8
Wxd	8
Wy	8
Wyd	8
Instruction Stalls	52
DO/REPEAT Loops	53
Exceptions	53
Instructions that Change Program Flow	53
PSV	
RAW Dependency Detection	52
Instruction Symbols	84
Integer and Fractional Data	
Representation	71
Interrupt Priority Level	
Introduction	
M	
MAC	
	75
Operations	
Prefetch Register Updates	
Prefetches	
Syntax	
Write Back	
MAC Accumulator Write Back Selection	
MAC or MPY Source Operands (Different Working Re 87	
MAC or MPY Source Operands (Same Working Regis Manual Objective	
Modulo and Bit-Reversed Addressing Modes	
Multi-Cycle Instructions	
Multi-Word Instructions	
Walti-VVOIG III3ti detions	01
N	
Normalizing the Accumulator with the FBCL Instruction	n 81
0	
Offset Addressing Modes for Wd Destination Registor	er (with
Register Offset)	
Offset Addressing Modes for Ws Source Register (wi	th Reg-
ister Offset)	85
P	
r	
PIC® Microcontroller Compatibility	68
PRODH	
PRODL Register Pair	68
Program Addressing Modes	51
Methods of Modifying Flow	51
Program Counter	
Programmer's Model	
Diagram	
Register Descriptions	
PSVPAG Register	
	•

R	
RCOUNT Register	19
Register Direct Addressing	
Register Indirect Addressing	
Modes	
Register Indirect Addressing and the Instruction Set	47
Registers	
CORCON (Core Control) Register	26, 27
SR (CPU Status)	23
SR (Status) Register	24
Related Documents	9
S	
Scaling Data with the FBCL Instruction	79
Scaling Examples	
Shadow Registers	
Automatic Usage	22
Software Stack Frame Pointer	
Example	63
Overflow	64
Underflow	64
Software Stack Pointer	18, 60
Example	
Stack Pointer Limit Register (SPLIM)	18
Status Register	19
DSP ALU Status Bits	20
Loop Status Bits	
MCU ALU Status Bits	
Style and Symbol Conventions	7
Document Conventions	7

I	
TBLPAG Register Third Party Documentation	
U	
Using 10-bit Literal Operands	
w	
Word Move Operations  Data Alignment in Memory  Working Register Array	56
x	
X Data Space Prefetch DestinationX Data Space Prefetch Operation	
Υ	
Y Data Space Prefetch Destination	
z	
Z Status Bit	66

ı	n	d	ex
		u	$\mathbf{c}_{\mathbf{\Lambda}}$

NOTES:



# Worldwide Sales and Service

### **AMERICAS**

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869

Fax: 44-118-921-5820

03/26/09