

# **MIC23156**

# 1.5A, 3 MHz Synchronous Buck Regulator with HyperLight Load<sup>®</sup> and I<sup>2</sup>C Control for Dynamic Voltage Scaling

#### Features

- Input Voltage: 2.7V to 5.5V
- Up to 1.5A Output Current
- 1 MHz I<sup>2</sup>C Controlled Adjustable Output:
- V<sub>OUT</sub> = 0.7 to 2.4V in 10 mV Steps
- High Output Voltage Accuracy (±1.5% over Temperature)
- Fast Pin-Selectable Output Voltage
- Programmable Soft-Start Using External Capacitor
- Ultra-Low Quiescent Current of 30  $\mu\text{A}$  when Not Switching
- Thermal Shutdown and Current-Limit Protection
- · Safe Start-Up into Pre-Biased Output
- Stable with 1 µH Output Inductor and 2.2 µF Ceramic Capacitor
- Up to 93% Peak Efficiency
- –40°C to +125°C Junction Temperature Range
- Available in 16-ball, 0.4 mm pitch, 1.81 mm x 1.71 mm Wafer Level Chip-Scale (WLCSP) and 17-pin, 2.8 mm x 2.5 mm QFN Packages

#### Applications


- Mobile Handsets
- Solid-State Drives (SSD)
- WiFi/WiMx/WiBro Modules
- Portable Applications

#### **General Description**


The MIC23156 is a high-efficiency, 1.5A synchronous buck regulator with HyperLight Load<sup>®</sup> mode and dynamic voltage scaling control through I<sup>2</sup>C. HyperLight Load provides very high efficiency at light loads and ultra-fast transient response. The ability to dynamically change the output voltage and maintain high output voltage accuracy make the MIC23156 perfectly suited for supplying processor core voltages. An additional benefit of this proprietary architecture is very low output ripple voltage, throughout the entire load range, with the use of small output capacitors. Fast mode plus I<sup>2</sup>C provides output voltage and chip enable/disable control from a standard I<sup>2</sup>C bus with I<sup>2</sup>C clock rates of 100 kHz, 400 kHz, and 1 MHz.

The MIC23156 is designed for use with 1  $\mu$ H, and an output capacitor as small as 2.2  $\mu$ F, that enables a total solution size less than 1 mm in height.


#### Package Types



#### **Typical Application Schematic**



### Efficiency (V<sub>OUT</sub> = 2.4V) vs. Output Current



#### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings†

Input Supply Voltage (AV <sub>IN</sub> , PV <sub>IN</sub> , V <sub>I2C</sub> )	–0.3V to +6V
Switch Voltage (SW)	–0.3V to AV <sub>IN</sub>
Logic Voltage (EN, PGOOD)	–0.3V to AV <sub>IN</sub>
Logic Voltage (V <sub>SEL</sub> , SCL, SDA)	–0.3V to V <sub>I2C</sub>
Analog Input Voltage (SNS, SS)	–0.3V to AV <sub>IN</sub>
Power Dissipation (T <sub>A</sub> = +70°C)	Internally Limited
ESD Rating <sup>(1)</sup>	2 kV

**†** Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Devices are ESD-sensitive. Handling precautions are recommended. Human body model, 1.5 k $\Omega$  in series with 100 pF.

#### Operating Ratings<sup>(1)</sup>

Input Supply Voltage (AV <sub>IN</sub> , PV <sub>IN</sub> , V <sub>I2C</sub> )	+2.7V to +5.5V
Switch Voltage (SW)	0V to AV <sub>IN</sub>
Logic Voltage (EN, PGOOD)	0V to AV <sub>IN</sub>
Logic Voltage (V <sub>SEL</sub> , SCL, SDA)	
Analog Input Voltage (SNS, SS)	0V to AV <sub>IN</sub>

**Note 1:** The device is not ensured to function outside the operating range.

#### TABLE 1-1: ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

**Electrical Specifications:** unless otherwise specified,  $T_A = +25^{\circ}C$ ;  $AV_{IN} = PV_{IN} = V_{EN} = V_{VI2C} = 3.6V$ ;  $L = 1.0 \ \mu\text{H}$ ;  $C_{OUT} = 2.2 \ \mu\text{F}$ . **Boldface** values indicate  $-40^{\circ}C \le T_J \le +125^{\circ}C$ .

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V <sub>IN</sub>	Supply Input Voltage Range	2.7	_	5.5	V	—
EN <sub>LOW</sub>	Enable Logic Pin Low Threshold	—		0.5	V	Logic low
EN <sub>HIGH</sub>	Enable Logic Pin High Threshold	1.2		_	V	Logic high
I <sub>VSEL_LO</sub>	V <sub>SEL</sub> Logic Pin Low Threshold	—	_	0.3 x V <sub>I2C</sub>	V	Logic low
I <sub>VSEL_HI</sub>	V <sub>SEL</sub> Logic Pin High Threshold	0.7 x V <sub>I2C</sub>			V	Logic high
I <sub>EN</sub>	Logic Pin Input Current		0.1	2	μA	Pins: EN and V <sub>SEL</sub>
UVLO	Undervoltage Lockout Threshold	2.45	2.55	2.65	V	Rising
UVLO_HYS	Undervoltage Lockout Hysteresis	—	75		mV	Falling
T <sub>SHD</sub>	Shutdown Temperature (Threshold)	_	160	—	°C	—
T <sub>SHD_HYST</sub>	Shutdown Temperature Hysteresis	—	20	_	°C	—
I <sub>SHDN</sub>	Shutdown Supply Current	—	0.1	5	μA	V <sub>EN</sub> = 0V
DC-to-DC Cor	nverter					
V <sub>OUT</sub>	Output Voltage Accuracy	-1.5		+1.5	%	V <sub>OUT</sub> = 1V, I <sub>OUT</sub> = 10 mA
Ι <sub>Q</sub>	Quiescent Supply Current	—	30	50	μA	I <sub>OUT</sub> = 0 mA, V <sub>FB</sub> > 1.2 * V <sub>OUT</sub>
V <sub>OUT</sub>	Output Voltage Range	0.7	—	2.4	V	
∆V <sub>OUT</sub> /V <sub>OUT</sub>	Output Voltage Line Regulation	—	0.02	—	%/V	3.0V < V <sub>AVIN</sub> < 4.5V, I <sub>LOAD</sub> = 10 mA
$\Delta V_{OUT}/V_{OUT}$	Output Voltage Load Regulation	—	0.04	—	%	20 mA < I <sub>OUT</sub> < 1A
		—	0.17	—		I <sub>SW</sub> = +100 mA, high-side switch PMOS (QFN)
P	Switch-On Resistance	—	0.15	—	Ω	I <sub>SW</sub> = +100 mA, high-side switch PMOS (WLCSP)
R <sub>SWON</sub>	Switch-Off Resistance	_	0.15		Ω	I <sub>SW</sub> = –100 mA, low-side switch NMOS (QFN)
		_	0.13			I <sub>SW</sub> = –100 mA, low-side switch NMOS (WLCSP)
I <sub>LIM</sub>	Current Limit (DC Value)	1.7	2.9	5.1	А	V <sub>OUT</sub> = 1V
f <sub>SW</sub>	Oscillator Switching Frequency		3	_	MHz	—
D <sub>MAX</sub>	Maximum Duty Cycle	80			%	Frequency = 3 MHz
_	DVS Step-Size		19	_	mV	<u> </u>
t <sub>SS</sub>	Soft Start Time	_	250	_	μs	V <sub>OUT</sub> = 90%, C <sub>SS</sub> = 120 pF

Note 1: Specifications are for packaged product only.

## TABLE 1-1: ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (CONTINUED)

**Electrical Specifications:** unless otherwise specified,  $T_A = +25^{\circ}C$ ;  $AV_{IN} = PV_{IN} = V_{EN} = V_{VI2C} = 3.6V$ ;  $L = 1.0 \ \mu\text{H}$ ;  $C_{OUT} = 2.2 \ \mu\text{F}$ . **Boldface** values indicate  $-40^{\circ}C \le T_J \le +125^{\circ}C$ .

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions			
I <sup>2</sup> C Interface (Assuming 550 pF Total Bus Capacitance									
	I <sup>2</sup> C Address	101	10111, <b>0</b>	xB7		Read (Binary, Hex)			
		101	10110, <b>0</b>	xB6	_	Write (Binary, Hex)			
V <sub>IL</sub>	Low-Level Input Voltage	—	—	0.3 x V <sub>I2C</sub>	V	SCL, SDA			
V <sub>IH</sub>	High-Level Input Voltage	0.7 x V <sub>I2C</sub>	_	—	V	SCL, SDA			
R <sub>SDA_PD</sub>	SDA Pull-Down Resistance	_	20	_	W	Open-drain pull-down on SDA during read back, $I_{SDA} = 500 \ \mu A$			
Power Good (	PG)								
V <sub>PG_LOW</sub>	PGOOD Output Low	—	100	_	mV	V <sub>OUT</sub> < 80% V <sub>NOM</sub> , I <sub>PGOOD</sub> = -500 μΑ			
I <sub>PG_LEAK</sub>	PGOOD Output Leakage	—	—	5	μA	V <sub>OUT</sub> = V <sub>NOM</sub>			
V <sub>PG_TH</sub>	PGOOD Threshold (% of V <sub>OUT</sub> < V <sub>NOM</sub> )	86	—	96	%	V <sub>OUT</sub> ramping up			
V <sub>PG_HYS</sub>	PGOOD Hysteresis	—	5	—	%	—			

Note 1: Specifications are for packaged product only.


#### **TEMPERATURE SPECIFICATIONS (Note 1)**

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions			
Temperature Ranges									
Storage Temperature	Τ <sub>S</sub>	-65	_	+150	°C	—			
Lead Temperature	—	_	_	+260	°C	Soldering, 10 sec.			
Junction Temperature Range	Τ <sub>J</sub>	-40	_	+125	°C	—			
Package Thermal Resistances									
Thermal Resistance WLCSP 16-Ball	$\theta_{JA}$	_	150	_	°C/W	—			
Thermal Resistance QFN-17	$\theta_{JA}$	_	89	_	°C/W	—			


**Note 1:** The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +125°C rating. Sustained junction temperatures above +125°C can impact the device reliability.

#### 2.0 TYPICAL PERFORMANCE CURVES


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



Output Current.



Output Current.









FIGURE 2-4: V<sub>OUT</sub> Rise

V<sub>OUT</sub> Rise Time vs. C<sub>SS</sub>.



Voltage.














FIGURE 2-8: Voltage.










Temperati



Voltage.






FIGURE 2-14: PGOOD Threshold vs. Input Voltage.



Linearity.



DNL.

L Z-10.

Δ σαιραί νοπάχε νο. DA







FIGURE 2-17: Switching Frequency vs. Temperature.





**FIGURE 2-19:** Switching Waveform Discontinuous Mode (1 mA).



*FIGURE 2-20:* Switching Waveform Discontinuous Mode (50 mA).




FIGURE 2-21: Switching Waveform Continuous Mode (500 mA).





FIGURE 2-22: Switching Waveform Continuous Mode (1.5A).



**FIGURE 2-23:** Load Transient (50 mA to 750 mA).




FIGURE 2-24: Load Transient (50 mA to 1A).







FIGURE 2-25: to 600 mA).




**FIGURE 2-26:** Load Transient (200 mA to 1.5A).



**FIGURE 2-27:** Load Transient (200 mA to 1.5A).



**FIGURE 2-28:** Line Transient (3.6V to 5.5V @ 1.5A).



**FIGURE 2-29:** Power Good During Load Transient (200 mA to 1.5A).




FIGURE 2-30: Power Good During Line Transient (3.6V to 5.5V @ 1.5A).




FIGURE 2-31: Power Good During Start-up.





FIGURE 2-32: Power Good During Shutdown.





V<sub>OUT</sub> During V<sub>SEL</sub> Transition.


#### 3.0 PIN DESCRIPTIONS


The descriptions of the pins are listed in Table 3-1.

Ball Number	Pin Number	Pin Name	Pin Function
WLCSP	QFN	Name	
A1	2	SCL	Fast Mode Plus 1 MHz I <sup>2</sup> C Clock Input Pin.
A2	3	SDA	Fast Mode Plus 1 MHz I <sup>2</sup> C Data Input/Output Pin.
A3	4	SNS	Sense: Connect to V <sub>OUT</sub> , close to output capacitor to sense V <sub>OUT</sub> .
A4	5	SS	Programmable Soft Start: Connect capacitor to AGND.
B1	1	V <sub>I2C</sub>	Power Connection for I <sup>2</sup> C Bus Voltage: Connect this pin to the voltage domain of the I <sup>2</sup> C bus supply. Do not leave floating.
B2	11	V <sub>SEL</sub>	Pin Selectable: Output voltage of either of two I <sup>2</sup> C Voltage registers. Do not leave floating.
B3	7	PGOOD	Power Good Indicator: Use an external pull-up resistor to supply.
B4	8	AVIN	Input Voltage to Power Analog Functions: Connect decoupling capacitor to ground.
C1, C2	16, 17	SW	Switch Connection: Internal power MOSFET output switches.
C3, D3	12, 13	PV <sub>IN</sub>	Input Voltage to Power Switches: Connect decoupling capacitor to ground.
C4	9	AGND	Analog Ground: Connect to central ground point where all high-current paths meet $(C_{IN}, C_{OUT}, and PGND)$ for best operation.
D1, D2	14, 15	PGND	Power Ground Connection.
D4	10	EN	Enable: Logic high enables operation of voltage regulator. Logic low shuts down the device. Do not leave floating.
_	6	NC	No Connect.

#### TABLE 3-1: PIN FUNCTION TABLE

#### 4.0 FUNCTIONAL DESCRIPTION





Functional Block Diagram.

#### 4.1 PV<sub>IN</sub>

The Power Input Supply  $(PV_{IN})$  pin provides power to the internal MOSFETs for the Switch mode regulator section. The PV<sub>IN</sub> operating range is 2.7V to 5.5V, so an input capacitor with a minimum voltage rating of 6.3V is recommended. Due to the high switching speed, a minimum 2.2 µF bypass capacitor, placed close to PV<sub>IN</sub> and the Power Ground (PGND) pin, is required.

#### 4.2 AV<sub>IN</sub>

Analog V<sub>IN</sub> (AV<sub>IN</sub>) pin provides power to the internal control and analog supply circuitry. AV<sub>IN</sub> must be tied to PV<sub>IN</sub> through a 10 $\Omega$  RC filter. Careful layout should be considered to ensure that any high-frequency switching noise caused by PV<sub>IN</sub> is reduced before reaching AV<sub>IN</sub>. A 2.2  $\mu$ F capacitor, as close to AV<sub>IN</sub> as possible, is recommended.

#### 4.3 EN

A logic high signal on the Enable pin activates the output voltage of the device. A logic low signal on the Enable pin deactivates the output and reduces supply current to 0.1  $\mu$ A. Do not leave the EN pin floating. MIC23156 features external soft start circuitry via the Soft Start (SS) pin that reduces inrush current and prevents the output voltage from overshooting when EN is driven logic high. Do not leave the EN pin floating.

#### 4.4 SW

The Switch (SW) pin connects directly to one end of the inductor and provides the current path during switching cycles. The other end of the inductor is connected to the SNS pin, output capacitor and the load. Due to the high-speed switching on this pin, the Switch node should be routed away from sensitive nodes whenever possible.

#### 4.5 SNS

The Sense (SNS) pin is connected to the output of the device to provide feedback to the control circuitry. The SNS connection should be placed close to the output capacitor.

#### 4.6 AGND

The Analog Ground (AGND) pin is the ground path for the biasing and control circuitry. The current loop for the signal ground should be separate from the Power Ground (PGND) loop.

#### 4.7 PGND

The Power Ground (PGND) pin is the ground path for the high current in PWM mode. The current loop for the power ground should be as small as possible and separate from the Analog Ground (AGND) loop, as applicable.

#### 4.8 PGOOD

The Power Good (PGOOD) pin is an open-drain output, which indicates logic high when the output voltage is typically above 90% of its steady state voltage. A pull-up resistor of more than 5 k $\Omega$  should be connected from PGOOD to V<sub>OUT</sub>.

#### 4.9 SS

The Soft Start (SS) pin is used to control the output voltage ramp-up time. The approximate equation for the ramp time in seconds is: 820 x 103 x ln(10) x C<sub>SS</sub>. For example, for C<sub>SS</sub> = 120 pF, t<sub>RISE</sub>  $\approx$  230 µs. Refer to the Figure 2-4 graph in **Section 2.0** "**Typical Performance Curves**". The minimum recommended value for C<sub>SS</sub> is 120 pF.

#### 4.10 V<sub>I2C</sub>

Power Connection pin for the  $I^2C$  bus voltage. Connect this pin to the voltage domain of the  $I^2C$  bus supply.

#### 4.11 V<sub>SEL</sub>

Selectable Output Voltage pin of either of two  $I^2C$ Voltage registers. A logic low selects Buck Register 1 and logic high selects Buck Register 2. If no  $I^2C$  programming is used, the output voltages will be as per the default Voltage register values. Do not leave floating.

#### 4.12 SCL

The  $I^2C$  Clock Input pin provides a reference clock for clocking in the data signal. This is a Fast mode plus 1 MHz input pin and requires a 4.7 k $\Omega$  pull-up resistor.

#### 4.13 SDA

The I<sup>2</sup>C Data Input/Output pin allows for data to be written to and read from the MIC23156. This is a Fast mode plus 1 MHz I<sup>2</sup>C pin and requires a 4.7 k $\Omega$  pull-up resistor.

#### 5.0 APPLICATION INFORMATION

The MIC23156 is a high-performance, DC-to-DC step-down regulator offering a small solution size and supporting up to 1.5A. The device is available in a 2.8 mm x 2.5 mm QFN and a 1.81 mm x 1.71 mm WLCSP package. Using the HyperLight Load<sup>®</sup> switching scheme, the MIC23156 is able to maintain high efficiency and exceptional voltage accuracy throughout the entire load range, while providing ultra-fast load transient response. Another beneficial feature is the ability to dynamically change the output voltage in steps of 10 mV. The following subsections provide additional device application information.

#### 5.1 Input Capacitor

A 2.2  $\mu$ F (or larger) ceramic capacitor should be placed as close as possible to the PV<sub>IN</sub> and AV<sub>IN</sub> pins with a short trace for good noise performance. X5R or X7R type ceramic capacitors are recommended for better tolerance over temperature. The Y5V and Z5U type temperature rating ceramic capacitors are not recommended due to their large reduction in capacitance over temperature, and increased resistance at high frequencies. These issues reduce their ability to filter out high-frequency noise. The rated voltage of the input capacitor should be at least 20% higher than the maximum operating input voltage over the operating temperature range.

#### 5.2 Output Capacitor

Output capacitor selection is also a trade-off between performance, size and cost. Increasing the output capacitor will lead to an improved transient response, however, the size and cost also increase. The MIC23156 is designed for use with a 2.2  $\mu F$  or greater ceramic output capacitor. A low-Equivalent Series Resistance (low-ESR) ceramic output capacitor is recommended, based upon performance, size and cost. Both the X7R and X5R temperature rating capacitors are recommended. Refer to Table 5-1 for additional information.

#### 5.3 Inductor Selection

Inductor selection is a balance between efficiency, stability, cost, size and rated current. Since the MIC23156 is compensated internally, the recommended inductance of L is limited from 0.47  $\mu$ H to 2.2  $\mu$ H to ensure system stability.

For faster transient response, a 0.47  $\mu H$  inductor will yield the best result. For lower output ripple, a 2.2  $\mu H$  inductor is recommended.

Maximum current ratings of the inductor are generally given in two methods; permissible DC current and saturation current. Permissible DC current can be rated either for a +40°C temperature rise or a 10% to 30% loss in inductance.

Ensure the inductor selected can handle the maximum operating current. When saturation current is specified, make sure that there is enough margin so that the peak current does not cause the inductor to saturate. Peak current can be calculated as noted in Equation 5-1:

EQUATION 5-1:	CALCULATING PEAK			
	CURRENT			

$$I_{PEAK} = \left[ I_{OUT} + V_{OUT} \left( \frac{1 - V_{OUT} / V_{IN}}{2 \times f \times L} \right) \right]$$


As shown by Equation 5-1, the peak inductor current is inversely proportional to the switching frequency and the inductance. The lower the switching frequency or the inductance, the higher the peak current. As input voltage increases, the peak current also increases.

The size of the inductor depends upon the requirements of the application. Refer to the **"Typical Application Schematic"** section for details.

DC Resistance (DCR) is also important. While DCR is inversely proportional to size, it can represent a significant efficiency loss. Refer to **Section 5.6 "Efficiency Considerations"**.

The transition between Continuous Conduction Mode (CCM) to HyperLight Load mode is determined by the inductor ripple current and the load current.

Figure 5-1 shows the signals for the High-Side Drive (HSD) switch for  $t_{ON}$  control, the inductor current and the Low-Side Drive (LSD) switch for  $t_{OFF}$  control.



**FIGURE 5-1:** HSD Signals for t<sub>ON</sub> Control, Inductor Current and LSD for t<sub>OFF</sub> Control.

In HLL mode, the inductor is charged with a fixed  $t_{ON}$  pulse on the High-Side Drive (HSD) switch. After this, the LSD is switched on and current falls at a rate of  $V_{OUT}/L$ . The controller remains in HLL mode while the inductor falling current is detected to cross at approximately 200 mA. When the LSD (or  $t_{OFF}$ ) time reaches its minimum, and the inductor falling current is no longer able to reach this 200 mA threshold, the part is in CCM mode and switching at a virtually constant frequency.

Table 5-1 optimizes the inductor to output capacitor combination for maintaining a minimum phase margin of 45°.

Inductor	Minimum C <sub>OUT</sub>	Recommended C <sub>OUT</sub>	Maximum C <sub>OUT</sub>
0.47 µH	2.2 µF	4.7 µF	25 µF
1.0 µH	2.2 µF	2.2 µF	15 µF
2.2 µH	2.2 µF	2.2 µF	6.8 µF

TABLE 5-1: MAXIMUM COUT vs. INDUCTOR

#### 5.4 Duty Cycle

The typical maximum duty cycle of the MIC23156 is 80%.

#### 5.5 Thermal Shutdown

When the internal die temperature of MIC23156 reaches 160°C, the internal driver is disabled until the die temperature falls below 140°C.


#### 5.6 Efficiency Considerations

Efficiency is defined as the amount of useful output power, divided by the amount of power supplied, as shown in Equation 5-2:

#### EQUATION 5-2: EFFICIENCY CALCULATION

Efficiency % = 
$$\left(\frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}}\right) \times 100$$

There are two types of losses in switching converters: DC losses and switching losses. DC losses are simply the power dissipation of  $I^2R$ . Power is dissipated in the high-side switch during the on cycle. Power loss is equal to the high-side MOSFET  $R_{DSON}$ , multiplied by the switch current squared. During the off cycle, the low-side N-channel MOSFET conducts, also dissipating power. Device operating current also reduces efficiency. The product of the quiescent (operating) current and the supply voltage represents another DC loss. The current required in driving the gates on and off at a constant 3 MHz frequency, and the switching transitions, make up the switching losses.



**EIGURE 5-2:** Efficiency Under Load.

Figure 5-2 shows an efficiency curve. From a 10 mA load to 1.5A, efficiency losses are dominated by quiescent current losses, gate drive and transition losses. By using the HyperLight Load mode, the MIC23156 is able to maintain high efficiency at low-output currents.

Over 200 mA efficiency loss is dominated by MOSFET  $R_{DSON}$  and inductor losses. Higher input supply voltages will increase the gate-to-source threshold on the internal MOSFETs, thereby reducing the internal  $R_{DSON}$ . This improves efficiency by reducing DC losses in the device. All but the inductor losses are inherent to the device. In which case, inductor selection becomes increasingly critical in efficiency calculations. As the inductors are reduced in size, the DC Resistance (DCR) can become quite significant. The DCR losses can be calculated as shown in Equation 5-3:

# EQUATION 5-3: CALCULATING DCR LOSSES

 $P_{DCR} = I_{OUT}^2 \times DCR$ 

From that, the loss in efficiency due to inductor resistance can be calculated as in Equation 5-4:

#### EQUATION 5-4: LOSS IN EFFICIENCY DUE TO INDUCTOR RESISTANCE

Efficiency Loss = 
$$\left[1 - \left(\frac{V_{OUT} \times I_{OUT}}{V_{OUT} \times I_{OUT} \times P_{DCR}}\right)\right] \times 100$$

Efficiency loss due to DCR is minimal at light loads and gains significance as the load is increased. Inductor selection becomes a trade-off between efficiency and size in this case.

#### 5.7 HyperLight Load Mode

The MIC23156 uses a minimum on and off-time proprietary control loop. When the output voltage falls below the regulation threshold, the error comparator begins a switching cycle that turns the PMOS on and keeps it on for the duration of the minimum on-time; this increases the output voltage. If the output voltage is over the regulation threshold, then the error comparator turns the PMOS off for a minimum off-time until the output drops below the threshold. The NMOS acts as an ideal rectifier that conducts when the PMOS is off. Using a NMOS switch instead of a diode allows for a lower voltage drop across the switching device when it is on. The synchronous switching combination between the PMOS and the NMOS allows the control loop to work in Discontinuous mode for light load operations. In Discontinuous mode, the MIC23156 works in HyperLight Load to regulate the output. As the output current increases, the off-time decreases, thus providing more energy to the output. This switching scheme improves the efficiency of MIC23156 during light load currents by only switching when it is needed. As the load current increases, the MIC23156 goes into Continuous Conduction Mode (CCM) and switches at a frequency centered at 3 MHz. The equation to calculate the load when the MIC23156 goes into Continuous Conduction Mode may be approximated by Equation 5-5:

#### EQUATION 5-5: CALCULATING LOAD WHEN IN CONTINUOUS CONDUCTION MODE

$$I_{LOAD} > \left( \frac{(V_{IN} - V_{OUT}) \times D}{2L \times f} \right)$$

As shown in Equation 5-5, the load at which the MIC23156 transitions from HyperLight Load mode to PWM mode is a function of the Input Voltage ( $V_{IN}$ ), Output Voltage ( $V_{OUT}$ ), Duty Cycle (D), Inductance (L) and frequency (f). As shown in Figure 5-3, as the output current increases, the switching frequency also increases until the MIC23156 goes from HyperLight Load mode to PWM mode, at approximately 200 mA. The MIC23156 will switch at a relatively constant frequency, around 3 MHz, once the output current is over 200 mA.




FIGURE 5-3: SW Frequency vs. Output Current.

#### 5.8 Output Voltage Setting

The MIC23156 features dynamic voltage scaling and setting hardware that allow the output voltage of the buck regulator to be changed on-the-fly, in increments of 10 mV. The output voltage is set according to one of two registers that behave identically: BUCK\_OUT1 when  $V_{SEL} = 0$  and BUCK\_OUT2 when  $V_{SEL} = 1$ . If the BUCK\_OUT value is changed while the  $V_{SEL}$  is selected and the regulator is enabled, then the output voltage will immediately change to the new value using Dynamic Voltage Scaling (DVS). Equation 5-6 describes the relationship between the register value and the output voltage:

#### EQUATION 5-6: REGISTER VALUE AND OUTPUT VOLTAGE RELATIONSHIP

 $V_{OUT} = 0.7 + (0.01 \times \text{REG}_{BUCK OUT})$ 

Note that the maximum output voltage is 2.4V, corresponding to a register setting of 170 (0b10101010, 0xAA). An example of this calculation is demonstrated in Section 5.13 "Calculating DAC Voltage Code".


#### 5.9 I<sup>2</sup>C Interface

Figure 5-4 shows the communications required for write and read operations via the I<sup>2</sup>C interface. The black lines show master communications and the red lines show the slave communications. During a write operation, the master must drive SDA and SCL for all stages, except the Acknowledgment (A) stage shown in red, which are provided by the slave (MIC23156).

The read operation begins first with a dataless write to select the register address from which to read. A restart sequence is issued, followed by a read command and a data read.

The MIC23156 responds to a slave address of Hex 0xB6 and 0xB7 for write and read operations, respectively, or binary 1011011x (where 'x' is the read/write bit, 0 = write, 1 = read).

The register address is eight bits wide and carries the address of the MIC23156 register to be operated upon. Only the lower three bits are used.



**FIGURE 5-4:** Required Communications for Read/Write Operations via  $I^2C$  Interface.

#### 5.10 I<sup>2</sup>C Register Summary

There are three I<sup>2</sup>C Read/Write registers that are 8 bits in length. All registers are reset to a zero state whenever EN  $\leq$  0.5V and set (reset) to their default values on the transition of EN  $\geq$  1.5V. All registers are accessible by I<sup>2</sup>C.

TABLE 5-2: REGISTER BIT FIELD MAP

Reg.	D7	D6	D5	D4			
1	_	TSD	UVLO	PGOOD			
2	BUCK_OUT1						
3		BUCK_OUT2					
Reg.	D3	D2	D1	D0			
1		_	SSL	BUCK_EN			
	BUCK_OUT1						
2		BUCK	_OUT1				

#### 5.11 Enable/Status Register (001b/01h)

The Enable/Status register is written to enable the output regulator (BUCK\_EN) and Soft Start Extension mode (SSL). It is read to interrogate the status of Thermal Shutdown (TSD), Undervoltage Lockout (UVLO) and Power Good (PGOOD) status of the regulator. See Register 5-1 for additional information.

#### 5.12 Buck Register 1 (010b/02h) and Buck Register 2 (011b/03h)

These registers are written to set the output voltage to any one of 170 levels in 10 mV steps. Values above decimal 170 are equivalent to setting the register to 170. The two registers correspond to one of two states, which is selectable by the V<sub>SEL</sub> input pin. This allows the regulator to be quickly switched between two voltage levels (e.g., enabled and standby). When V<sub>SEL</sub> = 0, the output voltage is controlled by BUCK\_OUT1 (REG2). When V<sub>SEL</sub> = 1, then the output voltage is controlled by BUCK\_OUT2 (REG3). See Register 5-2 and Register 5-3 for additional information.

r-0	R-0	R-0	R-0	r-0	r-0	R/W-0	R/W-1
_	TSD	UVLO	PGOOD	—	—	SSL	BUCK_EN
bit 7							bit 0
Legend:		r = Reserved	bit				
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	Reserved: No	ot used					
bit 6	TSD: Therma	I Shutdown Sta	atus bit				
	•	bit will be set l vhich exceeds	•		rmal shutdown	event is trigge	ered by the die
bit 5	UVLO: Under	voltage Locko	ut Status bit				
		bit will be set l V <sub>IN</sub> exceeds t			ne undervoltage	e lockout circui	t is active and
bit 4	PGOOD: Pow	ver Good Statu	is bit				
	voltage set po		ed by V <sub>SEL</sub> , B	• ·	out voltage is > d BUCK_OUT2	•	
bit 3-2	Reserved: No	ot used					
bit 1	SSL: Long Sc	oft Start Enable	e bit				
	If this bit is se	t, then the inte	rnal soft start r	esistor is increa	ased and the so	oft start time wi	ll be extended.
bit 0	BUCK_EN: B	uck Regulator	Enable bit				
	<b>BUCK_EN:</b> Buck Regulator Enable bit Setting this bit will enable and turn on the buck regulator output. Clearing this bit will disable the buck regulator output.						

#### REGISTER 5-1: REG1: ENABLE AND STATUS REGISTER

x = Bit is unknown

#### REGISTER 5-2: REG2: BUCK\_OUT1 REGISTER

'1' = Bit is set

-n = Value at POR

R/W-0x1E	R/W-0x1E	R/W-0x1E	R/W-0x1E	R/W-0x1E	R/W-0x1E	R/W-0x1E	R/W-0x1E	
BUCK_OUT1<7:0>								
bit 7							bit 0	
Legend:								
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'		

bit 7-0 **BUCK\_OUT1<7:0>:** Buck Output Voltage 1 bits (setting for V<sub>SEL</sub> = 0) Setting this register value will change the output regulation point for the buck regulator when V<sub>SEL</sub> = 0. If the buck is enabled and V<sub>SEL</sub> = 0, changing the value will immediately cause the output voltage to transition to the new set point.

'0' = Bit is cleared

#### REGISTER 5-3: REG3: BUCK\_OUT2 REGISTER

R/W-0x0A	R/W-0x0A	R/W-0x0A	R/W-0x0A	R/W-0x0A	R/W-0x0A	R/W-0x0A	R/W-0x0A	
BUCK_OUT2<7:0>								
bit 7 bit (								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 BUCK\_OUT2<7:0>: Buck Output Voltage 2 bits (setting for V<sub>SEL</sub> = 1)

Setting this register value will change the output regulation point for the buck regulator when  $V_{SEL} = 1$ . If the buck is enabled and  $V_{SEL} = 1$ , changing the value will immediately cause the output voltage to transition to the new set point.

#### 5.13 Calculating DAC Voltage Code

If the desired output voltage is 1.8V, then using Equation 5-7:


#### EQUATION 5-7: CALCULATING DAC VOLTAGE

 $V_{OUT} = 0.7 + (0.01 \times \text{REG}_{BUCK\_OUT}) \rightarrow \text{REG}_{BUCK\_OUT} = \frac{(1.8 - 0.7)}{0.01}$ 

Note:  $REG_{BUCK\_OUT}$  = 110 in decimal, 6E in Hex or '0110 1110' in binary.

#### 6.0 PACKAGING INFORMATION


#### 6.1 Package Marking Information




Legend	Y YY WW NNN @3 *	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. ' Pin one index is identified by a dot, delta up, or delta down (triangle
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo. Underbar (_) and/or Overbar ( <sup>-</sup> ) symbol may not be to scale.	

#### 6.2 Package Details

The following sections give the technical details of the packages.





NOTES:

#### APPENDIX A: REVISION HISTORY

#### **Revision A (December 2017)**

- Converted Micrel document MIC23156 to Microchip data sheet DS20005919A.
- Minor text changes throughout document.

NOTES:

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO	v v - V	Examples:
Device	X X XX - XX Default Junction Temp. Package Media put Voltage Range Type	a) MIC23156-0YCS-TR: MIC23156, 1.0V/0.8V Default Output Voltage, -40°C to +125°C Junction Temp. Range, 16-Ball WLCSP, 3,000/Reel
Device:	MIC23156: 1.5A, 3 MHz Synchronous Buck Regulator with HyperLight Load <sup>®</sup> and I <sup>2</sup> C Control for Dynamic Voltage Scaling	<ul> <li>b) MIC23156-0YML-TR: MIC23156, 1.0V/0.8V Default Output Voltage, -40°C to +125°C Junction Temp. Range, 17-Lead CQFN, 5,000/Reel</li> </ul>
Output Voltage: Junction Temperature Range:	0 = 1.0V (V <sub>SEL</sub> = Low), 0.8V (V <sub>SEL</sub> = High) Y = $-40^{\circ}$ C to +125°C	c) MIC23156-0YML-T5: MIC23156, 1.0V/0.8V Default Output Voltage, -40°C to +125°C Junction Temp. Range, 17-Lead CQFN, 500/Reel
Package:	CS = 16-Ball 1.81 mm x 1.71 mm WLCSP ML = 17-Lead 2.5 mm x 2.8 mm CQFN	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Media Type:	T5 = 500/Reel (ML Package only) TR = 5,000/Reel (ML Package only) TR = 3,000/Reel (CS Package only)	

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoa, KEELoa logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-2478-9



# Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 **China - Chongqing** Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Tel: 81-6-6152-7160

Tel: 82-53-744-4301

Tel: 82-2-554-7200

Tel: 63-2-634-9065

Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

> Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

**Romania - Bucharest** Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Japan - Osaka

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Korea - Seoul

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila

Singapore

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

EUROPE Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700 Germany - Haan

Tel: 49-2129-3766400 Germany - Heilbronn

Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** 

Sweden - Stockholm