



# G531GW Block Diagram


## Coffee Lake H Refresh Platform




- 001. Block Diagram
- 002. System Setting
- 003. CPU\_DMI,PEG,eDP,DDI
- 004. CPU\_DDR4
- 005. CPU\_GND
- 006. CPU\_CFG,RSVD
- 007.
- 008. CPU\_PWR
- 009. CPU\_PWR
- 010. CPU\_POWER\_CAP
- 011. TBT\_Alpine-Ridge
- 012. TBT\_TPS65982&Type C
- 013. TBT\_PWR
- 014. DIM\_DDR4 SO-DIMM A(0)
- 015. DIM\_DDR4 SO-DIMM B(0)
- 016. DIM\_DDR4 SO-DIMM A(1)
- 017. DIM\_DDR4 SO-DIMM B(1)
- 018. DIM\_CA/DO Voltage
- 020. PCH\_HOA,SMB,SEQ,RTC,JTAG
- 021. PCH\_PCIE,SATA,USB2,MISC
- 022. PCH\_CLK,LPC,USB3
- 023. PCH\_LVDS,eDP,DP
- 024. PCH\_SPI,CNV
- 025. PCH\_GPIO
- 026. PCH\_POWER,GND
- 027. PCH\_POWER,GND
- 028. PCH\_SPI\_ROM,OTH
- 029. TEST\_POINT
- 030. KBC\_IT8225
- 031. KBC\_KB & TP
- 032. RST\_Reset Circuit
- 033. LAN\_RTL8111H-CG
- 034. LAN\_RJ45\_CON
- 035. MacroN\_KEY\_IT8291
- 036. AUD-ALC295
- 037. AUD\_EXT Jack
- 039. AUD\_INT SPK
- 040. NGFF\_SSD\_PCIE\_CON
- 041. NGFF\_SSD\_PCIE\_CON\_3
- 042. CR\_GL3215
- 043.
- 044. BUG\_LPC
- 045. eDP\_CON & Tobii IS4\_CON
- 046.
- 047. Display Port
- 048. HDMI
- 049.
- 050. FAN\_Thermal Sensor & Fan
- 051. HDD
- 052. USB3.0 Port
- 053. NGFF\_WLAN & BT & XBOX
- 055. USB3.0 Port
- 056. LED & Switch
- 057. DSG\_Discharge
- 058. Power Protect
- 059. EMI
- 060. DC & BAT IN
- 063. >>>Power Button\_IO\_BD
- 064. >>>LED\_IO\_BD
- 065. ME\_W2B conn. & NUT
- 066.
- 067.
- 068.
- 069.
- 070. GPU\_PCIE IF
- 071. GPU\_POWER
- 072. GPU\_FRAME BUFFER
- 073. VRAM-CHANNEL A
- 074. VRAM-CHANNEL B
- 075. VRAM-CHANNEL C
- 076. VRAM-CHANNEL D
- 077. VRAM\_CAP
- 080. PW\_COFFEE LAKE (1)
- 081. PW\_COFFEE LAKE (2)
- 082. PW\_VCCIO
- 083. PW\_+1.05VSUS
- 084. PW\_+1.8VSUS
- 086. PW\_+1.2V/+VTT/+2.5V
- 087. PW\_+3VADSW/+5VSUS
- 088. PW\_LOAD SWITCH
- 089. PW\_CHARGER
- 090. PW\_PROTECTION
- 091. PW\_+NVVDD (1)
- 092. PW\_+NVVDD (2)
- 093. PW\_+NVVDDS
- 094. PW\_+FBVDDQ
- 096. PW\_+12VS\_FAN
- 097. PW\_PEX\_VDD
- 098. PW\_IPC
- 100. Power On Timing-AC mode
- 101. Power On Timing-DC mode



PCIE6



CFG2=0 -> Reversed  
 CFG5=0 -> PCIE6 2x8



PCIEB_TXN8	CX0317	1	2	0.22uF@6.3V	PCIEB_RXN7	CX0333	1	2	0.22uF@6.3V
PCIEB_TXN9	CX0318	1	2	0.22uF@6.3V	PCIEB_RXN8	CX0334	1	2	0.22uF@6.3V
PCIEB_TXN10	CX0319	1	2	0.22uF@6.3V	PCIEB_RXN9	CX0335	1	2	0.22uF@6.3V
PCIEB_TXN11	CX0320	1	2	0.22uF@6.3V	PCIEB_RXN10	CX0336	1	2	0.22uF@6.3V
PCIEB_TXN12	CX0321	1	2	0.22uF@6.3V	PCIEB_RXN11	CX0337	1	2	0.22uF@6.3V
PCIEB_TXN13	CX0322	1	2	0.22uF@6.3V	PCIEB_RXN12	CX0338	1	2	0.22uF@6.3V
PCIEB_TXN14	CX0323	1	2	0.22uF@6.3V	PCIEB_RXN13	CX0339	1	2	0.22uF@6.3V
PCIEB_TXN15	CX0324	1	2	0.22uF@6.3V	PCIEB_RXN14	CX0340	1	2	0.22uF@6.3V

Display




Table 8-3. Few Supported Normal and Lane-reversed Bifurcation Configurations

x16 Controller Negotiated Width	x8 Controller Negotiated Width	x4 Controller Negotiated Width	Processor	Physical Lanes															
				0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x16	Off	Off	Direct	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x8	x8	Off	Direct	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
x8	x4	x4	Direct	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
x16	Off	Off	Reverse	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x8	x8	Off	Reverse	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
x8	x4	x4	Reverse	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

- Notes:**
- Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
  - In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
    - Connect lane 0 of 1st device to lane 0.
    - Connect lane 0 of 2nd device to lane 8.
    - Connect lane 0 of 3rd device to lane 12.
 For example:
    - When using 1x8 + 2x4, the 8 lane device must use lanes 0:7.
    - When using 1x4 + 1x2, the 4 lane device must use lanes 0:3, and other 2 lanes device must use lanes 8:9.
    - When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0:3, two lane device must use lanes 8:9, one lane device must use lane 12.


Refer to CFL-H PDG P.363 (Doc.571391)

### 31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface

When HDA\_SDIN[1:0], DISPA\_SDIN interface is not implemented on the platform the signal pin(s) may be left unconnected.

When the Intel® Display Audio interface is not implemented, PROC\_AUDIO\_CLK and PROC\_AUDIO\_SDI need to be terminated to GND via a weak pull-down resistor (i.e. ~2KΩ), PROC\_AUDIO\_SDO can be left unconnected.







		Project Name
<b>G711GW</b>		Rev
1.0		

**Title :** CPU\_CFG,RSVD,GND

Size **Dept.:** ASUSTek COMPUTER **Engineer:** Gaming RD

**Boundary Scan**

CFG3	1	T0611	⊕
CFG2	1	T0617	⊕
XDP_TDO_CPU1	1	T0614	⊕
XDP_TDI_CPU1	1	T0601	⊕
XDP_TDO_CPU1	1	T0615	⊕
XDP_TCLK_CPU1	1	T0613	⊕
XDP_TRST_CPU1#	1	T0612	⊕
XDP_PREG#	1	T0612	⊕
XDP_PRDV#	1	T0616	⊕



**CFG Straps for Processor**  
ref: Intel 570805\_CoffeeLake\_EDS\_Vol\_1\_Rev1.4 P.121

**CFG[0] : Stall reset sequence after PCU PLL lock until de-asserted**

- 1 : (Default) Normal Operation; No stall
- 0 : Stall

**CFG[1] : Reserved Configuration Lane**  
Reserved Configuration Lane

**CFG[2] : PCI Express\* Static x16 Lane Numbering Reversal**

- 1 : (Default) Normal Operation
- 0 : Lane Numbers Reversed

**CFG[3] : Reserved configuration lanes**  
Reserved Configuration Lane

**CFG[4] : eDP Enable**

- 1 : Disabled
- 0 : Enabled

**CFG[6:5] : PCI Express\* Bifurcation**


- 00 : 1 x8, 2 x4 PCI Express\*
- 01 : Reserved
- 10 : 2 x8 PCI Express\*
- 11 : 1 x16 PCI Express\*

**CFG[7] : PEG Training**

- 1 : (Default) PEG Train Immediately Following RESET# de-assertion
- 0 : PEG Wait for BIOS for Training


**CFG[19:8] : Reserved Configuration Lanes**  
Reserved Configuration Lanes

**CFG Straps**





**DDR\_VTT\_CNTRL:**  
System Memory Power Gate Control:  
Disables the platform memory VTT regulator in C8 and deeper and S3.  
Ref: Intel 570805\_CoffeeLake\_EDS\_Vol\_1\_Rev1.5 P.116


**VTT Enable**




**CPU SIDEBAND SIGNALS**



CPU XDP






Main Source	1th PWR	2nd PWR	3rd PWR
AC_BAT_SYS	+1.05VSUS	+VCCST	
	+1.2V	+VCCSTG	
	+VCCSA	+VCCPLL_OC	
	+VCCIO	+VCCSTG	

Configuration	Estimated SoC Power Delta from Config #1 to #2
Config #1 (Premium)	CFL H
VccST off in S3	On in S3 +25-30mW
VccPLL_OC off in S0/C10	On in S0/C10 +3-10mW
VccPLL_OC off in S0ix	On in S0ix +3-10mW


Other than what is documented in the table above, there is no expected SoC power delta in Sx states between Volume and Premium configurations. Independently, implementing Deep Sx (also known as DSW) may lower platform power over traditional Sx.

**CPU\_C10\_GATE# is a signal from the Coffee Lake SoC that can be used for gating off VccSTG, VccPLL\_OC and VccIO (CFL-H) in the S0/C10 system state in order to save power.**


**+VCCST/+VCCPLL DECAPS Place Back Side (TOP)**




**+VDDQ DECAPS Place Back Side (TOP)**




**+VCCIO DECAPS Place Back Side (TOP)**




**+VCCPLL\_OC DECAPS Place Back Side (TOP)**






**+VCCSA DECAPS Place Back Side (TOP)**




**+VCCSA near CPU**








+VCCORE near CPU




Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805		
		12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
VCCGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	


+VCCORE DECAPS Place Back Side (TOP)



22uF x 12




1uF x 24



+VCCGT cap near CPU

22uF x14





Project Name

**G711GW**

Rev

R1.0

**Title :** **TBT\_Alpine-Ridge**

Size

C

**Dept.:** **ASUSTeK COMPUTER**

**Engineer:** **Gaming RD**

Date: **Tuesday, April 16, 2019**

Sheet **11** of **103**



Project Name

**G711GW**

Rev

R1.3

**Title :**      **CYPRESS CCG4**

Size

D

**Dept.:**      **ASUSTeK COMPUTER**

**Engineer:**      **Gaming RD**

Date: **Tuesday, April 16, 2019**

Sheet      **12**      of      **103**

<Variant Name>



**Title :**

**DDR4\_TERMINATION**

**ASUSTeK COMPUTER**

**Engineer:**

**Gaming RD**

Size

Project Name

Rev

Custom

**G711GW**

1.0

Date: **Tuesday, April 16, 2019**

Sheet **13** of **103**

<Variant Name>



**Title :** **DDR4\_ON-BOARD\_A2**

**ASUSTeK COMPUTER**

**Engineer:** **Gaming RD**

Size

Project Name

Rev

**C**



**G711GW**

**1.0**

Date: **Tuesday, April 16, 2019**

Sheet **15** of **103**


# SODIMM CHB-DIMM0 TOP H4.0mm STD (J1601)



SO-DIMMs that do not support ECC (x64 only) will use the SPD with EVENT# not wired.  
 SO-DIMMs that support ECC (x72) will use a combined SPD/Thermal Sensor with EVENT# wired.

DR4\_DIMM26P  
 1200-0082500

DR4\_DIMM26P  
 EVENT# ON ECC DIMM: ~~K888-0082550~~ L UP IF NO PIN IN PCH



<Variant Name>



**Title :**

**NB\_\*\*\*\***

**ASUSTeK COMPUTER**

**Engineer:**

**Gaming RD**

Size

Project Name

Rev

**A**

**G711GW**


**1.0**

Date: **Tuesday, April 16, 2019**

Sheet **17** of **103**



Figure 4-23. CFL H DDR4 x16 Memory Down V<sub>REF-CA</sub> Overview



Vref for CHA\_DIMM0






Figure 4-22. CFL-H DDR4 SO-DIMM V<sub>REF-CA</sub> Overview



Vref for CHB\_DIMM0



<Variant Name>



**Title :** \*\*\*\*\*

ASUSTeK COMPUTER

**Engineer:** Gaming RD

Size

Project Name

Rev

C





**G711GW**

1.0









Date: Tuesday, April 16, 2019

Sheet 19 of 103


HD Audio




Main Source	1th PWR	2nd PWR	3rd PWR	4th
+RTCBAT	+RTC_BAT	+3VA_RTC		
+3VA_BAT_SYS	+1.05VDS	+VCCST		
	+1.2V			
	+3VA0	+3VA	+3VA_BC	
		+3VSUS	+3VSUS_PCH	+V3_3A_V1_8A_VCCPAE10
	+3VA_DSW			
		+3VS		




XTAL 24MHz






RTC CRYSTAL 32.768KHz



DGPU CLKReq#



PCH CLKREQ Setting:



MB USB3.0 : N/A




USB3.0 Type C : Left

USB3.0 Type C : Right

USB3.0 Type C : Right

USB3.0 Port3 : N/A


USB3.0 Port4 (Charger)






# Main Board





- HPD0 to DP
- HPD1 to HDMI
- HPD2 to TBT
- HPD3 to VGA
- HPD4 to EDP Panel

DDP Strap Setting Update:  
 0 = Port is not detected (Default)  
 1 = Port is detected
















Strap => Mount R2443  
This strap should sample high.  
If sample low will cause boot up fail.






GPP\_J6  
Do not leave this pin float.  
If CNV1 is not used, it still need a 20K ohm PU.  
[CNV Mode Select] CNV\_RGL\_DT\_PCH  
An external pull-up or pull-down is required.  
0 = Integrated CNV1 enable.  
1 = Integrated CNV1 disable.

GPP\_J6(CNV\_RGL\_DT)  
An external pull-up or pull-down is required.  
0 = Integrated CNV1 enable.  
1 = Integrated CNV1 disable.  
Intel FAE  
RGL\_DT has an automatic detect CNV1 mechanism.  
Please do not use external PD.  
The CPU has an internal strong 1K PD already.  
Do not leave this pin float.  
If CNV1 is not used, it still need a 20K ohm PU

GPP\_J9  
The signal has a weak internal pull-down  
0 = VCCSP1 is connected to 1.8V rail  
1 = VCCSP1 is connected to 1.4V rail








## SPI Power




## 1st SPI ROM

1st: 05006-00090900 FLASH MX25L1283PM2I-10G 128M SOP-8L  
 2nd: 05006-00093100 FLASH GD25B127DSIGG IGADEVICE 128MB SOP8


Main Board





## System Management Interface




## SMBus Interface



## CPU, VGA Thermal Sensor Power Thermal Sensor



 Project Name		Rev
<b>G711GW</b>		1.0
<b>Title : PCH-XDP</b>		
Size A	<b>Dept.:</b> ASUSTeK COMPUTER	<b>Engineer:</b> Gaming RD
Date: Tuesday, April 16, 2019	Sheet	29 of 103




# Modern standby project should use Silego solution for EC/RTC reset (Microsoft hardware requirements)

## 6.6.2 Power button behavior

<https://docs.microsoft.com/en-us/windows-hardware/design/minimum/minimum-hardware-requirements-overview#section-60---shared-minimum-hardware-requirements-for-components>

UX362FA R1.3 board will verify this circuit 7/E






<Variant Name>


		Title : RST_Reset Circuit	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name	G711GW	
B			Rev 1.0
Date: Tuesday, April 16, 2019	Sheet 32	of 103	

The distance from U3301.24 to L3301 within 200 mil.  
 The distance from L3301 to C3347 within 200 mil.

33/34 pin ground pad need ground via






X3301: 25MHZ +/-30ppm/10pF (3225)  
 1st: P/N:07G010272501 TXC/7V25000011  
 2nd: P/N:07G010952500 HOSONIC/E3FB25






CLKREQ\_GLAN#, PCIE\_WAKE# should be PU on the host side

Realtek suggests 3V\_LAN raise time >1ms








LAN Connector



Place near chassis GND





D3401, D3402 ESD Diode  
 1st Source: P/N: 07024-00200200 AMAZING/AZC099-04SP.R7G  
 2nd Source: P/N: 07024-00710000 NXP/PUSB2X4D




IT8299E


IT8013




KB RGB Per Key LED




KB RGB co-layout




TP LED




NFC RGB LED




KB RGB 4Zone and 1Zone LED













Eagle Eye LED





Eagle Eye LED Conn





	R3601/R3602	R3605
support internal SPKR	mount	unmount
support SMART SMP	unmount	mount



DVDD must lead AVDD2. Figure 4 illustrates the recommended power sequence.





Figure 4. Power sequence






USB3.0\_PORT4 ( Support USB Charge Circuit )

**J3809 USB3.0 Connector**  
 1st Source: P/N: 12913-0001800 FOXCONN/UEA1111-040A02-7H  
 2nd Source: P/N: 12913-0008400 SINGATRON/ZUB-4066-318101F

USB Charge Circuit (For PORT 4)




USB3.0 Port 4




USB3.0 Pin define

1-	VBUS-
2-	D-
3-	D+
4-	GND-
5-	RX-
6-	RX+
7-	GND+
8-	TX-
9-	TX+


USB3.0\_PORT4





USB3.0 ESD-Protection




**ESD PROTECTION AZ1045-04F**  
 1st : 07G02976630  
 ESD PROTECTION AZ1045-04F  
 2nd : 07G029153016  
 ESD PROTECTION IP4284CZ10-T8



**D1902 ESD Diode**  
 1st Source: P/N:07024-0020200 AMAZING/AZC09A-04SP.RTG  
 2nd Source: P/N:07024-0070000 NXP/PUSZK40




VR\_DIV/AVDD/OVDD layout 建議: 0mils  
 BST 線寬 5-mils即可 (高阻抗電路 for boosting internal class-D)  
 GP100/GP102 測試floating  
 GP103 接個0000k Ohm for echo consultation (feedback)



### INTERNAL SPK Conn.

Speaker = 1.5W / channel




	R3932/R3933/R3924R3931	R3919/R3921/R3915/R3917
support internal SPKR	mount	unmount
support SMART SMP	unmount	mount




20180823 add

~Variant Name~






# NGFF\_SSD



- PCIE9 NGFF1 PCIE Lane3
- PCIE10 NGFF1 PCIE Lane2
- PCIE11 NGFF1 PCIE Lane1
- For SATA PCIE colay, PCIE PN swap
- PCIE12/SATA1a NGFF1 PCIE Lane0 /SATA Port1



- [21] SATA\_PCIE\_DET1



<Variant Name>

		Project Name	G711GW	Rev	R1.0
		Title :		MiniCard_SSD	
Size	Dept.:	ASUSTek COMPUTER	Engineer:	Gaming RD	
Date:	Tuesday, April 16, 2019	Sheet	40	of	103

<Variant Name>



**Title :**            **CB\_\*\*\*\*\***

**ASUSTeK COMPUTER**

**Engineer:**            **Gaming RD**

Size

Project Name

Rev

**C**

**G711GW**

**1.0**

Date:            **Tuesday, April 16, 2019**

Sheet            **41**            of            **103**

<Variant Name>

		<b>Title :</b> HDMI_DP_Switch
ASUSTeK COMPUTER		<b>Engineer:</b> Gaming RD
<b>Size</b> C	<b>Project Name</b> G711GW	<b>Rev</b> 1.0
<b>Date:</b> Tuesday, April 16, 2019	<b>Sheet</b> 42	<b>of</b> 103




Project Name  
**G711GW**

Rev  
**1.0**


Title : **CB IO COM**

Size: **C** Dept.: **ASUSTeK COMPUTER** Engineer: **Gaming RD**


# LPC Debug Port



ER2 stuff



# N-KEY Debug Connector



<Variant Name>

		<b>Title :</b> DEBUG_LPC	
ASUSTeK COMPUTER		<b>Engineer:</b> Gaming RD	
Size A	Project Name <b>G711GW</b>		Rev 1.0
Date: Tuesday, April 16, 2019	Sheet	44	of 103









Table 4-7: EN is the channel enable pin


EN	Channel Enable Setting
0	Disabled
1	Enabled (Default)

From GPU  
90 ohm

To Type C Connector  
90 ohm



20180803  
change VBUS capacitor



**CC pin OVP Protection**



20180727  
delete CC pin OVP because do not support PD 20V

NOTE 8. PIN ASSIGNMENT (FRONT VIEW)


Pin No.	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
	GND	TX1+	TX1-	VBUS	CC1	D+	D-	SBU1	VBUS	RX2-	RX2+	GND
Pin No.	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
	GND	RX1+	RX1-	VBUS	SBU2	D-	D+	CC2	VBUS	TX2-	TX2+	GND

NOTE 9. LASER WELD POINTS MAY BE DISCOLORED.


TYPE-C Connector




USB EMI-Protection



USB3.0 ESD-Protection



USB2.0 ESD-Protection




PD Discharging

20180801  
no PD function, delete discharging circuit

# Module\_AUX

## ANT\_1




## ANT\_2

U4901 RTCT7610			
ANT	Port	VC1 GPP_B0	VC2 GPP_A18
50 Ω	RF1	1	0
ANT_1	RF2	X	1
ANT_2	RF3	0	0

X: don't care  
0: -0.2v~0.3v  
1: 1.6v~3.6v

# Module\_MAIN

## ANT\_3



## ANT\_4


U4902 RTCT7610			
ANT	Port	VC1 GPP_B2	VC2 GPP_A19
50 Ω	RF1	1	0
ANT_3	RF2	X	1
ANT_4	RF3	0	0

X: don't care  
0: -0.2v~0.3v  
1: 1.6v~3.6v


<Core Design>

Project Name		ASUS GX502GX		Rev	1.0
Title		ANT			
Size	Dept.:	ASUSTek COMPUTER	Engineer:	EE	
C	Date:	Tuesday, April 16, 2019	Sheet	49	of 103

# CPU Thermal Sensor





Temp.	Resistor
75	2kOhm
90	7.5kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm




Set to 90度, BIOS set to 85 degree

SMBUS address=10010000 (90)


## DC FAN Control 1




## DC FAN Control 2



<Variant Name>




PIN #	Description
1	5V
2	5V
3	5V
4	GND
5	RX+
6	RX-
7	GND
8	TX-
9	TX+
10	GND




<Variant Name>


		<b>Title :</b>	<b>XDD_HDD &amp; ODD CON</b>
ASUSTeK COMPUTER		<b>Engineer:</b>	<b>Gaming RD</b>
Size	Project Name		Rev
A	<b>G711GW</b>		R1.0




**USB3.0 ESD-Protection**




**USB3.0 EMI-Protection**



**USB2.0 ESD-Protection**




**USB3.0\_PORT3**




**USB3.0 ESD-Protection**










**USB3.0 Port 3**



**NGFF M.2 TYPE\_E-KEY WIFI**



**J301 NGFF E-KEY WLAN Connector H=2.5mm**  
 1st Source: P/N:12003-0007600 ARDOR/PKABE8-S0701-TP50  
 2nd Source: P/N:12003-0007500 DRAGONET/ATE1718BA4ZFB  
 3rd Source: P/N:12003-0007500 LOTESAP/CO0602-P001A



<Variant Name>

		Title :	USB3_*****
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size	Project Name		Rev
Custom	G711GW		1.0
Date:	Tuesday, April 16, 2019	Sheet	54 of 103

<Variant Name>



**Title :** IO Con. to MB

ASUSTeK COMPUTER

**Engineer:** Gaming RD

Size

Project Name

Rev

Custom









**G711GW**

1.0


Date: Tuesday, April 16, 2019

Sheet 55 of 103







[20.30,58,70,88,96,98]



[1107]  
 R5703 100KOhm  
 3VVP8使用R5703使用的印/R:06095-01620100  
 避免遇到以前案子#CP91209 Vcc殘電造成的Issue




[30.45,70,88]




[30.38]


[88]



[32.88]






[30.83,84,88]






[30.87]

<Variant Name>






<Variant Name>


		Title : Power Protect	
ASUS TeK COMPUTER		Engineer: Gaming RD	
Size	Project Name	Rev	
Custom	G711GW	1.0	
Date:	Tuesday, April 16, 2019	Sheet	58 of 103



EMI



EMI




EMI Reserve

<Variant Name>

# DC-IN Connector


## DC Jack使用請詢用River\_Hsu

New 6 Phi 4 Pin DC\_Jack




12033-00020300




J6001	3.4CH	1.55CH
	12033-00020200	12033-00020300





# Battery Connector



Note: Battery Connector 正確性與BAT1\_IN\_OC#是否預留!














<Variant Name>

<b>ASUS</b>		<b>Title :</b> USB3_*****
ASUSTek COMPUTER		<b>Engineer:</b> Gaming RD



Size	Project Name	Rev
Custom	G731GX	1.0

Date: Tuesday, April 16, 2019 Sheet 62 of 103




<Variant Name>





### NFC Matching






USB Setting GX501GI PCIE/SATA Function define CNL HM370

HSIO Capabilities	Function
PCIEG (From GPU)	
PCIE#01 - US83.1#07	CLKREQ-0 GPU
PCIE#02 - US83.1#08	CLKREQ-1 CR
PCIE#03 - US83.1#09	CLKREQ-2 WLAN
PCIE#04 - US83.1#10	CLKREQ-3
PCIE#05	CLKREQ-4
PCIE#06	CLKREQ-5 TBT AR
PCIE#07	CLKREQ-6 PCIE SSD
PCIE#08	CLKREQ-7
PCIE#09	CLKREQ-8
PCIE#10	CLKREQ-9
PCIE#11	CLKREQ-10-15
PCIE#11 - SATA-0a	PCIE*4 SSD
PCIE#12 - SATA-1a	
PCIE#13 - SATA-0b	
PCIE#14 - SATA-1b	
PCIE#15 / SATA#2	
PCIE#16 / SATA#3	
PCIE#17 / SATA#4	
PCIE#18 / SATA#5	
PCIE#19 / SATA#6	
PCIE#20 / SATA#6	
PCIE#21	TBT (x4)
PCIE#22	
PCIE#23	
PCIE#24	

Function	Function
CLKREQ-0	GPU
CLKREQ-1	
CLKREQ-2	CR
CLKREQ-3	WLAN
CLKREQ-4	
CLKREQ-5	TBT AR
CLKREQ-6	PCIE SSD
CLKREQ-7	
CLKREQ-8	
CLKREQ-9	
CLKREQ-10-15	





USB Setting GX501GI USB Function define CNL HM370

USB 2.0	Function
USB2_01	USB3.0 MB Port1
USB2_02	USB3.0 MB Port2
USB2_03	USB3.0 MB Port3
USB2_04	Camera
USB2_05	USB3.0 MB Port4 (Charger)
USB2_06	TBT
USB2_07	N key
USB2_09	BT
USB2_10	
USB2_11	
USB2_12	

USB 3.0	Function
USB3.1#01	USB3.1MB Port1 (Support Gen2)
USB3.1#02	USB3.0 MB Port2 (Support Gen2)
USB3.1#03	USB3.0 MB Port3 (Support Gen2)
USB3.1#04	USB3.0 MB Port4 (Support Gen2)
USB3.1#05	
USB3.1#06	
USB3.1#07	

HSIO	HM370	QM370	CM246	HSIO	Devices Assign
1	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #1	0	(port1) USBS1.1 Type-C
1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #2	1	(port1) USBS1.1 Type-C
2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #3	2	(port1) USBS1.0 Type-A
3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #4	3	(port2) USBS1.0 Type-A
4	USB3.1 Gen1 #5	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #5	4	(port1) USBS1.0 Type-A
5	USB3.1 Gen1 #6	USB3.1 Gen1/Gen2 #6	USB3.1 Gen1/Gen2 #6	5	(port4) USBS1.0 Type-A
6	USB3.1 Gen1 #7	USB3.1 Gen1 #7	USB3.1 Gen1 #7	6	POE #1
7	USB3.1 Gen1 #8	USB3.1 Gen1 #8	USB3.1 Gen1 #8	7	POE #2
8	NA	USB3.1 Gen1 #9	USB3.1 Gen1 #9	8	POE #3
9	NA	USB3.1 Gen1 #10	USB3.1 Gen1 #10	9	POE #4
10	NA	POE #5	POE #5	10	Thunderbolt (priority 1)
11	NA	POE #6	POE #6	11	Thunderbolt (priority 1)
12	NA	POE #7	POE #7	12	Thunderbolt (priority 1)
13	NA	POE #8	POE #8	13	Thunderbolt (priority 1)
14	POE #9	POE #9	POE #9	14	1st M.2 SSD (POE#2, optane)
15	POE #10	POE #10	POE #10	15	1st M.2 SSD (POE#4, SATA#1a)
16	POE #11	SATA#0a	POE #11	16	POE #11
17	POE #12	SATA#0b	POE #12	17	POE #12
18	POE #13	SATA#0c	POE #13	18	POE #13
19	POE #14	SATA#0d	POE #14	19	POE #14
20	POE #15	SATA#0e	POE #15	20	POE #15
21	POE #16	SATA#0f	POE #16	21	POE #16
22	POE #17	SATA#0g	POE #17	22	POE #17
23	POE #18	SATA#0h	POE #18	23	POE #18
24	POE #19	SATA#0i	POE #19	24	POE #19
25	POE #20	SATA#0j	POE #20	25	POE #20
26	POE #21	POE #21	POE #21	26	POE #21
27	POE #22	POE #22	POE #22	27	POE #22
28	POE #23	POE #23	POE #23	28	POE #23
29	POE #24	POE #24	POE #24	29	POE #24



<Variant Name>



**Title :**

**ASUSTeK COMPUTER**

**Engineer:**

**Gaming RD**

Size

Project Name

Rev

**D**

**G711GW**

**1.0**

Date: **Tuesday, April 16, 2019**

Sheet **66** of **103**

<Variant Name>



**Title :** I/O board FUNC key

ASUSTeK COMPUTER

**Engineer:** Gaming RD

Size

Project Name

Rev

E

**G711GW**

1.0

Date: Tuesday, April 16, 2019

Sheet 67 of 103

<Variant Name>



Project Name

**G711GW**

Rev

R1.0

**Title :** **Thunderbolt**

Size

Custom

**Dept.:** **ASUSTeK COMPUTER**

**Engineer:** **Gaming RD**

Date: **Tuesday, April 16, 2019**

Sheet

**68**

of

**103**

<Variant Name>



**Title :** OTH\_EMI

ASUSTeK COMPUTER

**Engineer:** Gaming RD

Size

Project Name

Rev

C

**G711GW**

1.0

Date: Tuesday, April 16, 2019




Sheet 69 of 103






Table 8-1. Power Descriptions for PCH in CNL-H

Name	Description
VCCPHVLD0_IP8	1.8V Primary Well. On the motherboard, this power pin must be connected to VCCPHVLD_IP8 rail in Internal 1.8 V VRM Mode and left as no-connect in External 1.8V VRM Mode.
VCCPGPPA	1.8V or 3.3V for GPP_A group.
VCCPGPPB	1.8V or 3.3V for GPP_B and GPP_C groups.
VCCPGPPD	1.8V or 3.3V for GPP_D group.
VCCPGPPEF	1.8V or 3.3V for GPP_E and GPP_F groups.
VCCPGPPG_3P3	3.3V for GPP_G group.
VCCPGPHK	1.8V or 3.3V for GPP_H and GPP_K groups.
VCCMPHY_SENSE	1.05V Sense Line.
VSSMPHY_SENSE	0V (Ground) Sense Line.
VSS	Ground.





Prevent leakage for S1/S4/S5 (AC mode)  
Follow CSB reference design


### Keyboard Connector




### Touch Pad Connector




### Keyboard Backlight




### RED, 4zone,1zone, PerKey Co-layout



### For EMI





### Keyboard ID



KB ID PCH Side(HW請依照此表格做設計判斷) *BIOS會再反向				
Code	ROG RGB KB Type	KBID 2	KBID 1	KBID 0
		(GPP_H18)	(GPP_H17)	(GPP_H16)
0x00	Normal Keyboard	H	H	H
0x01	QWERTASD Partition Keyboard	H	H	L
0x02	4 Zone RGB Keyboard	H	L	L
0x03	Per Key RGB Keyboard	H	L	L
0x04	1 Zone RGB Keyboard	L	H	H

	RED-4pin	1zone RGB 8pin	4zone-16pin	per key-20pin
pin1	VCC	VCC green	VCC green	COM7
pin2	VCC	VCC red	VCC red	COM6
pin3	GND	VCC blue	VCC blue	COM5
pin4	GND	LED1 blue	LED1 blue	COM4
pin5		LED1 red	LED1 red	COM3
pin6		LED1 green	LED1 green	COM2
pin7		NC	LED2 blue	COM1
pin8		NC	LED2 red	COM0
pin9			LED2 green	GND
pin10			LED3 blue	GND
pin11			LED3 red	GND
pin12			LED3 green	VCC
pin13			LED4 blue	VCC
pin14			LED4 red	VCC
pin15			LED4 green	VDD-33
pin16			NC	NC
pin17				GCLK
pin18				SDI
pin19				DCLK
pin20				LE



Item	Description	Quantity	Notes
1	...	...	...
2	...	...	...
3	...	...	...
4	...	...	...
5	...	...	...
6	...	...	...
7	...	...	...
8	...	...	...
9	...	...	...
10	...	...	...

G731GX SKU Table

Option	PCB	SKU	CPU	Power	DRAM	VRAM			
608B0H0-M81030	R2.0	GR501VXK SKU1	/I7-7700HQ	/230W	8G_Hynix	VR0_Samsung			
608B0H0-M82000	R2.0	GR501VXK SKU2	/I5-7300HQ	/230W	8G_Hynix	VR0_Samsung			

1. CPU: INT I7-7700HQ 2.8G/6M SR32Q BGA 01001-013806400  
 CPU: INT I5-7300HQ 2.5G/6M SR32S BGA 01001-013805000

2. dGPU: nVidia M17E-Q2-A1 PCBGA2152 02004-00480500

[www.asustor.com/ASUS/ASUS](http://www.asustor.com/ASUS/ASUS)

4. EC: ITE I78995VQ-128/DX --06037-00050800

5. onboard memory  
 8G\_Hynix 03012-00030400

9. Card Reader: AD6435--02G630002400 (Page42)

10. USB Charger IC: (Page52) Sillego SLG55584AVTR -- 06016-00040000  
 MAXIM MAX14566AERTA+ -- 06G016196011

11. USB3.0 Repeater IC: (Page67)  
 Parade : P88710B -- 06053-00200000  
 Maxim : MAX14972CT0V -- 06053-00030000






### CFL H Power Sequence (DC mode)

- C: CPU (+RTCBAT)+3VA\_RTC
- P: PCH (AC\_BAT\_SYS)+3VA/+5VA
- S: PLT (+3VA\_RTC)RTCRST#(PCH)
- Power (Power)AC\_IN\_OC#(EC)
- Signal (EC)PS\_ON(+3VA\_EC)
- (PS\_ON)+3VA\_EC(EC)
- (3VADSW\_ON)+3VA\_DSW(3VA\_DSW\_PWRGD)
- (EC)DPWROK\_EC(PCH)
- (+3VA\_DSW)PM\_BATLOW#(PCH)
- (PCH)PM\_SLP\_SUS#(EC)
- (VSUS\_ON)+1.0VSUS\_VCCPRIM(1.0VSUS\_PWRGD)
- (EC)PM\_RSMRST#\_PCH(PCH)
- (PCH)SUSWARN#(EC)
- (EC)ME\_AC\_PRESENT\_PCH(PCH)
- (EC)PCH\_SUSACK#(PCH)
- (PWR\_Switch)PWR\_SW#(EC)
- (EC)PM\_PWRBTN#(PCH)
- (EC)SUSC\_ECH(Power)
- (SUSC\_ECH)+12V/+5V/+3V
- (EC)SUSB\_ECH(Power)
- (SUSB\_ECH)+12VS/+5VS/+3VS
- (VSUS\_ON)+1.0V\_VCCST,VCCPLL(VCCST\_PWRGD)
- (+VCCIO)+VCCSTG
- (1.2V\_ON)+2.5V(2.5V\_PWRGD)
- (1.2V\_ON)+VDDQ\_CPU(1.2V\_PWRGD)
- (+12VS)+VCCPLL\_OC
- (SUSB\_ECH)+VCCIO(VCCIO\_PWRGD)
- (ALL\_SYSTEM\_PWRGD)+VCCSA(IMVP8\_PWRGD)
- (DDR\_VTT\_CTRL)+0.6V
- (CPU)DDR\_VTT\_CTRL(Power)
- (Power)1.2V\_PWRGD(AND)
- (Power)IMVP8\_PWRGD
- (AND)ALL\_SYSTEM\_PWRGD(CPU/PCH/EC/Power)
- (ALL\_SYSTEM\_PWRGD)VCCST\_PWRGD\_CPU(CPU)
- (EC)PM\_PWROK\_PCH(PCH)
- (PCH)CLK\_PCH\_BCLK(CPU)
- (PCH)H\_CPU\_PWRGD(CPU)
- (ALL\_SYSTEM\_PWRGD)P\_IMVP8\_EN\_10(Power)
- (CPU)P\_SVID\_DATA\_X2(Power)
- (EC)PM\_SYSPWROK\_PCH(PCH)
- (PCH)PLT\_RST#(CPU/EC/Device)
- (P\_IMVP8\_DRVON)+VCCCORE(IMVP8\_PWRGD)
- (CPU)H\_THERMTRIP#(PCH)
- (PCH)DDR4\_DRAMRST#(Memory)


+VCCGT












# CFL H Power Sequence (AC mode)

- (+RTCBAT)+3VA\_RTC
- (AC\_BAT\_SYS)+3VA/+5VA
- (+3VA\_RTC)RTCRSTH(PCH)
- (Power)AC\_IN\_OCH(EC)
- (EC)PS\_ON(+3VA\_EC)
- (PS\_ON)+3VA\_EC(EC)
- (3VADSW\_ON)+3VA\_DSW(3VA\_DSW\_PWRGD)
- (EC)DPWROK\_EC(PCH)
- (+3VA\_DSW)PM\_BATLOW#(PCH)
- (PCH)PM\_SLP\_SUS#(EC)
- (VSUS\_ON)+1.0VSUS\_VCCPRIM(1.0VSUS\_PWRGD)
- (EC)PM\_RSMRST#\_PCH(PCH)
- (PCH)SUSWARN#(EC)
- (EC)ME\_AC\_PRESENT\_PCH(PCH)
- (EC)PCH\_SUSACK#(PCH)
- (PWR\_Switch)PWR\_SW#(EC)
- (EC)PM\_PWRBTN#(PCH)
- (EC)SUSC\_ECH(Power)
- (SUSC\_ECH)+12V/+5V/+3V
- (EC)SUSB\_ECH(Power)
- (SUSB\_ECH)+12VS/+5VS/+3VS
- (SUSB\_ECH)+1.0V\_VCCST,VCCPLL
- (SUSB\_ECH)+VCCIO,(+12VS)+VCCSTG
- (1.2V\_ON)+2.5V(2.5V\_PWRGD)
- (1.2V\_ON)+VDDQ\_CPU(1.2V\_PWRGD)
- (+12VS)+VCCPLL\_OC
- (SUSB\_ECH)+VCCIO(VCCIO\_PWRGD)
- (ALL\_SYSTEM\_PWRGD)+VCCSA(IMVP8\_PWRGD)
- (DDR\_VTT\_CTRL)+0.6V
- (CPU)DDR\_VTT\_CTRL(Power)
- (Power)1.2V\_PWRGD(AND)
- (Power)IMVP8\_PWRGD
- (AND)ALL\_SYSTEM\_PWRGD(CPU/PCH/EC/Power)
- (ALL\_SYSTEM\_PWRGD)VCCST\_PWRGD\_CPU(CPU)
- (EC)PM\_PWROK\_PCH(PCH)
- (PCH)CLK\_PCH\_BCLK(CPU)
- (PCH)H\_CPUPWRGD(CPU)
- (CPU)P\_SVID\_DATA\_X2(Power)
- (EC)PM\_SYSPWROK\_PCH(PCH)
- (PCH)PLT\_RST#(CPU/EC/Device)
- (P\_IMVP8\_DRVON)+VCCCORE(IMVP8\_PWRGD)
- (CPU)H\_THERMTRIP#(PCH)
- (PCH)DDR4\_DRAMRST#(Memory)

+VCCGT













**\*共12顆**  
**\*請將對應電容放置對應PWR VRM輸入端**

<Variant Name>

ASUS		Project Name	Rev
		GM531GX	R1.0
Title: PW_Input CAP			
Size	Dept.: Power Team	Engineer: Joe	
Custom			
Date: Tuesday, April 16, 2019	Sheet	99	of 102





N18E

150W+		115W ~ 130W		100W ~ 110W		75W ~ 90W		75W-	
UPI	OM	UPI	OM	UPI	OM	UPI	OM	UPI	OM
PR9801	100n(100212100014010)	PR9817	475k(100212143014010)	PR9817	475k(100212143014010)	PR9817	215k(10102-00571000)	PR9817	475k(100212357014010)
PR9817	475k(100212127014010)	PR9814	243k(100212143014010)	PR9822	33k(100212165014010)	PR9822	287k(100212287014010)	PR9822	475k(100212475014010)
PR9822	100n(100212100014010)	PR9814	243k(100212143014010)	PR9814	475k(100212165014010)	PR9814	215k(10102-00571000)	PR9814	337k(100212357014010)
PR9814	337k(100212127014010)	PR9805	75k(100212750214010)	PR9814	243k(100212221014010)	PR9814	215k(10102-00571000)	PR9814	475k(100212475014010)
PR9805	75k(100212750214010)	PR9806	487k(100212487014010)	PR9806	487k(100212487014010)	PR9806	487k(100212487014010)	PR9806	487k(100212487014010)
PR9806	487k(100212487014010)	PR9807	75k(100212750214010)	PR9807	75k(100212750214010)	PR9807	75k(100212750214010)	PR9807	75k(100212750214010)
PR9807	75k(100212750214010)	PR9808	487k(100212487014010)	PR9808	487k(100212487014010)	PR9808	487k(100212487014010)	PR9808	487k(100212487014010)
PR9808	487k(100212487014010)	PR9811	243k(100212324314010)	PR9811	243k(100212324314010)	PR9811	243k(100212324314010)	PR9811	243k(100212324314010)
PR9811	243k(100212324314010)	PR9812	10k(100212100214010)	PR9812	10k(100212100214010)	PR9812	10k(100212100214010)	PR9812	10k(100212100214010)
PR9812	10k(100212100214010)	PR9813	90.9k(100212909214010)	PR9813	90.9k(100212909214010)	PR9813	90.9k(100212909214010)	PR9813	90.9k(100212909214010)
PR9813	90.9k(100212909214010)								

N18P

75W-		150W+		115W ~ 130W		75W ~ 90W	
UPI	OM	UPI	OM	UPI	OM	UPI	OM
PR9801	100n(100212100014010)	PR9801	200n(100212200014010)	PR9801	200n(100212200014010)	PR9801	200n(100212200014010)
PR9817	475k(100212357014010)	PR9817	215k(10102-00571000)	PR9817	475k(100212143014010)	PR9817	215k(10102-00571000)
PR9822	100n(100212100014010)	PR9822	33k(100212330214010)	PR9822	33k(100212330214010)	PR9822	33k(100212330214010)
PR9814	337k(100212357014010)	PR9814	243k(100212143014010)	PR9814	243k(100212143014010)	PR9814	243k(100212143014010)
PR9805	75k(100212750214010)	PR9805	431k(10102-00581000)	PR9805	431k(10102-00581000)	PR9805	431k(10102-00581000)
PR9806	487k(100212487014010)	PR9806	431k(10102-00581000)	PR9806	431k(10102-00581000)	PR9806	431k(10102-00581000)
PR9807	75k(100212750214010)	PR9807	33k(100212330214010)	PR9807	33k(100212330214010)	PR9807	33k(100212330214010)
PR9808	487k(100212487014010)	PR9808	431k(10102-00581000)	PR9808	431k(10102-00581000)	PR9808	431k(10102-00581000)
PR9811	243k(100212324314010)	PR9811	324k(100212324314010)	PR9811	324k(100212324314010)	PR9811	324k(100212324314010)
PR9812	10k(100212100214010)	PR9812	10k(100212100214010)	PR9812	10k(100212100214010)	PR9812	10k(100212100214010)
PR9813	90.9k(100212909214010)	PR9813	90.9k(100212909214010)	PR9813	90.9k(100212909214010)	PR9813	90.9k(100212909214010)



Project Name

**GX531GM**

Rev

**R1.0**

**Title :**      **Type C LDO 3V3**

Size

**Custom**

**Dept.:**      **ASUSTeK COMPUTER INC.**      **Engineer:**      **Joe**

Date: **Tuesday, April 16, 2019**

Sheet      **97**      of      **103**



Project Name

**GX531GM**

Rev

R1.0

**Title :** PW\_PEX\_VDD/+1.8V\_GPU

Size

Custom

**Dept.:** NB Power Team

**Engineer:** Joe

Date: Tuesday, April 16, 2019

Sheet


95

of

117


+FBVDDQ [For VRAM]

DVS Setting			
MEM_VDD_CTL	S	I	L
Vdd1kaps	1.35V		1.35V
PS9404		1000ma	
PS9405		21.500ma	
PS9423		7500ma	



※資料記載値設計仕様

Imax= 63A  
OCP= 100A





Project Name

**GX531GM**

Rev

R1.0

**Title :** PW\_PEX\_VDD/+1.8V\_GPU

Size








Custom






**Dept.:** NB Power Team

**Engineer:** Joe

Date: Tuesday, April 16, 2019

Sheet 93 of 117






2015.04.14 3 pole mic design and VB2 Reserve


2015.06.07 Realtek Suggest

MUTE CONTROL



2017.03.23 AMP Change Remove

MUTE CONTROL new solution for 1.8V HDA BUG 0318


















Table 1: Current Limit vs.  $R_{DS(on)}$  Values

$R_{DS(on)}$	Min. Current Limit (mA)	Typ. Current Limit (mA)	Max. Current Limit (mA)
0.20A	2750	3000	3300
0.25A	2600	2700	2975
0.27A	2350	2500	2750
0.30A	1800	2000	2400
0.37A	1300	1500	2000
0.47A	1025	1100	1180
0.57A	850	900	950
0.74A	700	750	800
0.7A	560	600	640






**+NVVDD [For DGPU]**



請放靠近PU9101




Address Selection Table

Address	Bank	Bank	Bank	Bank	Bank	Bank	Bank	Bank
A[15]	A[14]	A[13]	A[12]	A[11]	A[10]	A[9]	A[8]	A[7]
00000	0	0	0	0	0	0	0	0
00001	0	0	0	0	0	0	0	1
00002	0	0	0	0	0	0	0	0
00003	0	0	0	0	0	0	0	1

Register Address

Bank	Bank	Bank	Bank	Bank	Bank	Bank	Bank	Bank
A[15]	A[14]	A[13]	A[12]	A[11]	A[10]	A[9]	A[8]	A[7]
00000	0	0	0	0	0	0	0	0
00001	0	0	0	0	0	0	0	1
00002	0	0	0	0	0	0	0	0
00003	0	0	0	0	0	0	0	1

### PROTECTION



Cost-down不開

Cost-down不開

Cost-down不開

Cost-down不開

Cost-down不開

Cost-down不開

Cost-down不開






Table 2. TRUTH TABLE

S	OE	FUNCTION
X	H	Disconnect
L	L	D = 1D
H	L	D = 2D


Cost-down不開



PR8901	ADP=120W	ADP=235W	ADP=330W		
	TBD	5m	2m		
	YES	YES	YES	YES	YES

PR8903	ADP=120W	ADP=150W	ADP=180W	ADP=210W	ADP=280W	ADP=330W
	200m	250m	X	X	X	560m
	YES	YES	X	X	X	YES



**Adaptor select**  
total power = 90% ADP

Adaptor select	
W. Resistor	Q. Resistor
PR8921	10m / 5m
PR8936	
14K	0.4V 30W 120W
31.6K	0.8V 40W 150W
56K	1.2V 45W 180W
93.1K	1.6V 65W 230W
150K	2.0V 75W 280W
270K	2.4V 90W 330W
560K	2.8V 120W 400W

**HW\_Throttle**




dGPU\_PDF ----> GPIO12

AC limit = 100% ADP  
Bat limit = byte 7 x 1.7









PT890\* 請設置 PWR900 充電保護裝置(Track 1)

# Load Switch

Main Board



[20,30,57,58,70,96,98]




[71]


[70]

[30,45,57,70]


[58]



[70]




**+1.2V/+VTT/+2.5V[For Memory]**



PT860\* 請放置 PUS600旁;並請放置Trace上!

- P\_DDR\_HG\_30 1. T8601 TPC207
- P\_DDR\_LA\_30 1. T8602 TPC207
- P\_DDR\_LM\_30 1. T8603 TPC207



<Variant Name>



Project Name

**GM531GX**

Rev

R1.0

**Title :**     **Thunderbolt**

Size

Custom

**Dept.:**     **ASUS Power Team**

**Engineer:**     **Joe**

Date: **Tuesday, April 16, 2019**

Sheet

**85**


of

**103**


**ILMT for OCP Table**

ILMT State	OCP
0	8A
Floating	10A
1	12A

PT840\* 請放置 PU8401旁;並請放置Trace上!



# +1.05VSUS [For PCH]



**Imax= 10A**  
**OCP= 15A**

**+1.05VSUS**

PT830\* 請放置 PUS301旁;並請放置Trace 上!

P\_1.05VSUS\_HG\_30    1       PT8301    @  
P\_1.05VSUS\_LX\_30    1       PT8302    @  
P\_1.05VSUS\_LG\_30    1       PT8303    @





Project Name

**GM531GM**

Rev

R1.0

**Title :** **PW\_+VCCIO**

Size

A3








**Dept.:** NB Power team

**Engineer:** *Joe*

Date: Tuesday, April 16, 2019



Sheet 82 of 103

# Coffee lake IMVP8 Power [For CPU]





請與EE確認輸出電容 (POWER 22u\*4)

- ① PWRM01\_VCC
- ② PWRM01\_GATE
- ③ PWRM01\_DS
- ④ PWRM01\_CS
- ⑤ PWRM01\_VCC
- ⑥ PWRM01\_GATE
- ⑦ PWRM01\_DS
- ⑧ PWRM01\_CS




20180716a  
Ian: change PD controller to IT8851  
20180702  
Ian: modify component location



20180725  
add test point for DBGR

20180726  
add test point for DBGR

TP4601	TPC20T	0	1
TP4602	TPC20T	0	1
TP4603	TPC20T	0	1
TP4604	TPC20T	0	1
TP4605	TPC20T	0	1
TP4607	TPC20T	0	1
TP4606	TPC20T	0	1
TP4608	TPC20T	0	1
TP4609	TPC20T	0	1
TP4610	TPC20T	0	1





20180724  
delete net because no slave charger  
20180725  
modify VBUS\_DISCHARGE net to GP2  
20180801  
delete and wired to test point

20180725  
modify for VBUS sensing circuit


20180719  
8851 need to change to D version, waiting for P/N, part, symbol  
20180723  
change to D version: 0650-00380200  
20180813  
update symbol

20180719  
delete SV\_PD sensing circuit, not support fast role swap

20180808  
modify R4626/R4627 resistor



Different power plan prevent leakage




6.3 I2C0 Slave ID Decode

IT8851 provides one I2C slave interface, I2C0, for communication and four different slave ID decodes for I2C0 slave.

Table 6-1. I2C0 Slave ID Decode

AD1	AD0	Slave ID
0	0	7'h40
0	1	7'h42
1	0	7'h50
1	1	7'h52

### Coffee lake IMVP8 Power [For CPU]





I9 設定調整

VCCBE  
OCN=205A


I9 設定調整

VCCBE  
OCNMAX=144A


P8B06	N series	G series
45W	13.30chm	-
60W	1.08chm	-
120W	1.08chm	40.28chm
180W	-	38.78chm
230W	-	24.28chm




### Internal Regulator option




20180815  
delete short land




### HDMI Active-Level Shift



20180731  
change HDMI retimer to IT66317




2018857  
add for output swing SW control




Output Swing	GPIO	URDBG
Level 1 (Lowest)	0	0
Level 2 (Default)	0	1
Level 3	1	0
Level 4 (Highest)	1	1

### Main Board


#### HDMI PWR\_+5V5\_HDMI










#### HDMI Conn.




#### HDMI EMI










Variant Names


27588		27589	
27588	27589	27588	27589
27588	27589	27588	27589
27588	27589	27588	27589
27588	27589	27588	27589




### MEMORY: GPU FB Partition A




### MEMORY: GPU FB Partition D






### MEMORY: GPU FB Partition B




### MEMORY: GPU FB Partition C








# +12VS\_FAN [For FAN]





# +3VA\_DSW / +5VSUS [System Power]


## OUTPUT +5VSUS




**Imax= 12A  
OCP=20A  
+5VSUS**







## OUTPUT +3VA\_DSW







**Imax= 10A  
OCP= 15A  
+3VA\_DSW**



■ check 整份線路 +12VSUS total 並聯對地電阻不得小於10kOhm



Discharge



- 2V8: 2V8, 2V5, 2V11
- 2V5: 2V8, 2V5, 2V11
- 2V11: 2V8, 2V5, 2V11

