

US/GR BK/VLBA/

VLBA Technical Report No. 45
THE VLBA CORRELATOR
MAC and LTA SUB-SYSTEMS
VOLUME 2 of 2

**VLBA Technical Report No. 45
THE VLBA CORRELATOR
MAC and LTA SUB-SYSTEMS
VOLUME 2 of 2**

Chuck Broadwell

Ray Escoffier

January 1, 1999

RECEIVED

MAR 11 1999

AOC LIBRARY
SOCORRO, NM

macltaman.vol2.doc


Microsoft Word

not under SCCS control


master file stored in /corrdwgs/manuals/macltaman/SCCS
(where the SCCS file would have been stored)





Volume 2**Section 1****Master Control Card Drawings**

Drawing Number and/or Filename -----	Title -----	Nr of Sheets -----
56000L027 (L027D01.SCH - L027D04.SCH)	MCC Schematics	4
56000Z012 (Z012D01.LAY - Z012D02.LAY)	MCC IC Layouts	2
MCC.BLK	MCC Block Diagram	1
MCCTOP.PAL, PAL*.SCH (1F, 2C, 3B, 4B, 5B, 5C, 6B, 6C, 7B, 8C, 9B, 11C, 13B, 14G, 15B, 16E, 16F, 16G, 16I, 19B, 19F, 20B, 20F, 21I, 22F, 23B, 23F, 25F, 28F, 28H, 29J, 30C, 30E, 32H)	PAL drawings	35



TEST FRAME GENERATOR





MICRO ADDR	SELECT	FUNCTION
8000	SEL0	WRITE TO MISCL PORTS
8000	SEL1	WRITE TO MISCL PORTS
8000	SEL2	WRITE TO FFT CARD MUX
8000	SEL3	READ HARDWARE CONTROL BUS
8000	SEL4	READ FIFO 0
8000	SEL5	READ FIFO 1
8000	SEL6	
8000	SEL7	


ADDR	SELECT	FUNCTION
8000	WR0	BANK SELECT
8100	WR1	TEST DATA PROG
8200	WR2	ASIC CONTROL WORD
8300	WR3	TEST DATA PROG
8400	WR4	DELAY PROGRAM BITS
8500	WR5	
8600	WR6	HCB CORN
8700	WR7	LOAD HEADER RAM
9000	WR8	LOAD DATA RAM
9200	WR9	PROGRAM PLL
9300	WR10	PROGRAM PLL
9400	WR11	PROGRAM PLL
9500	WR12	SELF TEST POINT CNT
9600	WR13	SELF TEST
9700	WR14	SELF TEST
9700	WR15	SET UP FIFO

SELECT	STROBE	MODE0	MODE1	FUNCTION	ACK	RDVNA	BUSNA	OE	ACKA	WRB	RESE	IRQ
0	X	0	0	ALLOW SLAVE TO ASSERT ATTN	SDATARDY	1	0	1	1	1	0	1
0	X	0	1	IDLE	1	1	0	1	1	1	0	1
0	X	1	0	IDLE	1	1	0	1	1	1	0	1
1	0	0	0	MASTER SENDS IRQ TO SLAVE	BUSYA	1	1	1	1	1	0	STROBEV
1	0	0	1	MASTER WRITES TO SLAVE	BUSYA	1	0	1	1	1	0	STROBEV
1	0	1	0	MASTER READS FROM SLAVE	SDATARDY	1	1	1	1	1	0	STROBEV
1	0	1	1	MASTER RESETS SLAVE	1	1	1	1	1	1	0	STROBEV

VLBA CORRELATOR PROJECT
 NATIONAL RADIO ASTRONOMY OBSERVATORY
 CHARLOTTEVILLE, VA

Title: MASTER CONTROL CARD
 Size/Document Number: 5600L027 (LO27D02.SCH)
 Date: November 19, 1997/Sheet 2 of 4


20 TO 1 CROSSBAR MUX



THE FFT SEQUENCER CONTROL SIGNALS S16 THRU S20 SELECT THE X-AXIS STATION OF A BASELINE AND S21 THRU S25 SELECT THE Y-AXIS STATION. CHANNELS A AND B OPERATE IN PARALLEL.

PAL 23B FUNCTION TABLE with columns S29, S28, S27, S26 and FUNCTION. Functions include INC AO-A2, IDLE, WA, WE, CAPVA, and CAPVC.


MULTIPLIER BASELINE COUNTER



NOTE: THIS LOGIC WILL HANDLE DATA VALID FOR TWO CHANNELS. INPUT MUX SELECT LINES MUST COME FROM TWO FFT BINS INTO THIS CARD. THE 74ALS153 MIXER HERE REPRODUCES THE FUNCTION OF THE 4 INTO ONE MULTIPLEXERS ON THE FFT CARDS. EACH CHANNEL HAS 20 STATIONS WHICH ARE COMBINED INTO 210 BASELINES. THE 5 PAL-1618 MULTIPLEXERS ABOVE HAVE 4-BIT ADDRESS EACH, A 2-BIT X FIELD AND A 2-BIT Y FIELD.

THE DOWNSTREAM PAL-1618 HAS TWO 3-BIT ADDRESS FIELDS TO COMPLETE THE SELECTION OF ONE OF THE 210 BASELINES. THE DATA VALID INTEGRATOR WILL SCAN THROUGH ALL 210 BASELINES OF BOTH CHANNELS EACH FFT CYCLE AND KEEP A RUNNING COUNT IN THE RAMS OF THE NUMBER OF VALID FFTs THAT ENTER INTO EACH 131-MSSEC INTEGRATION ON A BASELINE BASIS.

DATA VALID MULTIPLEXERS FOR TWO CHANNELS. AT 210 BASELINES PER 16-USEC FFT CYCLE, EACH BASELINE HAS 2 CLOCK CYCLES. ON READOUT, 420 RESULTS MUST BE TRANSFERRED IN 131-MSSEC OR ABOUT 238 USEC PER 16-BIT TRANSFER.





32 MHZ CLOCK RUNS
 Z012D02.LAY

WIREWRAPI
 PIN 140094

WIREWRAPI
 PIN 001094

11.01 inches



WIREWRAPI
 PIN 001001

WIREWRAPI
 PIN 140001


14.43 inches

9U x 280 mm EUROCARD

SEE NRAO DRAWING # 56000M002 FOR MECHANICAL DETAILS OF CARD.
 THIS SKETCH DETAILS THE APPROXIMATE LOCATIONS OF ALL COMPONENTS.
 ALL COMPONENTS WILL BE ON GRID UNLESS OTHERWISE NOTED.

VLBA CORRELATOR PROJECT NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTESVILLE, VA	
Title MASTER CONTROL CARD IC LAYOUT	
Size C	Document Number 56000Z012 (Z012D01.LAY)
Date November 19, 1997	Sheet 1 of 2

REV B 2/25/93 ADDED R15




32 MHz CLOCK DISTR

9U x 280 mm EUROCARD

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
MASTER CONTROL CARD IC LAYOUT		
Size	Document Number	REV
C	560002012 (Z012D02.LAY)	
Date:	July 19, 1991	Sheet 2 of 2

MCC BLOCK DIAGRAM



B size
MCC.BLK

15 BIT DATA VALID ADDER
 PAL1F.ABL
 SHEET 1 PAL2F.ABL
 PAL1F.SCH PALS 1F,2F,2G, 3F,4F,4G
 5F,6F,6G, 7F,8F,8G
 9F,10F,10G, 11F,12F,12G

VALIDITY STORAGE ADR CNTRS
 PAL2C.ABL
 SHEET 2 PAL3C.ABL
 PAL2C.SCH PALS 2C AND 3C

DATA VALID DELAY LINE CONTROL
 PAL2B.ABL
 SHEET 3 PAL3B.ABL
 PAL3B.SCH PALS 3B AND 2B

DECODER PAL
 PAL4B.ABL
 SHEET 4
 PAL4B.SCH

DECODER PAL
 PAL5B.ABL
 SHEET 5
 PAL5B.SCH

DATA VALID INTEGRATOR BANK SEL
 PAL5C.ABL
 SHEET 6
 PAL5C.SCH

DECODER PAL
 PAL6B.ABL
 SHEET 7
 PAL6B.SCH

DECODER PAL
 PAL6C.ABL
 SHEET 8
 PAL6C.SCH

PULSAR GATE DELAY LINE CONTROL
 PAL7B.ABL
 SHEET 9 PAL8B.ABL
 PAL7B.SCH PALS 7B AND 8B

VALIDITY STORAGE ADR CNTRS
 PAL8C.ABL
 SHEET 10
 PAL8C.SCH PALS 8C AND 9C

PULSAR GATE DELAY LINE CONTROL
 PAL9B.ABL
 SHEET 11
 PAL9B.SCH

DECODER PAL
 PAL11C.ABL
 SHEET 12
 PAL11C.SCH

BASELINE COUNTER PAL
 PAL13B.ABL
 SHEET 13
 PAL13B.SCH

SEQUENCER COUNTER CONTROL PAL
 PAL14G.ABL
 SHEET 14
 PAL14G.SCH

8-BIT COUNTER PAL
 PAL15B.ABL
 SHEET 15
 PAL15B.SCH PALS 15B AND 14B

FFT CYCLE CONTROL SIGNAL DECODER
 PAL16E.ABL
 SHEET 16
 PAL16E.SCH

FRINGE & INT CYCLE SEQ ADR CNTR
 PAL15F.ABL
 SHEET 17 PAL16F.ABL
 PAL16F.SCH PALS 16F AND 15F

FFT CYCLE SEQ ADR CNTR
 PAL15G.ABL
 SHEET 18 PAL16G.ABL
 PAL16G.SCH PALS 16G AND 15G

FIFO CONTROL PAL
 PAL16I.ABL
 SHEET 19
 PAL16I.SCH

DECODER PAL
 PAL19B.ABL
 SHEET 20
 PAL19B.SCH

TIMING SIGNAL DECODER PAL
 PAL19F.ABL
 SHEET 21
 PAL19F.SCH

DECODER PAL
 PAL20B.ABL
 SHEET 22
 PAL20B.SCH

FRINGE AND INT CYCLE DECODE PAL
 PAL20F.ABL
 SHEET 23
 PAL20F.SCH

HCB CONTROLLER PAL
 PAL21I.ABL
 SHEET 24
 PAL21I.SCH

PHASE LOCK LOOP REFERENCE DIVIDER
 PAL22F.ABL
 SHEET 25
 PAL22F.SCH

DATA VALID DELAY RAM CONTROL PAL
 PAL23B.ABL
 SHEET 26
 PAL23B.SCH

PHASE LOCK LOOP VARIABLE RADIX CNTR
 PAL23F.ABL
 SHEET 27
 PAL23F.SCH

TEST FRAME FORMATTER PAL
 PAL25F.ABL
 SHEET 28
 PAL25F.SCH

HEADER RAM ADDRESS COUNTER
 PAL28F.ABL
 SHEET 29
 PAL28F.SCH

CRC CONTROL SIGNAL GENERATOR PAL
 PAL28H.ABL
 SHEET 30
 PAL28H.SCH

MISC UP LOGIC PAL
 PAL29J.ABL
 SHEET 31
 PAL29J.SCH

DUAL 5 INTO 1 MUX
 PAL30C.ABL
 SHEET 32
 PAL30C.SCH PALS 30C AND 30B


DUAL 4 INTO 1 MUX
 PAL30E.ABL
 SHEET 33
 PAL30E.SCH PALS 30E, 29A, 29B, 29C AND 30A

RANDOM DATA GENERATOR PAL
 PAL32H.ABL
 SHEET 34
 PAL32H.SCH

63 PHYSICAL PALS
 ON MCC


40 DISTINCT ABEL SOURCE FILES

Title		
MCC PALS		
Size	Document Number	REV
B	MCCTOP.PAL	
Date:	December 30, 1998	Sheet 1 of 1






PALS 1F, 2F, AND 2G
15-BIT DATA VALID ADDER

THESE PALS TOGETHER FORM A 15-BIT ADDER.
A RUNNING SUM ON C(0..14) IS READ FROM
THE RAMS AND A ONE OR ZERO (ON DATA VAL)
IS ADDED TO IT. THE NEW RUNNING SUM IS WRITTEN
BACK INTO THE RAM ON THE 3-STATE BUS B(0..14).
NOTE THAT THE OUTPUT ENABLE LINE OEA\ IS HIGH
TRUE. IT WILL OUTPUT ENABLE THE 1F/2F/2G
ADDER WHEN HIGH AND OUTPUT ENABLE THE RAMS
WHEN LOW.



Title		3F, 4F, 4G
15 BIT DATA VALID ADDER: PALS 1F, 2F, 2G		
Size	Document Number	REV
A	PAL1F.SCH	
Date:	December 30, 1998	Sheet 1 of 34



*** IN PAL 2C THIS IS PIN 2.
 IN PAL 3C THE 16-MHZ IS INTERNALLY GENERATED BUT SYNCHRONIZED BY PIN 2.

**PALS 2C AND 3C
 VALIDITY STORAGE ADDRESS COUNTERS**

THESE 2 PALS GENERATE THE ADDRESS FOR THE DATA VALID INTERGATION RAMS. THEY ARE ALMOST IDENTICAL AND DIFFER ONLY IN THE AUX FUNCTION OF LOGICALLY ANDING THE 2 STATION DATA VALIDS TO OBTAIN A BASELINE DATA VALID.

```


COUNT = [CNT7, CNT6, CNT5, CNT4, CNT3, CNT2, CNT1, CNT0] ;

COUNT := COUNT & !INC & !RST
          # (COUNT + 1) & INC & !RST ;

CNT7.OE = OE ;
CNT6.OE = OE ;
CNT5.OE = OE ;
CNT4.OE = OE ;
CNT3.OE = OE ;
CNT2.OE = OE ;
CNT1.OE = OE ;
CNT0.OE = OE ;


VAL_A := DV_AX & DV_AY & INC
         # VAL_A & !INC ;
  
```

Title		
VALIDITY STORAGE ADR CNTRS: PALS 2C AND 3C		
Size	Document Number	REV
A	PAL2C.SCH	
Date:	May 7, 1997	Sheet 2 of 34




PALS 3B AND 2B
DATA VALID DELAY LINE CONTROL PALS

THESE PALS FORM A RADIX 256 COUNTER TO SET THE DELAY BETWEEN THE DEFORMATER DATA VALID OUTPUT LINES AND THE DATA VALID INTEGRATION INPUT. THIS DELAY MUST MATCH THE THRU PUT OF THE MAC SYSTEM.



Title		
DATA VALID DELAY LINE CTRL: PALS 3B AND 2B		
Size	Document Number	REV
A	PAL3B.SCH	
Date:	May 7, 1997	Sheet 3 of 34



PAL 4B
DECODER PAL

THIS PAL DECODES STATES OF THE FFT CYCLE AND INTEGRATION CYCLE SEQUENCERS TO PROVIDE TIMING SIGNALS FOR THE DATA VALID INTEGRATOR. THE EQUATIONS BELOW GIVE THE PAL FUNCTIONS.


```

MODE = [S11,S10,S9,S8]      ;
LMODE = [LS10,LS9,LS8]     ;

WEA      :=      C16 & ((MODE != [0,0,1,1]) & (MODE != [0,1,0,1])) ;
OEA      :=      !C16 # (MODE == [0,0,1,1])                          ;
OEB      :=      !C16 # (MODE == [0,0,1,1])                          ;
OEC      :=      !C16 # (MODE == [0,0,1,1])                          ;
C16      :=      !C16 & (MODE != [0,0,0,1])                          ;
CLAC_A   :=      (MODE == [0,1,1,0]) & (LMODE == [0,1,0])           ;
           #      CLAC_A & (MODE != [0,0,1,1])                      ;
CLAC_B   :=      (MODE == [0,1,1,0]) & (LMODE == [0,1,0])           ;
           #      CLAC_B & (MODE != [0,0,1,1])                      ;

```

Title		
DECODER PAL		
Size	Document Number	REV
A	PAL4B.SCH	
Date:	May 7, 1997	Sheet 4 of 34



PAL 5B
DECODER PAL

THIS PAL DECODES STATES OF THE FFT CYCLE AND INTEGRATION CYCLE SEQUENCERS TO PROVIDE TIMING SIGNALS FOR THE DATA VALID INTEGRATOR. THE EQUATIONS BELOW GIVE THE PAL FUNCTIONS.


```

MODE = [S11,S10,S9,S8] ;
LMODE = [LS9,LS8] ;

INCI := !INCI # (MODE == [0,0,0,1]) ;
INCR := (MODE == [0,1,1,1]) & (LMODE == [0,1]) ;
RSTI := (MODE == [0,1,0,1]) ;
RSTR := (MODE == [0,0,1,1]) & (LMODE == [1,0]) ;
IVAL := (MODE == [0,1,1,0])
# IVAL & (MODE != [0,0,1,0]) ;
RVAL := (MODE == [0,0,1,1]) & (LMODE == [0,1])
# RVAL & (MODE == [0,1,0,0]) ;
TVAL := (MODE == [0,0,1,1]) & (LMODE == [1,1])
# TVAL & (MODE == [0,1,0,0]) ;

```

Title		
DECODER PAL		
Size	Document Number	REV
A	PAL5B.SCH	
Date:	May 7, 1997	Sheet 5 of 34



PAL 5C
DATA VALID INTEGRATOR BANK SELECTOR PAL


THIS PAL PROVIDES THE BANK SIGNALS FOR THE DATA VALID INTEGRATION RAMS. THE EQUATIONS BELOW SHOW THE PALS FUNCTION.

```

AA8      :=      BANK      ;
AA9      :=      uBANK3    ;
AA10     :=      uBANK4    ;
AB8      :=      BANK      ;
AB9      :=      uBANK3    ;
AB10     :=      uBANK4    ;

```

Title		
DATA VALID INTEGRATOR BANK SELECTOR		
Size	Document Number	REV
A	PAL5C.SCH	
Date:	May 7, 1997	Sheet 6 of 34



PAL 6B
DECODER PAL

THIS PAL DECODES STATES OF THE FFT CYCLE AND INTEGRATION CYCLE SEQUENCERS TO PROVIDE TIMING SIGNALS FOR THE DATA VALID INTEGRATOR. THE EQUATIONS BELOW GIVE THE PAL FUNCTIONS.

```

MODE = [S11,S10,S9,S8] ;
LMODE = [LS10,LS9,LS8] ;

BUS16 = 0 ;

BUSOE := (MODE == [1,0,1,0]) & (LMODE == [1,0,0])
# (MODE == [1,0,1,1]) & (LMODE == [1,0,0])
# (MODE == [1,1,0,0]) & (LMODE == [1,0,0])
# (MODE == [1,1,0,1]) & (LMODE == [1,0,0])
# (MODE == [1,1,1,0]) & (LMODE == [1,0,0])
# (MODE == [1,1,1,1]) & (LMODE == [1,0,0])
# BUSOE & (MODE != [1,0,0,1]) ;

BUS16.OE = BUSOE ;

VALOE0 := (MODE == [1,0,1,0]) & (LMODE == [1,0,0])
# VALOE0 & (MODE != [1,0,0,1]) ;

VALOE1 := (MODE == [1,1,0,0]) & (LMODE == [1,0,0])
# VALOE1 & (MODE != [1,0,0,1]) ;

VALOE2 := (MODE == [1,1,1,0]) & (LMODE == [1,0,0])
# VALOE2 & (MODE != [1,0,0,1]) ;


MACWE := (MODE == [0,1,0,0]) & LS8 ;

BANK := BANK $ ((MODE == [0,1,0,0]) & (LMODE == [0,1,0])) ;

BANK_OUT := BANK
$ (((MODE == [0,0,1,0]) # (MODE == [0,0,1,1])) & (LMODE == [0,0,1])) ;

```

DECODER PAL		
Size	Document Number	REV
A	PAL6B.SCH	
Date:	May 7, 1997	Sheet 7 of 34



PAL 6C
DECODER PAL

THIS PAL DECODES STATES OF THE FFT CYCLE AND INTEGRATION CYCLE SEQUENCERS TO PROVIDE TIMING SIGNALS FOR THE DATA VALID INTEGRATOR. THE EQUATIONS BELOW GIVE THE PAL FUNCTIONS.


```

MODE = [S11,S10,S9,S8]      ;
LMODE = [LS10,LS9,LS8]     ;

WEB      := C16 & ((MODE != [0,0,1,1]) & (MODE != [0,1,0,1])) ;
OED      := !C16 # (MODE == [0,0,1,1]) ;
OEE      := !C16 # (MODE == [0,0,1,1]) ;
OEF      := !C16 # (MODE == [0,0,1,1]) ;
C16      := !C16 & (MODE != [0,0,0,1]) ;
CLAC_C   := (MODE == [0,1,1,0]) & (LMODE == [0,1,0])
           # CLAC_C & (MODE != [0,0,1,1]) ;
NEWCYC   := (MODE == [0,1,0,1]) & (LMODE == [0,0,1])
           # NEWCYC & !(S8 & (LMODE == [0,1,0])) ;


```

Title		
DECODER PAL		
Size	Document Number	REV
A	PAL6C.SCH	
Date:	May 7, 1997	Sheet 8 of 34




PALS 7B AND 8B
PULSAR GATE DELAY LINE CONTROL PALS

THESE PALS FORM A RADIX ???? COUNTER TO SET THE DELAY BETWEEN THE PULSAR GATE GENERATOR AND THE DATA VALID INTEGRATION INPUT. THIS DELAY MUST MATCH THE THROUGHPUT OF THE MAC SYSTEM.



Title		
PULSAR GATE DELAY LINE CTRL: PALS 7B AND 8B		
Size	Document Number	REV
A	PAL7B.SCH	
Date:	May 7, 1997	Sheet 9 of 34



PALS 8C AND 9C
VALIDITY STORAGE ADDRESS COUNTERS

THESE 2 PALS GENERATE THE ADDRESS FOR THE DATA VALID INTERGATION RAMS.
THEY ARE ALMOST IDENTICAL AND DIFFER ONLY IN THE AUX FUNCTION OF STORING
FIFO MS DATA BIT FOR THE MICROPROCESSOR.

```

COUNT = [CNT7, CNT6, CNT5, CNT4, CNT3, CNT2, CNT1, CNT0] ;


COUNT := COUNT & !INC & !RST
          # (COUNT + 1) & INC & !RST ;

CNT7.OE = OE ;
CNT6.OE = OE ;
CNT5.OE = OE ;
CNT4.OE = OE ;
CNT3.OE = OE ;
CNT2.OE = OE ;
CNT1.OE = OE ;
CNT0.OE = OE ;

FIFO9 = uD9 & (SEL6 # SEL7)
        # FIFO9 & !(SEL6 # SEL7) ;

```

Title		
VALIDITY STORAGE ADR CNTRS: PALS 8C AND 9C		
Size	Document Number	REV
A	PAL8C.SCH	
Date:	May 7, 1997	Sheet 10 of 34



PAL 9B
PULSAR GATE DELAY LINE CONTROL PAL

THIS PAL PROVIDES SOME CONTROL SIGNALS FOR THE PULSAR AND DATA VALID DELAY LINES. IT ALSO CAPTURES THE PULSAR GATE SIGNALS AND CAN PUT TEST SIGNALS INTO THE PULSAR DELAY RAM.

```

TST = [TST7,TST6] ;

WRDV      :=      C16 ;
INCDV     :=      C16 ;

GATE0     :=      PULSAR0 & C16 & (TST == [0,0])
            # GATE0 & !C16 & (TST == [0,0])
            # 0 & (TST == [0,1])
            # 1 & (TST == [1,0])
            # !GATE0 & C16 & (TST == [1,1])
            # GATE0 & !C16 & (TST == [1,1]) ;

GATE1     :=      PULSAR1 & C16 & (TST == [0,0])
            # GATE1 & !C16 & (TST == [0,0])
            # 0 & (TST == [0,1])
            # 1 & (TST == [1,0])
            # !GATE1 & C16 & (TST == [1,1])
            # GATE1 & !C16 & (TST == [1,1]) ;


GATE2     :=      PULSAR2 & C16 & (TST == [0,0])
            # GATE2 & !C16 & (TST == [0,0])
            # 0 & (TST == [0,1])
            # 1 & (TST == [1,0])
            # !GATE2 & C16 & (TST == [1,1])
            # GATE2 & !C16 & (TST == [1,1]) ;

GATE3     :=      PULSAR3 & C16 & (TST == [0,0])
            # GATE3 & !C16 & (TST == [0,0])
            # 0 & (TST == [0,1])
            # 1 & (TST == [1,0])
            # !GATE3 & C16 & (TST == [1,1])
            # GATE3 & !C16 & (TST == [1,1]) ;

INCPG     :=      C16 ;
WRPG      :=      C16 ;

```

Title		
PULSAR GATE DELAY LINE CONTROL PAL		
Size	Document Number	REV
A	PAL9B.SCH	
Date:	May 7, 1997	Sheet 11 of 34



PAL 11C
DECODER PAL

THIS PAL DECODES STATES OF THE FFT CYCLE AND INTEGRATION CYCLE SEQUENCERS TO PROVIDE TIMING SIGNALS FOR THE DATA VALID INTEGRATOR. THE EQUATIONS BELOW GIVE THE PAL FUNCTIONS.

```

MODE = [S11,S10,S9,S8] ;
LMODE = [LS10,LS9,LS8] ;

BUS17 = 0 ;

BUSOE := (MODE == [1,0,1,0]) & (LMODE == [1,0,0])
# (MODE == [1,0,1,1]) & (LMODE == [1,0,0])
# (MODE == [1,1,0,0]) & (LMODE == [1,0,0])
# (MODE == [1,1,0,1]) & (LMODE == [1,0,0])
# (MODE == [1,1,1,0]) & (LMODE == [1,0,0])
# (MODE == [1,1,1,1]) & (LMODE == [1,0,0])
# BUSOE & (MODE != [1,0,0,1]) ;

BUS17.OE = BUSOE ;

VALOE3 := (MODE == [1,0,1,1]) & (LMODE == [1,0,0])
# VALOE3 & (MODE != [1,0,0,1]) ;

VALOE4 := (MODE == [1,1,0,1]) & (LMODE == [1,0,0])
# VALOE4 & (MODE != [1,0,0,1]) ;


VALOE5 := (MODE == [1,1,1,1]) & (LMODE == [1,0,0])
# VALOE5 & (MODE != [1,0,0,1]) ;

MACWE := (MODE == [0,1,0,0]) & LS8 ;

C16 := !C16 & (MODE != [0,0,0,1]) ;

```

DECODER PAL		
Size	Document Number	REV
A	PAL11C.SCH	
Date:	May 7, 1997	Sheet 12 of 34



PAL 13B
BASELINE COUNTER PAL

THIS PAL IS A 6-BIT BINARY COUNTER USED TO READ THRU THE MULTIPLIER RESULTS. THE FIRST 2 BIYS OF THE COUNTER ADDRESS THE REAL/IMAG AND CHANNEL 0/CHANNEL 1 PRODUCTS ON A MAC CARD. THE LAST 4-BITS ARE THE LOWER BITS OF THE 8-BIT BASELINE ADDRESS. THE EQUATIONS BELOW GIVE THE PAL FUNCTION.


```

COUNT = [CNT5,CNT4,CNT3,CNT2,CNT1,CNT0] ;

COUNT := (COUNT + 1) & !RST ;
CARRY := (COUNT == [1,1,1,1,1,0]) ;

```

Title		
BASELINE COUNTER PAL		
Size	Document Number	REV
A	PAL13B.SCH	
Date:	May 7, 1997	Sheet 13 of 34



PAL 14G
SEQUENCER COUNTER CONTROL PAL


THIS PAL GENERATES THE COUNT ENABLE AND RESET SIGNALS FOR THE FFT CYCLE AND FRINGE CYCLE SEQUENCER COUNTERS.

```

ENA_A      :=      1      ;
RST_A      :=      FFTINIT & !MASTER      ;
              #      S15      &      MASTER      ;
ENA_B      :=      S15      ;
RST_B      :=      S15      &      INTCYCENA      ;

```

Title		
SEQUENCER COUNTER CONTROL PAL		
Size	Document Number	REV
A	PAL14G.SCH	
Date:	May 7, 1997	Sheet 14 of 34



PAL 15B (ALSO PAL 14B)
8-BIT COUNTER PAL


THIS PAL IS AN 8-BIT COUNTER USED IN READING THE MAC RESULTS.

```
COUNT = [CNT7, CNT6, CNT5, CNT4, CNT3, CNT2, CNT1, CNT0] ;
```

```
COUNT := COUNT & !INC & !RST  
# (COUNT + 1) & INC & !RST ;
```

```
CNT8 := BANK ;
```

Title		
8-BIT COUNTER: PALS 15B AND 14B		
Size	Document Number	REV
A	PAL15B.SCH	
Date:	May 7, 1997	Sheet 15 of 34



PAL 16E
FFT CYCLE CONTROL SIGNAL DECPDER PAL

THIS PAL DECODES THE FFT CYCLE SEQUENCES TO GENERATE CONTROL SIGNALS FOR THE SYSTEM. THE EQUATIONS BELOW DEFINE THE PAL.


```

MODE = [S3,S2,S1,S0] ;

MACINIT := (MODE == [0,1,0,0]) ;
STA_READ := STA__READ ;
STA__READ := S12 ;
PBIINIT := (MODE == [0,0,1,0]) & (LS0 == 1) ;
FFTINIT := (MODE == [0,0,1,1]) ;
LTAINIT := (MODE == [0,1,0,1]) ;
MCCINIT := (MODE == [0,0,0,1]) ;
SPARE0 := (MODE == [0,1,0,0]) ;

```


Title		
FFT CYCLE CONTROL SIGNAL DECODER		
Size	Document Number	REV
A	PAL16E.SCH	
Date:	May 7, 1997	Sheet 16 of 34



FRINGE CYCLE/INTEGRATION CYCLE SEQUENCER
RADIX = 8192



PALS 16F AND 15F
FRINGE CYCLE/INTEGRATION CYCLE SEQUENCER ADDRESS COUNTER PALS

THESE PALS PROVIDE A 13-BIT BINARY COUNTER FOR THE ADDRESS INPUTS OF THE FRINGE CYCLE/INTEGRATION CYCLE SEQUENCER.



FRINGE & INT CYCLE SEQUENCER ADR CNTR


Size	Document Number	REV
A	PAL16F.SCH	
Date:	May 7, 1997	Sheet 17 of 34




FFT CYCLE SEQUENCER
RADIX = 516

PALS 15G AND 16G
FFT CYCLE SEQUENCER ADDRESS COUNTERS

THESE TWO PALS (THEY HAVE SLIGHTLY DIFFERENT PERSONALITIES) CONSTITUTE AN 11-BIT ADDRESS COUNTER. IN USE, THE ENABLE LINE IS ALWAYS PERMISSIVE AND THE RESET LINE MAKES THE COUNTER A RADIX 516 COUNTER.



Title		
FFT CYCLE SEQ ADR CNTR		
Size	Document Number	REV
A	PAL16G.SCH	
Date:	May 7, 1997	Sheet 18 of 34



PAL 16I
FIFO CONTROL PAL

THIS PAL PROVIDES THE WRITE PULSE FOR THE FIFOS. IT CONTAINS A 4-BIT COUNTER SCHRONIZED BY THE STA_READ SIGNAL WHICH IS USED TO TIME THE FIFO WRITE DURING A MAC READOUT CYCLE. THE FIFO BUSY (ACTIVE) LINE TELLS THE MICROPROCESSOR WHEN THE FIFO IS THRU STORING A BASELINES WORTH OF RESULTS AND IT CAN READ THE FIFO. THE COMPARE SIGNAL COMES FROM A COMPARATOR AND IS LOW WHEN THE BASELINE BEING READ BY THE LTA IS = TO THE BASELINE PROGRAMED FOR STORAGE IN THE FIFO.

```

SEQ = [SEQ3,SEQ2,SEQ1,SEQ0] ;

WR_FIFO := (SEQ == [1,0,0,0]) & DLYCOMP & ACTIVE
          # WR_FIFO & (SEQ != [1,1,0,0]) ;

SEQ := (SEQ + 1) & (SEQ != [1,1,0,1])
        # (SEQ ) & (SEQ == [1,1,0,1]) & !STA_READ ;

ACTIVE := CAP15 & NEWCYC & !DLYNEWCYC
          # ACTIVE & NEWCYC ;


CAP15 := WR15 # (CAP15 & !ACTIVE) ;

DLYCOMP := COMPARE & (SEQ == [1,1,0,0])
           # DLYCOMP & !(SEQ == [1,1,0,0]) ;

DLYNEWCYC := NEWCYC ;

```

Title		
FIFO CONTROL PAL		
Size	Document Number	REV
A	PAL16I.SCH	
Date:	May 7, 1997	Sheet 19 of 34



PAL 19B
DECODER PAL

THIS PAL DECODES STATES OF THE FFT CYCLE AND INTEGRATION CYCLE SEQUENCERS TO PROVIDE TIMING SIGNALS FOR THE MAC RESULTS READOUT. THE EQUATIONS BELOW GIVE THE PAL FUNCTIONS.


```

MODE = [S7,S6,S5,S4]      ;
LMODE = [LS5,LS4]        ;

RSTBC := (MODE == [1,0,1,0]) & (LMODE == [0,1]) ;
INCA  := !INCA & (MODE != [0,0,0,1]) ;
INCB  := (MODE == [0,1,1,1]) & (LMODE == [0,1]) ;
RSTA  := (MODE == [0,1,0,0]) ;
RSTB  := (MODE == [0,0,1,1]) & (LMODE == [1,0]) ;
PAA   := (MODE == [0,1,0,0])
#     PAA & !(MODE == [1,1,1,1]) ;
PAB   := (MODE == [1,1,1,1]) & (LMODE == [0,1])
#     PAB & (MODE == [0,0,0,1])
#     PAB & (MODE == [0,0,1,0]) ;
PAC   := (MODE == [1,1,1,1]) & (LMODE == [1,1])
#     PAC & (MODE == [0,0,0,1])
#     PAC & (MODE == [0,0,1,0]) ;

```

Title		
DECODER PAL		
Size	Document Number	REV
A	PAL19B.SCH	
Date:	May 7, 1997	Sheet 20 of 34



PAL 19F
TIMING SIGNAL DECODE PAL

THIS PAL DECODES THE FFT CYCLE SEQUENCER AND INTEGRATION CYCLE SEQUENCER TO GENERATE VARIOUS TIMING SIGNALS NEED IN THE CORRELATOR. THE EQUATIONS BELOW GIVE THE PAL FUNCTIONS.

```

LMODE = [LS15,LS14,LS13] ;

NEWFRINGE := ((LMODE == [0,1,0]) # (LMODE == [0,1,1])) & S15
# NEWFRINGE & !S15 ;

NEWINTEG := (LMODE == [0,1,0]) & S15
# NEWINTEG & !((LMODE == [0,1,1]) & S15) ;

CLK16 := !CLK16 & !S15 ;

TEST := TST & (LMODE == [0,1,0]) & S15
# TEST & !(LMODE == [0,1,0] & S15) ;


TEST0 := TST & (LMODE == [0,1,0]) & S15
# TEST & !(LMODE == [0,1,0] & S15) ;

TEST1 := TST & (LMODE == [0,1,0]) & S15
# TEST & !(LMODE == [0,1,0] & S15) ;

TIMETICK := (LMODE == [0,0,1]) & S15
# TIMETICK & !((LMODE == [0,1,1]) & S15) ;

```

TIMING SIGNAL DECODER PAL		
Size	Document Number	REV
A	PAL19F.SCH	
Date:	May 7, 1997	Sheet 21 of 34



PAL 20B
DECODER PAL

THIS PAL DECODES STATES OF THE FFT CYCLE AND INTEGRATION CYCLE SEQUENCERS TO PROVIDE TIMING SIGNALS FOR THE MAC RESULTS READOUT AND OPERATION . THE EQUATIONS BELOW GIVE THE PAL FUNCTIONS.


```

MODE = [S7,S6,S5,S4] ;
LMODE = [LS5,LS4] ;

BANK := BANK $ ((MODE == [0,1,1,0]) & (LMODE == [1,0])) ;
ADDR8A := BANK $ ((MODE == [0,0,1,1]) & !TEST) ;
ADDR8B := BANK $ ((MODE == [0,0,1,1]) & !TEST) ;
ADDR8C := BANK $ ((MODE == [0,0,1,1]) & !TEST) ;
CLK16 := !CLK16 & (MODE != [0,0,0,1]) ;
MACWE := (MODE == [0,0,1,1]) & LS4 ;
CLAC := (MODE == [0,1,0,1]) & (LMODE == [1,0])
      # CLAC & (MODE != [0,0,1,0]) ;

```

DECODER PAL		
Size	Document Number	REV
A	PAL20B.SCH	
Date:	May 7, 1997	Sheet 22 of 34



PAL 20F
FRINGE CYCLE AND INTEGRATION CYCLE DECODE PAL

THIS PAL DECODES STATES OF THE FFT CYCLE AND INTEGRATION CYCLE SEQUENCERS TO PROVIDE CYCLE INIT SIGNALS TO VARIOUS PARTS OF THE SYSTEM. THE FUNCTION OF THE PAL IS BEST SEEN IN THE EQUATIONS BELOW.

```

MODE = [S3,S2,S1,S0] ;
LMODE = [LS2,LS1,LS0] ;

PBIFRINGE := (MODE == [0,1,1,0]) & ((LMODE == [1,0,1]) # (LMODE == [1,1,1]))
# PBIFRINGE & (MODE != [0,1,1,0]) ;

FFTFRINGE := (MODE == [0,1,1,0]) & ((LMODE == [1,0,1]) # (LMODE == [1,1,1]))
# FFTFRINGE & (MODE != [0,1,1,0]) ;

PBIINTEG := (MODE == [0,1,1,0]) & (LMODE == [1,1,1])
# PBIINTEG & !((MODE == [0,1,1,0]) & (LMODE == [1,0,1])) ;

FFTINTEG := (MODE == [0,1,1,0]) & (LMODE == [1,1,1])
# FFTINTEG & !((MODE == [0,1,1,0]) & (LMODE == [1,0,1])) ;

MCCINTEG := (MODE == [0,1,1,0]) & (LMODE == [0,1,1])
# MCCINTEG & (MODE != [0,1,1,0]) ;

LTAINTEG := (MODE == [0,1,1,0]) & (LMODE == [0,1,1])
# LTAINTEG & (MODE != [0,1,1,0]) ;

LTATEST := (MODE == [0,1,1,0]) & (LMODE == [0,1,1]) & TEST
# LTATEST & (MODE != [0,1,1,0]) ;


SPARE2 := (MODE == [0,1,1,0]) & (LMODE == [0,0,1])
# SPARE2 & (MODE != [0,1,1,0]) ;

```

FRINGE AND INT CYCLE DECODE PAL		
Size	Document Number	REV
A	PAL20F.SCH	
Date:	May 7, 1997	Sheet 23 of 34


DATA FROM MASTER IS READY

CLEAR TO SEND DATA TO MASTER



**PAL 21I
HCB CONTROLLER PAL**


- ACK:** FOR WRITES FROM MASTER TO 2950, ACK GOES LOW WHEN 2950 IS BUSY, GOES HIGH WHEN 2950 IS READY FOR MORE DATA.
FOR READS OF 2950 BY MASTER, ACK GOES LOW WHEN 2950 HAS NEW DATA, HIGH WHEN MASTER HAS READ THE DATA.
FOR ATTENTION REQUEST FROM SLAVE TO MASTER, ACK GOES LOW; CLEARS WHEN MASTER INTEROGATES SLAVE.
- RCVENA\:** ENABLE DATA FROM HCB BUS TO LOCAL BUS
- BUSENA:** ENABLE DATA FROM LOCAL BUS TO HCB BUS
- OEA\:** ENABLE DATA FROM 2950 PORT A TO LOCAL BUS
- ACKA\:** ACK PULSE TO 2950 FOR BOTH READ AND WRITE (PULSES LOW, TRAILING EDGE IS ACTIVE)
- WRB\:** WRITE PULSE TO 2950 FOR WRITES BY MASTER (PULSES LOW, TRAILING EDGE IS ACTIVE)
- RESET:** HIGH TRUE RESET PULSE
- IRQ\:** LOW TRUE INTR RQST PULSE TO SLAVE INDICATES NEXT BYTE IS FIRST BYTE OF A TRANSFER FROM MASTER TO SLAVE.



SELECT	STROBE	MODE1	MODE0	FUNCTION	ACK	RCVENA\	BUSENA	OEA\	ACKA\	WRB\	RESET	IRQ\
0	X	0	0	ALLOW SLAVE TO ASSERT ATTN	SDATARDY\	1	0	1	1	1	0	1
0	X	0	1	IDLE	1	1	0	1	1	1	0	1
0	X	1	0	IDLE	1	1	0	1	1	1	0	1
0	X	1	1	IDLE	1	1	0	1	1	1	0	1
1	—	0	0	MASTER SENDS IRQ TO SLAVE	1	1	1	1	STROBE\	1	0	STROBE\
1	—	0	1	MASTER WRITES TO SLAVE	BUSY\	0	0	1	STROBE\	STROBE\	0	1
1	—	1	0	MASTER READS FROM SLAVE	SDATARDY\	1	STROBE	STROBE\	STROBE\	1	0	1
1	—	1	1	MASTER RESETS SLAVE	1	1	0	1	STROBE\	1	STROBE	1


HCB CONTROLLER PAL

Size	Document Number	REV
A	PAL21I.SCH	
Date:	May 7, 1997	Sheet 24 of 34




PAL 22F
PHASE LOCK LOOP REFERENCE DIVIDER



THE CLOCK ON PIN 1 IS DIVIDED BY 50 TO YIELD THE OUTPUT ON PIN 13. PINS 2 AND 3 ARE NOT USED.



Title		
PHASE LOCK LOOP REFERENCE DIVIDER		
Size	Document Number	REV
A	PAL22F.SCH	
Date:	May 7, 1997	Sheet 25 of 34



PAL 23B
DATA VALID DELAY RAM CONTROL PAL



THIS PAL PROVIDES THE ADDRESS COUNTER FOR THE DATA VALID DELAY RAMS.
THE DATA VALIDS FROM THE DEFORMERS MUST BE DELAYED 5 FFT CYCLES
TO COMPENSATE FOR THE PIPELINING OF THE FFT ENGINE. THE PAL ALSO DECODES
THE MCC CARD SEQUENCERS TO GENERATE THE RAM WRITE SIGNALS AND THE SIGNALS
NEEDED TO CAPTURE THE DATA VALIDS AT 3 STAGES ON THE MCC CARD.

```


ADDR = [A2,A1,A0] ;
MODE = [S29,S28,S27] ;

ADDR := (ADDR + 1) & S26 & (ADDR != [0,1,1]) ;
# (ADDR ) & !S26 ;

WA := (MODE == [0,0,1]) ;
WB := (MODE == [0,0,1]) ;
CAPVA := (MODE == [0,1,0]) ;
CAPVB := (MODE == [0,1,1]) ;
CAPVC := (MODE == [1,0,0]) ;

```


Title		
DATA VALID DELAY RAM CONTROL PAL		
Size	Document Number	REV
A	PAL23B.SCH	
Date:	May 7, 1997	Sheet 26 of 34



**PAL 23F
PHASE LOCK LOOP VARIABLE RADIX COUNTER**


PAL 23F DIVIDES THE OUTPUT OF THE 23G VFO BY A PROGRAMMABLE RADIX AND SUPPLIES THE FREQ IN TO PLL CHIP 22G. THE DIVIDE RADIX IS SUPPLIES BY THREE INPUTS FROM THE MCC MICRO (uRADIX, uP2, AND uP3). THE FUNCTION TABLE BELOW GIVES THE EXACT DIVISION RATIOS AVAILIABLE.

23F-6,5,2	23F DIVIDE	PLL FREQ	COMMENT
0,0,0	485	9.001600 MHZ	DEFAULT VLBA (0.00083% LOW)
0,0,1	487	9.038720 MHZ	SPARE
0,1,0	484	8.983040 MHZ	VLBA, SELF TEST (0.18% HIGH)
0,1,0	484	8.983040 MHZ	VLBA, NO SELF TEST (0.20% LOW)
0,1,1	486	9.020160 MHZ	VLBA, NO SELF TEST (0.20% HIGH)
1,0,0	482	8.945920 MHZ	VLBA, SELF TEST (0.23% LOW)
1,0,0	482	8.945920 MHZ	MKIII, NO SELF TEST (0.17% HIGH)
1,0,1	483	8.964480 MHZ	SPARE
1,1,0	480	8.908800 MHZ	MKIII, NO SELF TEST (0.24% LOW)
1,1,0	480	8.908800 MHZ	MKIII, SELF TEST (0.15% HIGH)
1,1,1	478	8.871680 MHZ	MKIII, SELF TEST (0.27% LOW)



PHASE LOCK LOOP VARIABLE RADIX CNTR


Size	Document Number	REV
A	PAL23F.SCH	
Date:	May 7, 1997	Sheet 27 of 34



PAL 25F
TEST FRAME FORMATER PAL


PAL 25F IS THE FORMATER FOR THE TEST FRAME GENERATED BY THE MCC. IT USES THE FRAME SEQUENCER SIGNALS FS5, FS6, AND FS7 TO MUX THE DATA (RAMD OR RAND), THE HEADER (HEAD), THE CRCC, AND THE PARITY (INTERNALLY GENERATED) TOGETHER TO MAKE A PBD FRAME. IN ADDITION THE PAL ALSO DOES THE NRZM ENCODING. THE PAL ALSO DECODES THE FS5 THRU FS7 SIGNALS TO GENERATE THE CRC AND SEQUENCER RESET SIGNALS. TWO MICROPROCESSOR SIGNALS, uP0 AND uP1, SELECT BETWEEN THE RAM OR RANDOM DATA GENERATORS AND BETWEEN VLBA AND MK3 OPERATION. LASTLY, PIN 19 IS A DELAYED VERSION OF THE HEADER DATA FOR BETTER TIMING ON THE CRC CHIP.

Title		
TEST FRAME FORMATTER PAL		
Size	Document Number	REV
A	PAL25F.SCH	
Date:	May 7, 1997	Sheet 28 of 34





PAL28F
HEADER RAM ADDRESS COUNTER

PAL 28F IS THE ADDRESS COUNTER FOR THE RAM THAT GENERATES THE HEADER IN THE MCC TEST FRAME. THIS COUNTER CAN BE PARALLEL LOADED FROM THE MICROPROCESSOR SO THAT THE MICRO MAY LOAD THE RAM DURING THE DATA PORTION OF THE FRAME. THE PAL ALSO GENERATES A DISCRETE SIGNAL FOR THE MICRO (HEADER) SO THE MICRO WILL KNOW WHEN IT IS SAFE TO LOAD THE NEXT HEADER.



NOTE: LOAD WINS OVER RST

Title		
HEADER RAM ADDRESS COUNTER		
Size	Document Number	REV
A	PAL28F.SCH	
Date:	May 7, 1997	Sheet 29 of 34



PAL 28H
CRC CONTROL SIGNAL GENERATOR PAL

PAL 28H SWITCHES THE CRC CHIP CWE AND CCE CONTROL SIGNALS BETWEEN VLBA AND MKIII OUTPUTS FROM THE MCC TEST FRAME SEQUENCER.
(uP1 = 0 FOR VLBA, = 1 FOR MKIII)


```

CWE      =   #   FS1  &  !uP1
           #   FS3  &   uP1      ;

CCE      =   #   FS2  &  !uP1
           #   FS4  &   uP1      ;

```

Title		
CRC CONTROL SIGNAL GENERATOR PAL		
Size	Document Number	REV
A	PAL28H.SCH	
Date:	May 7, 1997	Sheet 30 of 34



PAL 29J
MISCELLANEOUS MICROPROCESSOR LOGIC PAL

THIS PAL CONTAINS MISCELLANEOUS LOGIC IN THE MICROPROCESSOR PORTION OF THE FFT CONTROL CARD:

PIN 19. THIS PIN IS THE LS245 OUTPUT ENABLE. IT IS ACTIVE (LOW) ALL THE TIME EXCEPT FOR READ OPERATIONS.

PIN 18. THIS PAL OUTPUT SUPPLIES THE DIRECTION SIGNAL FOR THE DATA BUS LS245.

PIN 17. THIS PAL OUTPUT SUPPLIES A GLITCHLESS A15 SIGNAL FOR THE 74LS138 DECODERS.


PIN 16. THIS PAL OUTPUT PROVIDES THE RAM MEMORY OUTPUT ENABLE SIGNAL FOR EITHER DATA MEMORY ACCESS (RD) OR FOR PROGRAM MEMORY ACCESS (PSEN).

PIN 15. THIS PAL OUTPUT PROVIDES A DECODE SIGNAL THAT GIVES THE MICRO ASSESS TO THE TEST FRAME HEADER RAM 27F.

PIN 14. THIS PAL OUTPUT PROVIDES A DECODE SIGNAL THAT GIVES THE MICRO ASSESS TO THE TEST FRAME DATA RAM 29F.


PIN 13. THIS PAL OUTPUT BUFFERS THE MICRO RD\ LINE FOR HIGH FANOUT.

PIN 12. THIS PAL OUTPUT BUFFERS THE MICRO WR\ LINE FOR HIGH FANOUT.



MISC uP LOGIC PAL

Size	Document Number	REV
A	PAL29J.SCH	
Date:	May 7, 1997	Sheet 31 of 34





PAL 30C
(ALSO USED FOR PAL 30B)
DUAL 5 INTO 1 MUX

THIS PAL PROVIDES 2 INDEPENDENTLY PROGRAMMABLE 5 INTO 1 MUXES. THESE PALS ALONG WITH THE 30E/29C/29B/29A/30A PALS ARE A DUAL 20 INTO 1 MUX. THE 2 20 INTO 1 MUXES SELECT 2 DATA VALIDS IN ORDER TO FORM A BASELINE DATA VALID BY ANDING THEM TOGETHER.


```
MODE_X = [S20,S19,S18] ;
MODE_Y = [S25,S24,S23] ;
```

```
VAL_AX = AX0 & (MODE_X == [0,0,0])
        # AX1 & (MODE_X == [0,0,1])
        # AX2 & (MODE_X == [0,1,0])
        # AX3 & (MODE_X == [0,1,1])
        # AX4 & (MODE_X == [1,0,0]) ;

VAL_AY = AY0 & (MODE_Y == [0,0,0])
        # AY1 & (MODE_Y == [0,0,1])
        # AY2 & (MODE_Y == [0,1,0])
        # AY3 & (MODE_Y == [0,1,1])
        # AY4 & (MODE_Y == [1,0,0]) ;
```



Title		
DUAL 5 INTO 1 MUX: PALS 30C AND 30B		
Size	Document Number	REV
A	PAL30C.SCH	
Date:	May 7, 1997	Sheet 32 of 34



PAL 30E
(ALSO USED FOR PAL 29C, 29B, 29A, AND 30A)
DUAL DUAL 4 INTO 1 MUX

THIS PAL PROVIDES 2 INDEPENDENTLY PROGRAMMABLE DUAL 4 INTO 1 MUXES. ONE OF THE DUAL ABOVE PERTAINS TO THE 2 CHANNELS (A AND B) OF VALIDS PROVIDED FOR ON AN MCC CARD. THE OTHER DUAL IS FOR THE 2 COORDINATES OF A BASELINE (X AND Y) NEEDED TO GET THE BASELINE VALIDITY. A AND B GET THE SAME MUX SELECT BITS WHILE X AND Y GET DIFFERENT MUX SELECT BITS. THE EQUATIONS BELOW ILLUSTRATE THE PAL FUNCTION.


```
MODE_X = [S17,S16] ;
MODE_Y = [S22,S21] ;
TEST   = [TST5,TST4] ;
```

```
AX0 = V0A & (MODE_X == [0,0]) & (TEST == [0,0])
     # V1A & (MODE_X == [0,1]) & (TEST == [0,0])
     # V2A & (MODE_X == [1,0]) & (TEST == [0,0])
     # V3A & (MODE_X == [1,1]) & (TEST == [0,0])
     # (TEST == [1,1]) # (TEST == [1,0]) ;
```

```
AY0 = V0A & (MODE_Y == [0,0]) & (TEST == [0,0])
     # V1A & (MODE_Y == [0,1]) & (TEST == [0,0])
     # V2A & (MODE_Y == [1,0]) & (TEST == [0,0])
     # V3A & (MODE_Y == [1,1]) & (TEST == [0,0])
     # (TEST == [1,1]) ;
```


```
BX0 = V0B & (MODE_X == [0,0]) & (TEST == [0,0])
     # V1B & (MODE_X == [0,1]) & (TEST == [0,0])
     # V2B & (MODE_X == [1,0]) & (TEST == [0,0])
     # V3B & (MODE_X == [1,1]) & (TEST == [0,0])
     # (TEST == [1,1]) # (TEST == [1,0]) ;
```

```
BY0 = V0B & (MODE_Y == [0,0]) & (TEST == [0,0])
     # V1B & (MODE_Y == [0,1]) & (TEST == [0,0])
     # V2B & (MODE_Y == [1,0]) & (TEST == [0,0])
     # V3B & (MODE_Y == [1,1]) & (TEST == [0,0])
     # (TEST == [1,1]) ;
```



NOTE: THE TEST FUNCTION NOT SHOWN ABOVE.

Title		
DUAL 4 INTO 1 MUX 30E, 29A, 29B, 29C, 30A		
Size	Document Number	REV
A	PAL30E.SCH	
Date:	December 30, 1998	Sheet 33 of 34




PAL 32H
RANDOM DATA GENERATOR PAL

PAL 32H PROVIDES 7 BITS OF A 39 BIT RANDOM DATA GENERATOR. A MICROPROCESSOR SIGNAL, WR10\, CAN RESET THE DATA GENERATOR TO GET IT OUT OF THE HANG UP STATE.

Title		
RANDOM DATA GENERATOR PAL		
Size	Document Number	REV
A	PAL32H.SCH	
Date:	May 7, 1997	Sheet 34 of 34


Volume 2**Section 2*****Multiply Accumulate Card Drawings***

<u>Drawing Number and/or Filename</u>	<u>Title</u>	<u>Nr of Sheets</u>
56000L003 (L003D01.SCH - L003D04.SCH)	MAC Schematics	4
56000Z003 (Z003D01.LAY - Z003D02.LAY)	MAC IC Layouts	2
K029D01.BLK	FFT to MAC interface	1
K030D01.BLK	MAC Block Diagram	1
V009D01.TIM	MAC card edge timing	1



ROM COL ARRAY
REFERENCE NUMBER INDICATES
ROW, COL AND LSB OF ARRAY.

- U66
- U67
- U68
- U91
- U92
- U93
- U104
- U106



U60
U61
U62
U63
U64
U65
U66
U67
U68
U69

CMA320
CMA321
CMA322
CMA323
CMA324
CMA325
CMA326
CMA327
CMA328



CRES130
CRES131
CRES132
CRES133
CRES134
CRES135
CRES136
CRES137
CRES138

MAC
MAC
MAC
MAC
MAC
MAC
MAC
MAC
MAC


ROW 0
ROW 1
ROW 2
ROW 3
ROW 4
ROW 5
ROW 6
ROW 7
ROW 8
ROW 9
ROW 10
ROW 11
ROW 12
ROW 13
ROW 14
ROW 15
ROW 16
ROW 17
ROW 18
ROW 19
ROW 20
ROW 21
ROW 22
ROW 23
ROW 24
ROW 25
ROW 26
ROW 27
ROW 28
ROW 29
ROW 30
ROW 31
ROW 32
ROW 33
ROW 34
ROW 35
ROW 36
ROW 37
ROW 38
ROW 39
ROW 40
ROW 41
ROW 42
ROW 43
ROW 44
ROW 45
ROW 46
ROW 47
ROW 48
ROW 49
ROW 50
ROW 51
ROW 52
ROW 53
ROW 54
ROW 55
ROW 56
ROW 57
ROW 58
ROW 59
ROW 60
ROW 61
ROW 62
ROW 63
ROW 64
ROW 65
ROW 66
ROW 67
ROW 68
ROW 69
ROW 70
ROW 71
ROW 72
ROW 73
ROW 74
ROW 75
ROW 76
ROW 77
ROW 78
ROW 79
ROW 80
ROW 81
ROW 82
ROW 83
ROW 84
ROW 85
ROW 86
ROW 87
ROW 88
ROW 89
ROW 90
ROW 91
ROW 92
ROW 93
ROW 94
ROW 95
ROW 96
ROW 97
ROW 98
ROW 99

REFERENCE NUMBER INDICATES
ROW, COL, AND LSB OF ARRAY







47 uF VCC BYPASSES 47uF VEE BYPASSES



PROTECTS AGAINST TRANSIENTS
ON CARD INSERTION.



20 V MAX REV
25 AMP SURGE
1 AMP AVE



PIN 1 END


VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
MULTIPLIER CARD DECOUPLING		
Size	Document Number	REV
B	56000L003 (L003D04.SCH)	
Date:	June 12, 1989	Sheet 4 of 4

NOTE:
CHIP OUTLINES REPRESENT THE
IC PIN FOOTPRINT, NOT THE PHYSICAL
CASE OR SOCKET OUTLINES.

VIEW IS OF COMPONENT SIDE

50 PIN "3M" TYPE CONN, 3433-5303
FOR TEST POINTS

SCANBE S-217 INJECTOR/EJECTOR




ROW	COL	ARRAY
0	0	0

DIP TYPE MONOLITHIC
BYPASS CAPACITORS

PIN ORIENTATIONS:

PIN 1 OF "HORIZONTAL" DIPS
IN LOWER LEFT CORNER.
PIN A1 OF ASICS IN UPPER LEFT CORNER.
PIN 1 OF DISCRETE RESISTORS AND
BYPASS CAPACITORS IS AT TOP OR LEFT:



ALL ICs ARE SOCKETED

THIS REPRESENTS MOUNTING PAD FOR
KEYSTONE TURRET #1593-3
6 TOTAL, EACH CONNECTED TO GROUND

ALL DIP ICs SOCKETED:
TI C93xx FAMILY

ALL PGA USE SOCKET PINS:
ADVANCED INTERCONNECTIONS
KD-121-33TG

9U x 280 mm EUROCARD



SEE NRAO DRAWING # 56000M003 FOR
MECHANICAL DETAILS OF CARD.

SEE NRAO DRAWING # A56000B003 FOR
BILL OF MATERIALS

- REV B: 8-31-89 CMB
SWAPPED C15 WITH C99
SWAPPED C18 WITH C102
REVERSED D2
ADDED PIN 1 DOTS AT U1-U15
- REV C: 8-10-90 CMB
COPIED SHEET 1 TO SHEET 2 AND REVISED
SHEET 2 SPECIFICALLY FOR BOARD
ASSEMBLY DETAILS.
ADDED GT1-GT6 REFERENCE DESIGNATIONS.

THIS SKETCH DETAILS THE APPROXIMATE
LOCATION FOR EACH COMPONENT.
ALL COMPONENTS ON 0.1 GRID UNLESS OTHERWISE NOTED.
LOWER LEFT CORNER OF BOARD IS REFERENCE POINT FOR GRID.

LSI 120 PIN PLASTIC PACKAGE
PACKAGE CODE ND
EXTRA PIN IS FLOATING
FROM ALL OTHER PINS
BRIM STANDOFF AT 4 CORNER PINS, .050 DIA




VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTESVILLE, VA		
Title	MULTIPLIER CARD COMPONENT LAYOUT SKETCH	
Size	Document Number	REV
C	56000Z003 (Z003D01.LAY)	C
Date:	August 21, 1990	Sheet 1 of 2

NOTE:
CHIP OUTLINES REPRESENT THE
IC PIN FOOTPRINT, NOT THE PHYSICAL
CASE OR SOCKET OUTLINES.


J1 IS A 50 PIN "3M" TYPE CONN, 3433-1403.
THE TWO MOUNTING HOLES FOR J1 ON THE PC BOARD
ARE NOT CORRECTLY LOCATED.
THE CONNECTORS SUPPLIED BY NRAO TO THE BOARD ASSEMBLER
WILL HAVE THE MOUNTING HOLES DRILLED OUT SO THAT
THEY MAY BE MOUNTED.

VIEW IS OF COMPONENT SIDE

EXAMPLE OF DIP IC DETAILS:




SCANBE S-217 INJECTOR/EJECTOR



DIP TYPE MONOLITHIC
BYPASS CAPACITORS

PIN ORIENTATIONS:



ALL ICs ARE SOCKETED

THIS REPRESENTS MOUNTING PAD FOR
KEYSTONE TURRET #1593-3
6 TOTAL, EACH CONNECTED TO GROUND

ALL DIP ICs SOCKETED:
TI C93xx FAMILY

ALL PGA USE SOCKET PINS:
ADVANCED INTERCONNECTIONS
KD-121-33TG

THE NOTATION "SOCKET ONLY" INDICATES THAT
THE BOARD ASSEMBLER WILL INSTALL THE
IC SOCKET, BUT NRAO WILL INSTALL THE IC.
ALL OTHER IC'S WILL BE INSTALLED BY THE
ASSEMBLER.

NOTE:

BOARD ASSEMBLER DOES
NOT NEED SHEET 1 OF
THIS DRAWING

9U x 280 mm EUROCARD

SEE NRAO DRAWING # 56000M003 FOR
MECHANICAL DETAILS OF CARD.
SEE NRAO DRAWING # A56000B003 FOR
BILL OF MATERIALS

REV B: 8-31-89 CMB
SWAPPED C15 WITH C95
SWAPPED C18 WITH C102
REVERSED D2
ADDED PIN 1 DOTS AT U1-U15

REV C: 8-10-90 CMB
COPIED SHEET 1 TO SHEET 2 AND REVISED
SHEET 2 SPECIFICALLY FOR BOARD
ASSEMBLY DETAILS.
ADDED GT1-GT6 REFERENCE DESIGNATIONS.


THIS SKETCH DETAILS THE APPROXIMATE
LOCATION FOR EACH COMPONENT.

ALL COMPONENTS ON 0.1 GRID UNLESS OTHERWISE NOTED.
LOWER LEFT CORNER OF BOARD IS REFERENCE POINT FOR GRID.
SILK SCREEN IDENTIFIES EXACT PHYSICAL LOCATION OF PARTS


LSI 120 PIN PLASTIC PACKAGE
PACKAGE CODE ND

EXTRA PIN IS FLOATING
FROM ALL OTHER PINS
BRIM STANDOFF AT 4 CORNER PINS, .050 DIA


TOP VIEW OF HOLE PATTERN



TOP VIEW OF PLASTIC PACKAGE



VLBA CORRELATOR PROJECT NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTESVILLE, VA		
Title MULTIPLIER CARD ASSEMBLY DETAILS		
Size	Document Number	REV
C	56000Z003 (Z003D02.LAY)	C
Date:	August 21, 1990	Sheet 2 of 2



ONE COMBINED ARRAY CONSISTING OF 15 MULTIPLIER CARDS


VERTICAL AXIS COLUMNS

HORIZONTAL AXIS


ROWS

ONE MULTIPLIER CARD TWO 4x4 ARRAYS PER CARD 32 GATE ARRAYS PER CARD

EACH OUTPUT CONSISTS OF 12 DIFFERENTIAL SIGNALS (24 WIRES)
 5 GROUPS x 4 OUTPUTS x 24 WIRES = 480 WIRES
 EACH SIGNAL DRIVES BOTH THE VERTICAL AND HORIZONTAL AXIS, 6 LOADS TOTAL
 100 OHM TERMINATION AT END OF EACH DIFFERENTIAL RUN



NOTE THAT TWO HORIZONTAL INPUTS ARE USED IN "ARRAY 1" WHERE ONLY ONE IS NEEDED IN "ARRAY 0" THE AUX INPUT REGISTER IS USED TO STORE THE RIGHT HAND POLARIZATION IN ORDER TO WAIT FOR THE LEFT TO SHOW UP.



INTERFACE FROM FFT CARDS TO MULTIPLIER CARDS:
 EACH FFT 4 , 4 , 4 FLOATING POINT OUTPUT = 12 BITS PARALLEL AT 16 MHZ
 THE 12 BITS FROM ADJACENT CHANNELS (OPPOSITE POLARIZATIONS) ARE MULTIPLEXED TOGETHER OVER 12 OUTPUTS FROM THE FFT CARD
 THE BIT RATE OVER THE INTERFACE IS 32 MHZ
 THE SIGNAL INTERFACE USES DIFFERENTIAL ECL
 EACH FFT CARD HAS 2 x 12 x 2 = 48 OUTPUT PINS
 EACH MULTIPLIER CARD HAS 8 "SIGNAL INPUTS" = 8 x 12 x 2 = 192 INPUT PINS

FFT TO MULTIPLIER INTERFACE

V= VERTICAL AXIS R= RIGHT POLARIZATION
 H= HORIZONTAL AXIS L= LEFT POLARIZATION
 FOR PURPOSES OF REPRESENTING POLARIZATIONS EVEN CHANNELS ARE SHOWN AS RIGHT POLARIZATION ODD CHANNELS ARE SHOWN AS LEFT POLARIZATION.

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title FFT TO MULTIPLIER INTERFACE		
Size	Document Number	REV
C	56000K029 (K029D01.BLK)	
Date:	July 29, 1998	Sheet 1 of 1


TWID
N 4,4,4
O 4,4,4
R 4,4,4
M 15,15,6
O
T
ROW
COL
AUXOUT
(9 BITS)
CTRL EXTADR

ENLARGED VIEW
OF MAIN I/O SIGNALS
FOR VLBA1 USED IN MAC MODE

MULTIPLIER CARD BLOCK DIAGRAM

NOTE: THE PHYSICAL LAYOUT OF VLBA1 CHIPS ON THE CARD IS NOT THE SAME AS THE LOGICAL ARRANGEMENT BELOW. SEE L003D01.SCH (MAC SCHEMATIC SHEET 1) FOR THE PHYSICAL LAYOUT

ANTENNAS 0-3, VERTICAL AXIS (COLUMNS 0-3)
12 BITS PER ANTENNA BUS * 4 BUSES * 2 WIRES EACH (DIFFERENTIAL) = 96 INPUT PINS




SERIAL CONTROL WORD
DAISY CHAIN

ARRAY 1
L*L and L*R

ONE BIT DELAY
TO ARRAY 1

ARRAY 0
R*R and R*L




IF AN 18 BIT RESULT FROM A SINGLE ASIC IS SELECTED AT THE RISING EDGE OF STAREAD THEN THAT ASIC IS ENABLED ON THE CARD DURING THE FOLLOWING LOW PORTION OF THE STAREAD CYCLE, AND CLOCKED INTO THE OUTPUT REGISTER ON THE NEXT RISING EDGE. THE RESULT IS ENABLED AT THE CARD OUTPUT DURING THE NEXT LOW PORTION OF STAREAD

3V	2V	1V	0V
0H	12 bits per input		
1H	24 pins per input		
2H	192 pins total		
3H	for V & H inputs		
CK32ECL\	CK32ECL	2 PINS	
INIT\	4 PINS		
CLAC			
MACWE\			
STAREAD			
CARDSEL\			
ROW0			
ROW1			
COL0	7 PINS		
COL1			
ARRAY			
AUXOUT			
EXTADR[0..8]	9 PINS	CRSO	
CRCLK			
CRSI	3 PINS	18 PINS	
CRSTB		DOUT[0..17]	

I/O PIN
SUMMARY

236 I/O PINS
7 SPARE PINS
18 GND PINS
18 VCC PINS
9 VEE PINS
288 TOTAL PINS




THIS SECTION IS THE TIMING AT THE ASIC PINS

RV254 = RIGHT POLARIZATION VERTICAL AXIS SPECTRAL POINT NUMBER 254
LH254 = LEFT POLARIZATION HORIZONTAL AXIS SPECTRAL POINT NUMBER 254

FORV127 = FFT #0 RIGHT POLARIZATION VERTICAL AXIS SPECTRAL POINT NUMBER 127

POLAR MODE REQUIRES FFT SIZE <= 256 SO THERE ARE "ADJACENT FFTS" FFT #0 AND #1 IN THIS EXAMPLE



THIS SECTION IS THE CARD EDGE TIMING DERIVED FROM THE ASIC PIN TIMING ABOVE





NOTE: ADR SEQ IS 0-255 FOR BANK 0
256-511 FOR BANK 1
MSB OF ADR IS BANK SWITCH BIT
IN GAP, X INDICATES ADR IS DON'T CARE, EXCEPT FOR MSB WHICH MUST BE SAME AS IN REST OF CYCLE.

NOTE: DATA HAS ONE CYCLE DELAY FROM CARD EDGE TO ALL ASICS.
INIT\, EXTADR, MAC WE\, AND CL ACC ALL HAVE TWO CYCLE DELAY FROM CARD EDGE TO ASICS IN ARRAY 0, AND THREE CYCLE DELAY TO ARRAY 1.














Title		
MAC CARDEDGE TIME		
Size	Document Number	REV
B	V009D01.TIM	
Date:	August 4, 1998	Sheet 1 of 1

Volume 2**Section 3*****Long Term Accumulator Card Drawings***














<u>Drawing Number and/or Filename</u>	<u>Title</u>	<u>Nr of Sheets</u>
56000L024		
(L024D01.SCH - L024D04.SCH)	LTA Schematics	4
(L024D05.DOC - L024D10.DOC)	LTA blk diag & timings	6
(L024D11.XIL - L024D15.XIL)	LTA Xilinx dwgs	5
56000Z015		
(Z015D01.LAY - Z015D06.LAY)	LTA IC layout & adapters	6















FRONT END ADDRESS TRANSLATION
















FRONT END BANK SELECT AND CLAC













SELF TEST ADDRESS MUX
















15,15,6 TO IEEE CONVERSION







1 MEG x 64 BIT DRAM



IEEE FP CHIPS






IS	IS	IS	IS	IS	IS	IS	IS	IS	IS	HEX	OPERATION (FLOATING POINT)
0	0	0	0	0	0	0	0	0	0	00	P + T
0	0	0	0	0	0	0	0	1	01	01	P * Q
0	0	0	0	0	1	0	0	0	02	02	COMPARE P AND T
0	0	0	0	1	0	0	0	0	03	03	MAX P, T
0	0	0	0	1	0	0	0	1	04	04	MIN P, T
0	0	0	0	1	1	0	0	0	05	05	CONVERT T TO INTEGER
0	0	0	0	1	1	0	1	0	06	06	SCALE T TO INTEGER BY Q
0	0	0	1	0	0	0	0	0	07	07	ROUND TO INTEGRAL VALUE
0	0	0	1	0	0	0	1	0	08	08	(P * Q) + T
0	0	0	1	0	1	0	0	0	09	09	ROUND TO INTEGRAL VALUE
0	0	0	1	0	1	0	1	0	0A	0A	RECIPROCAL SKEW OF P
0	0	0	1	0	1	1	0	0	0B	0B	CONVERT T TO ALTERNATE F, P FORMAT
0	0	0	1	1	0	0	0	0	0C	0C	CONVERT T FROM ALTERNATE F, P FORMAT
0	0	0	1	1	0	1	0	0	0D	0D	CONVERT T FROM ALTERNATE F, P FORMAT
0	0	0	1	1	1	0	0	0	0E	0E	CF

IS	IS	IS	IS	IS	IS	IS	IS	IS	IS	HEX	OPERATION (INTEGER)
1	0	0	0	0	0	0	0	0	0	20	P + T
1	0	0	0	0	1	0	0	0	0	21	P * Q
1	0	0	0	0	1	0	0	1	0	22	COMPARE P AND T
1	0	0	0	1	0	0	0	0	0	23	MAX P, T
1	0	0	0	1	0	0	0	1	0	24	MIN P, T
1	0	0	0	1	1	0	0	0	0	25	CONVERT T TO INTEGER
1	0	0	0	1	1	0	1	0	0	26	SCALE T TO INTEGER BY Q
1	0	0	1	0	0	0	0	0	0	27	ROUND TO INTEGRAL VALUE
1	0	0	1	0	0	0	1	0	0	28	(P * Q) + T
1	0	0	1	0	1	0	0	0	0	29	ROUND TO INTEGRAL VALUE
1	0	0	1	0	1	0	1	0	0	2A	RECIPROCAL SKEW OF P
1	0	0	1	0	1	1	0	0	0	2B	CONVERT T TO ALTERNATE F, P FORMAT
1	0	0	1	1	0	0	0	0	0	2C	CONVERT T FROM ALTERNATE F, P FORMAT
1	0	0	1	1	0	1	0	0	0	2D	CONVERT T FROM ALTERNATE F, P FORMAT
1	0	0	1	1	1	0	0	0	0	2E	CF
1	1	0	0	0	0	0	0	0	0	30	P OR T
1	1	0	0	0	0	1	0	0	0	31	P AND T
1	1	0	0	0	1	0	0	0	0	32	P XOR T
1	1	0	0	0	1	1	0	0	0	33	LOGICAL SHIFT P Q PLACES
1	1	0	0	1	0	0	0	0	0	34	ARITHMETIC SHIFT P Q PLACES
1	1	0	0	1	0	1	0	0	0	35	FUNNEL SHIFT P-T Q PLACES
1	1	0	1	0	0	0	0	0	0	36	
1	1	0	1	0	1	0	0	0	0	37	
X	1	1	0	0	0	0	0	0	0	38	MOVE P
X	1	1	0	0	0	1	0	0	0	39	LOAD MODE REGISTER

SEL3	SEL2	SEL1	SEL0	HEX	REG. FILE
0	0	0	0	00	R REGISTER
0	0	0	1	01	S REGISTER
0	0	1	0	02	ZERO (0000 0000 0000 0000)
0	0	1	1	03	0.5 * (3FFF 0000 0000 0000)
0	1	0	0	04	1 (3FFF 0000 0000 0000)
0	1	0	1	05	2 (3FFF 0000 0000 0000)
0	1	1	0	06	3 (4080 0000 0000 0000)
0	1	1	1	07	P * (4009 21FB 5444 2D10)
1	0	0	0	08	REGISTER FILE 0
1	0	0	1	09	REGISTER FILE 1
1	0	1	0	0A	REGISTER FILE 2
1	0	1	1	0B	REGISTER FILE 3
1	1	0	0	0C	REGISTER FILE 4
1	1	0	1	0D	REGISTER FILE 5
1	1	1	0	0E	REGISTER FILE 6
1	1	1	1	0F	REGISTER FILE 7

MODE WORD FOR LTA:



LTA BLK DIAG
L024D06.DOC

MAC TO IEEE INFO
L024D07.DOC

DRAM TIMING
L024D08.DOC

FULL CYCLE SEQUENCE
L024D09.DOC

INIT SEQ STATES
L024D10.DOC

XILINX INTERNALS
L024D11.XIL

74148 PRIORITY ENCODER
L024D12.XIL

XILINX HIGHER PRIORITY
L024D13.XIL

XILINX LOWER PRIORITY
L024D14.XIL

COMPLETE XILINX
LCA LEVEL
SCHEMATIC

FUNCTIONAL SCHEMATIC OF
74148 PRIORITY ENCODER


ADAPTATION OF 74148
TO XILINX IMPLEMENTATION
HIGHER PRIORITY SECTION

ADAPTATION OF 74148
TO XILINX IMPLEMENTATION
LOWER PRIORITY SECTION

XILINX DISCRETE VERSION
L024D15.XIL

FUNCTIONAL SCHEMATIC
REPRESENTATIVE OF THE
XILINX INTERNAL FUNCTIONS

Title		ROOT FOR LTA DOCUMENTATION FILES	
Size	Document Number	REV	
D	56001024 (L024D05.DOC)		
Date:	June 19, 1996	Sheet	5 of 15



ROOT FOR DOCUMENTATION FILES
SHEETS 5 THROUGH 15
(STILL PART OF L024DXX SERIES)
ALL D SIZE


ROOT FOR LAYOUTS
SEPARATELY NUMBERED
SHEETS 1 THROUGH 6
ALL C SIZE

SHEETS 1-4 ARE THE SCHEMATIC
SHEETS 5-15 ARE DOCUMENTATION

VLBA CORRELATOR PROJECT
NATIONAL RADIO ASTRONOMY OBSERVATORY
CHARLOTTESVILLE, VA
Title: LONG TERM ACCUMULATOR (LTA) TOP LEVEL
Size/Document Number: 5600L024 (L024D01.SCH)
Date: June 20, 1996/Sheet 1 of 15

256 MACWE ACCESSES ARE REQUIRED TO READOUT ALL 430,080 RESULTS FOR EACH MACWE. THERE ARE 1680 RESULTS TO BE READ.
64 RESULTS ARE READ IN 512 CLOCK CYCLES IN A SINGLE FFT CYCLE.
26.25 FFT CYCLES ARE REQUIRED TO READ ALL 1680 RESULTS FROM A SINGLE MACWE. WITH VALIDITY RESULTS, THE TOTAL IS 1704 RESULTS IN 26,425 FFT CYCLES.
THE 64 RESULTS IN A FFT CYCLE ARE READ IN 8 SETS OF 8. EACH SET REPRESENTS A SINGLE BASELINE
THUS THE BASELINE NUMBER STARTS AT ZERO AND INCREMENTS 8 TIMES EVERY FFT CYCLE (ONCE FOR EACH SET OF EIGHT).

CY7C409A-25 64 x 9 FIFOs, 25 MHz (MIDDLE SPEED)



210 HARDWARE BASELINES (0-209) PLUS 3 'ARTIFICIAL' BASELINES FOR VALIDITYS, RESULTS IN 213 'BASELINES', 0-212.
BASELINE # 210 IS TAPE DATA VALIDITY.
#211 AND #212 ARE PULSAR VALIDITY.
VALIDITY (FROM SEQUENCER)
(NEED DIFFERENT CONVERSION FOR INTEGERS)

HDR BASE LINE (0-212) FFT SEQUENCER INCREMENTS THIS 9 TIMES PER FFT WHEN APPROPRIATE
144 INPUT PINS TOTAL MAY USE 4 TO PIN IN CONNS AT TOP EDGE OF CARD

THE TERM SUB-ARRAY IS USED HERE TO INDICATE A DISTINCT DUMP RATE/DATA REDUCTION COMBINATION. A MAXIMUM OF 8 DISTINCT SUB-ARRAYS ARE PROVIDED FOR.

IF THE SUB-ARRAY NUMBER IS GREATER THAN 7, THIS INDICATES THAT TAPE OR PULSAR DATA VALIDITYS ARE BEING HANDLED.

THE BASELINE AND SUB-ARRAY NUMBERS USED AS FLAGS ARE:

BASELINE	SUB-ARRAY	FUNCTION
210	8	TAPE DATA VALIDITY
211	9	PULSAR VALIDITYS (FIRST HALF)
212	10	PULSAR VALIDITYS (OTHER HALF)
255	10	SELF TEST

FFT SEQUENCER COUNTS 0, 2, 4, 6, 1, 3, 5, 7 FOR EACH SET OF 8.

INTEGRATOR CYCLE SEQUENCER INCREMENTS THIS FOR EVERY MACWE

RAM LOOKUP 1K x 3 LOWER 2 BITS OF SUB-ARRAY

IF SUB-ARRAY NUMBER IS > 7, THE RESULT OF THIS LOOKUP IS USED AS THE SOURCE FOR THE BANK SWITCH AND CLAC MULTIPLEXORS. THIS TRANSLATES THE RESULT NUMBER TO SUB-ARRAY NUMBER FOR THE TAPE DATA VALID AND THE PULSAR VALIDITYS.

ADP. SUB-ARRAY, & DATA 19 BITS OF ADR 5 BITS SUB-ARRAY TO CONTROL BANK SWITCH BIT 64 BITS DATA

beRD/WR READ

INITIATES READ CYCLE

beWRSTB\ INITIATES READ

beRQST\ TERMINATES READ CYCLE

ItaACK\

ItaWRSTB\ TERMINATES READ CYCLE

beRD/WR WRITE

INITIATES WRITE CYCLE

beWRSTB\ INITIATES READ

beRQST\ TERMINATES READ CYCLE

ItaACK\ TERMINATES WRITE CYCLE

ItaOE\

STATUS TO BACKEND

ADP. SUB-ARRAY, & DATA 19 BITS OF ADR 5 BITS SUB-ARRAY TO CONTROL BANK SWITCH BIT 64 BITS DATA

beRD/WR READ

INITIATES READ CYCLE

beWRSTB\ INITIATES READ

beRQST\ TERMINATES READ CYCLE

ItaACK\

ItaWRSTB\ TERMINATES READ CYCLE

beRD/WR WRITE

INITIATES WRITE CYCLE

beWRSTB\ INITIATES READ


beRQST\ TERMINATES READ CYCLE

ItaACK\ TERMINATES WRITE CYCLE

ItaOE\

STATUS TO BACKEND

RESULT MAPPING HERE CAN BE USED TO OVERCOME ANY NON-STANDARD ORDERING REQUIRED BY THE FAST PAGE MODE RESTRICTION
BITS 3, 2, 1, 0 GO TO RAM (UPPER HALF FBLY BY-PASS)
BITS 4, 2, 1, 0 GO TO BANK SWITCH MUX
BIT 3 FORCES RAM BYPASS (OR WHATEVER)
BIT 4 FORCES BANK SWITCH BIT



WHEN WEIGHT FLAG ASSERTED, BASELINE IS FORCED TO 210. SUBARRAY BIT 3 IS FORCED HIGH SO RAM LOOKUP IS BYPASSED. RESULT FIELD IS FORCED TO USE A PROM LOOKUP FROM BASELINE TO RESULT NR.
TAPE DATA VALIDITYS ARE THUS DISPERSED OUT WITH EACH BASELINE OF RESULTS. PULSAR VALIDITYS ARE PROBABLY READ OUT AS FOUR SETS, ONE PER POSSIBLE PULSAR SUBARRAY.

THIS AREA NEEDS UPDATING
DR-11W EMULATOR FOR INTERFACE TO VME SYSTEM

REAL TIME SYSTEM NEEDS A 131ms TIC ALSO.
LTA 8751 NEEDS TO KEEP TRACK OF BANK SWITCHING. SEEMS LIKE NEED SOME SORT OF MASTER INIT TO SAY WE ARE STARTING AT INTEGRATION CYCLE #0 AND ALL BANK SWITCHING IS DETERMINED WITH REFERENCE TO THIS POINT. PROBABLY A COMMAND OVER THE MCR CAN DO THIS?

ONE'S COMP VALUES FROM MAC CHIP
 AT LEAST ONE MANTISSA IS NORMALIZED TO HAVE MSB=1, BUT THE OTHER MAY NOT HAVE THE MSB = 1.

6 BIT 2's COMP EXPONENT 15 BIT 1's COMPLEMENT MANTISSAS

5	4	3	2	1	0	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S	E	E	E	E	E	S	I	I	I	I	I	I	I	I	I	I	I	I	I	I
						S	R	R	R	R	R	R	R	R	R	R	R	R	R	R


UNSIGNED DATA VALID COUNTER RESULTS 0 0 0 0 0 0 0 0 DV DV DV DV DV DV DV DV DV DV DV DV DV DV DV DV DV
 MAX COUNT= 8192 0 0 0 0 0 DV DV DV DV DV DV DV DV DV DV DV DV DV DV DV DV DV ← DECIMAL POINT

THE LOWER 14 BITS OF THE 16 BIT DATA VALID COUNTER ARE SENT OVER THE 18 BIT MAC OUTPUT BUS.
 THE EXPONENT BITS ARE FORCED TO ZERO SOMEWHERE.
 TWO DIFFERENT RESULTS COULD BE SENT, ONE IN PLACE OF REAL AND ONE IN PLACE OF IMAG, SO TWO RESULTS ARE HANDLED IN PARALLEL, AND STORED TOGETHER IN DRAM. OR ONLY ONE PATH MIGHT BE USED.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ← MINIMUM SHIFT OF 1 PLACE DONE WITH WIRING


S I G N 8 BIT EXPONENT "EXCESS 127" (1,1) 23 BIT MANTISSA IMPLIED MSB = 1

IF BIASED EXPONENT = 0 AND MANTISSA = 0; VALUE IS ZERO
 IF BIASED EXPONENT = 0 AND MANTISSA != 0; VALUE IS DENORMALIZED










RANGE OF UNBIASED EXPONENT	+ BIAS	=	RANGE OF BIASED EXPONENT	
+128	127	=	255	± INF and NaN
+127	127	=	254	
0	127	=	127	
-126	127	=	1	
-127	127	=	0	± 0 and DENORM

CAS\, RAS\, FP CLK, FP OE\ AND BACKEND ACCESS CLOCK ARE FROM THE SAME PROM AND THIS ASSUMED TO HAVE NO RELATIVE SKEW. C32 IS SHOWN ONLY FOR REFERENCE, AND ADDRESSES ARE SHOWN TO INCLUDE A +/- 12 ns MAX AMBIGUITY W.R.T. CAS\.



5 ns MAX CLOCK SKEW ASSUMED. ASSUME NO OUTPUT CHANGES FASTER THAN 3 ns. ASSUME NO OUTPUT IS SLOWER THAN 10 ns.






NOTE:
 NORMAL MACWE'S ACCESS A RESULT FROM THE IN-ACTIVE BANK.
 MACWE FOR SELF TEST ACCESSES A RESULT FROM THE CURRENT BANK.


NOTE:
 IN ORDER TO BE ABLE TO SET UP MODELS FOR SELF TEST, THE PRE DELAY BUFFER WILL BE USED TO ASSIGN ONE FRINGE CYCLE (4ms) EVERY 8 INTEGRATION CYCLES (APPROX EVERY 1.05 SECONDS).
 THIS A SPECIAL SHORT INTEGRATION CYCLE WILL OCCUR FOR SELF TEST, WHICH LASTS FOR ONE FRINGE CYCLE (256 FFT CYCLES).
 FOR SELF TEST, WE WILL ACCUMULATE FOR APPROX 200 FFT CYCLES, AND USE APPROX 27 FFT CYCLES FOR READING OUT THE RESULTS.


MULTIPLIER CARD EDGE TIMING





CLAC MAY ONLY TRANSITION AT A, B, C, D, E, OR F AND MUST NOT BE ASSERTED BETWEEN B & C IF MACWE IS NEEDED IN THE GAP.


NOTE: DATA HAS ONE CYCLE DELAY FROM CARD EDGE TO ALL ASICS.
 INIT\, EXTADR, MAC WE\, AND CL ACC ALL HAVE TWO CYCLE DELAY FROM CARD EDGE TO ASICS IN ARRAY 0, AND THREE CYCLE DELAY TO ARRAY 1.














15,15,6 TO IEEE CONVERSION
(INTEGER TO IEEE CONVERSION FOR DATA VALIDITY)




XILINX INPUT REGISTERS USED
ONE STAGE OF PIPELINE USED INTERNALLY
AT OUTPUT OF FIRST MUX STAGE.

LS SHIFT BIT NEEDED UN-PIPELINED AT INPUT
TO FIRST MUX.

INDICATES CLB AT WHICH
OUTPUT(S) ARE GENERATED




ORIGINAL DISCRETE VERSION
MODIFIED TO BE REPRESENTATIVE OF XILINX INTERNALS
(BUT NOT INTENDED TO BE EXACT)
IMAG SECTION NOT KEPT AS CURRENT AS REAL SECTION




PIN 1 OF J2 MAPS TO 116098
 PIN 2 OF J2 MAPS TO 116099
 PIN 49 OF J2 MAPS TO 092098
 PIN 50 OF J2 MAPS TO 092099

NOTE:
 11G AND 11H ARE STRAIGHT THRU HEADERS
 REPLACING TWO 74ALS374 REGISTERS


PIN 1 OF J1 MAPS TO 048098
 PIN 2 OF J1 MAPS TO 048099
 PIN 49 OF J1 MAPS TO 024098
 PIN 50 OF J1 MAPS TO 024099




TOP VIEW
 9U x 280 mm EUROCARD



BOARD COORDINATE WIREWRAP PIN DESIGNATIONS ARE IN XXXYYY FORM
 IN THE FIELD OF WIREWRAP PINS:
 XXX GOES FROM 001 TO 140
 YYY GOES FROM 001 TO 094
 FOR PURPOSES OF LOCATING THE J1 and J2 CONNECTORS, THE YYY DESIGNATION IS EXTENDED TO INCLUDE ROWS 098, 099 and 100 FOR THE FIELD OF HOLES BETWEEN THE EJECTORS



- 29C327 ADAPTOR, 23H
- Z015D02.LAY
- 29C327 ADAPTOR, 29F
- Z015D03.LAY
- 84 PIN PLCC ADAPTOR, 20J
- Z015D04.LAY
- LAYOUT CHECK, WITH VCC AND GND
- Z015D05.LAY
- LTA DRAM ADAPTOR
- Z015D06.LAY



23A1S
 23A2S
 23A3S

REFERENCE DESIGNATORS FOR SIPS WHEN MORE THAN ONE SIP IS PLACED IN A "DIP" LOCATION:

125075
 125074
 125073
 133073
 093011
 093010
 093001


122075
 122074
 122073
 130073
 090011
 090010
 090001

R3 330 1/8w
 R4 150 1/8w
 R5 330 1/8w
 R6 4.7K 1/8w
 R2 100 1/8w
 R1 100 1/8w
 C1 0.22uF DIP CAP

VLBA CORRELATOR PROJECT
 NATIONAL RADIO ASTRONOMY OBSERVATORY
 CHARLOTTEVILLE, VA

Title: LTA IC LAYOUT WITH SIMMS
 Size: Document Number: C 560002015
 Date: November 19, 1997 Sheet 1 of 6

REV A: 8-28-91 ADDED 74ALS374 AT 29F




092
091
090
089
088
087
086
085
084
083
082
081
080
079
078
077
076
075
074

LOC 23H
PIN A1 MAPS TO 047091

THIS LAYOUT USED TO CREATE THE TEXT FILE
W013T03.PIN, LOC 23H PGA ADAPTOR PIN MAPPING

TOP VIEW




092
091
090
089
088
087
086
085
084
083
082
081
080
079
078
077
076
075
074

LOC 29F

PIN A1 MAPS TO 023091

THIS LAYOUT USED TO CREATE THE TEXT FILE
W013T04.PIN, LOC 29F PGA ADAPTOR PIN MAPPING

TOP VIEW



TOP VIEW

LOC 20J
PIN 1 MAPS TO 061093



THIS LAYOUT USED TO CREATE THE TEXT FILE
W013T05.PIN, LOC 20J PLCC ADAPTOR PIN MAPPING

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTESVILLE, VA		
Title LTA 84 PIN PLCC ADAPTOR PIN MAPPINGS: 20J		
Size	Document Number	REV
C	56000Z015 (Z015D04.LAY)	
Date:	June 20, 1996	Sheet 4 of 6


PIN 1 OF J2 MAPS TO 116098
 PIN 2 OF J2 MAPS TO 116099
 PIN 49 OF J2 MAPS TO 092098
 PIN 50 OF J2 MAPS TO 092099

66 66 55 55
 65 21 87 54
 444 44 333 33 33
 765 21 987 43 10

PIN 1 OF J1 MAPS TO 048098
 PIN 2 OF J1 MAPS TO 048099
 PIN 49 OF J1 MAPS TO 024098
 PIN 50 OF J1 MAPS TO 024099



BOARD COORDINATE WIREWRAP PIN DESIGNATIONS ARE IN XXXYYY FORM
 IN THE FIELD OF WIREWRAP PINS:
 XXX GOES FROM 001 TO 140
 YYY GOES FROM 001 TO 094
 FOR PURPOSES OF LOCATING THE J1 and J2 CONNECTORS, THE YYY DESIGNATION IS EXTENDED TO INCLUDE ROWS 098, 099 and 100 FOR THE FIELD OF HOLES BETWEEN THE EJECTORS




IC OUTLINES PLACED W.R.T. PIN 1 AND NR OF PINS AS LISTED IN W013T02.IC AS A CHECK OF THAT LIST.

✕ "X" INDICATES GROUND TIE
 □ □ INDICATES VCC PIN OF IC


REV A: 8-28-91 ADDED 74ALS374 AT 29B
 REV B: 9-16-92 ADDED R6

TOP VIEW
 9U x 280 mm EUROCARD



"DIP" LOCATION
 SIP # FROM LEFT TO RIGHT
 INDICATES "SIP"
 23A1S
 23A2S
 23A3S
 REFERENCE DESIGNATORS FOR SIPS WHEN MORE THAN ONE SIP IS PLACED IN A "DIP" LOCATION:


VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
LTA LAYOUT CHECK, WITH VCC & GND		
Size	Document Number	REV
C	560002015 (Z015D05.LAY)	B
Date:	June 20, 1996	Sheet 5 of 6



DRAM SUB-ASSEMBLIES

A DRAM SUB-ASSEMBLY CONSISTS OF FOUR SIMM MODULES WHERE THE ADDRESS BUS, RAS, CAS AND WE SIGNALS ARE BUSSED ON THE SUB-ASSEMBLY PC BOARD.
 THE INPUTS SHOWN AS "UN-CONNECTED" AT LOCATIONS 29E, 30E, 31E, 33E, 34E AND 35E ARE THE SIGNALS THAT ARE BUSSED, AND THUS NOT WIRED ON THE WIREWRAP CARD. THESE SIGNALS ARE LABELED AS "TEXT" IN PARENS.

SIMM SOCKETS ARE AMP # 643930-1
 ADAPTOR PINS ARE PROBABLY:
 ADVANCED INTERCONNECTIONS P/N 1364-1G



ORIGINAL VERSION OF THIS LAYOUT WAS L039D01.SCH AS OF JUNE 1996, THE ORIGINAL FILE COULD NOT BE FOUND THE DRAWING WAS RE-DRAWN FROM A HARDCOPY IN THIS PRESENT FORM, AS Z015D06.LAY

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
LTA DRAM ADAPTOR		
Size	Document Number	REV
C	56000Z015 (Z015D06.LAY)	
Date:	June 20, 1996	Sheet 6 of 6