

ADAI11882

RADC-TR-81-230 Final Technical Report December 1981



THE APPLICATION OF SPECIAL COMPUTING TECHNIQUES TO SPEED-UP IMAGE FEATURE EXTRACTION AND PROCESSING TECHNIQUES

University of Missouri-Columbia

Robert W. McLaren William D. McForland

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED



ROME AIR DEVELOPMENT CENTER Air Force Systems Command Griffiss Air Force Base, New York 13441



02 00 10 020

This report has been reviewed by the RADC Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

مدما ومريدي

RADC-TR-81-230 has been reviewed and is approved for publication.

elle. APPROVED:

FREDERICK W. RAHRIG Project Engineer

APPROVED:

o hant

OWEN R. LAWTER, Colonel, USAF Chief, Intelligence and Reconnaissance Division

FOR THE COMMANDER:

John F. Huss

JOHN P. HUSS Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC. (IRRE) Griffiss AFB NY 13441. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document requires that it be returned.

.1

UNCLASSIFIED

Ì

.

SECURITY CLASSIFICATION OF THIS PAGE (When Date, Entered)	
REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
	NO. 3. RECIPIENT'S CATALOG NUMBER
RADC-TR-81-230 $AD - A1118$	8/2
A. TITLE (and Subtitio)	5. TYPE OF REPORT & PERIOD COVERED
THE APPLICATION OF SPECIAL COMPUTING TECHNIQUE	
TO SPEED-UP IMAGE FEATURE EXTRACTION AND	9 Jan 80 - 1 June 81 5. PERFORMING 036. REPORT NUMBER
PROCESSING TECHNIQUES	5. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s)	8. CONTRACT OR GRANT NUMBER(a)
Robert W. McLaren	
William D. McFarland	F30602-80-C-0032
PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
University of Missouri-Columbia	62702F
Department of Electrical Engineering	45941836
Columbia MO 65201	
1. CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE
Rome Air Development Center (IRRE)	December 1981
Griffiss AFB NY 13441	208
4. MONITORING AGENCY NAME & ADDRESSII different from Controlling Office	
	UNCLASSIFIED
Same	
	15. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A
 6. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlights 7. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different Same 8. SUPPLEMENTARY NOTES RADC Project Engineer: Frederick W. Rahrig (I) 	mited from Report)
Approved for public release; distribution unli 7. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different Same 8. SUPPLEMENTARY NOTES	mited from Report) RRE)
Approved for public release; distribution unli 7. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different Same 8. SUPPLEMENTARY NOTES RADC Project Engineer: Frederick W. Rahrig (I)	mited from Report) RRE)
Approved for public release; distribution unli 7. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different Same 8. SUPPLEMENTARY NOTES KADC Project Engineer: Frederick W. Rahrig (I 9. KEY WORDS (Continue on reverse side if necessary and identify by block numb Digital Image Processing Yeature Extraction	<pre>mited from Report) RRE) or) d vast amounts of digital me evident that conventional t to handle and manipulate ion and other image process- report indicate that reduc- of magnitude can be obtaine </pre>
Approved for public release; distribution unli 7. OISTRIBUTION STATEMENT (of the obstreet entered in Block 20, if different Same 8. SUPPLEMENTARY NOTES RADC Project Engineer: Frederick W. Rahrig (I 9. KEY WORDS (Continue on reverse side if necessary and identify by block number Digital Image Processing Peature Extraction 12gh Speed Processors 0. ABSTRACT (Continue on reverse side if necessary and identify by block number dvances in solid state technology have created information for image processing. It has become perial type processors are no longer sufficient hese vast amounts of data for feature extract: ng routines in general. The results of this rions in processing times of one to two orders	<pre>mited from Report) RRE) or) d vast amounts of digital me evident that conventional t to handle and manipulate ion and other image process- report indicate that reduc- of magnitude can be obtaine </pre>

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

The increasing capability of specialized digital processors has led to the possibility of implementing a large number of image processing functions in near real time. ĥ, Accession For TTS CRARI EVIC TAB Unannumenu Justiciention. R--Distriction/ , y Co.08 - 1 , VP s.12**T** Å. $j: \mathbf{1}$ Dick 0,1 COPY INSPECTED

TABLE OF CONTENTS

SECTION															P٤	ıge
Ι.	INTRO	DUCTION	1		•	•••	•		•••		•		•	•	•	4
	1.1	Digital														
		Process	-													4
	1.2	Project	•													
	1.3	Project														
	1.4	Project	: Over	view.	•	•••	•	•	••	•	•	•••	•	•	•	8
II.	PROBI	LEM FORM	IULATI	ON	•	•••	•	•	•••	•	•		•	•	•	9
	2.1	Image H Computa												•	•	9
	2.2	Justifi	icatio	n for	th	e S	ele	ect	ed .	Alg	or	ith	ms	•	.1	.0
	2.3	Justifi Archite													.1	. 2
III.	REVIE	EW OF SI	PECIAL	сомр	UTI	NG	ARC	HI	ГЕС	TUR	ES	•••	•	•	.)	. 3
	3.1	General	Over	view.	•	•••	•	•	• •	•	•	•••	•	•	.1	. 3
IV.	HIGH-	SPEED F	PROCES	SORS.	•		•	•	•••	•	•		•	•	.1	.7
	4.1	ILLIAC	IV.		•		•	•	• •	•	•		•	•	.1	.7
		4.1.1	Archi	tectu	re		•	•			•	• •	•	•	.1	.7
		4.1.2	Appli Advan	catio tages	ns /Di	to sad	Ima	ige	Pr	oce	ss r	ing	•	•	. 2	2
		7.1.5	Image	Proc	ess	ing	•	•	•••	•	•		•	•	. 1	23
	4.2	AP-120H	3		•		•	•	••	•	•		•	•	. 2	:4
		4.2.1	Archi	tectu	re		•	•	••	•	•		•	•	. 2	24
		4.2.2	Appli Advan	catio tages	ns /Di	to sad	Ima	ige	Pr	oce	SS	ing	•	٠	• 7	28
		4.2.5	Image	Proc	ess	ing	• •	•	•••		•		•	•	. 2	!9
	4.3	Other A	Archit	ectur	es		•	•		•				•	. 3	50
	4.4	The STA	ARAN.				•	•	••	•	•		•	•	.3	52
		4.4.1	Intro													
		4.4.2 4.4.3	Archi Appli	tectu catio	re ns	 to	Ima	ige	Pr	oce	• • \$ \$	 ing	•	•	1.7.	

SECTION

Ł

ŧ

		4.4.4	Advant Image									•			.35
ν.	STARA	AN ASSOC	IATIVE	PROC	ESSO	R.					•				. 37
	5.1	Archite	cture.	• •											. 37
	5.2	Instruc	tion S	let .							•	•	•		.+3
	5.3	Compari Instruc	son wi tion S	th Se Set .	quen	tia: • •	l Co 	mpi	ite •	•r		•	•	•	. 4 ~
VI.	PROJE	ECT DESC	RIPTIC	N ANE	PRO	CED	URES	5.	•	•	•		•		.48
	6.1	Achievi Experie													.48
	6.2	Selecti	on of	Algor	ithm	s .	• •				•			•	. 49
	6.3	Role of	UMC C	Comput	ing	Fac	ilit	ÿ.			•	•	•		.49
	6.4	Use of Aerospa											•		.52
	6.5	Image D	escrip	otion	• •			•	•	•					.53
	6.6	Procedu Testing													.53
	6.7	Basis c	f Comp	arisc	ons.			•		•	•	•	•	•	. 53
VII.	PRESE	ENTATION	OF RE	SULTS	5: I	MAGI	E NC	ISI	E F	RЕГ	OUC	TI	ON	Ι.	.54
	7.1	Modal T	echnic	ue.	• •		• •								.54
		7.1.1 7.1.2 7.1.3	Descri STARAN Result	/ Impl	emen	tat	ion.								.55
	7.2	Odd Pix													
	•	7.2.1	Descri												
		7.2.2 7.3.3	STARAN Result	I Impl	emen	tat	ion.								. 64
	7.3	Similar													
		7.3.1 7.3.2	Descri STARAN Result	.ption J Imp1	 emen	tat	 ion.	•	•	•	•	•	•	•	.70 .70
	7.4	Compari													

SECTION

-

ł

Page


VIII.	PRES	SENTAT	ION	OF	RES	UL	[S:		ΕD	GE	Ι)ET	ΈC	TI	ON	1.	•	•	٠	•	77
	8.1	Desc	rip	tion		•	•	•	•	•	•		•	•			•	•	•		77
	8.2	Algo	rit	hm.	• •	•	•	•		•	•		,		•		•	•	•	•	77
	8.3	STAR	AN	Impl	eme	nta	ati	01	۱.	•	•	•	•	•	•	•	•	•	•	•	79
	8.4	Memo	ry 🛛	Мар	and	U	ser	· (Opt	io	ns	5.	•	•	•	•	•	•	•	•	81
	8.5	Prog	ram	Des	cri	pt	ion	S	•	•	•	•	•	•	•	•	•	•	•	•	84
	8.6	Resu	lts	and	l Ev	alı	lat	ic	on	•	•	•	•	•	•	•	•	•	•	•	85
	8.7	Time	Ef	fici	enc	y.	•	•	•	•	•	•	•	•	•	•	•	•	•	•	89
IX.	CONC	CLUSIO	NS/	FUTL	JRE	WOI	RK	•	•	•	•	•	•	•	•	•	•	•	•	•	90
REFERENCE	es.	• • •	•	•••	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	91
APPENDIX	Α.	STARA	NI	NSTF	RUCT	.101	V S	E	Г.	•	•	•	•	•	•	•	•	•	•	•	A1
	_																				
APPENDIX	В.	MODAL	PR	OGRA	м.	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	BI
APPENDIX	c	ADDDV	חח	000											•						C 1
APPENDIX	ι.	ODDAX	PR	UGRA	м.	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	CT.
APPENDIX	п	CIMND	סס	000	м																וח
AFFENDIA	ы.	O T MIND	rĸ	UUK	u*i •	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	•	DI
APPENDIX	F	PTEDC	FΡ	RUCE	ΔΜ																Fl
WEI DUDIV	• •					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

I. Introduction

1.1 Digital Image Feature Extraction and Processing

Digital image processing, the manipulation of images by computer, is a relatively recent development which has received an ever increasing amount of attention in terms of techniques applied, special processors, and the range of applications. Examples of this include medical diagnosis (x-rays or computer-aided tomography), aerial surveillance (agriculture, forestry, and land-use planning), such as LANDSAT, and military (navigation, target evaluation, mapping, and the like). Digital imagery contains a great amount of information or features whose extraction and processing can be useful in serving many different applications including those indicated above. The high-speed automated processing of imagery by computer is a crucial factor in the effective implementation of an advanced computer image exploitation facility. The increasing capability of digital computers has led to the possibility of implementing a large number of image processing functions in near "real-time." a result which is essential to establishing a near-production type facility. Digital image processing hardware and software are being developed and used by the government, industry, and universities. A significant government application is found in the military- surveillance, terrain identification, and defense mapping.

Digital image processing refers to any process or procedure which is applied by a digital computer to an image in digital form (sampled and quantitized), regardless of the source. A basic system example is illustrated in Fig. 1.1 below:



The overall exploitation procedure consists of image preprocessing, information extraction, and image decision making. Image preprocessing in a narrower interpretation consists of techniques

for improving or enhancing the image for information extraction or for the display of an image to a human observer. These techniques include the use of transforms for filtering, restoration of images, and image segmentation that precede further processing. Preprocessing can also include image "normalization" such as histogram modification, geometric corrections, control of scale and resolution, and image combining (e.g., subtraction or correlation), as well as techniques for noise supression and data clustering.

Another significant step or stage in image processing and exploitation is feature extraction. The objectives and particular techniques applied in this stage often overlap those of preprocessing, depending upon the information extracted. Feature extraction can be viewed as an interpretation of the image in terms of specified features. These features include shapes, boundaries, edges, textures, and the like [1] - [17]. The extraction or detection of such features is often considered to be a part of an image preprocessing stage in image processing which leads to another image preprocessing step called segmentation [18] - [21]. The relative predominance and subsequent interpretation or significance of given features is highly dependent on the type of imagery. This imagery arises from such sources as LANDSAT, aerial photography, FLIR, and RADAR, some of which can be black and white or color. There has been a great deal of work done on the feature extraction problem as a part of the preprocessing stage [22] - [24]. This work includes that on thresholding [25], [26], edge or boundary following [3], [27], shape detection [16], [28], relaxation labeling [29] - [31], and other approaches to segmentation [32], [33]. Other preprocessing techniques include "averaging" and the application of various transforms [34], [35].

In an overall automated image exploitation facility, there is an emphasis on factors in addition to those illustrated in Fig. 1.1, which are significant to the efficiency and effective-

ness of the overall system. These factors consist of image storage and retrieval, image representation and display, image information manipulation, user interaction, and image generation; Fig. 1.2 illustrates these additional factors.




Fig. 1.2 Illustration of a More Complete Image Processing System

Particular configurations of such a system, including hardware, software, displays, information extraction and the decision scheme or process are application dependent. The algorithms and procedures that are applied to implement various image processing techniques are a function of the objectives of the image processing system user.

In particular, there has been a set of algorithms developed under the OLPARS program at RADC, although other projects or systems at RADC were using algorithms similar to these (in the AFES system, for example). These algorithms include histogram modification, averaging, boundary inclosure, enhancement and other feature extraction and processing techniques. These techniques are well-developed and have proven useful as applied to various types of Imagery. These software techniques serve as

a basis for more sophisticated image processing built around a PDP 11/70. This system represents a near production system which handles a higher throughput for various types of imagery. This system has increased speed, memory size and terminal sophistication than previous systems. Of interest here is the processing speed of image feature extraction and processing techniques and its sensitivity to certain computer architectures. The capabilities of the basic AFES configuration to handle higher throughput rates can be significantly expanded by reducing the computation times associated with the implementation of image feature extraction and processing techniques.

1.2 Project Objectives

A DATE OF A DATE

The objective of this project is to demonstrate the increased computational capability of special computer architectures with application to selected algorithms that would demonstrate a speedup that would hopefully imply increased throughput. In particular, the machine to demonstrate the proposed speed-up is a STARAN array processor. This machine was chosen because: 1) RADC has one that is operational and thus has an interest in it, and 2) the accessibility of a STARAN to the UMC researchers at Goodvear Aerospace along with expert help in its use from consultants at Goodyear. The idea is to increase computational efficiency and effectiveness through the use of this special image processing architecture. In particular, the STARAN serves as a representative of a special architecture amenable to speeding-up certain image feature extraction and processing techniques. The main thrust of this project is to provide results to support the decision to add or utilize a special architecture in an image processing facility. That is, rather than proposing a specific system configuration, the results of this project serve as a demonstration that a special computer architecture can effect a significant increase in computational speed and thus throughput when applied to selected algorithms for image feature extraction and processing.

1.3 Project Resources

The successful completion of the objectives of this project has depended upon the availability of specific resources. One of these resources is represented by computers; the project employed the use of a PDP 11/50 and a PDP 11/34 located at UMC and the STARAN facility, including the PDP 11/20 host computer located at Goodyear Aerospace in Akron, Ohio. Both computer systems at UMC are RK05 disc-based systems as was the system at Goodyear. All facilities had provision for hard-copy output and a high-resolution display unit (Comtal or Ramtek). Another resource has been manpower. This project has involved the part-time efforts of two faculty members and the part-time help of one to two research assistants (graduate students), depending on their availability over the span of the project. Finally, there was a subcontract with Goodyear Aerospace to provide us with two resources: 1) use of the STARAN facility for program debugging, testing and validation, and 2) personnel or consultants to provide help with the use of the STARAN facility and the actual set-up and demonstration of STARAN operation using programs developed at UMC.

1.4 Project Overview

The objective in seeking to speed-up image feature extraction and processing techniques, rather than just establishing faster processing (especially by sacrificing information content or accuracy), emphasizes techniques to significantly increase the throughput in a total image processing system, especially for a near production system for image interpretation and evaluation. The STARAN array processor represents the means for implementing such a speed-up.

The software to implement selected image processing algorithms on the STARAN array processor were developed by the UMC research team. Two computers at UMC were used for this purpose. Software was developed but could not be debugged or tested at UMC. The role of Goodyear Aerospace was to provide expertise on

8

the use of the STARAN and provide us time on the STARAN for debugging, testing, and evaluation of programs, along with a hard copy of the results and the display of appropriate images. The research team at UMC and colleagues at Goodyear Aerospace cooperated closely to achieve the goals of this project. This cooperation assumed several forms: 1) several visits of the UMC research team to Goodyear for discussion and use of the STARAN. 2) telephone conversations with colleagues at Goodyear, and 3) a remote terminal hook-up from the STARAN facility at Goodyear to a terminal at UMC via a phone line. After debugging and testing the software for selected algorithms, the results of run times, including the input/output, and display results were obtained with the use of the STARAN facility. Original images and images processed at the RADC STARAN facility would be used for a demonstration of part of the results obtained on this project.

For the most part, software for implementation on the STARAN was developed by research assistants at UMC supervised by faculty members. One of the longer-term or expected outcomes of the work described here is a more general one than using a particular computer architecture and applying or utilizing its speed for application to selected algorithms. Although the processor is a particular one, and the degree of computational speed-up depends on the amenability of the chosen algorithms to speed-up by that processor, the objective is to use the results obtained as a basis for predicting or recommending a more thorough study of special processors for increased throughput (at least an order of magnitude).

II. Problem Formulation

2.1 Image Processing and the Need for Faster Computation

The effective and efficient operation of a near production or image processing facility involves a number of overlapping or interdependent tasks. These tasks include image storage and

retrieval, image enhancement, feature extraction, image recognition, and user display functions (interactive mode). The problem is compounded by the following factors: 1) increased resolution or picture size, say 1024 x 1024 or larger, 2) increased graylevel quantization, 3) complex algorithms involving large image segments, 4) multiple images of the same target- MSS or color, for example, and 5) rapid image handling for near real-time interaction by a user at a display. For example, for a large resolution image, say 4000 x 4000 pixels and 8 bits/pixel, the storage requirements are almost 10^8 bits/image. Then, for say 1000 images, one is considering about 10^{11} bits, which exceeds the capacity range of most current mass storage facilities, at least for near real-time access. This project addresses only a segment of the overall throughput problem- the processing of images, image by image by high-speed image feature extraction and processing techniques. If the computer architecture that provides the speed-up in computation time is coupled or matched with fast 1/0 transfers along with image compression techniques, the system throughput will significantly improve. At the image feature extraction and processing level, it is expected that these methods will speed-up processing time by at least an order of magnitude. The first problem is to select the image feature extraction and processing techniques to match the chosen computer architecture in order to realize its full capacity.

2.2 Justification for the Selected Algorithms

The variety of image feature extraction and processing techniques covers a wide range. Examples include segmentation, texture identification, noise reduction, thresholding, edge enhancement, image transformation, and the like. Among the choices of algorithms are ones with the common characteristics of being "useful" and at the same time amenable to speed-up through the use of special computer architectures. One can classify the techniques of interest here into two broad categories: 1) feature extraction, and 2) image processing (enhancement). Feature

extraction techniques are concerned with the extraction of specific information from the entire image or from particular sections of it, such as edges, particular shaped objects, lines, pixel statistics (mean, variance, or texture). The main purpose for feature extraction is usually preparation for image recognition. Techniques associated with image preprocessing, in contrast, are applied so as to improve the image, preparing it for feature extraction. Examples of this include histogram modification, noise reduction or elimination, and edge sharpening. Another purpose of such preprocessing is to enhance the user display, such as on-line image manipulation (preprocessing techniques can be called-up), manuscript generation, and image compression and storage. Often the distinction of these two types of processing is not clear, such as with the application of transforms (Fourier, Walsch, etc.), which could precede filtering and then enhancement, or the spectrum could be used to generate a set of features.

Essentially, there were two algorithms which were chosen for implementation on the STARAN array processor. These are: 1) an edge detection (gradient) method, PTEDGE, for detecting or outlining edges, and 2) several techniques designed for image noise reduction or removal: a) MODAL, a technique for pixel replacement, b) ODDPX, another pixel replacement technique, and c) SIMNB, a noise removal technique. Each of these techniques itself involves several subroutines in the implementation. These techniqueswere developed and executed on a conventional (serial) machine (PDP 11/45); this is reported on in [36]. However, in that study, it appears that the actual application of the techniques to sample imagery was not done, or at least no "before and after" imagery were presented. Thus, the two selected techniques involve: 1) an edge detection or sharpening method, and 2) several variations of noise reduction or removal methods. Available software for these programs already existed in assembly language.

All of these computer-oriented techniques are local tech-

niques; that it, the operations performed on or applied to individual pixels depend on the gray levels of adjacent or immediate surrounding (neighborhood) pixels. Thus, the identification and modification of the gray level of a pixel are made on the basis of the gray levels of neighboring pixels. Being "local" techniques, they are highly amenable to parallel processing; this means that each small area of an entire image can be assigned to a separate processing element for computation. Then, the entire image ca.. be processed in a time close to that what a single area might require for processing. Some computing architectures, such as an array processor, handle the parallel processing in a lineby-line format.

2.3 Justification and Need for Special Computer Architecture

In various places in this report, the term "conventional" or serial machine will be used. This refers to what later is a class of computers called SISD (single instruction stream, single data stream). A "conventional" machine executes the instructions in sequence (serial) and in an image processing application, the processing is implemented pixel-by-pixel, area-by-area, or lineby-line. Thus, depending upon the computations applied to each pixel, area, or line, the total processing time is proportional to the number of pixels, areas or lines to process. This represents a very efficient approach to image processing. Then, the image throughput depends on or is limited by, for a given image (size and number of gray levels), the total sum of computation times associated with a given algorithm. Thus, it is proposed that the parallelism of special computer architectures be taken advantage of for the processing of the image sections. The main advantage of special architectures can occur when it is matched to the algorithm; then, the algorithm can be broken-down and restructured so as to take advantage of the special architectureparallel tasking, vector operations, and the like. Thus, the key element here is the ability to restructure an existing, chosen algorithm to match a given architecture.

III. Review of Special Computing Architectures

3.1 General Overview

Advances in computer architecture, matching software, circuit design, device fabrication, as well as storage and retrieval techniques have resulted in an increased processing speed in modern digital computers. This, in turn, has provided the basis for a corresponding increase in image processing speeds. Hardware and software architectures are intimately related and difficult to separate. Hardware/software system design to bring about increased image processing speed and improved throughput involves a number of trade-offs, including speed, precision, reliability, flexibility for expansion, modes of operation, ease of use and interactive capabilities. The relative weights and/or constraints imposed on these factors is strongly application dependent. Here, the application is digital image processing, an image being represented by an array of pixels, whose gray levels have been quantitized. The need for high speed is readily apparent when real-time or near real-time image processing is required, especially in a near production environment. One example of near real-time image processing is in digital television [37]. A frame rate of 30/sec. and a horizontal line scan of 63.5 microsec. (with the remaining 13.5 microsec. being used for retrace). With a minimum horizontal resolution of about 500 pixels/line, there would be 50/500 = 100 nanosec. processing time/pixel. This imposes a sever constraint or requirement on the computing architecture.

Many applications do not require the extraordinarily high processing speeds referred to previously. Digital images from weather or reconnaissance satellites may not require 30 processed images/sec. However, time-delays, even for a single frame, may not be acceptable due to rapid movement of storm systems or targets. Short processing times are important even for objects that do not appear to be changing. Image processing requirements

depend on image information content. For example, a single frame of LANDSAT imagery containes 30×10^6 bytes of information. The storage of 1000 such images would require some 3×10^{11} bits of storage. To handle a high throughput with such a data base, memories could be arranged in a hierarchical or functional manner, a buffer memory could be used $(10^8$ bytes, say) along with a temporary working space (memory) and a high-speed data transfer rate.

In order to implement digital image processing techniques and satisfy reasonable goals regarding throughput, while being able to manipulate images and implement various sophisticated algorithms in near real-time, it is proposed to utilize advanced computer architectures and organization. These architectures include parallel processing, associative (array) processing, and multiprocessing. Computer architectures can be classified based on the properties of the data and instruction streams. This has led to 4 categories of computer architectures. These are summarized below.

		SD: Single Da Stream	ta MD: Multiple Data Stream
SI:	Single Instruction Stream	Unit Processor	Parallel Process. And Associative Proc.
M1:	Multiple Instruction Stream	Pipeline Processor	Multi- processor/ Multicomputer

Table 3.1 A Classification of Generic Processor Architectures Using this table, one can consider the following architectures:

- SISD (Single Instruction stream/Single Data stream); uniprocessor (example: IBM 370).
- 2) MISD (Multiple Instruction stream/Single Data stream); pipeline (example: CDC Star 100).
- 3) SIMD (Single Instruction stream/Multiple Data stream); paral-

lel or array processor (examples: ILLIAC IV or STARAN),
4. MIMD (Multiple Instruction stream/Multiple Data stream); multiprocessor (example: UNIVAC 1108).

5. SIMD and MIMD combined.

The architecture for a "typical" array or parallel processor is shown in Fig. 3.1 below, (SIMD).





Fig. 3.1 Block Diagram of a Parallel Processor



The diagram in Fig. 3.2 shows a typical associative processor configuration (SIMD).

Fig. 3.2 Block Diagram of Associative Processor

Next, three different types of high-speed processors that vary significantly in architecture will be discussed. The ILLIAC IV and AP-120B are introduced in relatively brief form, while the main emphasis is on the STARAN associative processor.

IV. High-Speed Processors


4.1 ILLIAC IV


4.1.1 Architecture


The first high speed processor to be examined is the ILLIAC IV. Its SIMD architecture and topological relationship between processing units result in the ILLIAC IV being classified as an array processor [38]. The design follows that of the SOLOMON computer which was one of the earliest processors designed with a high degree of parallelism [39].

Four types of units make up the ILLIAC IV system configuration as seen in Figure 4.1. The first unit, a Burroughs B6700, functions as a host computer. It provides for user interfacing and program assembly. An I/O controller is the next unit. It provides for data and instruction transfers between mass storage and the arrays. Mass storage is provided by the third unit, a disk file. The disk file allows storage of large amounts of data and instructions. Such storage is particularly useful when the system is supporting many users. The final unit is the array which consists of a control unit (CU) and 64 processing units (PU). Data storage, instruction storage, arithmetic and logic operations are all performed by this unit.

The ILLIAC IV contains four arrays. Each of the arrays is designed to operate independently or in conjunction with each other. This is accomplished by having a controller for each array and also providing a system of interconnections between the control units and the processing units. The result is a variation of all four arrays acting independently, two sets of two arrays acting together or all four arrays acting as one large







Î





Figure 4.2 PU Connections

Sixty-four processing units (PU) are connected together to make up an array. Each PU is connected to four neighbors. This allows the results of one calculation to be used in another calculation without lengthy data transfers. The interconnections can be seen in Figures 4.2 (a) and 4.2 (b). Each processing unit is represented by a small circle and its interconnection with other processing units by a line. Connections shown in both figures exist simultaneously; however, they are shown in separate figures to avoid confusion.

Instructions are both transferred to and in some instances executed by the control unit (CU), Figure 4.3. The instructions, 32 bits long, are read from the processing element memory (PEM), Figure 4.4, in blocks of eight words (16 instructions). They are stored in the instruction buffer which holds up to 128 instructions. Each instruction is then transferred to the advanced instruction station (ADVAST), where it is decoded. This station determines whether the instruction is to be executed in the CU or the PU.

Control unit instructions are executed immediately without being transferred to the final queue (FINQ). A typical example of a control unit instruction would be a jump instruction. This would require a change in the program counter, part of the CU, and would not interfere with the processing units.

If an instruction is to be executed by the processing units, it is transferred from the advance instruction station (ADVAST) to the final queue (FINQ). Here the instruction awaits transmission to the final station (FINST) or the broadcast data and address register. Data intended for use by all or many of the processing units is transferred to each PU from the broadcast data and address register. This is useful for adding a constant value to several or all PU's at the same time. Instructions entering the final station are decoded further and transmitted to the processing units as control signals.





The control unit has a limited arithmetic capability. This provides for such operations as address indexing. An index value stored in a processing element memory (PEM) location could be transferred to the local data buffer of the CU. The data would then go to the advanced instruction station which contains the arithmetic unit. After this data is added to an address previously sent to the ADVAST from the instruction buffer, the result is transferred to the memory access control. The address is then transferred to the broadcast data and address register where it is used to address a processing element memory.

Each of the processing units (PU) which have been mentioned so far, consists of a processing element (PE) and a processing element memory (PEM) shown in Figure 4.4 [38], [40]. Data and control signals enter the register block (RB) of the PE. Data can be stored in the RB, which contains three storage registers and an accumulator, for use in arithmetic instructions which use the arithmetic logic unit (ALU). Transfers are made between the ALU and the RB to provide the needed feedback for operations such as shifting.

Addressing the PEM is accomplished by transferring the address from the CU or the PEM into the register block. The PU can then take advantage of the ALU to perform address modification. The address can be indexed, if desired, and then transferred to the address register. From there, it is used to address the processing element memory.

Arithmetic operations are performed in the ALU of the processing units. The ALU operates on a 64-bit word which can be divided into two 32-bit or eight 8-bit segments. The 64-bit word and 32-bit segments all have flags which can be used to determine if an operation is to take place. This flag is not operable for the 8-bit segments, which prevents these segments from participating in simultaneous conditional operations. Each ALU can operate independently or in conjunction with neighboring processing units. Since each PU has its own memory, PEM,

simultaneous memory accesses by all PU's can occur.

The ILLIAC IV is capable of performing up to 256 simultaneous arithmetic operations involving 64-bit words. Its architecture results in a machine capable of greatly surpassing sequential computers in a wide variety of operations.

4.1.2 Applications to Image Processing

The ILLIAC IV can be used in a wide variety of image processing applications. The discussion in this section, however, will be limited to three areas. They are table lookup, convolution, and Fourier analysis [41].




Figure 4.4 ILLIAC IV Processing Unit

Table lookup can be used to threshold an image. This process changes a pixel gray level to a predetermined value when the pixel gray level falls within certain limits [42]. Pixel gray level values can be stored in the processing element memory. Then up to 512 pixels can simultaneously be assigned gray level values based on the limits they fall between.

Convolution can be used for smoothing, filtering, and edge detection [42]. Smoothing results when high frequencies are removed from the image. This will yield an image with high frequency noise filtered out; however, it may also result in blurring. Filtering can be used to enhance high frequencies and produce sharper images. Edge detection may be used to enhance the edges in an image. The convolution of a slowly changing gray level with an impulse results in a faster changing gray level with some overshoot. The result is edge enhancement.

Fourier analysis involves converting signals from the time domain or spatial domain to the frequency domain and back again. This conversion frequently requires complex operations in which the calculated conversion value of one pixel is required to calculate the next pixel. Once the conversion is accomplished, filtering in the frequency domain can result in edge emphasis (high pass) or noise removed (low pass).

4.1.3 Advantages/Disadvantages for Image Processing

The architecture of the ILLIAC IV is highly suited for image processing. Each of the four arrays consists of 64 processing units which yield a total of 256 PU's. Each processing unit uses a 64-bit word which can be separated into two 32-bit or eight 8-bit segments. The segments can each be treated separately, resulting in a total configuration of up to 2,048 eight-bit pixels. This in combination with indexing, high speed memory (250 nanoseconds), high speed processing (400 nanoseconds multiply) and the topological nature of the arrays, are the main advantages in using this computer for image processing.

Disadvantages of the ILLIAC IV include its expense and the flag bits used by the PU's. The large cost, approximately 30 million dollars, is caused by the massive amount of electronics required to perform complex calculations in each processing unit [45]. Every processing unit requires around 10^4 ECL gates and 2,048 words of 250 nanoseconds memory which results in over 2.5 million ECL gates and over 4 M bytes of memory [39]. The ILLIAC IV was constructed in the mid-1960's, using the technology of the 1960's. The result was an extremely costly and large machine.

The flag bits mentioned earlier are a disadvantage because they have limited application. These bits can be used to determine if an operation is to take place in a processing unit. For example, an array may contain some data which must have a constant added to it, while the other data cannot be changed. This can be done by broadcasting data to all processing units in an array and setting the flag bit only on those data words which should have the constant added to them. The flag bit can be set for each 64-bit word in the processing element memory (PEM) or the two 32-bit segments. The flag cannot be set for the eight 8-bit segments which change a possible 2,048 simultaneous operations to 512.

In summary, the ILLIAC IV is a high speed array processor consisting of four arrays. Each array consists of 64 processing units which can be combined to give up to 256 64-bit computations simultaneously. Due to the high cost and mid-1960's technology, few ILLIAC IV's have been constructed. Access to an ILLIAC IV is limited primarily to users of the ARPA network.

4.2 AP-120B

4.2.1 Architecture

The AP-120B is a parallel pipelined processor [43]. Figure 4.5 illustrates the parallel pipelined concept. Processes A, B, and C can take place simultaneously, hence they are called paral-

lel processes. Processes D and E can also occur simultaneously; however, data entering E must first be processed by D. The pipelined concept implies that when data enters E to be processed, new data may also enter D.

Figure 4.6 is a diagram of a typical AP-120B system. Unlike the other computers discussed in this thesis, the AP-120B must have a host computer. The host is a general purpose sequential computer. Its main functions are handling operating system overhead, user interfacing, and performing data manipulation required in preparation for the AP-120B. Data is transferred between computers via DMA cycle stealing and control signals are passed along through the I/O interface.

The architecture of the parallel pipelined processor is shown in Figure 4.7 [44]. Data, instructions, and control signal are received from the host through the I/O interface. Instructions are then stored in the program memory. Data can be stored in the table memory, data pad X, data pad Y, main data memory, or the integer block.

When instructions in the program memory are ready for execution, they are transferred to the control buffer which generates control signals used in the AP-120B. The result can be a combination of up to all ten of the following operations: [43]

- 1. Floating-point add
- 2. Floating-point multiply
- 3. Fetch or store from main data memory
- 4. Read accumulator
- 5. Read accumulator
- 6. Store accumulator
- 7. Store accumulator
- 8. Conditional branching
- 9. Fetch from table memory
- 10. Integer block




Figure 4.5 Parallel Pipeline Concept






Figure 4.6 Typical AP-120B Configuration



ŝ



,

•

j

The program memory is constructed with bipolar semiconductor memories. It is available in 1K word increments and expandable up to 4K words. The instruction word size is 64 bits, which permits up to 10 different operations to be executed concurrently.

The table memory uses bipolar technology for both RAM's and ROM's. The ROM's occupy up to 4K words and are used to store constants and sine/cosine tables. The RAM's are available in 1K increments, bringing the total table memory capacity to 64K words. Each data word is 38 bits long to provide increased accuracy in floating-point operations. The table memory can be used to store frequently used constants.

Data pad X and data pad Y are floating-point accumulators. Each pad has 32 floating-point accumulators which are 38 bits long. Data pad X and Y may be concurrently used for source and destination registers. The result is four accumulators (two source and two destination) capable of being accessed in one instruction.

The main data memory consists of up to 512K words of MOS memory. Direct addressing is limited to 64K; however, paging techniques will result in 512K addressable words. This memory is designed to store floating-point numbers which result in its 38-bit word length.

The integer block contains sixteen 16-bit integer registers and an integer arithmetic logic unit. This unit is used for addressing functions and integer arithmetic.

4.2.2 Applications to Image Processing

The AP-120B parallel pipelined processor performs efficiently on calculations. Its high speed floating-point adder and multiplier yield rapid calculations required for such processes as Fourier Analysis, Convolution and Correlation.

The parallel pipelined architecture used by the AP-120B is ideal for many image processing applications. One example is

Fourier Analysis, which can be accomplished with the use of the Fast Fourier Transform. This transform requires many variables to be multiplied. This can be done in parallel. The results of the multiplications must also be added. This must also be done to the next group of variables which results in a pipeline movement of data.

4.2.3 Advantages/Disadvantages for Image Processing

The parallel pipelined architecture provides a large speed increase over traditional sequential machines. Fourier Analysis is accomplished in less time with the AP-120B than with general purpose computers. Performing a 512 x 512 Fast Fourier Transform of an image can be accomplished in 1.55 seconds on the AP-120B whereas a general purpose computer may require in excess of 30 minutes [43].

The AP-120B was designed to be a high speed processor for scientific use. To accomplish this, floating-point hardware became the basis for the processor. Many image processing applications, however, do not require floating-point hardware. Large arrays with primitive arithmetic units would fit these applications better. Thresholding an image could be dome much more rapidly on a computer capable of operating on a large number of pixels at one time than it could be done on the AP-120B.

The AP-120B appears to be the most cost-effective of the three processors discussed in this thesis. Its price is in the one hundred thousand dollar range and its speed is around 3.5 million floating-point operations per second [45].

In summary, the AP-120B is a high-performance, relatively low-cost parallel pipeline processor. It is designed to be connected to a host computer which controls the overall system. The AP-120B became commercially available in the mid-1970's. As a result of the use of newer technology, MSI, LSI and higher speed memories, and the AP-120 architecture, its price and performance have resulted in many units being sold commercially.

Another variation on the AP-120B is a later model by the same manufacturer, the FP-100. This machine does not have the same capabilities, but is more cost-effective and is well matched to host machines such as a PDP 11/23.

4.3 Other Architecture

Other examples of special machines for picture processing which are much faster than conventional machines are the CLIP series, PPM and PICAP. The CDC Flexible Processor and the TOSPICS are two additional examples of more powerful machines, which are similar in their treatment of image processing tasks. A feature of some of these more powerful machines is having a special type of memory, CAM (content addressable memory [51]).

Special purpose computer architecture for digital image processing can be partitioned into two broad classes, bit-plane processing and distributed processing. The bit-plane approach uses Boolean operators as processors on primarily binary images. The distributed computing approach appears to have more computational capability. Most of the existing machines designed for parallel and array processing have the disadvantage of not being "reconfigurable," whereas a variety of digital image processing tasks would greatly benefit from this feature. A multi-processor configuration should be considered; it may be useful to combine the capabilities of both parallelism and array processing. Four principal areas where system performance can be improved for specific applications are: 1) devices and circuits, 2) system architecture, 3) system organization, and 4) system software. Performance characteristics include throughput, flexibility, availability, and reliability. The essential characteristics of a multiprocessor are as follows:

- contains two or more processors of approximately comparable capabilities
- 2) all processors share access to common memory
- 3) all processors share access to input/output channels, control units and devices

4) entire system is controlled by one operating system providing interaction among processors and their programs at the job, task, step, and data set element levels

A key to classifying such structures is the interconnection subsystem- its topology and operations. Three organizations of this subsystem are common: 1) time-shared on common bus, 2) cross-bar switch matrix, and 3) multiport memories. A cross-bar configuration must be capable of resolving conflict situations. The essential structure of a multi-processor system consists of a host computer such as a PDP 11/70 or 11/780, multiple processors, shared memory, local memories, a mass storage memory, inter-processor connections to link processors, memory and I/O, and multiport memories. A basic, but general multi-processor organization is illustrated in Fig. 4.8.

The RCA 215 is an example of a cross-bar multiprocessor, while the Univac 1108 is an example of a multiport memory multiprocessor. The concept and use of multiport memories are represented at the chip level by special processors, such as the Intel 2920 and the AMD S2811.




Fig. 4.8 Basic Multiprocessor Organization

Another approach to special architecture for high-speed image processing is the use of bit-slice architecture. Here, the computational tasks are separated from the control and memory tasks. Special chips are designed as the computational units . 2-bit, 4-bit, or 8-bit (one byte) slices; they are designed with highspeed technology devices (bipolar Schotky or ECL). These highspeed computational units are then coupled together for form n-bits (8, 12, 16, 32, as required). Computational tasks are performed by special programs (microprogrammed) stored in a ROM (Control ROM). A fast, common memory is used for storing the image processing algorithms. Register to register transfer times of data within these devices are in the nanosec. range. Byte slice devices are now available. The advances of this approach include the high speed characteristics of the bit or byte slice devices and the ease of combining the basic units to form larger combinations as required.

4.4 The STARAN

4.4.1 Introduction

One of the special computer architectures emphasized here in regard to speeding-up image feature extraction and processing techniques is the STARAN. It is emphasized here because this machine was used to demonstrate the speed-up possible with an array-type computer architecture.

4.4.2 Architecture


The STARAN associateive processor (AP) is a parallel processor designed to provide efficient computations of parallel operations. Its associative architecture is derived from the content addressable arrays. In its normal configuration, Figure 4.9, STARAN is connected to a sequential controller. This controller provides a method to load AP programs, a user interface with the AP, a program assembly and debug capability, and control over the AP [46]. The host computer can provide overall system control for time sharing operation. The STARAN, on which the work for this project was implemented, is located at the Goodyear Aerospace Corporation (GAC) in Akron, Ohio. A PDP 11/20 is used as the sequential controller or host computer at GAC. Mass storage is provided by two DEC RKO5 disk drives and two tape drives. The user interface is a DECwriter. A tape drive is employed for the imagery input, while a COMTAL display is used for the imagery output. Later on in the project period, a remote link was established from the STARAN facility at GAC to a remote terminal at the University via a telephone link.

STARAN architecture consists of a control memory unit (CMU) and associative arrays, Fig. 4.10. The minimum configuration requires the CMU and one array. The maximum configuration would consist of up to 32 arrays; however, the STARAN at Goodyear Aerospace Corporation, consists of only two arrays.

The control memory unit interfaces the sequential controller to the associative arrays. Data and instructions are normally transferred from the sequential controller storage devices to the CMU where they are stored. Data can be moved through a 32-bit common register in the CMU to the associative arrays for processing and then back to the CMU. Instructions are executed in the CMU.

The associative arrays consist of a multidimensional access (MDA) memory, response store registers, and a shift network. These units are used for storage of the 256 256-bit words, arithmetic and logic operations, and flags to allow content addressability. Parallel I/O directly into and out of the arrays is also available in some STARAN associative processors.

A more detailed description of the STARAN architecture is presented in Section 5.1.



¢

:

Figure 4.9 STARAN System Configuration




Figure 4.10 STARAN Architecture

4.4.3 Applications to Image Processing

The STARAN associative processor has proven to be a powerful computer capable of handling many applications. It has been used extensively by the Rome Air Development Center to investigate its usefulness in such areas as Advanced Warning and Control Systems (AWACS) tracking systems and Air Traffic Control systems [50]. For image processing application, STARAN is particularly useful in areas requiring manipulations of pixels. Examples would be histograms, convolution, noise removal, and thresholding. Such techniques can be carried out without the use of floating-point numbers for which the STARAN is not ideally suited.

Examining the application of STARAN to producing a histrogram will demonstrate the power of the associative arrays. Since an array consists of 256 words, it can hold up to 256 pixels, storing only one pixel per word. Two arrays will hold up to 512 pixels which allows simultaneous comparisons of all 512 pixels with a specific pixel. The number of matches can be determined, which results in a pixel count for the histogram. Only 512 such operations are required to complete the histogram of a 512 x 512 image. On a sequential computer, 262, 144 such operations would be required.

4.4.4 Advantages/Disadvantages for Image Processing

The two greatest advantages of the STARAN are the large arrays and the powerful associative instruction set. The arrays, 256 x 256 bits, can provide arithmetic operations on at least 256 pixels at the same time. A system which has 32 arrays could, for example, check 8,192 pixels for a particular gray level value all at one time with the execution of one instruction. The associative instruction set allows complex manipulation of data in the MDA memory, response store registers and the common registers.

The disadvantages of STARAN include that of most high performance processors, cost- approximately 3/4 of a million dollars. Several other areas need improvement, also. Data transfers from

the control memory unit to the associative arrays must go through the common register. This is a 32-bit register which forms a bottleneck when trying to transfer large amounts of data to the arrays. An attempt to overcome this was made by providing for parallel I/O directly to into the arrays. This method, however, is not available on all STARAN associative processors.

Associative arrays are constructed with 256 words of memory per array. Each word can perform a primitive arithmetic and logic operation. These operations are not efficient for multiplication and division, requiring additional execution time. Floating-point arithmetic requires additional software which results in a further slowing of execution speeds. This disadvantage could prove significant for algorithms such as the Fast Fourier Transform.

In summary, the STARAN's associative arrays provide a powerful means of processing parallel integer oriented operations. The lack of floating-point hardware does significantly reduce the speed of this machine for many scientific applications.

V. STARAN Associative Processor

5.1 Architecture

A brief discussion of the STARAN architecture was given in Section 4.4.2. This section will expand on that introduction by examining more closely the control memory unit and the associative arrays.

The control memory unit can be divided into 10 areas, Figure 5.1, as follows:

<u>Page 0</u>. This is a memory that uses bipolar technology to achieve fast access. It contains 512 32-bit words. Page memory is used for instruction storage only. This page is used primarily for a library of microprograms that are frequently required in STARAN programs. Page 0 contains hexadecimal addresses 000 through 1FF.


<u>Page 1</u>. This page has the same amount and type of memory as page 0; however, it is intended for STARAN programs about to be executed. It contains hexadecimal addresses 200 through 3FF.


<u>Page 2</u>. This page is functionally identical to Page 1. Its address space is hexadecimal 400 through 5FF.

HSDB. The high speed data buffer is a 512 32-bit word bipolar memory. It is intended for data storage requiring frequent access. Its address space is hexadecimal 600 through 7FF.

<u>Bulk Core Memory</u>. This memory is nonvolatile core which is intended for program and data storage. The standard configuration contains 16K 32-bit words occupying hexadecimal addresses 8,000 through BFFF.

<u>Port Switch Logic</u>. This unit acts as a switch to connect the program pager to page 0, 1, or 2 for a memory write operation. It also can connect page 0, 1, or 2 to the AP control or sequential controller for a memory read.





.

<u>Port Priority Switch Logic</u>. This unit determines the priority of the port switches and sends out control signals to allow port activation. It also provides switched paths for the high speed data buffer to the AP control and sequential controller. Switched paths also exist from the bulk core memory to the AP control, program pager and the sequential controller.

<u>AP Control</u>. The associative processor control is designed to control the STARAN arrays. Instructions which are fetched from bulk core memory, page memory, or external logic are decoded and executed in the AP control or the associative arrays, Figure 5.2.

<u>Program Pager</u>. The program pager is connected to the bulk core memory and page memories via port switches. Its function is to load the high speed page memory with programs stored in the lower speed bulk core memory. This allows for large program storage in bulk core and fast program access in page memory. Programs should be written to require a sufficient amount of execution time in page memory to allow one of the unused page memories to be loaded by the program pager.

External Function Logic. This unit transfers control and status lines of some STARAN elements for external use. Resetting and clearing various registers and flags can be accomplished externally. AP control status is also monitored. The AP control unit, Figure 5.2, will be discussed in detail to allow a better understanding of the programs found later in this thesis.

Data enters the AP control from the memory in the control memory unit. It is transferred to one or more of the following registers:

1. Common Register (C)

And the second se

- 2. Array Select Register (AS)
- 3. Field Length Counter (FL1 or FL2)
- 4. Field Pointer (FP1, FP2, of FP3)
- 5. Field Pointer Extra (FPE)
- 6. Block Length Counter (BL)

- 7. Data Pointer (DP)
- 8. Program Counter (PC)
- 9. Interrupt Mask (IMASK)
- 10. Instruction Register

Data can also be written back to memory from these registers.

Instructions from the page or bulk core memory are transferred to the instruction register (IR). In the IR instructions can be modified by data entering the adder. For example, address modification by a register is possible in the instruction, LR C,O(DP) which loads register C with the contents of the memory location in the CMU addressed by register DP. After any necessary instruction modifications are made, the IR outputs control signals for use within the AP control unit.

The following is a brief description of the functional blocks shown in Figure 5.2.

<u>Bus Logic</u>. This unit provides logic to interface the AP control to the CMU memory.


<u>Instruction Register</u>. It modifies, if necessary, and then decodes the 32-bit instruction words received from CMU memory. It also outputs control signals for use within the AP control unit.

<u>Common Register</u>. It provides a transfer path for 32-bit words between memory and associative arrays.

<u>Array Select Register</u>. Each bit in this register is an associative array enable bit.

<u>FL1, F12</u>. These field length counters are 8-bit registers that can be decremented and checked for a zero value with a branch instruction.

<u>FP1, FP2, FP3, FPE</u>. The field pointers are 8-bit registers which can be incremented or decremented. They are frequently used to point to a location in the associative array.



ł

Figure 5.2 AP Control

And the second second

<u>BL</u>. The block length counter is a 16-bit register which can be decremented.

<u>DP</u>. The data pointer is a 16-bit register which is frequently used in combination with the BL counter to step through a block of data. It can be incremented or decremented.

<u>PC</u>. The program counter is a 16-bit register used to address the next instruction in the CMU memory.

IMASK. This register is four bits long and used to enable interrupts.

<u>Array Select</u>. This register uses either the array select register (AS) or the field pointer FP1, to select which array or arrays are active.

<u>Final Resolver</u>. This register determines the first responder set (Y response store register) and returns the array address to FP1 and the word address to FP2.

<u>Control Line Conditioner</u>. The conditioner generates control signals required to obtain addresses in the final resolver.

<u>Array Address</u>. This unit generates the address mode used in each array, bit column or word.

<u>Flip/Shift Control</u>. This unit generates control signals used to provide multidimensional access of the arrays.

Loop Counter. Two 16-bit registers and a comparator make up this unit. One register holds the starting address of the loop. The other register holds the final address of the loop. When the comparator indicates the PC and the final address register are the same, the starting address is loaded in the PC to continue the loop. The loop is repeated as many times as specified in the instruction.

The STARAN contains from one to 32 arrays. Each of these arrays contains a multidimensional access memory which has 256 words that are 256 bits long. The major units in the arrays are

shown in Figure 5.3.

Control signals, data, and addresses are transferred from the control memory unit to the array control in the associative array. The control signals are used for the resolver (Y response store), the response store registers, the shift network, and the multidimensional access (MDA) memory. Addresses are used to locate words, bit columns, or fields in the array.

The response store registers are 256 words long and one bit wide. The M response store register is used for temporary storage and also as a mask to enable array words to participate in an arithmetic, logic, or move instructions. The X register is used for temporary storage. The Y register is used for temporary storage, but it also functions as a resolver. When operating in this mode, the Y register has a bit set corresponding to each word in the MDA memory which meets conditions required by the instruction. For example, the instruction EQC sets each bit in the Y response store register if the specified fields in the common register (C) and the array field are equal. The response store registers are also used to perform arithmetic and logic operations in the array.

The shift network allows the data in a response store register to be shifted and loaded to another response store register or into the MDA memory.

The MDA memory is 256 x 256 bits. It is segmented into fields, words, and bit column addresses as shown in Figure 5.4. The field address shown in this figure is not fixed in length, but can range from one to 256 bits long. STARAN instructions use three types of addresses in performing data manipulations in the array.

5.2 Instruction Set

The STARAN instruction set can be grouped into three areas. The first area is the control memory unit instructions. These instructions correspond to sequential computer instructions in




Figure 5.3 Associative Array




Figure 5.4 Associative Array Addresses

most cases. Branching, register manipulation, and control instructions are included in this group. The second area is the associative array instructions. They are uniquely STARAN instructions which takes advantage of the multidimensional access memory. The final area is the parallel input and output instructions. This area is designed to take advantage of facilities which support high speed parallel I/O to and from the arrays. Parallel I/O instructions were not used in the research for this thesis. They are not supported by the STARAN for which this research has been done and will not be discussed further.

Control memory unit instructions can be grouped into three types. The first type is branch instructions, the second type is register instructions, and the third type is control instructions. The instructions required for the associative array are grouped into six types. These types are branch, load, store, move, searches, and arithmetic.

A brief description is given in Appendix A of most of the instructions used in Appendices B, C, and D [47]. They include both control memory unit instructions and associative array instructions.

The use of several instructions will follow. They are store, arithmetic, search, and load instructions and are listed in Appendix A.

A store instruction moves data from one location in the array to another or from the CMU to the array. If it is desired to move data from the CMU memory to the associative array memory, the SC c,d instruction can be used. First, data must be moved from the CMU memory to the common register via a load register instruction. Next, the SC c,d instruction can be executed.

The SC c,d instruction affects only those arrays that are enabled by the array select register and only those array words which have their mask bit (M response store register) set. The parameter 'c' is used to specify a field in the common register.

This register is 32 bits long and the field can be from 1 to 32 bits long. A field designation of (4,20) indicates that starting at bit number 4, the fifth bit, 20 bits in the common register are used. The parameter 'd' is used to specify a field in the associative array.

An example of this instruction is SC (0,8),(249,8). This instruction moves the first byte of the common register to the last byte in each array word which has its mask bit set.

The arithmetic instruction, ADC a,b,c, will be considered next. If data from the CMU memory is to be added to a field in the array, this instruction can be used. Data will first have to be moved from the CMU memory to the common register. Then the instruction ADC a,b,c will add field 'b' of the common register to field 'a' of the array and store the result in field 'c' of the array. Again the array and array words must be enabled to participate in this instruction.

A search instruction can be used to determine if fields in an array meet certain conditions. The instruction GEC a,b can be used to determine if the contents of field 'a' is greater than field 'b'. Field 'a' is in the common register and field 'b' is in the array. Only arrays that are enabled and words that have their mask bit set participate in the instruction. If the conditions are met, then a bit is set in the Y response store register corresponding to the word in which the conditions were met.

It may be desired to move the contents of the array fields which met the above criteria, back into the CMU. This can be done with the load instruction LCM c,d. First, the link pointer (FP12) is set equal to the array field location which has a Y response store register bit set. This can be done with the STEP instruction [47]. Then instruction LCM is executed which moves field 'd' of the array to field 'c' in the common register. The array field is determined by the contents of FP12 which was determined by the contents of the Y response store register.

5.3 Comparison with Sequential Computer Instruction Set

STARAN has instructions which are both parallel and sequential in nature. The instructions for the control memory unit are sequential and very similar to those found in a typical sequential computer such as the PDP 11/45. The instructions for the associative arrays are parallel in nature and bear little resemblance to those of a sequential computer.

The control memory unit has been seen to have branch instructions and register instructions. These instructions provide little more than the minimum necessary to carry out elementary data manipulation. While the STARAN can use direct, register, and autoindexing address modes, it lacks the power of indirect addressing which is found in many sequential computers. This adds to the weakness of the STARAN instruction set.

An almost total lack of arithmetic and logic instructions further weakens the control memory unit's usefulness. Complementing, both 1's and 2's, incrementing and decrementing is the extent of these instructions. Sequential computers have a wide variety of arithmetic and logic instructions. The PDP 11/45 uses instructions such as ADD, SUB, MUL, and DIV, which result in addition, subtraction, multiplication, and division, respectively [48]. Such functions are not always of a parallel nature and to process them on the STARAN requires the additional step of moving them into the associate array.

The reasons for selecting and using the STARAN for implementing the speed-up of image feature extraction and processing techniques are two-fold. 1) The STARAN is an excellent example of a particular type of high-speed architecture- associative arrays that are content addressable. 2) The STARAN has been available to RADC in either a stand-along mode or through MULTICS, and this can be viewed as providing motivation for the interest at RADC in using special architectures for speed-up. At the same time, a preestablished contact with a colleague at Goodyear

Aerospace led to a joint working relationship between the research team at UMC and colleagues at Goodyear. This relationship included the use of their STARAN computer for programming, debugging, testing, and evaluation, as well as help regarding its use. Thus, the selection of the STARAN to establish the advantages of special computer architectures for speeding-up image processing was a very practical one from the point of view of availability as well as its potential use by RADC. At the same time, however, this project can be viewed as a demonstration project in which the choice of the STARAN is not as important as demonstrating that a special computer architecture can provide a significant speed-up of image feature extraction and processing techniques. This is exactly what this project has established.

VI. Project Description and Procedures

6.1 Achieving the Required Background and Experience

This section briefly describes the preparation and general approach by the UMC research team on this project in order to achieve its objectives. The original research team (who also completed most of the programming work) consisted of two faculty members and two research assistants. All have had experience in image processing and recognition. The two faculty members had worked with other image processing projects involving the processing of medical imagery and LANDSAT imagery, while the research assistants have had a very practical background in software development for image processing as well as in the use of image processing and analysis equipment at UMC. However, this project has presented some special challenges in terms of using a special computer and taking advantage of its architecture for speeding-up image extraction and processing techniques. Therefore, it was necessary to learn the basic structure and programming language (APPLE and MAPLE) so as to be able to restructure programs prepared for conventional or serial machines for execution on the STARAN as well as test and evaluate the programs developed.

Material obtained from Goodyear Aerospace provided background on the STARAN, including history, structure, and operation (programming). With this material and direct help from colleagues at Goodyear Aerospace during a visit there, we were able to prepare programs that would eventually run successfully on the STARAN. For the most part, throughout the project, programs that were developed at UMC were debugged, tested, and evaluated during visits to Goodyear Aerospace by two or more of the UMC research team.

6.2 Selection of Algorithms

As experience was gained in the operation of the STARAN, the UMC project team was also evaluating and reviewing various existing algorithms in order to select two or three that would have a high potential for speed-up when executed on the STARAN. One source of material describes some programs developed for PDP 11/ 45, but not actually demonstrated with displayed imagery; another source was the OLPAR programs which were successfully used by RADC. The criteria for selection of algorithms were two-fold: 1) to select "useful" algorithms in the sense of commonly used or significant algorithms, and 2) select algorithms that would be amenable to significant speed-up when executed on the STARAN. Two such algorithms were then selected: a) an edge gradient technique, and b) a noice reduction or elimination technique. The next step was to change the form of these algorithms by breaking them down into elemental operations.

6.3 Role of UMC Computing Facility

The University of Missouri-Columbia Image Analysis Laboratory provided one of the main facilities to implement the goals of the project. The equipment essentially consisted of a PDP 11/50 minicomputer with 88 k words of memory and operates under RSX-11M. On-line computer peripherals include a RPO3 disk drive, two cartridge disk drives, nine track, 800 bpi tape drive, card reader, line printer, and four CRT terminals. On-line image analysis peripherals include a Spatial Data Computer Eye 108 television digitizer, a Dicommed 50B image dissector scanner, a Ramtex color display, $(256 \pm 256 \pm 12)$ and a Ramtex black and white display (512 x 512 x 8), a joystick interfaced through the computer eye and a Graf Pen x-y tablet. Also used was a black and white display built around a Data Disc fixed-head per track disk drive, a second Computer EYE, and a Hewlet-Packard x-y plotter. In addition, a PDP 11/34 minicomputer was available for use, with one fixed head and one removable head disk (RKO5). Also, the University Computer Network (Amdahl 470/V7 and IBM 3031) was available for larger data processing needs such as measurement selection on large data bases. Images and data can be transferred via a 9-track magnetic tape from the image analysis laboratory to the Computer Network. Fig. 6.1 illustrates the essential equipment available to the UMC research team for carrying out the objectives of this project.

The initial role of the UMC computing facilities was to simply test and display the results of the selected algorithms on particular imagery. This initial study helped to provide a basis for selecting the algorithms by demonstrating their effectiveness and efficiency in achieving their objective on selected imagery. This was accomplished using the original, available form of the selected algorithms- assembly language level. The effectiveness was measured by "before and after" displays, and at the same time, algorithm parameters were varied to determine and optimize their effect. Then, with the algorithms selected, the effect of sensitivity, thresholding, amount and type of noise removed, and the like, could be studied. Another purpose was to prepare (but unable to test) programs in APPLE (or MAPLE) for execution at the Goodyear Aerospace STARAN facility. A related task or function using equipment at UMC was to prepare the developed software in the correct format and media for direct use at Goodyear and eventually at RADC for program execution. At a later point in the project, the sample imagery used for illustrating the selected algorithms included in example image provided by RADC.




Fig. 6.1 The Image Analysis Laboratory at UMC

Another purpose of the UMC facilities was to evaluate results obtained during visits to Goodyear Aerospace in terms of processed imagery ("before and after") to verify that the required processing and effects of design parameters had taken place, and so that the next visit for using the STARAN could be made more effective. Finally, another purpose of using the facilities at UMC was to take photographs of the selected "before and after" imagery from the display equipment to provide a more viewable and permanent record of results.

6.4 Use of the STARAN Computer at Goodyear Aerospace

Part of the work completed on this project in achieving its objectives was implemented through a subcontract with Goodyear Aerospace Corporation at Akron, Ohio. Frequent contact was maintained between the research team at UMC and colleagues at Goodyear during the development of the programs to be executed on the STARAN. The major purpose in establishing this working relationship with Goodyear Aerospace (regarding the project) was, of course, to learn how to use the STARAN and use the facility for program modifications, testing and evaluation. They provided background material on the STARAN for study early in the project period and prior to the first visit by the UMC research team to the STARAN facility at Goodyear. During the first visit to Goodyear, the research team was provided with further background "lec tures" on the STARAN and was given a demonstration of the use of the STARAN facility. Frequent consultation with colleagues at Goodyear was necessary in regard to basic questions, programming problems, arranging for visits, and setting-up a remote terminal. The second segment of the joint effort concerned the actual use of the STARAN facility. This facility was used excensively during subsequent visits by the UMC research team for program modification, testing, and evaluation. In addition, the facility was also used when a terminal was set up at UMC as a remote terminal with access to the STARAN. Thus, the cooperation of Goodyear Aerospace in providing consulting help and availability of

the STARAN facility was essential for successful achievement of the project goals.

6.5 Image Description

Basically, the imagery used in this project is represented by a 512 x 512 pixel black and white image, each pixel defined by an 8-bit gray-level. Essentially, three types or topics were used for the imagery in order to illustrate the effects of the applied image feature extraction and processing techniques. These were: 1) an example of LANDSAT imagery, 2) a camera lens cap, and 3) an aerial image of a runway provided by RADC. For different purposes, it was necessary that the imagery be available on different media. For processing and for transfer to and from UMC and the STARAN facility, it was most useful to use the RKO5 disc system (RLOL and RLO2 are now replacing this system). However, for longer-term storage and availability/transfer from one machine or image processing to another not having a common disk system, it is useful to store programs on a nine-track unformatted magnetic tape. The STARAN facility and the UMC computer facility used different displays.

6.6 Procedures for Software Development and Testing

In order to achieve the objectives of this project, the following sequence of steps or procedures was followed:

- 1) Select algorithms for analysis.
- 2) Analyze the selected algorithms in detail using flowcharts.
- 3) Test the selected algorithms on particular images.
- 4) Vary the design parameters to provide a basis to select usable values.
- 5) Translate the selected algorithms into assembly level programs for execution on the STARAN (APPLE/MAPLE).
- 6) Debug and modify, test, and evalue programs on STARAN.
- 7) Display and document results.

6.7 Basis of Comparison

One of the central objectives of this project is to establish the speed advantage of a special computer architecture over a conventional or serial machine in terms of image feature extraction and processing. Thus, essentially one can simply consider the "run" times for a given algorithm on the serial machine and on the STARAN. This project shows a significant speed-up of runtimes for the STARAN. In general, the run times include I/O time and actual execution time directly associated with the algorithm. With the STARAN, the I/O transfers were relatively slow because the host machine was a serial machine. Thus, it may be more meaningful to separate the I/O times from the algorithm execution times. In this way, the speed advantage of a special architecture in executing a given algorithm would be more apparent. The I/O, in fact, if handled by a conventional machine, would certainly slow-down the through-put of a "near" production system. In general, the solution to this problem would be to use a special host machine to handle the I/O operations campatible with the special processor. For the STARAN, this would require a 256 bit I/O transfer register as an interface. As the results indicate, there is a significant speed-up for implementing or executing the selected algorithms for image feature extraction and processing techniques as compared with conventional machines.

VII. Presentation of Results: Image Noise Reduction

7.1 Modal Technique

7.1.1 Description

The modal technique is a method for removing noise from an image [36]. The process works by examining neighbors of each pixel to determine if the pixel should be replaced. A 3×3 neighborhood is used, resulting in eight neighboring pixels and the pixel being considered for replacement, the center pixel. Any pixels that do not have eight neighbors are not replaced. This prevents the edge points of an image from being changed.

When a pixel is being considered for replacement, all neighbors and the center pixel are compared. If two or more pixels have the same gray level value, they are grouped into a mode. The mode contains the gray level value and a frequency count to indicate how many pixels are in the mode. After all comparisons have been made, the center pixel is replaced with the gray level of the mode with the highest frequency count.

When more than one mode has the same frequency count, the mode is selected by priority. A mode is prior tized according to which pixels are in it. The priorities ne 3 x 3 neighborhood from highest to lowest are the center, top left, top middle, top right, middle left, middle right, bottom left, and bottom middle.

If no mode occurs in a neighborhood, the center point is not changed.

7.1.2 STARAN Implementation

A STARAN implementation of the modal technique appears in Appendix B. The following discussion is based on this program. Figure 7.1 is a flowchart of this program and should be referred to when reading this section.

The processing discussed in Section 7.1.1 takes place in the associative arrays. Buffers are set up in arrays 0 and 1 to allow for storage and comparisons. Since the image being processed is 512×512 , and an array is 256×256 , two arrays are used to store an image line.

Each pixel is in a separate word of the array as shown in Appendix B. This allows load, store, search, move, or arithmetic instructions to perform simultaneously on an entire line of the image.

Arrays 0 and 1 are loaded with the first, second, and third image lines. Each line has 8-bit pixels so they occupy a field of eight bits. For line one, the field is (0,8) which means the field's most significant bit is in bit column zero, and the field is eight bits long. Line two has a field of (8,8) and line three has a field of (16,8). Since all the instructions requiring inputs from these fields are logical and not arithmetic, a sign bit is not required. Another buffer used in the array is the compare buffer. This buffer contains all the pixels in the neighborhood and the center pixel. The center pixel is the one from the second line stored in the array. Nine pixels are in the compare buffer which is in field (24,72).

The frequency count buffer is composed of two types of entries. The first entry is the frequency count discussed in Section 7.1.1 and the next is the pixel gray level value. All pixels in the neighborhood except the bottom right pixel are in this buffer, including the center pixel. The buffer contains eight pixels, 64 bits, and frequency count tags, 32 bits, which are in field (96,96).


The final buffer is the output line. It is eight bits long and is in field (192,8).


The first segment in the modal program initialized the input and output devices. This is done by setting up the tran block for the input, mag tape, and the output, COMTAL display.


Image data is read in from the magnetic tape on the PDP 11/ 20. The data on tape has had every 16-bit half word swapped and every byte swapped from the original image. This results in a byte sequence of 43218765... when 12345678... was the original sequence. The swapping is necessary if STARAN instructions are not used to swap the data input. The STARAN interfaces are configured in such a way that they swap the data; this requires the program swap the data or the input data be swapped to compensate.

The amount of data input to the STARAN memory depends on the record size of the magnetic tape. The value used for this program was 16,384 bytes.

After 16,384 bytes of the image has been input, 32 image lines, buffer pointers are initialized. These pointers indicate when the input buffer, IBUFF, is empty, when the output buffer, OBUFF, is full, and when the last image line has been input. LIF. Data input from the mag tape is stored in the IBUFF and data to









59

í





be output to the COMTAL display is stored in the OBUFF.

The first image line is moved from IBUFF to OBUFF. Since the edge pixels of the image do not have complete neighborhoods, these pixels are not processed. Next, the first two lines from the IBUFF are moved into the associative arrays.

The following step marks the beginning of a program loop which is continued until all image lines have been loaded into the arrays.

Another line from IBUFF is moved into the arrays. This line occupies field (16,8) in the arrays, and is the final line required before processing the second line in the arrays.

Buffers are set up in the arrays to prepare for processing. The comparison buffer is set up in field (24,72). Field (96,96) is then cleared and the frequency count buffer is set up in it.

Pixels in the comparison buffer are now compared with each other, and the frequency counts are stored in the frequency count tag. After this is complete, the frequency count tags are sorted along with their corresponding pixel values. The most frequently occurring gray levels are moved to the output line in the arrays.

The output line is moved to the OBUFF with a pixel swap taking place to ensure proper display on the COMTAL. After the move, image lines 2 and 3 in the array are moved over one field to occupy lines 1 and 2. This allows a new line to be read into the arrays.

The OBUFF is checked next to determine if it is full. If it is, the OBUFF will have its data output to the COMTAL display.

The IBUFF will be checked to determine if it is empty. If it is, more data will be read in, if available; if not, a new line will be moved into the array. When the IBUFF is empty, a flag will be checked to determine if the last image line has been read from the mag tape. If it has, the final line will be output to the COMTAL display and the program will halt. If it has not, a new record will be read from the mag tape into the array.

Processing will start over when a new line is moved into the arrays.

7.1.3 <u>Results and Evaluation</u>

A digitized image of a photograph was used to test the MODAL program. The digitized image, Figure 4.2 (a), had random noise added to it. Five percent of the pixels had a random gray level, -100 to 100, added to them. Values over 255 were set equal to 255. Values under 0 were set to 0. Figure 7.2 (b) is a photograph of the noisy image.

The MODAL program was run with the noisy image for input. After processing, the output, Figure 7.2 (c), had a significantly lower noise level. The river, left to right on the photograph, is almost entirely free of noise. The tree line, top to bottom, has much less noise in it; however, the improvements were not as great as that seen for the river. Significant improvements are seen in the fields, also, which appear to have undergone about the same amount of noise removal as the tree line.

Noise removal was seen to be greater in the river than anywhere else on the image. Examination of this image shows the main difference in this area is a uniform gray level. The modal technique uses the most frequently occurring gray level. One, two, three, or four noisy pixels in a neighborhood and the uniform gray level, the river, would be in five pixels and, therefore be chosen as the correct value. If the noisy pixels are not the same value, which would be expected for random noise but not for some types of noise, up to seven noise pixels could be in a neighborhood, and the correct pixel value would be chosen.

The reason noise was not removed from the tree line and fields as well as it was from the river, is the variation in gray levels. Two or more gray levels must be exactly the same to be a mode. Since the gray levels can vary from 0 to 255, there are many times when adjacent gray levels are not equal.



....

(a) Digitized Image



(b) Noise Added



(c) Modal Technique Used on Noisy Image

Figure 7.2 Images with 512 x 512 Resolution

7.2 Odd Pixel

7.2.1 Description

Odd pixel noise reduction uses a 3 x 3 neighborhood to determine if the center pixel is to be replaced [36]. Two different replacement modes are used. In mode 0, the 8 neighboring pixels are added together and divided by 8 to get their average. If this average differs from the center pixel by more than a user specified threshold (THRES), the center point is replaced by the average, otherwise the center point is not changed. In mode 1, the user specifies an additional parameter, the number of neighbors (NON). The number of neighbors varies from 1 to 8. This parameter is the number of neighbors that must differ from the threshold if the center pixel is to be replaced. The number of neighbors actually differing by the threshold amount may be greater than NON, but if it is less, the center point will not change.

7.2.2 STARAN Implementation

The input and output of image data along with the data transfers to and from the arrays are the same as for the MODAL program. The processing is different, as can be seen in Figure 7.3, and will be presented in this section.

Array buffers are different in the ODDPX program, Appendix C, than in the MODAL program. A description of these buffers is in Appendix C.

Mode 0 is implemented on the STARAN by adding all the neighbors together at one time. Each array word has a center pixel in it and the sum of the eight neighbors. The sum is stored in SUM-BUF. A comparison is made between the average, sum shifted 3 bits, and the center pixel. If the difference exceeds the user specified threshold (THRES), the average is moved to OUTBUF in place of the center pixel.

If the difference is equal or less than the threshold, the

center pixel is moved to OUTBUF. OUTBUF is used the same way in the ODDPX program as output line is in the MODAL program.

Mode 1 is implemented by adding together all the neighbors that differ from the center pixel by more than the threshold. The sum is stored in SUMBUF and the number of neighbors that exceed the threshold is stored in CNTBUF. if CNTBUF equals or exceeds the user specified parameter NON, then the average of the value in SUMBUF is stored in OUTBUF. If this condition is not met, the center pixel is moved to the OUTBUF.

7.2.3 Results and Evaluation

The ODDPX program processed the same image used by the MODAL program, Figure 4.2 (b).

Processing in mode 0 with a threshold of 25, produced the image seen in Figure 7.4 (a). Noise appears to be almost totally absent in this photograph. The photograph also appears slightly blurred.

Absence of noise in the processed photograph is due to the averaging nature of the processing. The center pixel will tend to blend in more with its neighbors. This also results in blurring of edges. One white spot in the lower right corner of this photograph appears to be caused by the film processing since it is irregular shaped and does not appear in the original or noisy photograph.

When mode 1 was used for processing several different values of NON, some interesting results occurred. With a threshold of 25 and NON=1, the program resulted in the images in Figure 7.4 (b) and (c). The result of trying to choose a new center pixel based on any one pixel, is noise amplification. For each noisy pixel, the surrounding eight neighbors are made equal to it and the noise point is changed to the previous value of its neighbors. This is evident in the Figure 7.4 (c) which is an enlargement of Figure 7.4 (b). The process involved in amplifying the noise is seen in Figure 7.5 The value 1 is the noisy pixel and c is the




FIGURE 7.3 ODDPX FLOWCHART





- (a) ODDPX THRES≈25, Averaging
 - (b) ODDPX THRES=25, NON=1



(c) ODDPX THRES=25, NON=1, Enlarged

Figure 7.4 Images with 512 x 512 Resolution

center point. In Figure 7.5 (a) the center point does not have any noise points as neighbors. The result is no change in the center pixel. In Figure 7.5 (b), the neighborhood has one noisy pixel which differs from the center pixel and other neighbors. The result is a center pixel which is the average of those pixels differing, 1. As we move around the noisy pixel, we make the value of all its neighbors equal to it. In Figure 7.5 (c), all eight neighbors differ, and their average is 0, which results in the noisy pixel being replaced by the neighbor's without noise.

Using mode 1 with NON=3 and THRES=25 results in the image in Figure 7.6 (a). This image is absent of most of the noisy pixels. The areas where noisy pixels are appear to be larger than the original pixels. This is caused by the low value of NON which enlarges those areas with many adjacent noisy pixels. The edge of this image is rough for the same reason.

When NON=5, Figure 7.6 (b), the noisy pixels are absent and the edges are not pitted. When NON=8, Figure 7.6 (c), noisy pixels appear again in the image. This is caused by more than one noisy pixel in the neighborhood or by neighbors whose differences exceed the threshold.

0	0	0]		_	U	0	0]		0	0	0]
0	С	0	0	0]	0	С	0	0]	0	с	0	
0	0	0	1	0		0	0	1	0	1	0	0	0	
		0	0	0			0	0	0				L	I
(a)	N	o C	han	ge	(1)	Nei to 1	ghb Noi:	or C se	hanged	(c) No Cl	oise hang eigh	; jed ibo

Figure 7.5 Noise Amplification





- (a) ODDPX THRES=25, NON=3
- (b) ODDPX THRES=25, NON=5



(c) ODDPX THRES=25, NON=8

Figure 7.6 Images with 512 x 512 Resolution

7.3 Similar Neighbors Technique

7.3.1 Description

Similar neighbor noise removal uses a 3 x 3 neighborhood. Each neighbor is compared to the center pixel. If the center pixel minus the neighbor is greater than the user specified threshold, the neighbor will be similar if high noise is to be removed. If the neighbor minus the center pixel is greater than the threshold, the neighbor will be similar if low noise is to be removed.

The user must specify whether low or high noise is to be removed. When similar neighbors are determined, there must be at least two of them adjacent for the center point to remain unchanged. If at least two are not adjacent, the center pixel will be replaced with the average of the dissimilar neighbors.

7.3.2 STARAN Implementation

The input and output of data into the STARAN in this program is identical to the previous programs.

A description of the array buffers for the program SIMNB is in Appendix D.

The processing, as seen in Figure 7.7, begins similar to mode 1 of OLDPX. The number of pixels whose difference exceeds the threshold is determined. Actual calculations depend on whether low or high noise is to be removed. When similar neighbors are determined, a comparison is made to determine if any are adjacent. If any are, the center pixel is moved to OUTBUF. If two or more adjacent similar pixels are not found, the average of the dissimlar neighbors is moved to OUTBUF.

7.3.3 Results and Evaluation

With the image of Figure 7.2 (b) as the input, the program SIMNB was run. A threshold of 25 and low noise set for removal gave the result seen in Figure 7.8 (a). Removal of low noise appears to be complete with this technique. The image is clear




Figure 7.7 SIMNB Flowchart

and sharp.

Using a threshold of 25 and specifying high noise remov results in Figure 7.2 (b). The rivers, tree line and fields appear to be absent of noisy pixels and blurring.

Combining the two operations yields a picture with both high and low noise removed, Figure 7.8 (c). This image is clear and has sharp edges.

Requiring two adjacent pixels to be similar, as this technique does, results in excellent noise removal characteristics. When two adjacent neighbors do not contain noise, the gray level difference between them is usually small, except at the edges. This small difference is usually within the user specified threshold if a reasonable value is chosen. If an edge exists in the 3 x 3 neighborhood, it will usually cause at least two adjacent edge points in the neighborhood. The result of this would be to make no changes to the center pixel.

The similar neighbors technique efficiently removed the noisy pixels from the image. When combined with the sharpness of the image, this appears to be a valuable noise removal technique. The method of requiring two or more adjacent similar neighbors is especially good for preserving edges.



(a) SIMNB THRES=25, Low Noise Removed



(b) SIMNB THRES=25, High Noise Removed



(c) SIMNB THRES=25, Low and High Noise Removed

Figure 7.8 Images with 512 x 512 Resolution

7.4 Comparisons and Conclusions

Execution of image processing algorithms has been done on a PDP 11/45 in the U.S. Air Force's On-Line Pattern Analysis and Recognition System (OLPARS). This system uses two 9-track 800 bpi tape drives for image input and output. Three algorithms, written in assembly language, in OLPARS (MODREP, ODDOT, AND ODDLIN), were run, using the image shown in Figure 4.2 (b). The total run time was measured and based on a worst case tape drive speed, 25 inches per second, execution and I/O times were calculated. The time required to read or write an image to tape is approximately $512 \times 512/(800x25)=13$ seconds.

	NAME		TIME	
Program	OLPARS	Execution	I/O	Total
MODAL	MODREP	4 min, 34 sec	26 sec	5 min, 0 sec
ODDPX	ODDDOT	2 min, 1 sec	26 sec	2 min, 27 sec
SIMNB	ODDLIN	2 min, 22 sec	26 sec	2 min, 48 sec

Programs were also written in FORTRAN that performed the Jame functions. A multi-platter moving head disk was used for storing image data which resulted in an insignificant amount of I/O time when compared to the execution time. The programs were run in the Electrical Engineering Image Analysis Laboratory at the University of Missouri on a PDP 11/50. The processing times are as follows:

Program Name	Total Time
MODAL	30 min
ODDPX	15 min
SIMNB	15 min

Appendices B, C, and D contain listings of programs executed at Goodyear Aerospace Corporation on the STARAN associative processor. These programs performed the same functions as those mentioned in OLPARS. Each STARAN program contained less than 512 words, which allowed them to be placed in page memory to increase execution speed. The times listed below were measured for each program:

		• • • • •	
Program Name	Execution	I/0	Total
MODAL	.998 sec	15.6 sec	16.6 sec
ODDPX	1.08 sec	15.6 sec	16.7 sec
SIMNB	1.12 sec	15.6 sec	16.7 sec

A sizable difference in execution time is seen between the OLPARS programs and the STARAN programs. The execution time ranges from (2x60+1)/1.08=112 to (4x60+34)/.998=275 times faster when the STARAN is used. The total times, however, do not reflect this large speed difference due to the slow I/O devices, the tape drives. Approximately (15.6/16.6)x100%=94% of the STARAN's time is spent waiting on I/O in the MODAL program. This compares to $(26/5x60) \times 100\%=8.7\%$ of the PDP 11/45's time. The resulting total time speed up is only (2x60+1)/16.7=7 to (4x60+34)/16.6=17 times faster with the STARAN.

TIME

While a speed up of 275 times is impressive, the STARAN still falls short of real-time processing when parallel I/O facilities are not used. Processing times of 16 seconds do, however, offer help for those bogged down with numerous images to process.

Adding additional arrays to the STARAN would further decrease the execution time of the programs. If a full 32 arrays were available, an increase in speed of approximately 32/2=16 times would be made. This would, however, require considerable expense.

Using parallel I/O would increase throughput to the arrays. This would allow 256 input and 256 output lines for each array. Data could be input directly into the STARAN arrays without being stored in the control memory unit memory. Parallel I/O along with the STARAN's submicrosecond execution time would lend itself to some applications in real-time processing.

When considering the STARAN's cost versus performance, the 750 thousand dollar price tag may well prevent many commercial users from examining it closer. While this computer may cost 10 to 20 times as much as a PDP 11/45, it can deliver over 200 times the processing speed. This factor alone may not be enough to compensate for the high price.

ł

VIII. Presentation of Results: Edge Detection

8.1 Description

The edge detection (PTEDGE) technique is a method for determining or defining edge points in a digital image. The first step is to determine gradients within the image which exceed a threshold specified by the user. A gradient test is made within a 3×3 neighborhood about each point. If the gray-level difference between the center point and any user-specified neighbors is greater than the threshold, the point corresponding in position to the center point is defined as an edge point.

8.2 Algorithm

The original image to be processed for edge detection has a resolution of 512 x 512; this means 512 pixels/line and 512 lines/ image. Any particular pixel can be specified by line number and element. A 3 x 3 neighborhood is used to implement the edge detection procedure. In order to establish a comparison between the center point and its neighbors, the neighbors are numbered as shown in Fig. 8.1. The neighbor number, k, must be specified if


6	5	4	line i	
7	x	3	line i+1	x = center point
8	1	2	line i+2	-
i	i+1	i+2		


Fig. 8.1 Assighment of Neighbors for Center Point x

a comparison is to be made x and neighbor k. The resultant edge detected image would have pixels that satisfy the criterion,

$$g(x) - g(k) \ge$$
 Threshold

where g(x) and g(k) are the gray levels of the center point and the neighbor k, respectively. For this application, the associative processor of the STARAN has the control memory arranged as shown in Fig. 8.2.





D)

8.3 STARAN Implementation

h

The next several Figures illustrate the data paths, the arrangement of data and the sequence of tasks which the STARAN would carry out in the implementation of this algorithm. The data paths followed are shown in Fig. 8.3.




Fig. 8.3 Data Paths in the STARAN


Fig. 8.4 shows the arrangement of array modules in the STARAN as set-up for the execution of the PTEDGE program. The required arrangment of image data on the (input) tape is shown in Fig. 8.5.

		IT 0	L ₁	L ₂	P1 L3	P ₂	• •	0	P ₇	P 8	TEMP.	RESULT			BIT 255
	WD ₀		6	7	8		• •	0					9		
 			5	x	1	2	00	0	7	8			0	• •	
ARRAY			4	3	2		0 0	٥					•	• •	
- AR							00	0			٥	• •	•		•
								•			0	•	•		
	WD 255						00	0			0 0	• •	•	•••	
	$-\frac{255}{WD_0}$						00	•			•	•	٥	• •	
							• •	•			•	•	•	• •	
5 -								•			•	•	•	• •	
-ARRAY							• •	٥			0	•	•	с e	
-AR							• •	c			•	•	•	• •	
	WD]					• •	•			•	•	0	• •	
<u> </u>	WD 255	L				L		•			•	•	•	• •	

 L_1 , L_2 , L_3 : Store 3 consecutive image lines; each field is 8 bits long (bits 8 - 31).

 P_1, P_2, \ldots, P_8 : Store the neighbors of each center point (bits 24 - 87). Temp. : Store temporary result of comparison (bits 88 - 95). Result : Store result of overall comparison (bits 96 - 103).

Fig. 8.4 Arrangement of array modules in the STARAN



Each record has 16,384 bytes; this is equivalent to 32 512-pixel image lines; 16 records are needed to store a 512 x 512 image.


Fig. 8.5 Data Structure on the Tape (Input Data)

A flow-chart for the point edge detection program to be executed on the STARAN is shown in Fig. 8.6. A program listing for the PTEDGE technique is given in Appendix E.

8.4 Memory Map and User Options

For the PTEDGE algorithm, program execution relative to bulk core uses the following locations:

a. Locations 6Ø8 - 616 (in high-speed data buffer): all variables and constants.








Fig. 8.6 Flow-chart for PTEDGE (Cont'd)

- b. Locations 9000 9280: store program.
- c. Locations AØØØ AFFF: store input data (from tape).
- d. Locations BØØØ BFFF: store processed data (ready for Comtal display).

Program execution relative to page memory uses the following locations:

- a. Locations 0000 Ø28D: store programs.
- b. Other locations are retained.

Contents to be changed use the following locations:

- a. Location 60C contains the threshold value.
- b. Locations 60F 616 contain the selected neighbors; the selected neighbors are declared by loading the value 1 into its corresponding locations.

8.5 Program Descriptions

The overall program which implements the execution of the PTEDGE technique can be described in terms of the following subprograms:

- a. <u>PTEDGE</u>: This is the main program which controls the logical flow during implementation of the Point Edge Detection procedure.
- b. <u>EDGE</u>: This subroutine tests the gradient between any selected neighbor and the center point. If the gradients are greater than the threshold, a value of 255 is assigned to the corresponding position in the RESULT field. Otherwise, a value of 0 is assigned.
- c. MOVE: This subroutine moves field L₂ to L₁ and L₃ to L₂ after one image line has been processed.
- d. <u>LINEIN</u>: This subroutine packs an image line from Bulk Core memory and loads it into the Array memory.
- e. <u>LINEBOUT</u>: This subroutine packs the contents of the Array memory, which represents an image ¹ine, and moves them to Bulk Core.
- f. <u>FORMAT</u>: This subroutine formats a 3 x 3 neighborhood into a linear arrangement in order to provide the Subroutine EDGE with workable data.

- g. <u>STORAGE</u>: This subroutine defines all the variables and constants. The addresses of input buffer are also specified.
- h. <u>ALLIO</u>: This subroutine defines the parameter blocks which are involved in TRAN I/O.

8.6 Results and Evaluation

A digitized image was used to test the PTEDGE program. The original image, Fig. 8.7 (a), is the digitized image of a "lense cap." The outline or shape of the lense cap as well as the lettering on the cap represent potential edges (to the viewer) for detection. The next four figures, Fig. 8.7 (b), 8.7 (c), 8.7 (d), and 8.7 (e), show the results of applying the PTEDGE technique to the image of Fig. 8.7 (a). Each of these four figures, Figs. 8.7 (b) - 8.7 (e), represents a variation in the application of the PTEDGE program. Fig. 8.7 (b) shows the result of detecting horizontal edges, Fig. 8.7 (c) shows vertical edges, Fig. 8.7 (d) shows edges at 45 degrees (to the right), and Fig. 8.7 (e) shows edges in all directions. The white, straight, almost horizontal line near the top of the images shown in Figs. 8.7 (b) - 8.7 (e) is an artifact. By examining the results of applying the PTEDGE program, one would conclude that the program is working. Note, for example, that for a given direction of edge detection, edges that are parallel to that direction almost disappear, while edges that are at right angles to that direction show a definite sharpening. The PTEDGE program was also applied to the digital image of a runway (provided by RADC); the original is shown in Fig. 8.8 (a). Fig. 8.8 (b) shows the result of applying this program in the vertical direction, Fig. 8.8 (c) shows similar results for edges along a 45 degree angle (to the left), and Fig. 8.8 (d) shows similar results for applying the program in all directions. Fig. 8.8 (c) also shows a horizontal artifact structure near the middle of the image.



(a) Original Image



(b) Horizental Edges

.



(c) Vertical hdges

Fig. 8.7 Results of Applying the PTIDGE Program





(d) 45⁰ Edges


(e) Edges in All Directions

Fig. 8.7 Results of Applying the PTEDGE Program



(a) Original Image

Fig. 8.8 Results of Applying the PTEDGE Program to Runway



(b) Vertical Edges

 $11.11 \pm 15^{\circ}$ (to the left)



(d) Edges in All Directions

Fig. 8.8 Result of Applying the liter of Dogram to Runway

8.7 <u>Time Efficiency</u>

2%.

The table shown below, Table 8.1, shows the execution times associated with each one of a number of tasks that are necessary for the implementation of the PTEDGE program by the STARAN com-From an examination of this table, several conclusions puter. can be made. 1) By comparing these results with similar ones obtained for the programs associated with the nosie reduction programs discussed in Section VII, there is a definite speed advantage in using the STARAN by one to two orders of magnitude. 2) The most time consuming tasks are TRANIN and TRANOUT, which are associated with getting the data in and out of the processor; this reinforces the need for a parallel I/O port (256 bits long) to take advantage of the associative processor. 3) There is a definite speed advantage in loading the program into page memory instead of bulk core; this was an expected result. 4) An 8-point edge detection scheme requires more execution time than for a one point edge detection scheme, but the difference is only about

Prog Program Sec	ram Load In:	Page Memory (sec)	Bulk Memory (sec)			
Overall Efficiency	8 points	17.88.09219	21.8283354			
LITCIENCy	1 point	17.5888866	21.3!21987			
EDGE	8 points	0.1392855	0.623975			
	1 point	0.0509124	0.1654172			
TRANIN	<u></u>	7.89336855	6.609249			
TRANOUT		8.5948942	8.2893537			
LINEIN	······································	0.4318520	2.1508331			
LINEOUT		0.3844740	1.5908665			
FORMAT		0.0342776	0.1977352			
MOVE		0.0053604	0.0290251			

Table 8.1 Time Efficiency for Tasks Associated with the Implementation of the PTEDGE Program.

IX. Conclusions/Future Work


As emphasized earlier, the STARAN was chosen for 1) its special architecture to speed-up image feature extraction and processing. and 2) accessibility and interest to the Air Force. The results obtained in this project clearly demonstrate that a special computer architecture does have a speed advantage. However, the STARAN itself does not take advantage of current technology, and, of course, a host computer more closely matched to the capability of the STARAN would increase the throughput. In particular, if the host of "control" computer had a 256 bit I/O register, the data transfers in and out of storage would be more efficient, and throughput would be improved. The results indicate that with the use of a special computer architecture such as the STARAN, the speed-up in execution time is on the order of two orders of magnitude. When I/O time is included, however, the speed advantage is only about one order of magnitude. In both cases, the basis for comparison is a PDP 11/45, using assemblylevel programming.


The emphasis in this project has been on the use of the STARAN to demonstrate the speed advantage of special computer architectures. Also, several structures other than that of the STARAN were investigated with the objective to determine their amenability to speed-up image feature extraction and processing. As a result, it is recommended that three additional structures be studied further to determine their advantages and disadvantages in an image processing environment and that they be applied to specific algorithms. One of these structures is a pipeline structure; when this is coupled with a multiport memory, there is a definite indication that it can result in a speed-up of image processing. Another structure which has a strong potential for the speed-up of image processing is a multiprocessor structure, where multiple processors operate in parallel on the same image. The interprocessor connections can vary considerably.

References

- 1. E.S. Deutsch and J.R. Fram, "A Quantitative Study of the Orientation Bias of Some Edge Detection Schemes," <u>IEEE Trans.</u> on <u>Computers</u>, vol. C-27, no. 3, March, 1978.
- S.D. Shapiro, "Transform Method of Curve Detection for Textured Image Data," <u>IEEE Trans. on Computers</u>, vol. C-27, no. 3, March, 1978.
- L.S. Davis, et al., "On Models for Line Detection," University of Maryland Computer Science Center Report, TR-258, August, 1973.
- R. Nevatia, "Locating Object Boundaries in Textured Environments," <u>IEEE Trans. on Computers</u>, vol. C-25, no. 11, November, 1976.
- L.S. Davis, S. Johns, and J.K. Aggarwal, "Texture Analysis Using Generalized Co-Occurrence Matrices," <u>IEEE Trans. on</u> <u>Pattern Analysis and Machine Intelligence</u>, vol. PAMI-1, no. <u>3</u>, July, 1979.
- 6. T. Pavlidis, "The Use of a Syntactic Shape Analyzer for Contour Matching," <u>IEEE Trans. on Pattern Analysis and Machine</u> <u>Intelligence</u>, vol. PAMI-1, no. 3, July, 1979.
- 7. H. Wechslet and M. Kodode, "A New Edge Detection Technique and its Implementation," <u>IEEE Trans. on Systems, Man, and</u> <u>Cybernetics</u>, vol. SMC-7, no. 12, 1977.
- 8. H. Wechsler and M. Kodode, "A Random Walk Procedure for Texture Discrimination," IEEE Trans. on Pattern Analysis and <u>Machine Intelligence</u>, vol. PAMI-1, no. 3, July, 1979.
- 9. J. Birk, R. Kelley, N. Chen, and L. Wilson, "Image Feature Extraction Using Diameter Limited Gradient Direction Histograms," <u>IEEE Trans. on Pattern Analysis and Machine Intelli-</u> gence, vol. PAMI-1, no. 2, April, 1979.
- 10. O.D. Faugeras and W.K. Pratt, "Decorrelation Methods for Texture Feature Extraction," <u>IEEE Trans. on Pattern Analysis</u> and Machine Intelligence, vol. PAMI-2, no. 4, July, 1980.
- R.W. Conners and C.A. Harlow, "A Theoretical Comparison of Texture Algorithms," IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. PAMI-2, no. 3, May, 1980.
- 12. K. Deguchi and I. Morishita, "Texture Characterization and Texture-Based Image Partitioning Using Two-Dimensional Linear Estimation Techniques," IEEE Trans/Computers, August, 1978.

- C.M. Bjorklund and T. Pavlidis, "Global Shape Analysis by k-Syntactic Similarity," IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. PAMI-3, no. 2, March, 1981.
- 14. T.H. Hong, C.R. Dyer, and A. Rosenfeld, "Texture Primitive Extraction Using an Edge-Based Approach, <u>IEEE Trans. on</u> <u>Systems, Man, and Cybernetics</u>, vol. SMC-10, no. 11, November 1980.
- 15. T. Ichikawa, "A Pyramidal Representation of Images and its Feature Extraction Facility," IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. PAMI-3, no. 3, May, 1981.
- 16. L.G. Shapiro, "A Structural Model of Shape," <u>IEEE Trans. on</u> <u>Pattern Analysis and Machine Intelligence</u>, vol. PAMI-2, no. 2, March, 1980.
- 17. T. Pavlidis and F. Ali, "A Hierarchical Syntactic Shape Analyzer," <u>IEEE Trans. on Pattern Analysis and Machine Intel-</u> ligence, vol. PAMI-1, no. 1, Jan., 1979.
- 18. J. Sklansky, "Image Segmentation and Feature Extraction," <u>IEEE Trans. on Systems, Man, and Cybernetics</u>, vol. SMC-8, no. 4, April, 1978.
- 19. P.M. Narendra and M. Goldberg, "Image Segmentation with Directed Trees," IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. PAMI-2, no. 2, March, 1980.
- 20. W.A. Perkins, "Area Segmentation of Images Using Edge Points," <u>IEEE Trans. on Pattern Analysis and Machine Intelligence</u>, vol. PAMI-2, no. 1, 1980.
- 21. K. Price and R. Reddy, "Matching Segments of Images," <u>IEEE</u> <u>Frans. on Pattern Analysis and Machine Intelligence</u>, vol. PAMI-1, no. 1, Jan., 1979.
- E. Persoon and K.S. Fu, "Shape Discrimination Using Fourier Descriptors," IEEE Trans. on Systems, Man, and Cybernetics, vol. SMC-7, no. 3, March, 1977.
- 23. K.S. Shanmugam, F.M. Dickey, and J.A. Green, "An Optimal Frequency Domain Filter for Edge Detection in Digital Pictures," IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. PAMI-1, no. 1, Jan., 1979.
- 24. R. Machuca and A.L. Gil bert, "Finding Edges and Noisy Scenes," <u>IEEE Trans. on Pattern Analysis and Machine Intelligence</u>, vol. PAMI-1, no. 1, Jan., 1979.





- J.S. Weszka and A. Rosenfeld, "Threshold Evaluation Techniques," <u>IEEE Trans. on Systems, Man, and Cybernetics</u>, vol. SMC-8, no. 8, Aug., 1978.
- 26. C.R. Dyer and A. Rosenfeld, "Thinning Algorithms for Gray-Scale Pictures," <u>IEEE Trans. on Pattern Analysis and Machine</u> <u>Intelligence</u>, vol. PAMI-1, no. 1, Jan., 1979.
- 27. J.M. Prager, "Extracting and Labeling Boundary Segments in Natural Scenes," IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. PAMI-2, no. 1, Jan., 1980.
- L.S. Davis and T.C. Henderson, "Hierarchical Constraint Processes for Shape Analysis," <u>IEEE Trans. on Pattern Analy-</u> sis and <u>Machine Intelligence</u>, vol. PAMI-3, no. 3, May, 1981.
- 29. L.S. Davis, "Shape Matching Using Relaxation Techniques," <u>IEEE Trans. on Pattern Analysis and Machine Intelligence</u>, vol. Pami-1, no. 1, Jan., 1979.
- 30. J.A. Richards, D.A. Landgrebe, and P.H. Swain, "Pixel Labeling by Supervised Probabilistic Relaxation," <u>IEEE Trans. on</u> <u>Pattern Analysis and Machine Intelligence</u>, vol. PAMI-3, no. 2, March, 1981.
- 31. A.J. Danker and A. Rosenfeld, "Blob Detection by Relaxation," <u>IEEE Trans. on Pattern Analysis and Machine Intelligence</u>, vol. PAMI-3, no. 1, Jan., 1981.
- 32. N. Ahuja and A. Rosenfeld, "Mosaic Models for Textures," <u>IEEE Trans. on Pattern Analysis and Machine Intelligence</u>, vol. PAMI-3, no. 1, Jan., 1981.
- 33. L.G. Shapiro and R.M. Haralick, "Decomposition of Two-Dimensional Shapes by Graph Theoretic Clustering," <u>IEEE Trans.</u> on Pattern Analysis and Machine Intelligence, vol. PAMI-1, no. 1, Jan., 1979.
- 34. P.M. Narendra, "A Separable Median Filter for Image Noise Smoothing," <u>IEEE Trans. on Pattern Analysis and Machine</u> Intelligence, vol. PAMI-3, no. 1, Jan., 1981.
- 35. A.K. Jain, "A Sinusoidal Family of Unitary Transforms," <u>IEEE Trans. on Pattern Analysis and Machine Intelligence</u>, vol. PAMI-1, no. 4, Oct., 1979.
- 36. "Image Processing System Software- User's Manual," RADC Technical Report, TR-79-52, vol. 1, June, 1979.
- 37. R.H. Stafford, Digital Television, John Wiley, 1980.

- 38. K.J. Thurber, Large Scale Computer Architecture, Hayden, New Jersey, 1976.
- 39. G.H. Barnes, "The ILLIAC IV Computer," <u>IEEE Trans. on Compu-</u> ters, vol. C-17, no. 8, Aug., 1968.
- 40. R.L. Davis, "The ILLIAC IV Processing Element," <u>IEEE Trans</u>. on Computers, vol. C-18, no. 9, Sept., 1969.
- 41. D.J. Kuck, "ILLIAC IV Software and Application Programming," IEEE Trans. on Computers, vol. C-17, no. 8, Aug., 1968.
- 42. A. Rosenfeld, <u>Digital Picture Processing</u>, Academic Press, New York, 1976.
- 43. "AP-120B Array Processor," Floating Point Systems, Inc., Form 7244, Rev. 1, March, 1978.
- 44. "Array Processor Math Library- Part I," Floating Point Systems Inc., 1978.
- 45. J.N. Palasco, Floating Point Systems, Inc., "Slide Presentation," June, 1979.
- 46. <u>Reference Manual</u>, Goodyear Aerospace Corp., GER-15636B, Sept., 1974.
- 47. <u>APPLE Programming Manual</u>, Goodyear Aerospace Corp., Akron, Ohio, GER-15637B, Sept., 1974.
- 48. PDP 11 Processor Handbook, Digital Equipment Corp., Maynard, Mass., 1978.
- 49. D.J. Kuck, <u>High-Speed Computer and Algorithm Organization</u>, Academic Press, New York, 1977.
- 50. G. Goos, Parallel Processing, Springer-Verlag, New York, 1975.
- 51. C.C. Foster, <u>Content Addressable Parallel Processors</u>, Van Nostrand, 1976.

Additional References on Special Computer Architecture

- J. Weglarz, "Multiprocessor Scheduling with Memory Allocation-A Deterministic Approach," <u>IEEE Trans. on Computers</u>, vol. C-29, no. 8, Aug., 1978.
- C.L. Wu, and T.Y. Feng, "On a Class of Multistage Interconnection Networks," <u>IEEE Trans. on Computers</u>, vol. C-29, no. 8, Aug., 1980.

3. D. Nassimi and S. Sahni, "Data Broadcasting in SIMD Computers," <u>IEEE Trans. on Computers</u>, vol. C-30, no. s, Feb., 1981.

•

- 4. J.A. Arulpragasam, R.A. Giggi, R.F. Lary, D.T. Sullivan, and C.C. Wu, "Modular Minicomputers Using Microprocessors," <u>IEEE Trans. on Computers</u>, vol. C-29, no. 2, Feb., 1980.
- 5. R.W. Holgate and R.N. Ibbett, "An Analysis of Instruction-Fetching Strategies in Pipelined Computers," <u>IEEE Trans. on</u> <u>Computers</u>, vol. C-29, no. 4, April, 1980.
- J. Bruno, J.W. Jones, III, and K. So, "Deterministic Scheduling with Pipelined Processors," <u>IEEE Trans. on Computers</u>, vol. C-29, no. 4, April, 1980.
- A.P. Reeves, "A Systematically Designed Binary Array Processor," <u>IEEE Trans. on Computers</u>, vol. C-29, no. 4, April, 1980.
- 8. D.D. Gajski, "Parallel Compressors," <u>IEEE Trans. on Computers</u>, vol. C-29, no. 5, May, 1980.
- 9. R.A. Finkel and M.H. Solomon, "Processor Interconnection Strategies," <u>IEEE Trans. on Computers</u>, vol. C-29, no. 5, May, 1980.
- 10. D.A. Padua, D.J. Kuck, and D.H. Lawie, "High-Speed Multiprocessors and Compilation Techniques," <u>IEEE Trans. on Com-</u> <u>puters</u>, vol. C-29, no. 9, Sept., 1980.
- F.T. Fung and H.C. Torng, "On the Analysis of Memory Conflicts and Bus Contentions in Multiple-Microprocessor Systems," IEEE Trans. on Computers, vol. C-28, no. 1, Jan., 1979.
- S.B. Wu and M.T. Liu, "A Cluster Structure as an Interconnection Network for Large Multimicrocomputer Systems," <u>IEEE</u> Trans. on Computers, vol. C-30, no. 4, April, 1981.

APPENDIX A

STARAN INSTRUCTION SET

Control Memory Unit Instructions

Branch

B $a(r) \pm k, c$

This instruction is an unconditional branch. Entry 'a' is either a symbol or a constant. Entry 'r' is optional and may be register RO through R7 or DP. Entry 'k' is optional and is a simple expression modifying a(r). Entry 'c' is a control digit which modifies BL or DP registers as follows:

<u>c</u>	Function									
1	Decrement BL									
2	Decrement DP									
3	Decrement BL and increment DP									
4	Decrement DP									
5	Decrement BL and DP									

$BAL, r_1 a(r) \pm k, c$

This is a branch and link instruction. The program branches to a location determined by $a(r)\pm k$. When the instruction B $0(r_1)$ is encountered, a branch to the address in r_1 is executed. This address is that of the instruction immediately following the BAL, r_1 instruction.

$BNZ, r_1 a(r) \pm k, c$

This instruction executes a branch if the value of register r_1 is not equal to zero.

$BZ,r_1 a(r) \pm k,c$

This instruction executes a branch is the value of register r_1 is equal to zero.

LOOP, $a_1 a(r) \pm k$

This instruction will loop through a program segment starting with the instruction LOOP and ending at address $a(r)\pm k$. The number of loops is 'a₁' which can be a simple address expression.

RPT,a

The repeat instruction executes the instruction following it 'a' times.

Register

DECR b

The contents of register 'b' is decremented by 1.

INCR b

The contents of register 'b' is incremented by 1.

LI,s b,a

The immediate data 'a' is loaded into register 'b'. Entry 's' is optional and specifies the number of left end-around byte shifts before loading.

LR,s $b,a(r)\pm k,c$

Register 'b' is loaded with the contents of memory location $a(r) \pm k$.

SR,s b,a(r)±k,c

The contents of register 'b' is stored at location $a(r) \pm k$.

Contro1

WAIT

This instruction sets the processor to an inactive state.

Associative Array Instructions

Load

CLR a

This instruction changes all bits in response store register 'a' to zero.

L,w a,b

This instruction loads the response store register 'a' with the source 'b'. Entry 'a' can be response store register X, Y, or M. Entry 'b' can be response store register X, Y, or M, a simple address expression, an associative field expression, a field pointer, a link pointer or a resolver value. When an address, associative field expression or a field pointer is used, a bit column or word is loaded into the response store register 'a' depending on entry 'w'. Entry 'w' is optional and is used to indicate word mode access of the array. When a link pointer (FP12) is used for entry 'b' FP1 points to the array and FP2 to the word or bit column.

LN,w a,b

This isntruction operates the same way the L,w a,b does except the data loaded in 'a' is complemented.

LCM c,d

This instruction loads field 'c' in the common register with field 'd' in the array. The link pointer (FP12) points to the word which will be used in the associative array.

LCW e

This instruction will load the common register with one of eight 32-bit blocks from response store register X or Y. Entry 'e' designates the register and block number, for example, X(1) is the X response store register bits 32 through 63.

ROT a,b,c

This instruction will rotate the selected response store register or common register, entry 'a'. Entry 'b' indicates the number of end-around bit positions to be rotated. If 'b' is negative, the rotation is left, otherwise it is right. Entry 'c' is optional and indicates the modulus to be rotated.

SET a

This instruction changes all bits in response store register 'a' to one.

Store

S,w a,b

This instruction stores response store register 'a' into destination 'b'. Entries 'a', 'b', and 'w' are the same as those used in instruction L,w a,b.

SC c,d

This instruction will store field 'c' of the common register into field 'd' of the associative memory or response store register 'd'. If the associative memory is used, response store register M is used as a mask register. Only array words with mask bits set participate in the operation.

SCW c,d

This instruction is the same as SC c,d except the associative memory word is pointed to by the link pointer (FP12).

Searches

EQF a,b

This instruction sets bits in the Y response store register if corresponding mask bits (M response store) are set and the contents of the array field 'a' is equal to the contents of array field 'b'.

GEC a,b

This instruction sets bits in the Y response store register if corresponding mask bits (M response store) are set and the contents of array field 'a' is greater than or equal to the contents of common register field 'b'.

GTC a,b

This instruction is the same as GEC except field 'a' must be greater than field 'b'.

LEC a,b

This instruction is the same as GEC except field 'a' must be less than or equal to field 'b'.

LTC a,b

This instruction is the same as GEC except field 'a' must be less than field 'b'.

LTF a,b

This instruction sets bits in the Y response store register if corresponding mask bits (M resopnse store) are set and the contents of array field 'a' is less than the contents of array field 'b'.

Move

MVF a,b

This instruction moves the contents of array field

'a' to array field 'b' in each word of the array which has its mask (M resonse store) bit set.

MVNF a,b

This instruction operates the same as MVF except the two's complement of field 'a' is moved.

Arithmetic

ADC a,b,c

This instruction adds field 'a' in the common register to field 'b' in the array and stores the result in field 'c' of the array. This operation takes place in each word that has its mask bit set.

ADF a,b,c

This instruction is the same as ADC except all the fields 'a', 'b' and 'c' are in the array.

DVF a,b,c

This instruction divides field 'a' by field 'b' and stores the result in field 'c'. All fields are in the array. Each word with a mask bit set participates.

SBF a,b,c

This instruction subtracts field 'b' from field 'a' and stores the results in field 'c'. All fields are in the array. Each word with a mask bit set participates. APPENDIX B

Sec. 1

MODAL PROGRAM

MODAL

-

APPLE V04-00 24-JUL-80 20:17:30 PAGE 00001 V

2	;	
3	:	
4	MODAL	START
5	1100710	EXTRN LINKBK1, LINKBK2, TRAN1, TRAN2
6		EXTRN LINKWD1, LINKWD2
7		ENTRY ERRTN1, ERRTN2, ERRTN3
8		ENTRY ERRTN4, ERRTN5
9	;	
10	;	
11	,	
12	;	DAVID M. CRAWFORD
13	:	RESEARCH ASSISTANT
	;	ELECTRICAL ENGINEERING DEPT.
15		UNIVERSITY OF MISSOURI - COLUMBIA
		16 MAY 1980
17	;	REVISION: 16 JULY 1980
18	;	REVISION: 22 JULY 1980
19	;	KEAT2104 - 55 2014 1490
20	:	
20		THIS PROGRAM IS DESIGNED TO PERFORM NOISE
	;	REDUCTION ON IMAGES BY USING A MODAL RE-
22	,	PLACEMENT TECHNIQUE. THE IMAGE, 512 X 512
23	•	PIXELS, IS READ FROM MAGNETIC TAPE AND PRO-
		CESSED BY STARAN. THE NEW IMAGE IS THEN
	;	OUTPUT TO THE COMTAL DISPLAY.
26		OUTPUT TO THE CONTAC DISPLAT.
27	;	
28	*	MODAL REPLACEMENT-
29	;	THIS TECHNIQUE USES A 3X3 NEIGHBORHOOD. ANY
30	;	
31	3	GRAY LEVELS IN THE NEIGHBORHOOD THAT OCCUR
32	,	MORE THAN ONCE ARE GROUPED INTO MODES. THE
33	-	MORE OFTEN THE GRAY LEVEL OCCURS THE HIGHER
34	;	THE FREQUENCY COUNT OF THE MODE. THE HIGH- EST FREQUENCY COUNT CORRESPONDS TO THE SELECTED MODE TE SEVERAL MODES HAVE THE
	;	EST FREQUENCT COUNT CURRESPONDS TO THE
36	,	JEECTED HOUL, II JETEKNE HOULJ HATE HIL
	;	SAME FREQUENCY COUNT & PRIORITY SYSTEM
38		IS USED AS FOLLOWS;
	;	CENTER, TOP LEFT, TOP CENTER, TOP RIGHT,
40	3	MIDDLE LEFT, ETC. THIS IS ILLUSTRATED
41	;	BELOW.
42	;	
43	; ; ;	1 2 3 FIRST LINE
44	;	4 5 6 SECOND LINE
45	j.	7 8 9 THIRD LINE
46	;	
47		PRIORITY - 5,1,2,3,4,6,7,8
48	;	
49		IF NO MODES OCCUR THE CENTER PIXEL IS
50	;	CHOSEN AS THE MODAL VALUE.
51	;	

B-1

. . ..

na an an

MODAL	APPLE V04-00 24-JUL-80 20:17:30 PAGE 00002 V
1	\$
2	; THE PROGRAM OPERATES WITH THREE LINES STORED
3	; IN ARRAYS 0 AND 1, FIELDS (0,8), (8,8), (16,8).
4	THE FIRST PIXEL OF THE FIRST LINE IS STORED IN
5	; FIELD (0,8) OF WORD O IN ARRAY O. THE LAST
6	; PIXEL OF THE FIRST LINE IS IN FIELD (0,8) OF
7	; WORD 255 IN ARRAY 1. THE SECOND LINE IS IN
8	; FIELD (8,8) AND THE THIRD IN FIELD (16,8).
9	; THE MODAL REPLACEMENT VALUE IS DETERMINED FOR
10	; THE LINE IN FIELD (8,8). A COMPARISON BUFFER
11	; (24,72) IS SET UP IN THE ARRAYS IN THE SAME ; Word which contains the pixel being checked
12	; WORD WHICH CONTAINS THE PIXEL BEING CHECKED
13	; FOR REPLACEMENT. COMPARISON BUFFER IS USED TO
14	; DETERMINE FREQUENCY COUNT. THIS COUNT IS STORE
15	; IN A TAG NEXT TO ITS GRAY LEVEL VALUE IN THE
16	FREQUENCY COUNT BUFFER (96,96). SORTING THE
17	; TAG VALUES RESULTS IN THE MODAL REPLACEMENT
18	; VALUE WHICH IS STORED IN THE OUTPUT LINE FIELD
19	; (192,8) AND OUTPUT TO THE COMTAL. ALL EDGE
20	; POINTS OF THE IMAGE ARE OUTPUT UNALTERED.
21	
22	3
23	•
24	
25	; THE ILLUSTRATION BELOW SHOWS WHERE THE
26	; BUFFERS ARE IN THE ARRAYS. ARRAY O IS
27	; SHOWN WHICH CONTAINS THE FIRST HALF OF
28	; THE IMAGE LINE. ARRAY 1 IS SIMILAR.
29	;
30	;
31	颈颈颈颈颈颈骨骨炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎炎
32	¥1¥4¥7¥ *
33	****
34	* 2 * 5 * 8 *147258369*51234678* *
35	放车放车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车车
36	* 3 * 6 * 9 * * * * *
37	**************************************
38	* * * * BUFFER COUNT * *
39	* * * * BUFFER * *
40	
41	* F * S * T * * 0 *
42	
43	
44	* \$ * 0 * R * * P *
45	* T * N * D * * U *
46	
47	
48	* L * L * L *
49	
50	* N * N * N *
51	*E*E*E* *E*
52	* * * * *
53	;
54	,
55	;
	,

HODAL		-	V04-00 94		94:17:1	50 PAGE 00003 V	
1	,	AFFLE		ERRIN1		ERR	ERROR RETURN
ż				ERRTNZ	-	ERR	ERROR RETURN
3				ERRTN3		ERR	ERROR RETURN
4				ERRTN4		ERR	ERROR RETURN
5				ERRTN5		ERR	ERROR RETURN
6				BLKNUM	- •	0	I/O BLCCK NUMBER
7				IBUFF		X'A000'	IBUFF ADDRESS
á				OBUFF	EQU	X'8000'	OBUFF ADDRESS
9				IBSIZE	- •-	4096	INPUT BUFFER SIZE
10				OBSIZE		4096	OUTPUT BUFFER SIZE
11			0020		EQU	IBSIZE/128	IMAGE LINES IN IBUFF
12			0020		EQU	OBSIZE/128	IMAGE LINES IN OBUFF
13				BLKS	EQU	512/LIB	NO. OF INPUT BLOCKS
14			0080		EQU	128	32 BIT SEGMENTS PER LIN
15				MXOBDP		OBSIZE	MAX OBUFF OP VALUE
16				MXIBOP	-	IBSIZE	MAX IBUFF DP VALUE
17					EQU	\$	
	0000	0000	36600000	10045	LI,2	A5,X'C000'	SELECT ARRAYS 0 AND 1
19		0000	30000000	;			SELECT ARRAIS & AND I
20				;	TNTTTAL	IZE INPUT MAG	TAPF
21				;			
	0001	0001	74201000	,	LI	CH, IBSIZE	
			32000000		LI	CL,BLKNUM	
			30010001		SR	C,TRAN2+1	
			74200000		ũ	CH,0	
			3200A000		LI	CL, IBUFF	
			30010003		SR	C,TRAN2+3	
28	0000	0000	50010003		INIT	LINKBK2	
20	0007	0007	72800000			FTIM/ONE	
			34A00014				
			30C18010				
30	••••	••••		;			
31				;	INITIAL	ZE OUTPUT CO	TAL .
32				;			···· -
	000A	000A	74201000	•	LI	CH, OBSIZE	
			32000000		LI	CL,BLKNUM	
			30010001		SR	C, TRAN1+1	
			74200000		LI	CH.0	
			3200B000		LI	CL, OBUFF	
			30010003		SR	C, TRAN1+3	
39					INIT	LINKOK1	
2.	0010	0010	72800000				
			34A00014				
			30018010				
41				;			
42				•	INPUT L	INES TO IBUFF (N	D. = LIB)
43				1			
44					TRAN	TRANZ	
	0013	0013	72800000				
	0014	0014	34A00016				
	0015	0015	30018010				
46					IOHAIT	LINKWD2	
	0016	0016	72800000				
	0017	0017	74A00000				
	0018	0018	37200000				
			30C18010				

MO	DAL		APPLE	V04-00 24	4-JUL-8	0 20:17:	30 PAGE 00004 V	
	1 2 3				;	INITIAL	IZE BUFFER POIN	TERS
	-	001A	0014	34A01000	•	LI	BL,MXIBDP	INIT IBUFF EMPTY FLAG
W				30810613		SR	BL, IBEF	
	6	001C	001C	34A01000		LI	BL,MXOBDP	INIT OBUFF EMPTY FLAG
H				30810612		SR	BL, OBEF	
				34A00010		LI	BL,BLKS	INIT LAST IBUFF FLAG
M				30810614		SR	BL,LIF	
	10				;			
	11				;	MOVE FI	RST LINE IN IBU	FF TO OBUFF
	12				;			
				73C00000		LI	FP12,0	
				32800000		LI	DP,0	
				34810612		LR	BL,OBEF	
				3F7F002C		LOOP, SP		LINE ONE TO IBUFF
				3602A000		LR	C,IBUFF(DP)	LOAD 4 PX IN C REG
				400077A1		CLR	X	PIXEL SWAP
				420099A0		SC	X(0)	1,2,3,4 TO 4,3,2,1
	20			400888BB		ROT	X,-8,16	
	••			400088BB			V 1/ VA	
	21			401088BB		ROT	X,-16,32	
	• •		. –	400088BB 21C0A0FB		LCW	X(0)	
				30058000	I THE I			STORE 4 PX IN OBUFF
ы			-	30810610	LINCI	SR	DP,OBDP	STORE 4 PA IN ODUFF
M				30810612		SR	BL,OBEF	
	26	0026	0020	30010012	;	JK	DLIUDEF	
	27				;	MOVE ET	RST TWO LINES IN	
	28				;		THE ARRAYS	•
	29							
		002F	002F	32800000	•	LI	DP,0	
	31	0030	0030	34810613		LR	BL, IBEF	
	32	0031	0031	33C00000		LI	FP12,0	ARRAY WORD POINTER
	33	0032	0032	3F7F0050		LOOP,SP	L1	FIRST LINE IN ARRAY
	34	0033	0033	3605A000		LR		LOAD 4 PX IN C REG
	35			400088A1		SCH	(0,8),(0,8)	PX TO ARRAY
				4FC0A03F				
				5700000				
				08000003				
				01E00001		INCR	FP12	NEXT WORD
	37			400088A1		SCH	(8,8),(0,8)	PX TO ARRAY
				4FC0A03F				
				42008840				
				40F8885A				
				4000885A 57C00002				
				08000003				
	78	-		01E00001		INCR	FP12	NEXT WORD
				400088A1		SCM	(16,8),(0,8)	
	37			4000000A1		JUN	(20)0/)(0)0/	TA IN ARRAI
				42008840				
				40F0885A				
				4000885A				
				5700002				
				08000003				

,

.....

MOD	AL	1	PPLE	V04-00 24	-JUL-80	20:17:3	30 PAGE 00005 V	
	1	0048	0048	01E00001		INCR	FP12	NEXT WORD
	2	0049	0049	400088A1		SCH	(24,8),(0,8)	PX TO ARRAY
		004A	004A	4FC0A03F				
		004B	004B	42008840				
		004C	004C	40E0885A				
				40F8885A				
				5700002				
				08000003				
				01E00001	L1	INCR	FP12	NEXT WORD
				3300000		LI	FP12,0	ARRAY WORD POINTER
	_			3F7F006F		LOOP,SP		2ND LINE IN ARRAY
				3605A000		LR		LOAD 4 PX IN C REG
	7			400088A1		SCW	(0,8),(8,8)	PX TO ARRAY
				4FC0A87F				
				42008840				
				40F83852				
		-		57C00002				
				06000003				
	-			01E00001		INCR	FP12	NEXT WORD
	9			400088A1		SCW	(8,8),(8,8)	PX TO ARRAY
				4FC0AS7F				
				5700000				
				08000003				
				01E00001		INCR	FP12	NEXT WORD
	11			400088A1		SCW	(16,8),(8,8)	PX TO ARRAY
		-		4FC0A87F				
				42008840				
				40F8885A				
				4000835A				
		0065	0065	57C00002				
				08000003				
				01E00001		INCR	FP12	NEXT WORD
	13			400088A1		SCW	(24,8),(8,8)	PX TO ARRAY
				4FC0A87F				
				42008840				
				40F0885A				
			-	4000885A				
				5700002				
				08000003				
				01E00001	L2	INCR	FP12	NEXT WORD
				30810611		SR	DP,IBDP	
М	16	0071	0071	30810613		SR	BL,IBEF	

MODA	L	APPLE	V04-00 24-JUL-8	0 20:17:	30 PAGE 00006 V	
	1		;			
	2		÷	MOVE AN	OTHER LINE FROM	IBUFF TO THE ARRAY
	3		;			
	4 007	2 0072	32810611 NXLINE	LR	DP, IBDP	
	5 0073	5 0073	34810613	LR	BL, IBEF	
	6 0074	0074	3300000	LI	FP12,0	ARRAY WORD POINTER
	7 007!	5 0075	3F7F0091	LOOP,SP	LINE	MOVE LINE IN APRAY
	8 0070	6 0076	3605A000	LR	C,IBUFF(DP),3	LOAD 4 PX IN C REG
	9 007	7 0077	400088A1	SCW	(0,8),(16,8)	PX TO ARRAY
	0076	3 0078	4FC0B0BF			
	007	9 0079	42008840			
	007/	1 007A	40F08852			
	0071	3 007B	57C00002			
	0070	C 007C	08000003			
1	0 007	0070	01E00001	INCR	FP12	NEXT WORD
1	1 007	E 007E	400088A1	SCH	(8,8),(16,8)	PX TO ARRAY
	007	F 007F	4FC0B0BF			
	008	0080	42008840			
	008	L 0081	40F88852			
	008	2 0082	5700002			
	008	5 0083	08000003			
1	2 0084	0084	01E00001	INCR		NEXT WORD
1	3 008	5 0085	400088A1	SCW	(16,8),(16,8)	PX TO ARRAY
			4FC0808F			
			5700000			
			08000003			
			01E00001	INCR	FP12	NEXT WORD
1			400088A1	SCH	(24,8),(16,8)	PX TO ARRAY
			4FC0B0BF			
			42008840			
			40F8885A			
			4000885A			
			5700002			
			08000003			
-				INCR	FP12	NEXT WORD
			30810611	SR	0P,180P	
W 1	8 009	5 0093	30810613	SR	E!,IBEF	

1				;			
2				;	SET UP P	PIXEL COMPARISON	BUFFER(24,72) IN THE
3				;	ARRAY FI	ELDS (24.24), (40	3,24) AND (72,24)
4				;			
5	0094	0094	73900000		LI	FP1,0	
			73400018		LI	FP2,24	
			35A00048		LI I	FP3,72	
			3F17009F		LOOP, 24	• • •	MOVE FIELD (0,24)
-			430088A5		L	X,FP1	
			40FF8883		ROT	X,1	DOWN A HORD TO
			58400003		S	X,FP2	FIELD (24,24) AND
			40FE8888		ROT	X,-2	UP A HORD TO
			4000888BB				
17			18800003		5	X,FP3	FIELD (72,24)
			01700001		INCR	FP1.FP2	NEXT BIT COLUMN
			01A00001	QUET	INCR	FP3	NEXT DI OVECIN
			73C00000	onri	LI	FP12,0	ARRAY O WORD O
			47C088A5		LCM	(0,24),(24,24)	
11			40F88883		LUII	(*)24))(24)24)	10
			65C1A0BB				
			73C00100		LI	FP12,X'0100'	ARRAY 1 HORD 0
		-					ARRAT & HURD V
14			400086A1		SCH	(0,24),(24,24)	
			4FCOA0BF				
			40008841				
			40F8885A				
			40E0885A				
			48000002				
			48C00001				
			42008840				
			40F8885A				
			40E0885A				
			5700002				
			48000003				
			73C001FF		LI	FP12,X'01FF'	ARRAY 1 HORO 255
21			47C088A5		LCM	(0,24),(72,24)	TO
			40188883				
			65C280BB				
			73C000FF		LI	FP12,X'00FF'	ARRAY 0 HORD 255
23			400088A1		SCH	(0,24),(72,24)	
			4FC2A8FF				
			42408840				
			40F88852				
			5700002				
	00BB	00BB	48000003				
24	00BC	00BC	40008BA1		SET	M	
			48000003				
25	OOBE	008E	37904717		MVF	(0,24),(48,24)	
			3F1700C2				
	0000	0000	43348885				
	00C1	00C1	48800001				
	00C2	00C2	13A40003				

HODAL APPLE V04-00 24-JUL-80 20:17:30 PAGE 00007 V

¥

1

MODAL APPLE V04-00 24-JUL-80 20:17:30 PAGE 00008 V

1

- 1				;	
2				CLEAR	FIELD (96,96) FOR USE BY
3				; THE FR	REQUENCY COUNT BUFFER
- 4				1	· · · · · · · · · · · · · · · · · · ·
5	00C3	00C3	74200000	LI	CH,0
6	00C4	00C4	72000000	LI	CL.O
7	00C5	00C5	33C01F7F	SC	(0, 32), (96, 32)
	00C6	00C6	3F1F00C8		
	00C7	00C7	484087A1		
	8000	0008	13740003		
8	0009	0009	33C01F9F	SC	(0,32),(128,32)
	00CA	A DOO	3F1F00CC		
	OOCB	OOCB	484087A1		
	0000	0000	13740003		
9	00CD	OOCD	33C01FBF	SC	(0,32),(160,32)
	OOCE	OOCE	3F1F00D0	•••	
	OOCF	OOCF	484087A1		
	0000		13740003		

MODAL	APPLE	V04-00 24-JUL-8	0 20:17:	30 PAGE 0	0009 V		
1		;					
2		;	SET UP	FREQUENCY	COUNT	BUFFER	
3		;					
4	00D1 00D1		MVF	(56,8),(100,8)	PX 5 TO	POSITION 1
	00D2 00D2						
	0003 0003						
	0004 0004						
	0005 0005						
5	00D6 00D6		MVF	(24,8),(112,8)	PX 1 TO	POSITION 2
	0007 0007						
	0008 0008						
	0009 0009						
	OODA OODA						
6	00DB 00DB	37908337	HVF	(48,8),(124,8)	PX 2 TO	POSITION 3
	00DC 00DC						
	0000 0000						
	CODE CODE	48800001					
	00DF 00DF						
7	00E0 00E0	37908F4F	MVF	(72,8),(136,8)	PX 3 TO	POSITION 4
	00E1 00E1	3F0700E4					
	00E2 00E2	4334 88A5					
	00E3 00E3	48800001					
	00E4 00E4	13A40003					
8	00E5 00E5	37909827	HVF	(32,8),(148,8)	PX 4 TO	POSITION 5
	00E6 00E6	3F0700E9					
	00E7 00E7	433488A5					
	00E8 00E8	4B800001					
	00E9 00E9	13A40003					
9	OOEA OOEA	3790A757	MVF	(80,8),(160,8)	PX 6 TO	POSITION 6
	OOEB OOEB	3F0700EE					
	00EC 00EC	433488A5					
	OOED GOED	48800001					
	OOEE OOEE	13A40003					
10	COEF COEF	3790B32F	MVF	(40,8),(172,8)	PX 7 TO	POSITION 7
	00F0 00F0	3F0700F3		•			
	00F1 00F1	433488A5					
	00F2 00F2	4B800001					
	00F3 00F3	13A40003					
11	00F4 00F4	37908F47	MVF	(64,8),(184,8)	PX & TO	POSITION 8
	00F5 00F5	3F0700F8					
	00F6 00F6	433488A5					
	00F7 00F7	48800001					
	00F8 00F8	13A40003					

;

And a second second second

HODAL	APPLE	V04-00 24-JUL-80	20:17:3	50 PAGE 00010 V
2		3		HE THE PIXEL FREQUENCY COUNT RE IT IN THE TAG
4			ANU SIUM	C TI TH LUC 198
	00F9 00F9	72000001	LI	CL,1 COUNT INCREMENTER
	OOFA OOFA		EQF	(100,8),(112,8) COMPARE PX 5 TO PX 1
	OOFB OOFB	00008841		
	OOFC OOFC	3F0700FF		
	00FD 00FD			
	OOFE OOFE			
	OOFF OOFF			
	0100 0100		L	M,Y
8	0101 0101		ADC	(96,4),(28,4),(96,4) INCR TAG?
	0102 0102			
	0103 0103			
•	0104 0104 0105 0105			н
•	0105 0105		SET	n
10	0107 0107		EQF	(100,8),(124,8) COMPARE PX 5 TO PX 2
10	0108 0108		CAL	(100)01)(124)01 COMPARE PA 5 10 PA 2
	0109 0109			
	010A 010A			
	010B 010B			
	0100 0100			
11	010D 010D		ι	H,Y
	010E 010E		ADC	(96,4),(28,4),(96,4) INCR TAG?
	010F 010F	73C01F63		· · · · · · · · · · · · · · · · · · ·
	0110 0110	37200303		
	0111 0111			
13	0112 0112		SET	M
	0113 0113			
14	0114 0114		EQF	(100,8),(136,8) COMPARE PX 5 TO PX 3
	0115 0115			
	0116 0116			
	0117 0117 0118 0118			
	0119 0119			
15	011A 011A		L	M, Y
	011B 011B		ADC	(96,4),(28,4),(96,4) INCR TAG?
	011C 011C			
	0110 0110			
	011E 011E	2000000		
17	011F 011F	4000BBA1	SET	M
	0120 0120	48000003		
18	0121 0121	7790689B	EQF	(100,8),(148,8) COMPARE PX 5 TO PX 4
	0122 0122			
	0123 0123			
	0124 0124			
	0125 0125			
10	0126 0126			M M
	0127 0127 0128 0128			M,Y
< U	0128 0128		AUL	(96,4),(28,4),(96,4) INCR TAG?
	0124 0124			
	0128 0128			
21	012C 012C		SET	M
	0120 0120			

Þ

HODAL	APPLE	V04-00 24-JUL-8		
I	012E 012E		EQF	(100,8),(160,8) COMPARE PX 5 TO PX 6
	012F 012F			
	0130 0130			
	0131 0131			
	0132 0132			
	0133 0133			
	0134 0134		L ADC	M,Y
3	0135 0135		ADC	(96,4),(28,4),(96,4) INCR TAG?
	0136 0136			
	0137 0137			
	0138 0138			
4	0139 0139		SET	M
	013A 013A			
5	013B 013B		EQF	(100,8),(172,8) COMPARE PX 5 TO PX 7
	013C 013C			
	013D 013D			
	013E 013E			
	013F 013F			
	0140 0140	00002243		
6	0141 0141	48000002	L	N,Y
7	0142 0142	75E00363	ADC	(96,4),(28,4),(96,4) INCR TAG?
	0143 0143	73C01F63		
	0144 0144	37200303		
	0145 0145	2000000		
8	0146 0146	4000BBA1	SET	Ν
	0147 0147	48000003		
9	0148 0148	7790688F	EQF	(100,8),(184,8) COMPARE PX 5 TO PX 8
	0149 0149	00008841		
	014A 014A	3F070140		
	014B 014B	43A488A5		
	0140 0140	433400A5		
	0140 0140	00002243		
10	014E 014E	48000002	L	M,Y
11	014F 014F	75E00363	ADC	(96,4),(28,4),(96,4) INCR TAG?
	0150 0150	73C01F63		
	0151 0151	37200303		
	0152 0152	2000000		
12	0153 0153	4000BBA1	SET	М
	0154 0154	48000003		
13	0155 0155	7790685F	EQF	(100,6),(88,8) COMPARE PX 5 TO PX 9
	0156 0156	00008841		
	0157 0157	3F07015A		
	0158 0158	43448845		
	0159 0159	433400A5		
	015A 015A	00002243		
14	0158 0158	48000002	L	M, Y
15	015C 015C	75E00363	ADC	(96,4),(28,4),(96,4) INCR TAG?
	0150 0150	73C01F63		
	015E 015E			
	015F 015F	2000000		
16	0160 0160		SET M	
	0161 0161			
17	0162 0162		EQF	(112,8),(124,8) COMPARE PX 1 TO PX 2
	0163 0163			· · · · · · · · · · · · · · · · · · ·
	0164 0164			
	0165 0165			
	0166 0166			
	0167 0167			

HODAL	40016	V04-00 24-JUL-8		10 DACE 00012 V	
		48000002	L 2011/1	M.Y	
	0169 0169		ADC	(108,4),(28,4),(108,4) INCR TAG	- 2
6		73C01F6F	AUC	(100)4/)(20)4/)(100)4/ INCK /AC	
		37200303			
		2000000			
			CET	•	
3	0160 0160		SET	M	
		48000003			-
4	016F 016F		EQF	(112,8),(136,8) COMPARE PX 1 TO PX	2
		00008841			
		3F070174			
		43448845			
		433400A5			
_		00002243			
		48000002	L	M, Y	
6	0176 0176		ADC	(108,4),(28,4),(108,4) INCR TAG	97
		73C01F6F			
		37200303			
		2000000			
7	017A 017A		SET	M	
		48000003			
8		77907798	EQF	(112,8),(148,8) COMPARE PX 1 TO PX	4
		00008841			
		3F070181			
		43448885			
		433400A5			
	0181 0181	00002243			
		48000002	L	M,Y	
10	0183 0183		ADC	(108,4),(28,4),(108,4) INCR TAG	;?
		73C01F6F			
		37200303			
		2000000			
- 11	0187 0187		SET	M	
		48000003			
12		77907787	EQF	(112,8),(160,8) COMPARE PX 1 TO PX	6
		00008841			
		3F07018E			
		43448885			
		433400A5			
		00002243			
	018F 018F		L	M, Y	
14	0190 0190	-	ADC	(108,4),(28,4),(108,4) INCR TAG	;?
		73C01F6F			
		37200303			
	0193 0193	2000000			
15	0194 0194	4000BBA1	SET	M	
		48000003			
16	0196 0196	77907783	EQF	(112,8),(172,8) COMPARE PX 1 TO PX	7
	0197 0197	00008841			
		3F07019B			
	0199 0199	43448845			
	019A 019A	433400A5			
	019B 0198	00002243			
17	0190 0190	48000002	L	M,Y	
18	0190 0190	75E0036F	ADC	(108,4),(28,4),(108,4) INCR TAG	?
	019E 019E	73C01F6F			
		37200303			
	01A0 01A0	2C0000 00			

MODAL		V04-00 24-JUL-80			
1	01A1 01A1		SET	M	
	01A2 01A2				
2	01A3 01A3		EQF	(112,8),(184,8) COMPARE PX 1 TO PX 8	
	01A4 01A4				
	01A5 01A5				
	0146 0146				
	01A7 01A7				
_	01A8 01A8				
-	01A9 01A9		L	Μ,Υ	
4	OIAA OIAA		ADC	(108,4),(28,4),(108,4) INCR TAG?	
	01AB 01AB				
	01AC 01AC				
	01AD 01AD				
5	OIAE QIAE		SET	M	
	01AF 01AF				
6	0180 0180		EQF	(112,8),(88,8) COMPARE PX 1 TO PX 9	
	0181 0181				
	0182 0182				
	01B3 01B3				
	0184 0184				
	0185 0185				
	01B6 01B6		L	M,Y	
8	01B7 01B7		ADC	(108,4),(28,4),(108,4) INCR TAG?	
	01B8 01B8				
	0189 0189	37200303			
	018A 018A				
9	0188 0188		SET	M	
	01BC 01BC	48000003			
10	0180 0180		EQF	(124,8),(136,8) COMPARE PX 2 TO PX 3	
	018E 018E				
	018F 018F				
	01C0 01C0				
	01C1 01C1				
	01C2 01C2				
	01C3 01C3		L	M,Y	
12	01C4 01C4		ADC	(120,4),(28,4),(120,4) INCR TAG?	
	01C5 01C5				
	01C6 01C6				
	01C7 01C7				
13	01C8 01C8		SET	M	
	0109 0109				
14	OICA GICA		EQF	(124,8),(148,8) COMPARE PX 2 TO PX 4	
	01CB 01CB				
	01CC 01CC				
	01CD 01CD				
	OICE OICE				
	01CF 01CF				
	0100 0100		L	M,Y	
16	01D1 01D1		ADC	(120,4),(28,4),(120,4) INCR TAG?	
	01D2 01D2				
	0103 0103				
	0104 0104				
17	0105 0105		SET	M	
	0106 0106	08000003			

MODAL	APPLE	V04-00 24-JUL-8	0 20:17:	30 PAGE 00014 V
	0107 0107			(124,8),(160,8) COMPARE PX 2 TO PX 6
-	0108 0108			
	0109 0109			
	01DA 01DA			
	0108 0108			
	01DC 01DC			
,	0100 0100		L	M, Y
	010E 010E		ADC	(120,4),(28,4),(120,4) INCR TAG?
3	01DF 01DF		AUC	(120)4))(20)4))(120)4) INCR (AU:
	01E0 01E0			
	01E1 01E1			
6	01E2 01E2		SET	M
	0123 0123		JE I	n
E			FOR	(104 A) (176 A) CONDARE BY A TO BY 7
2	01E4 01E4 01E5 01E5		EQF	(124,8),(172,8) COMPARE PX 2 TO PX 7
	01E6 01E6			
	01E7 01E7			
	01E8 01E8			
	01E9 01E9			M M
	OIEA OIEA		L	
	OIEB OIEB		ADC	(120,4),(28,4),(120,4) INCR TAG?
	OIEC OIEC			
	OIED OIED			
-	OIEE OIEE			
8	OIEF OIEF		SET	M
-	01F0 01F0			
9	01F1 01F1		EQF	(124,8),(184,8) COMPARE PX 2 TO PX 8
	01F2 01F2			
	01F3 01F3			
	01F4 01F4			
	01F5 01F5			
	01F6 01F6			
_	01F7 01F7		L	M,Y
11	01F8 01F8		ADC	(120,4),(28,4),(120,4) INCR TAG?
	01F9 01F9			
	01FA 01FA			
	01FB 01FB			
12	01FC 01FC		SET	M
	01FD 01FD			
13	01FE 01FE		EQF	(124,8),(88,8) COMPARE PX 2 TO PX 9
	01FF 01FF			
	0200 0200			
	0201 0201	-		
	0202 0202			
	0203 0203			
	0204 0204		L	M,Y
15	0205 0205		ADC	(120,4),(28,4),(120,4) INCR TAG?
	0206 0206			
	0207 0207			
	0208 0208			
16	0209 0209		SET	M
	020A 020A			
17	020B 020B		EQF	(136,8),(148,8) COMP' PE PX 3 TO PX 4
	0200 0200			
	020D 020D	3F070210		
	020E 020E			
	020F 020F			
	0210 0210	00002243		

MODAL			4-JUL-80 20:17	':30 PAGE 00015 V	
		11 48000002	L	M,Y	
2		12 75E00387	ADC	(132,4),(28,4),(132,4)	INCR TAG?
		13 73C01F87			
		14 37200303			
		15 2000000			
3		16 4000BBA1	SET	M	
		17 48000003			
4		18 77908FA7	EQF	(136,8),(160,8) COMPARE	PX 3 TO PX 6
		19 00008841			
		1A 3F07021D			
		1B 43A488A5			
		1C 433400A5			
	0210 02	10 00002243			
5	021E 02	1E 48000002	L	MyY	
6	021F 02	1F 75E00387	ADC	(132,4),(28,4),(132,4)	INCR TAG?
	0220 02	20 73C01F87			
	0221 02	21 37200303			
	0222 02	22 2000000			
7	0223 02	23 4000BBA1	SET	M	
	0224 02	24 48000003			
8	0225 02	25 77908FB3	EQF	(136,8),(172,8) COMPARE	PX 3 TO PX 7
		26 00008841			
	0227 02	27 3F07022A			
	0228 02	28 43A488A5			
		29 433400A5			
	022A 02	2A 00002243			
		28 48000002	L	MaY	
10		2C 75E00387	ADC	(132,4),(28,4),(132,4)	INCR TAG?
		2D 73C01F87			
		2E 37200303			
		2F 2C000000			
11		30 4000BBA1	SET	M	
		31 48000003			
12		32 77908FBF	EQF	(136,8),(184,8) COMPARE	PX 3 TO PX 8
		33 00008841			
		34 3F070237			
		35 43A488A5			
		36 433400A5			
		37 00002243		A A	
		38 48000002	L	M,Y	
14		39 75E00387	ADC	(132,4),(28,4),(132,4)	INCR TAG?
		3A 73C01F87			
		3B 37200303			
		3C 2C000000		~	
12		3D 4000BBA1	SET	M	
14		3E 48000003 3F 77908F5F	FOF		
10		40 00008841	EQF	(136,8),(88,8) COMPARE	PX 5 10 PX 9
		41 3F070244			
		41 3F070244 42 43A488A5			
		43 433400A5			
		44 00002243			
17		45 48000002	L	M,Y	
		46 75E00387	ADC	(132,4),(28,4),(132,4)	INCR TAG?
10		47 73C01F87			41106 109;
		48 37200303			
		49 2000000			
	-				

£

1

< .

B-15

,

Ł

...

MODAL APPLE V04-00 24-JUL-80 20:17:30 PAGE 00016 V 1 024A 024A 4000BBA1 SET M

1	024A 024A	4000BBA1	SET	M
	024B 024B	48000003		
2	0240 0240	77909BA7	EQF	(148,8),(160,8) COMPARE PX 4 TO PX 6
	0240 0240	00008841		
	024E 024E	3F070251		-
	024F 024F	43A488A5		
	0250 0250	433400A5		
	0251 0251	00002243		
3	0252 0252		L	H,Y
	0253 0253		ADC	(144,4),(28,4),(144,4) INCR TAG?
·	0254 0254			
	0255 0255			
	0256 0256			
5	0257 0257		SET	M
	0258 0258			
4	0259 0259		EQF	(148,8),(172,8) COMPARE PX 4 TO PX 7
	025A 025A		-	
	025B 025B			
	0256 0250			
	0250 0250			
	0250 0250 025E 025E	_		
-	025F 025F		L	M, 7
	0257 0257		ADC	(144,4),(28,4),(144,4) INCR TAG?
	0261 0261		200	
	0262 0262			
-	0263 0263		SET	н
9	0264 0264		361	
	0265 0265		EQF	(148,8),(184,8) COMPARE PX 4 TO PX 8
10	0266 0266		Edr	
	0267 0267			
	0268 0268			
	0269 0269			
	026A 026A			
		00092243		M,Y
	026C 026C		L	(144,4),(28,4),(144,4) INCR TAG?
12	026D 026D		ADC	
		73C01F93		
		37200303		
		2000000		
13	0271 0271		SET	M
		48000003		(148.8),(88.8) COMPARE PX 4 TO PX 9
14	0273 0273		EQF	(148,8),(88,8) COMPARE PX 4 TO PX 9
		00008841		
	-	3F070278		
		43A488A5		
		433400A5		
		00002243		
	0279 0279		L	M,Y (144.4).(28.4).(144.4) INCR TAG?
16	027A 027A		ADC	(144,4),(28,4),(144,4) INCR TAG?
		73C01F93		
		37200303		
		2000000		
17	027E 027E		SET	M
	027F 027F	08000003		

MODAL		E V04-00 24-JUL-8		
1			EQF	(160,8) (172,8) COMPARE PX 6 TO PX 7
		1 00008841		
		2 3F070285		
		3 43A488A5		
		4 433400A5		
		5 00002243		
		6 48000002	L	M,Y
3		7 75E0039F	ADC	(156,4),(28,4),(156,4) INCR TAG?
		8 73C01F9F		
		9 37200303		
		A 2C000000		
4		B 4000BBA1	SET	M
		C 48000003		
5		D 7790A7BF	EQF	(160,8),(184,8) COMPARE PX 6 TO PX 8
		E 00008841		
		F 3F070292		
		0 43A488A5		
		1 433400A5		
		2 00002243		
		3 48000002	L	M,Y
7		4 75E0039F	ADC	(156,4),(28,4),(156,4) INCR TAG?
		5 73C01F9F		
		6 37200303		
		7 2000000		
8		8 4000BBA1	SET	M
		9 48000003		
9		A 7790A75F	EQF	(160,8),(88,8) COMPARE PX 6 TO PX 9
		B 00008841		
		C 3F07029F		
		D 43A488A5		
		E 433400A5		
		F 00002243		
		0 48000002	L	M,Y
11		1 75E0039F	ADC	(156,4),(28,4),(156,4) INCR TAG?
		2 73C01F9F		
		3 37200303		
••		4 2000000		
12		5 4000BBA1	SET	n
		6 48000003	FOF	
12		7 7790B3BF	EQF	(172,8),(184,8) COMPARE PX 7 TO PX 8
		8 00008841		
		9 3F0702AC		
		A 43A488A5		
		B 433400A5		
14		C 00002243		
		D 48000002	L ADC	
12		E 75E003AB F 73C01FAB	AUC	(168,4),(28,4),(168,4) INCR TAG?
		0 37200303		
		1 2000000		
14		2 4000BBA1	SET	-
10		3 48000003	361	м
17		4 7790B35F	EQF	(172,8),(88,8) COMPARE PX 7 TO PX 9
		5 00008841	- 41	(1/2)0/1(00)0) CONPARE PA / 10 PA 9
		6 3F070289		
		7 43A488A5		
		7 438400A5		
		9 00002243		
	VLU7 VLD	,		

MODAL	APP	LE V04-00 24	-JUL-80 20:17:	30 PAGE 00018 V		
1	02BA 021	BA 48000002	L	M,Y		
2	02BB 02	BB 75E003AB	ADC	(168,4),(28,4),	(168,4)	INCR TAG?
	02BC 02	BC 73C01FAB				
	02BD 02	BD 37200303				
	02BE 02	BE 2000000				
3	028F 02	BF 4000BBA1	SET	Μ.		
	0200 020	CO 48000003				
4	0201 020	C1 7790BF5F	EQF	(184,8),(88,8)	COMPARE PX	8 TO PX 9
	0202 02	C2 00008841				
	0203 02	C3 3F0702C5				
	02C4 02	C4 43A488A5				
	0205 02	C5 433400A5				
	0206 02	C6 00002243				
5	0207 020	C7 48000002	L	M,Y		
6	0208 02	C8 75E003B7	ADC	(180,4),(28,4),	(180,4)	INCR TAG?
	0209 020	C9 73C01FB7				
	02CA 02	CA 37200303				
	02CB 02	CB 2C000000				

1	-			;		
2					SOOT DT	KELS BY FREQUENCY COUNT TAG
3				;	JURI F1/	ACCU DI FREQUENCE COUNT TAU
-	0200	0200	4000BBA1		SET	м
-			48000003		JEI	н
5			77907B6F		LTF	(100 4) (100 4) OV 1 TAC 4 OV 0 TAC
		-	35700001		L 1F	(108,4),(120,4) PX 1 TAG < PX 2 TAG
			2C010000			
			48000002		1	M,Y
'			37907783		MVF	(120,12),(108,12) IF SO, SWAP
			3F0802D6			
			433488A5			
			4B800001			
			13A40003			
8			4000BBA1		SET	M
			48000003			
9			7790876F		LTF	(108,4),(132,4) PX 1 TAG < PX 3 TAG
			35700001			
			20010000			
			48000002		L	M,Y
11			3790778F		MVF	(132,12),(108,12) IF SO, SWAP
			3F0802E1			
			433488 85			
			48800001			
			13A40003			
12	02E2	02E2	4000BBA1		SET	м
	02E3	02E3	48000003			
13			7790936F		LTF	(108,4),(144,4) PX 1 TAG < PX 4 TAG
		-	35700001			
			20010000			
			48000002		L	M,Y
15			3790779B		MVF	(144,12),(108,12) IF SO, SWAP
			3F0B02EC			
	02EA	02EA	433488A5			
			4B800001			
	02EC	02EC	13A40003			
16			4000BBA1		SET	M
	02EE	02EE	48000003			
17	02EF	02EF	77909F6F		LTF	(108,4),(156,4) PX 1 TAG < PX 6 TAG
	02F0	02F0	35700001			
	02F1	02F1	20010000			
18	02F2	02F2	48000002		L	M,Y
19	02F3	02F3	379077A7		MVF	(156,12),(108,12) IF 50, SHAP
	02F4	02F4	3F0B02F7			
	02F5	02F5	433488A5			
			4B800001			
	02F7	02F7	13440003			
20			4000BBA1		SET	м
			48000003			
21			7790AB6F		LTF	(108,4),(168,4) PX 1 TAG < PX 7 TAG
			35700001			
			2010000			

APPLE V04-00 24-JUL-80 20:17:30 PAGE 00019 V

MODAL

-

ŧ

B-19

1

MODAL		PPLE	V04-00 24-JUL-80 20:17:30 PAGE 00020 V					
1	02FD	02FD	48000002	L	M,Y			
2	02FE	02FE	37907783	MVF	(168,12),(108,12)	IF SO, SWAP		
	02FF	02FF	3F0B0302					
	0300	0300	433488A5					
	0301	0301	4B800001					
	0302	0302	13A40003					
3	0303	0303	4000BBA1	SET	M			
	0304	0304	48000003					
4	0305	0305	7790B76F	LTF	(108,4),(180,4) PX 1 TAG	S < PX 8 TAG		
	0306	0306	35700001					
	0307	0307	20010000					
5	0308	0308	48000002	L	May			
6	0309	0309	379077BF	MVF	(180,12),(108,12)	IF SO, SWAP		
	030A	030A	3F0B030D					
	0308	030B	433488A5					
	030C	030C	48800001					
	0300	0300	13440003					

i i MODAL

APPLE V04-00 24-JUL-80 20:17:30 PAGE 00021 V :

1				;			
2				; ;	SET UP C	DUTPUT LINE IN A	RAY
3				;			
4			4000BBA1	:	SET	М	LOAD ARRAY OUTPUT
			48000003				
5			3790C76B		MVF	(100,8),(192,8)	LINE WITH PX 5
			3F070314				
			433488A5				
			4B800001				
	0314	0314	13A40C03				
6	0315	0315	77906F63	l	LTF	(96,4),(108,4)	PX 5 TAG < PX 1 TAG
	0316	0316	35700001				
	0317	0317	2C010000				
7	0318	0318	48000002	1	L	M,Y	
8	0319	0319	3790C777	1	1VF	(112,8),(192,8)	IF SO, NEW PIXEL
	031A	031A	3F07031D				
	031B	031B	433488A5				
	031C	031C	48800001				
	0310	031D	13A40003				
9			73C00000	1	LI	FP12,0	ARRAY HORD POINTER
			47C088A5	1	LCM	(0,8),(100,8)	
			401C88BB	-			
	0321	0321	401088BB				
			65C3803B				
11			400088A1	e	SCW	(0,8),(192,8)	FIRST PX
			4FC6A03F				
			57C60000				
			48000003				
12	-		73C001FF	1	.I	FP12,X'01FF'	AND
			47C088A5		-	(0,8),(100,8)	
			401C88BB	•		(0,0),(100,0)	
			401088BB				
			65C3803B				
16			400088A1	-	SCW	(0.0) (100.0)	LAST BY OF LITHE
7.4	-					(0,8),(192,8)	LAST PX OF LINE
			4FC6A03F				
			57C60000				
	V32F	U32F	08000003				

MO	DAL		APPLE	V04-00 24	-JUL-8	0 20:17:	30 PAGE 00022 V	
	1				3			
	2				;	HOVE PR	OCESSED LINE TO	OBUFF WITH
	3				;	PIXEL S	WAP (1,2,3,4 TO	4,3,2,1)
	- 4				3			
				3300000		LI	FP12,0	ARRAY HORD POINTER
				32810610		LR	DP,080P	
	-			34810612		LR	BL,OBEF	
				3F7F033E		LOOP, SP		MOVE LINE TO OBUFF
	9			47C088A5		LCM	(24,8),(192,8)	LOAD C REG WITH PX
				40188883				
				25C698FB				
				01E00001		INCR	FP12	NEXT HORD
				27C690BD		LCM	(16,8),(192,8)	
				01E00001		INCR	FP12	NEXT HORD
				27C6687D		LCM	(8,8),(192,8)	
				01E00001		INCR	FP12	NEXT WORD
				27C6A03D		LCM	(0,8),(192,8)	
				01E00001		INCR	FP12	NEXT WORD
				3005B000	LNOUT	SR	C,08UFF(DP),3	STORE 4 PX IN OBUFF
M				30810610		SR	DP,080P	
н		0340	0340	30810612		SR	BL,OBEF	
	20				;			
	21				;		NO IMAGE LINES O	
	22				;	THE ARR	AYS TO PREPARE F	OR A NEW LINE.
	23				;			
	24			4000BBA1		SET	M	
				48000003				···· ···
	25			3790070F		HVF	(8,8),(0,8)	2ND FIELD TO 1ST
				3F070347				
				433488A5				
				4B800001				
	•••			13A40003				
	26			37900F17		MVF	(16,8),(8,8)	3RD FIELD TO 2ND
				3F07034C				
				43348885				
				48800001				
		034C	034C	13A40003				

Mac	JAL		PPLE	V04-00 24	i-JUL-8(20:17:3	50 PAGE 00023 V	
	1				3			
	2				;	IF OBUFF	IS FULL OUTPUT	TO CONTAL
	3				;			
	- 4	034D	034D	34810612		LR	BL,OBEF	IS OBUFF FULL?
	5	034E	034E	2911035E		BNZ,BL	OBNF	IF NOT CHECK IBUFF
	6					TRAN	TRANI	IF SO, OUTPUT
		034F	034F	72800000				
		0350	0350	34A00016				
		0351	0351	30C18010				
	8					IOHAIT	LINKHD1	
		0352	0352	72800000				
		0353	0353	74A00000				
		0354	0354	37200000				
		0355	0355	30C18019				
	9			36810001		LR	(61.0P).TRAN1+1	UPDATE TRAN OUT
		-		3E1F0358		RPT LOB		
				28140001		INCR	DP	
				30810001		SR	(BL.DP).TRAN1+1	
				32800000		LI	DP,0	RE-INITIALIZE
ы				30810610		SR	9080,90	OBUFF DATA POINTER
-				34A01000		LI	BL, MXOBDP	AND
W				30810612		SR	BL,OBEF	OBUFF EMPTY FLAG
-	17	0350	0.350	20010015	i	.		
	18				;		IS NOT EMPTY G	T NEYT I THE
	19				?	TL TOOLI	- 79 MOI CULLI O	
) 001115	LR	D1 1050	IS IBUFF EMPTY?
				34810613	UDNF		BL, IBEF NXLINE	IF NOT, NEXT LINE
		0355	V35F	29110072		BNZ,BL	NALINE	Th WALP MEYL CTUE
	22				?	-	RE IMAGE HAS NOT	
	23				•			
	24				;	MUVE NO	RE DATA INTO IBU	FF
	25				;			
				34810614		LR	BL,LIF	HAS ENTIRE IMAGE
				01030001		DECR	BL	BEEN INPUT
W				30810614		SR	BL,LIF	
		0363	0363	29010370		BZ,BL	DONE	IF SO, GO TO DONE
	30					TRAN	TRAN2	IF NOT, INPUT
				72800000				
				34A00016				
		0366	0366	30C18010				
	32					IOWAIT	LINKWDS	MORE IMAGE
		0367	0367	72800000				
				74A00000				
				37200000				
		036A	036A	30018010				
	33	036B	036B	32800000		LI	0P,0	RE-INITIALIZE
W	34	036C	036C	30810611		SR	DP, 180P -	IBUFF DATA POINTER
	35	0360	034D	34A01000		LI	BL, MXIBDP	AND
W	36	036E	036E	30810613		SR	BL, IBEF	IBUFF EMPTY FLAG
	37	036F	036F	28010072		В	NXLINE	PROCESS NEXT LINE

MODAL

APPLE V04-00 24-JUL-80 20:17:30 PAGE 00023 V

B~23

HO	DAL		APPLE	V04-00 24	4-JUL-8	0 20:17:	30 PAGE 00024 V	
	1				;			
	2				;	HOVE LAS	ST LINE TO OBUFF	AND
	3				1	OUTPUT (DBUFF TO COMTAL	
	4				1			
	-	0370	0370	37760370	DONE	LOOP,SP	LTLINE	MOVE LINE TO OBUFF
	-			32810611		LR	OP, IBOP	
	-			3604A000		LR	C, IBUFF(DP),2	LOAD 4 PX IN C REG
W				30810611		SR	DP.IBOP	
	_			400077A1		CLR	X	PIXEL SWAP
				420099A0		SC	X(0)	1,2,3,4 TO 4,3,2,1
				40088888		ROT	X8.16	
				400088BB				
	12			40106668		ROT	X,-16,32	
	~~			40008888				
	13			21COAOFB		LCH	X(0)	
				32810610		LR	DP,080P	
				3004B000		SR	C,OBUFF(DP),2	STORE 4 PX IN OBUFF
H				30810610	I TI THE		DP.080P	
	17	\$370	03.0	30010010		TRAN	TRANI	OUTPUT FINAL OBUFF
	• •	0378	037F	72800000				
				34400016				
				30C18010				
	19		0.500	30010010		IOHAIT	LINKHO1	
	• '		0381	72800000				•
				74400000				*
				37200000				
				30018010				
	20	••••	••••			RLSE	LINKHD1	
		0385	0385	72800000				
				34400018				
				30018010				
	22	••••				RLSE	LINKHD2	
		0388	0388	72800000				
				34A00018				
				30018010				
	24			38002000	ERR	WAIT		
	25			0610		ORG	X'0610',A	HIGH SPEED DATA BUFFER
	26				080 P	DS		OBUFF POINTER STORAGE
	27				IBDP	DS		IBUFF POINTER STORAGE
	28				OBEF	DS		OBUFF EMPTY FLAG
	29				IBEF	DS		IBUFF EMPTY FLAG
	30			0614		DS		LAST IBUFF FLAG
	31			0000		END	MODAL	

MODAL APPLE V04-00 24-JUL-80 20:17:30 PAGE 00025 V Errors detected: 00000 Warnings detected: 00018

Same and a subscription of the subscription of

APPENDIX C

١

ODDPX PROGRAM

ODDPX	ADDIE V04-00 24- 111-4	0 21:05:11 PAGE 00001 V
	AFFLE 104-00 24-302-0	U 11.03.11 FRGC 00001 V
1	,	
2		
3	;	
4	ODDPX	START
5		EXTRN LINKBK1, LINKBK2, TRAN1, TRAN2
6		EXTRN LINKWD1, LINKWD2
7		ENTRY ERRTN1, ERRTN2, ERRTN3
8		ENTRY ERRTN4, ERRTNS
9	;	
10	;	
11	;	
12		DAVID M. CRAWFORD
	i	
13	•	RESEARCH ASSISTANT
14	;	ELECTRICAL ENGINEERING DEPT.
15	;	UNIVERSITY OF MISSOURI - COLUMBIA
16	i	16 MAY 1980
17	;	REVISION: 16 JULY 1980
18	;	REVISION: 22 JULY 1980
19		
20		
21	;	THIS PROGRAM IS DESIGNED TO PERFORM NOISE
22		REDUCTION ON IMAGES BY USING AN ODD PIXEL
	,	REPLACEMENT TECHNIQUE. THE IMAGE, 512 X 512
23	•	
24	;	PIXELS, IS READ FROM MAGNETIC TAPE AND PRO-
25	;	CESSED BY STARAN. THE NEW IMAGE IS THEN
26	;	OUTPUT TO THE CONTAL DISPLAY.
27	;	
28	;	ODD PIXEL REPLACEMENT-
29	;	
30		THIS TECHNIQUE USES A 3X3 NEIGHBORHOOD.
31		TWO MODES OF OPERATION ARE USED:
32	1	MODE 0 - THE NEIGHBORS IN THE NEIGHBORHOOD
33	,	ARE AVERAGED BY ADDING THEM TOGETHER
34		AND DIVIDING BY EIGHT. IF THIS
• ·		AVERAGE DIFFERS FROM THE CENTER
35	j .	
36	Ĭ	PIXEL OF THE NEIGHBORHOOD BY MORE
37	;	THAN A USER SPECIFIED THRESHOLD
38	;	(THRES) THE CENTER PIXEL IS REPLACED
39	i	BY THE AVERAGE.
40	;	MODE 1 - EIGHT NEIGHBORING PIXELS ARE EACH
41	;	COMPARED TO THE CENTER PIXEL. THE
42	;	NUMBER OF NEIGHBORS THAT EXCEED
43	:	A USER SPECIFIED THRESHOLD(THRES)
44		ARE DETERMINED. IF THIS NUMBER
45	р 1	EQUALS OR EXCEEDS THE AMOUNT
46	,	SPECIFIED BY THE USER (NON) THE
	<u>,</u>	
47	į	CENTER PIXEL WILL BE REPLACED BY
48	i	THE AVERAGE OF THOSE NEIGHBORS
49	;	EXCEEDING THE THRESHOLD.
50	;	
51	;	

000PX

APPLE V04-00 24-JUL-80 21:05:11 PAGE 00002 V ;

1 ;		
2 ;	THE PROGRAM OPERATES	3 WITH THREE LINES STORED
3;	IN ARRAYS O AND 1, P	IELDS (0,9), (9,9), (18,9).
4 ;	THE FIRST PIXEL OF 1	THE FIRST LINE IS STORED IN
5 5		O IN ARRAY O. THE LAST
6 ;		INE IS IN FIELD (0,9) OF
		THE SECOND LINE IS IN
7 ;		
8 i		THIRD IN FIELD (18,9).
9 ;	THE ODD PIXEL VALUE	IS DETERMINED FOR THE
10 ;	LINE IN FIELD(9,9).	
11 ;		
12 ;		
13 ;	THE FOLLOWING BUFFER	ADE OFT IN THE
14 ;		
15 ;		X TO DETERMINE IF
16 ;	IT IS NOISE.	
17 .		
18 ;		
19	COMPARISON BUFFER	CMPBUF (27,54)
20 ;		SUMBUF (81,12)
	JUN BUFFER	SUNDUF (01,12)
21 ;	DIFFERENCE BUFFER COUNT BUFFER	U1FBUF (93,9)
22 ;		
23 ;	OUTPUT BUFFER	OUTBUF (107,8)
24 ;		
25 5		
26	CMPBUF - USED TO STO	OF NETCHROPS IN THE
27 ;		HORD AS THE CENTER
28 ;		COMPARISON IN MODE 0
29 ;	AND MODE 1.	
30 ;	SUMBUF - USED TO STO	DRE THE SUM OF ALL
31 ;	EIGHT NEIGH	IBORS FOR MODE & OR
32 ;	THE SUM OF	ALL NEIGHBORS WHICH
33 ;		THE CENTER PIXEL
34 ;		N THE THRESHOLD
35 ;	FOR MODE 1.	
36 ;	DIFBUF - USED TO STO	
37 ;	BETWEEN THE	E AVERAGE AND THE
38 ;	CENTER PIXE	L FOR MODE 0 OR
39 5	THE DIFFERE	ENCE BETWEEN A NEIGH-
40 ;		L AND THE CENTER
41 ;	PIXEL FOR N	
42 ;	CNTBUF - USED TO STO	
43 ;		THAT DIFFER FROM THE
44 ;		EL BY MORE THAN THE
45 ;	USER SPECIA	FIED THRESHOLD(THRES)
46 ;	FOR MODE 1.	
47 ;	OUTBUF - USED TO STO	
		E OUTPUT FOR MODE O
48 ;		
49 ;	AND MODE 1.	
50 ;		
51 ;	ALL EDGE POINTS ARE	OUTPUT UNALTERED.
52 ;		
,		

ODDPX	,	APPLE	V04-00 24	4-JUL-8	0 21:05:	11 PAGE 00003 V	
1				ERRTNI		ERR	ERROR RETURN
2			024C	ERRTN2	EQU	ERR	ERROR RETURN
3			024C	ERRTN3	EQU	ERR	ERROR RETURN
4			024C	ERRTN4	EQU	ERR	ERROR RETURN
5			024C	ERRTN5	EQU	ERR	ERROR RETURN
6			0000	BLKNUM	EQU	0	I/O BLOCK NUMBER
7			A000	IBUFF	EQU	X'A000'	IBUFF ADDRESS
8			B000	OBUFF	EQU	X'8000'	OBUFF ADDRESS
9			1000	IBSIZE	EQU	4096	INPUT BUFFER SIZE
10			1000	OBSIZE	EQU	4096	OUTPUT BUFFER SIZE
11			0020	LIB	EQU	IBSIZE/128	IMAGE LINES IN IBUFF
12			0020	LOB	EQU	OBSIZE/128	IMAGE LINES IN OBUFF
13			0010	BLKS	EQU	512/LIB	NO. OF INPUT BLOCKS
14			0080	SP	EQU	128	32 BIT SEGMENTS PER LIN
15			0003	NON	EQU	3	NUMBER OF NEIGHBORS
16			0001	MODE	EQU	1	MODE 0 = 0, MODE 1 = 1
17			0019	THRES	EQU	25	THRESHOLD
18			1000	MXOBOP	EQU	OBSIZE	MAX OBUFF DP VALUE
19			1000	MXIBDP	EQU	IBSIZE	MAX IBUFF DP VALUE
20			0000	OODPX	EQU	\$	
21	0000	0000	36600000		LI,2	A5,X'C000'	SELECT ARRAYS 0 AND 1
22				;			
23				;	INITIAL	IZE INPUT MAG	TAPE
24							
25	0001	0001	74201000	•	LI	CH, IBSIZE	
26	0002	0002	32000000		LI	CL, BLKNUM	
			30010001		SR	C.TRAN2+1	
28	0004	0004	74200000		LI	CH,0	
29	0005	0005	3200A000		LI	CL, IBUFF	
30	0006	0006	30010003		SR	C,TRAN2+3	
31					INIT	LINKBK2	
	0007	0007	72800000				
	0008	0008	34A00014				
	0009	0009	30C18010				
33				;			
34				;	INITIAL	IZE OUTPUT CON	1TAL
35				;			
36	A000	A000	74201000	•	LI	CH, OBSIZE	
			32000000		LI	CL, BLKNUM	
38	000C	0000	30010001		SR	C,TRAN1+1	
			74200000		LI	CH,0	
			3200B000		LI	CL, OBUFF	
			30010003		SR	C,TRAN1+3	
42	•				INIT	LINKBK1	
	0010	0010	72800000				
			34A00014				
			30C18010				

OD	OPX	,	APPLE	V04-00 24	4-JUL-8	0 21:05:	11 PAGE J0004	v
	1				;			
	2				;	INPUT L	INES TO IBUFF	(NO. = LIB)
	3				;			
	4					TRAN	TRAN2	
		0013	0013	72800000				
		0014	0014	34A00016				
		0015	0015	30C18010				
	6					IOWAIT	LINKWD2	
		0016	0016	72800000				
		0017	0017	74A00000				
		0018	0018	37200000				
		0019	0019	30C18010				
	7				;			
	8				;	INITIAL	IZE BUFFER POI	INTERS
	9				;			
	10	001A	001A	34A01000		LI	BL, MXIBDP	INIT IBUFF EMPTY FLAG
W	11	001B	001B	30810613		SR	BL,IBEF	
	12	001C	001C	34A01000		LI	BL, MXOBDP	INIT OBUFF EMPTY FLAG
H	13	001D	001D	30810612		SR	BL,08EF	
	14	001E	001E	34A00010		LI	BL,BLKS	INIT LAST IBUFF FLAG
м	15	001F	001F	30810614		SR	BL,LIF	
	16				;			
	17				;	MOVE FI	RST LINE IN IE	WEE TO OBUEE
	18				;			
	19	0020	0020	7300000	•	LI	FP12,0	
	-			32800000		LI	DP,0	
				34810612		LR	BL,OBEF	
				3F7F002C		LOOP		LINE ONE TO IBUFF
				3602A000		LR	C, IBUFF(DP)	LOAD 4 PX IN C REG
				400077A1		CLR	X	PIXEL SWAP
				420099A0		SC	X(0)	1,2,3,4 TO 4,3,2,1
	-			400888BB		ROT	X,-8,16	-,-,-,-,-
				400088BB				
	27			401088BB		ROT	X,-16,32	
				400088BB				
	28			21COAOFB		LCW	X(0)	
				30058000	1 TNE1	SR	C,OBUFF(DP),3	STORE 4 PX IN OBUFF
W				30810610		SR	DP,OBOP	
Ŵ				30810612		SR	BL,OBEF	
	32			30010011	;			
	33				;		[ELD (0,32) FC	
	34				;		INPUT DATA	
	35					01 m.		
		002F	0025	74200000	,	LI	CH.0	
				72000000		LI	CL,0	
				33C01F1F		SC	(0,32), (0,32)	
	50			3F1F0034			(0) 32 /1 (0) 32 1	
				484087A1				
				13740003				
		0034	0054	13/40003				

OODPX		E V04-00 24	-JUL-80	21:05:1	1 PAGE 00005 V	
1			;			
2			;	MOVE FIR	ST THO LINES IN	
3			•		THE ARRAYS	
4			;			
5	0035 003	5 32800000		LI	DP.0	
6	0036 003	6 34810613		LR	BL, IBEF	
7	0037 003	7 3300000		LI	FP12,0	ARRAY WORD POINTER
8	0038 003	8 3F7F0059		LOOP, SP	11	FIRST LINE IN ARPAY
9	0039 003	9 3605A000		LR	C,IBUFF(DP),3	LOAC 4 PX IN C REG
10	003A 003	A 400088A1		SCW	(0,8),(1,8)	PX TO ARRAY
	0038 003	B 4FC0A147				
	003C 003	C 42008840				
		10 40FF8852				
	003E 003	E 57C00002				
		F 08000003				
11	0040 004	0 01E00001		INCR	FP12	NEXT WORD
12		1 400088A1	:	SCN	(8,8),(1,8)	PX TO ARRAY
		2 4FC0A147				
		3 42008840				
		4 40F8885A				
		5 40FF885A				
		6 5700002				
		7 08000003				
		8 01E00001		INCR	FP12	NEXT WORD
14		9 400088A1		SCW	(16,8),(1,8)	PX TO ARRAY
		A 4FC0A147				
		B 42008840				
		C 40F0885A				
		D 40FF885A E 57C00002				•
		F 08000003				
15		0 01E00001		INCR	FP12	NEXT WORD
		1 400088A1			(24,8),(1,8)	
10		2 4FC0A147		37 M	(24)0))(1)0)	PA IU ARRAI
		3 42008840				
		4 40E0885A				
		5 40FF885A				
		6 40F88852				
		7 5700002				
		8 08000003				
		9 01E00001	11 3	INCR	FP12	NEXT WORD

5

ODI	DPX	,	PPLE	V04-00 24	-JUL-80	21:05:1	1 PAGE 00006 V	/
	1	005A	005A	3300000		LI	FP12,0	ARRAY WORD POINTER
	2	005B	0058	3F7F007B		LOOP, SP	L2	2ND LINE IN ARRAY
	3	005C	005C	3605A000		LR	C, IBUFF(DP), 3	LOAD 4 PX IN C REG
	4	005D	005D	400088A1		SCH	(0,8),(10,8)	PX TO ARRAY
		005E	005E	4FC0AA8F		-		
		005F	005F	42008840		•		
				40FE8852				
				40F88852				
				5700002				
				08000003				
	-			01E00001		INCR	FP12	NEXT WORD
	6			400088A1		SCN	(8,8),(10.8)	PX TO ARRAY
				4FCOAA8F				
				42008840				
				40FE8852				
				5700002				
	_			08000003				
				01E00001			FP12	
	8			400088A1		SCW	(16,8),(10,8)	PX TO ARRAY
				4FCOAA8F				
				42008840				
				40F8885A				
				40FE885A				
				57C00002 08000003				
	•			01E00001		INCR	FP12	NEXT WORD
				400088A1			(24,8),(10,8)	
	10			4FCOAA8F		JUN	(24)0/)(20)0/	FA IV ARRAI
				42008840				
				40F0885A				
				40FE885A				
			-	5700002				
				08000003				
	11			01E00001	L2	INCR	FP12	NEXT WORD
ы				30810611		SR	DP, IBDP	
W				30810613		SR	BL, I8EF	

000)PX		APPLE	V04-00 2	4-JUL-81	21:05:	11 PAG	E 00007	Y V		
	1				;						
	2				i	MOVE AND	DTHER	LINE FR	OM IBUF	F TO THE /	ARRAY
	3				;						
				32810611		LR	DP,18	DP			
	5	007F	007F	34810613		LR	BL, IB	EF			
	6	0080	0080	3300000		LI.	FP12,	0	ARR	AY WORD PO	DINTER
				3F7F00A5		LOOP,SP				E LINE IN	
	8	0082	0082	3605A000		LR	C,IBU	FF(OP),	3 LOA	0 4 PX IN	C REG
	9	0083	0083	400088A1		SCW	10,8)	,(19,8)	PX	TO ARRAY	
		0084	0084	4FC0B3D7							
		0085	0085	42008840							
		0086	0086	40FC8852							
		0087	0087	40FF885A							
		0088	8800	40F0885A							
				5700002							
		8 600	A 800	08000003							
				01E00001		INCR				t word	
	11	008C	2800	400088A1		SCW	(8,8)	,(19,8)	PX	TO ARRAY	
		0080	0800	4FC083D7							
		008E	008E	42008840							
		008F	008F	40FC885A							
		0090	0090	40FF8852							
		0091	0091	40F0885A							
		0092	0092	5700002							
		0093	0093	08000003							
	12	0094	0094	01E00001		INCR	FP12			t word	
	13	0095	0095	400088A1		SCH	(16,8),(19,8	1) PX	TO ARRAY	
		0096	0096	4FC0B3D7							
				42008840							
				40FF885A							
				40FC885A							
				5700002							
				08000003							
				01E00001		INCR	FP12			T WORD	
	15			400088A1		SCN	(24,8),(19,8	D PX	TO ARRAY	
				4FC0B307							
				42008840							
				40FC885A							
				40FF8852							
				4000885A							
				5700002							
				08000003					• • • •		
				01E00001	LINE	INCR	FP12		NEX	t word	
				30810611		SR	DP,18				
H	18	00A7	00A7	30810613		SR	BL,IB	EF			

00PX 1	APPL	E V04-00 2		0 21:05:	11 PAGE 00008 V	
2			;	SET UP	PIXEL COMPARISON	1 BUFFER(27,54) IN
3			;		AY FIELDS (27,27	
4			i			
		8 73900000 9 73400018		LI	FP1,0	
		A 35A00036			FP2,27 FP3,54	
		B 3F1A0083		L00P,27		MOVE FIELD (0.27)
9	00AC 00A	C 43008845		L	X,FP1	
10	00AD 00A	D 40FF8883		ROT	X,1	DOWN A HORD TO
		E 58400003		5	X,FP2	FIELD (27,27) AND
12		F 40FE8888		ROT	X,-2	UP A HORD TO
		0 400088BB		_		
		l 18800003 2 01700001		5	X,FP3	FIELD (54,27)
		3 01A00001		INCR INCR	FP1,FP2 FP3	NEXT BIT CO.UMN
		4 73C00000	ənri	LI	FP12,0	ARRAY & MORD &
		5 47C088A5		LCH	(0,27),(27,27)	TO
		6 40F88883		2011	(4)2////////////////////////////////////	
	00B7 00B	7 40108888				
	9088 0084	8 401F8888				
	0089 0089	9 65C1A003				
		A 73C00100		LI	FF12,X'0100'	ARRAY 1 HORD 0
19		5 400088A1		SCH .	(0,27),(27,27)	
		C 4FC0A0D7				
		40008841				
		E 40FC883A				
		F 40FF8852				
		48000002				
		48C00001				
		42008840				
		40FC885A				
	0005 0005	40FF8852				
		40E0885A				
		5700002				
	0008 0008	48000003				
		73C001FF		LI	FP12,X'01FF'	ARRAY 1 HORD 255
		47C088A5		LCH	(0,27),(54,27)	TO
		40728883				
		65C2A0D3				
		73C000FF		LI	FP12,X'00FF'	ARRAY O NORD 255
		400088A1		SCH	(0,27),(54,27)	ARRAT & HORU 255
	00D0 00D0	4FC1A007				
	0001 0001	40008841				
		40F8885A				
		40FE8852				
		40E0885A				
		48000002				
		4500001				
		40F8885A				
	00D9 00D9					
		40E0865A				
		5700002				
		08000003				

000PX

00004			V04 00 24 HH	00 21 · 0E ·	11 DACE 00000 V
ODDPX				SET	11 PAGE 00009 V M
· 1			4000BBA1	361	1
-	UUDE	OUDE	08000003		
2			;	C1 540 5	7710 / 41 741 700
3			;		IELD (81,32) FOR
4			,	USE BT	BUFFER FIELDS
5			;		
			74200000	LI	CH,0
			72000000	LI	CL,0
8			33C01F70	SC	(0,32),(81,32)
			3F1F00E4		
			484087A1		
	00E4	00E4	13740003		
9			;		
10			;	CHECK H	ODE OF OPERATION
11			· · · · · · · · · · · · · · · · · · ·		
			32800001	LI	DP, MODE
	00E6	00E6	2951012F	BNZ,DP	METH2
14			;		
15			;	AUU 8 N	EIGHBORS AND STORE IN SUMBUF(81,12)
16			;		
17			4000BBA1	SET	M
			48000003		
18			75E0085C	ADF	(0,9),(81,12),(81,12) ADD PX2
			73C0085C		
			3720080B		
			2000000		
19			75E0085C	ADF	(18,9),(81,12),(81,12) ADD PX8
			73C01A5C		
			37200B0B		
			2000000		
20			75E0085C	ADF	(27,9),(81,12),(81,12) ADD PX1
			73C0235C		
			37200B0B		
			2000000		
21			75E0085C	ADF	(36,9),(81,12),(81,12) ADD PX4
			73C02C5C		
			3720080B		
			2000000		
22			75E0085C	ADF	(45,9),(81,12),(81,12) ADD PX7
			73C0355C		
			37200B0B		
			2000000		
23			75E0085C	ADF	(54,9),(81,12),(81,12) ADD PX3
			73C03E5C		
			37200B0B		
			2000000		
24			75E0085C	ADF	(63,9),(81,12),(81,12) ADD PX6
			73C0475C		
			37200B0B		
			2000000		
25			75E0085C	ADF	(72,9),(81,12),(81,12) ADD PX9
			73C0505C		
			37200B0B		
	0108	0108	2000000		

ļ

31H	NB	i	APPLE	V04-00 2	4-JUL-80	21:47:	54 PAGE 00010 V			
	1			,	i	-				
	23				5					
	4				;					
	5				3					
	6				3					
	7				3		FLO(115,16) FOR THOSE NE	IGHBORS THAT		
	8				3	ARE DIS	SINILAR.			
	•	0059	0059	74200001	,	LI	CH,1	ADD 1		
				72000019		ū	CL, THRES	THRESHOLD		
				4000BBA1		SET	7			
				48000003						
	13			75E00808		38F	(0,9),(9,9),(93,9)	PX2-PX5		
				73001165						
				37200808						
د	14			20210207		BALIRE	LIMITS			
. *				75E00850		ADF	(0,9),(61,12),(81,12)	ADD TO SUMBUF		
		00F3	00F3	73000850						
				37200606						
	• •			2000000						
	10			75E0046/ 73C00F6/	-	ADC	(102,5),(11,5),(102,5)	INCK CNIBUP		
				37200404						
				2000000						
	17			75E00174		ADC	(115,2),(14,2),(115,2)	SET SIMFLG		
				73C00F74						
				37200101						
	••			2000000		SET	ń			
	10			400088A3 48000003		361	n			
	19			7520081/		587	(18,9),(9,9),(93,9)	PX8-PX5		
				73001161						
				37200808						
				2000000						
				20210207		BAL,R2 ADF	limits (18,9),(81,12),(81,12)			
	£4			73C01A50		AUT	(10) 1) (01) 16 //(01) 26 /	AUU IV SUNDUR		
				37200805						
		0108	0108	20000000	1					
	22			7520046/	-	ADC	(102,5),(11,5),(102,5)	INCR CNTBUF		
				73C00F6/						
				37200404						
	9 2			75200176		ADC	(117,2).(14.2).(117.2)	SET SIMPLE		
				73C00F76						
				37200101						
				2000000			-			
	24			4000BBA1		SET	н			
				48000003			(47.6) (6.6) (61.6)	DV1-OVE		
	# D			75200823 73C01165		98F	{27,9},(9,9),(93,9)	PX1-PX5		
				37200808						
				2000000						
	26	0117	0117	20210207	,	BAL,RE	LIMITS			

C-10

SZHN

,

APPLE V04-00 24-JUL-80 21:47:54 PAGE 00010 V

And a second sec

Statistics.

00002K APPER 004-00 24-0021:05-11 PAGE 00011 V 1 ;

12345678				, . , . , . , . , .	DIFFERIN THE THRN ADD THOS	SE NEIGHBOR S TOGETHER TH An the threshold and sto	BY MORE THAN CNTBUF(102,51, AT DIFFER BY
9	012F	012F	74200001	METH2	LI	CH,1	ADD 1
			72000019		LI	CL, THRES	THRESHOLD
11	0131	0131	40008BA1		SET	M	
	0132	0132	48000003				
12	0133	0133	75E00808		SBF	(0,9),(9,9),(93,9)	PX2-PX5
	0134	0134	73001165				
	0135	0135	37200808				
	0136	0136	2000000				
13	0137	0137	2C21024D		BAL,R2	LIMITS	
14	0138	0138	75E0085C		ADF	(0,9),(81,12),(81,12)	ADD TO SUMBUF
	0139	0139	73C0085C				
	013A	013A	37200B0B				
	013B	013B	2000000				
15	013C	013C	75E0046A		ADC	(102,5),(11,5),(102,5)	INCR CHIBUF
	0130	013D	73C00F6A				
	013E	013E	37200404				
	013F	013F	2000000				
16	0140	0140	40008BA1		SET	M	
	0141	0141	48000003				
17	0142	0142	75E0081A		SBF	(18,9),(9,9),(93,9)	PX8-PX5
	0143	0143	73C01165				
	0144	0144	37200808				
	0145	0145	2000000				
18	0146	0146	2C21024D		BAL,R2	LIMITS	
19	0147	0147	75E0085C		ADF	(18,9),(81,12),(81,12)	ADD TO SUMBUR
	0148	0148	73C01A5C				
	0149	0149	37200B0B				
			2000000				
20	014B	014 B	75E0046A		ADC	(102,5),(11,5),(102,5)	INCR CNTBUF
	014C	014C	73C00F6A				
			37200404				
			2000000				
21			4000BBA1		SET	M	
			48000003				
22			75E00823		SBF	(27,9),(9,9),(93,9)	PX1-PX5
			73C01165				
			37200808				
			2000000				
			2C21024D		BAL,R2	LIMITS	
24			75E0085C		ADF	(27,9),(81,12),(81,12)	ADD TO SUMEUF
			73C0235C				
			37200B0B				
			2000000				
25			75E0046A		ADC	(102,5),(11,5),(102,5)	INCR CNIBUE
			73C00F6A				
			37200404				
			2000000				
26			4000BBA1		SET	M	
	0155	0125	08000003				

ODDPX			V04-00 24-JUL-80			
1			75E0082C	58F	(36,9),(9,9),(93,9)	PX4-PX5
			73C01165			
			37200808			
			2000000			
			2C21024D	BAL,R2	LIMITS	
3			75E0085C	ADF	(36,9),(81,12),(81,12)	ADD TO SUMBUF
			7302050			
			37200B0B			
			2000000			
4			75E0046A	ADÇ	(102,5),(11,5),(102,5)	INCR CNTBUF
			73C00F6A			
			37200404			
_			2000000			
5				SET	M	
			48000003			
6			75800835	SBF	(45,9),(9,9),(93,9)	PX7-PX5
			73C01165			
			37200808			
			2000000			
-			2C21024D	BAL,R2	LIMITS	
8			75E0085C	ADF	(45,9),(81,12),(81,12)	ADD TO SUMBUF
		_	73C0355C			•
			37200B0B			
			2000000			
9		-	75E0046A	ADC	(102,5),(11,5),(102,5)	INCR CNTBUF
			73C00F6A			
	017A 01	7A	37200404			
	017B 01	7B	2000000			
10	017B 01 017C 01	7B 7C	2C000000 4000BBA1	SET	n	
	017B 01 017C 01 017D 01	78 7C 70	2C000000 4000BBA1 48000003	SET	п	
	017B 01 017C 01 017D 01	78 7C 70	2C000000 4000BBA1	SET SBF	M (54,9),(9,9),(93,9)	PX3-PX5
	017B 01 017C 01 017D 01 017E 01	78 7C 70 7E	2C000000 4000BBA1 48000003			PX3-PX5
	017B 01 017C 01 017C 01 017D 01 017E 01 017F 01	78 7C 70 7E 7F	2C000000 4000BBA1 48000003 75E0083E			PX3-PX5
	017B 01 017C 01 017C 01 017D 01 017E 01 017F 01 0180 01	7B 7C 7D 7E 7F 80	2C000000 4000BBA1 48000003 75E0083E 73C01165			PX3-PX5
11	017B 01 017C 01 017C 01 017E 01 017F 01 0180 01 0181 01	7B 7C 7D 7E 7F 80 81	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808			PX3-PX5
11	017B 01 017C 01 017C 01 017E 01 017F 01 0180 01 0181 01 0182 01	7B 7C 7D 7E 7F 80 81 82	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000	SBF	(54,9),(9,9),(93,9)	
11	0178 01 017C 01 017C 01 017E 01 017F 01 0180 01 0181 01 0182 01 0183 01	7B 7C 7D 7E 7F 80 81 82 83	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D	SBF BAL,R2	(54,9),(9,9),(93,9) LIMITS	
11	0178 01 017C 01 017C 01 017E 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01	7B 7C 7D 7E 7F 81 82 83 84	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C	SBF BAL,R2	(54,9),(9,9),(93,9) LIMITS	
11	0178 01 017C 01 017C 01 017E 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01	7B 7C 7D 7E 7F 80 81 82 83 84 85	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C	SBF BAL,R2	(54,9),(9,9),(93,9) LIMITS	
11 12 13	0178 01 017C 01 017C 01 017E 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01	78 70 78 70 78 81 83 84 85 86	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B0B	SBF BAL,R2	(54,9),(9,9),(93,9) LIMITS	ADD TO SUMBUF
11 12 13	0178 01 017C 01 017C 01 017T 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01 0186 01 0187 01	78 7C 7E 7F 80 81 83 84 85 86 87	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B0B 2C000000	SBF BAL,R2 ADF	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12)	ADD TO SUMBUF
11 12 13	0178 01 017C 01 017C 01 017F 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01 0185 01 0186 01	7B 7C 7D 7F 80 82 83 84 85 86 88 88 88 88 88	2C000000 4000BBA1 4800003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B08 2C000000 75E0046A	SBF BAL,R2 ADF	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12)	ADD TO SUMBUF
11 12 13	0178 01 017C 01 017C 01 017E 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01 0186 01 0188 01 0189 01	7B 7C 7E 7F 80 82 84 86 88 86 88 88 88 88 88 88 88 88 88 88	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B08 2C000000 75E0046A 73C00F6A	SBF BAL,R2 ADF	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12)	ADD TO SUMBUF
11 12 13 14	0178 01 017C 01 017C 01 017F 01 017F 01 0180 01 0181 01 0182 01 0183 01 0185 01 0186 01 0186 01 0187 01 0188 01 0184 01	78 70 77 77 88 88 88 88 88 88 88 88 88 88 88	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200808 2C000000 75E0046A 73C00F6A 37200404	SBF BAL,R2 ADF	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12)	ADD TO SUMBUF
11 12 13 14	0178 01 017C 01 017C 01 017F 01 017F 01 0180 01 0181 01 0182 01 0183 01 0185 01 0185 01 0186 01 0187 01 0188 01 0184 01 0188 C1	7B 7C 7E 7F 88 88 88 88 88 88 88 88 88 88 88 88 88	2C000000 4000BA1 4800003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B08 2C000000 75E0046A 73C00F6A 37200404 2C000000	SBF BAL,R2 ADF ADC	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5)	ADD TO SUMBUF
11 12 13 14	0178 01 017C 01 017C 01 017T 01 017F 01 0180 01 0181 01 0182 01 0183 01 0183 01 0186 01 0186 01 0188 01 0188 01 0188 01 0188 01 0188 01	7B 7C 7E 7F 80 82 88 88 88 88 88 88 88 88 88 88 88 88	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B0B 2C000000 75E0046A 37200404 2C000000 4000BBA1	SBF BAL,R2 ADF ADC	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5)	ADD TO SUMBUF
11 12 13 14	0178 01 017C 01 017C 01 017F 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01 0188 01 0188 01 0189 01 0184 01 0180 01	7B 7C 7E 7F 80 82 83 88 88 88 88 88 88 88 88 88 88 88 88	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B0B 2C000000 75E0046A 73C00F6A 37200404 2C000000 4000BBA1 48000003	SBF BAL,R2 ADF ADC SET	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5) M	ADD TO SUMBUF INCR CNTBUF
11 12 13 14	0178 01 017C 01 017C 01 017F 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01 0186 01 0187 01 0188 01 0188 01 0188 01 0180 01 0180 01	77777888888888888888888888888888888888	2C000000 4000BBA1 4800003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B0B 2C000000 75E0046A 73C00F6A 37200404 2C000000 4000BBA1 48000003 75E00847	SBF BAL,R2 ADF ADC SET	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5) M	ADD TO SUMBUF INCR CNTBUF
11 12 13 14	0178 01 017C 01 017C 01 017F 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01 0186 01 0188 01 0188 01 0188 01 018C 01 018E 01 018F 01	77777888888888888888888888888888888888	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B0B 2C000000 75E0046A 73C00F6A 37200404 2C000000 4000BBA1 48000003 75E00847 73C01165	SBF BAL,R2 ADF ADC SET	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5) M	ADD TO SUMBUF INCR CNTBUF
11 12 13 14 15 16	0178 01 017C 01 017C 01 017F 01 018C 01 018C 01 0182 01 0182 01 0183 01 0185 01 0185 01 0186 01 0187 01 0188 01 0188 01 0188 01 0188 01 0180 01 0180 01 0185 01 0180 01 0185 01	780123456789488888888888888888888888888888888888	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B08 2C000000 75E0046A 73C00F6A 37200404 2C000000 4000BBA1 48000003 75E00847 73C01165 37200808	SBF BAL,R2 ADF ADC SET	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5) M	ADD TO SUMBUF INCR CNTBUF
11 12 13 14 15 16	0178 01 017C 01 017C 01 017C 01 017F 01 0180 01 0181 01 0182 01 0183 01 0183 01 0185 01 0186 01 0188 01 0188 01 0188 01 0188 01 0188 01 0180 01 0180 01 0185 01 0186 01 0186 01 0187 01	780123456789488888888888888888888888888888888888	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B0B 2C000000 75E0046A 37200404 2C000000 4000BBA1 48000003 75E00847 73C01165 37200808 2C000000	SBF BAL,R2 ADF ADC SET SBF	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5) M (63,9),(9,9),(93,9)	ADD TO SUMBUF INCR CNTBUF PX6-PX5
11 12 13 14 15 16	0178 01 017C 01 017C 01 017C 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01 0186 01 0188 01 0188 01 0188 01 0188 01 0180 01 0180 01 0180 01 0185 01 0185 01 0185 01 0187 01 0191 01	7801234567894800000000000000000000000000000000000	2C000000 4000BBA1 48000003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B0B 2C000000 75E0046A 73C00F6A 37200404 2C000000 4000BBA1 48000003 75E00847 73C01165 37200808 2C000000 2C21024D	SBF BAL,R2 ADF ADC SET SBF BAL,R2	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5) M (63,9),(9,9),(93,9) LIMITS	ADD TO SUMBUF INCR CNTBUF PX6-PX5
11 12 13 14 15 16	0178 01 017C 01 017C 01 017F 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01 0186 01 0187 01 0188 01 0188 01 0188 01 0180 01 0180 01 0185 01 0185 01 0185 01 0185 01 0185 01 0190 01 0192 01 0193 01	77777888888888888888888888899999	2C000000 4000BA1 4800003 75E0083E 73C01165 37200808 2C000000 2C210240 75E0085C 73C03E5C 37200B0B 2C000000 75E0046A 73C00F6A 37200404 2C000000 4000BBA1 4800003 75E00847 73C01165 37200808 2C000000 2C210240 75E0085C	SBF BAL,R2 ADF ADC SET SBF BAL,R2	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5) M (63,9),(9,9),(93,9) LIMITS	ADD TO SUMBUF INCR CNTBUF PX6-PX5
11 12 13 14 15 16	0178 01 017C 01 017C 01 017F 01 017F 01 0180 01 0181 01 0182 01 0183 01 0184 01 0185 01 0186 01 0187 01 0188 01 0188 01 0188 01 0188 01 0188 01 0188 01 0188 01 0186 01 0187 01 0187 01 0187 01 0191 01 0192 01 0194 01	77777888888888888888888899999999999999	2C000000 4000BA1 4800003 75E0083E 73C01165 37200808 2C000000 2C21024D 75E0085C 73C03E5C 37200B08 2C000000 75E0046A 73C00F6A 37200404 2C000000 4000BA1 48000003 75E00847 73C01165 37200808 2C000000 2C21024D 75E0085C 73C0475C	SBF BAL,R2 ADF ADC SET SBF BAL,R2	(54,9),(9,9),(93,9) LIMITS (54,9),(81,12),(81,12) (102,5),(11,5),(102,5) M (63,9),(9,9),(93,9) LIMITS	ADD TO SUMBUF INCR CNTBUF PX6-PX5

.

C-12

	R CNTBUF
1 0196 0196 75E0046A ADC (102,5),(11,5),(102,5) INCF	
0197 0197 73C00F6A	
0198 0198 37200404	
0199 0199 2C000000	
2 019A 019A 4000BBA1 SET M	
019B 019B 48000003	
3 019C 019C 75E00850 SBF (72,9),(9,9),(93,9) PX9-	-PX5
0190 0190 73C01165	
019E 019E 37200808	
019F 019F 2C000000	
4 01A0 01A0 2C21024D BAL,R2 LIMITS	
5 01A1 01A1 75E0085C ADF (72,9),(81,12),(81,12) ADD	TO SUMBUF
01A2 01A2 73C0505C	
01A3 01A3 37200B0B	
01A4 01A4 2000000	
6 01A5 01A5 75E0046A ADC (102,5),(11,5),(102,5) INCR	R CNTBUF
01A6 01A6 73C00F6A	
01A7 01A7 37200404	
01A8 01A8 2C000000	

ODDPX	APPL	E V04-00 24-JUL-	-80 21:05	11 PAGE 00014 V			
1		i					
23		*	; IF ENOUGH PIXELS DIFFERED BY MORE THEN THE ; THRESHOLD REPLACE CENTER PIXEL WITH THE				
4		,		E OF THOSE PIXELS DIFFERING.			
5		;					
-	01A9 01A	9 4000BBA1	SET	м			
-	01AA 01A	A 48000003					
7	01AB 01A	B 74200003	LI	CH,NON NO. OF NEIGHBORS			
8	01AC 01A	C 40007741	CLR	Y			
9	01AD 01A	D 77906A0F	GEC	(102,5),(11,5)			
	01AE 01A	E 03848845					
	01AF 01A	F 3E020180					
	0180 018	0 03842945					
	0181 018	1 43801645					
	01B2 01B	2 40002241					
10	01B3 01B	3 48000002	L	M,Y			
11	01B4 01B4	4 37905051	DVF	(81,12),(102,5),(79,14) AVERAGE			
	0185 018	5 030088A5					
	01B6 01B	6 3F0001B8					
		7 08800001					
		8 13A40003					
		9 75E00 350					
		A 73C04F66					
		B 77200855					
		C 34A06A04					
		D 2C000000					
		E 4A4F0001					
		F 424F4445					
		0 524F0002					
12		1 37907257	MVF	(80,8),(107,8) AVERAGE TO OUTBUF			
		2 3F0701C5					
		3 433488A5					
		4 4B800001					
		5 13A40003					
		6 40008841	L	Y,M			
14		7 400044A2	LN	M,Y			
		8 48000003					
15		9 37907211	MVF	(10,8),(107,8) CENTER PX TO OUTBUF			
		A 3F0701CD					
		B 43348885					
		C 48800001					
	ATCH AICI	D 13A40003					

1

1		104-39		21.05	11 PAGE 00015 V	
1			;			
2			;	MOVE F	ERST PIKEL AND L	AST PIXEL
3			;	UNALTER	RED TO OUTBUF(10	7,8)
4			;			
5 01CE	01CE	7300000) LN	LI	FP12.0	ARRAY O WORD O
6 01CF	01CF	47C088A5	5	LCM	(0,8),(10,8)	ARRAI U RORD U
0100	0100	401E8888		20.1	(0,0,,(10,0)	
10101	0101	40188888	, ,			
		65C0803E				
/ 0105	0105	400088A1	•	SCW	(0,8),(107,8)	FIRST PX OF LINE
		4FC3AB97				
		42608840				
0106	0106	40FC885A	•			
0107	0107	40FF8852				
Ú1D8	01D8	40F0885A				
		5700002				
		48000003				
		73C001FF				
				LI	FP12,X'01FF'	APRAY I WORD 255
		47C088A5		LCM	(0,8),(10,8)	
		401E88BB				
		401885BB				
01DF	01DF	65C08038				
10 01E0	0160	400088A1		SCW	(0.8).(107.8)	LAST PX OF LINE
01E1	01E1	4FC3AB97				CASE PA OF LINE
		42608840				
		40FC885A				
		40FF8852				
		40F0885A				
		5700002				
0157 /	1167	A0AAAA4				
	1761	08000003				
11	161	00000005	;			
	,16,	08000003	;	MOVE PR	OCESSED LINE TO	
11	,,,,	08000005	;;	MOVE PR	OCESSED LINE TO	OBUFF WITH
11 12	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	08000003	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	MOVE PR	OCESSED LINE TO WAP (1,2,3,4 TO	0BUFF WITH 4,3,2,1)
11 12 13 14			;;	PIXEL S	WAP (1,2,3,4 TO	4,3,2,1)
11 12 13 14 15 01E8 (01E8	3300000	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL S	WAP (1,2,3,4 TO FP12,0	OBUFF WITH 4,3,2,1) Array Word Fointer
11 12 13 14 15 01E8 (16 01E9 ()1E8)1E9	33C00000 32810610	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL S	WAP (1,2,3,4 TO FP12,0 DP,080P	4,3,2,1)
11 12 13 14 15 01E8 (16 01E9 (17 01EA ()1E8)1E9)1EA	33C00000 32810610 34810612	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LR	WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF	4,3,2,1)
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB ()1E8)1E9)1EA)1EB	33C00000 32810610 34810612 3F7F01FF	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL S	WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF	4,3,2,1) Array Word Fointer
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (19 01EC (01E8 01E9 01EA 01EB 01EC	33C00000 32810610 34810612 3F7F01FF 47C088A5	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LR	WAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (19 01EC (01E8 01E9 01EA 01EB 01EC	33C00000 32810610 34810612 3F7F01FF	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LR LOOP,SP	WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (19 01EC (01ED ()1E8)1E9)1EA)1EB)1EC)1ED	33C00000 32810610 34810612 3F7F01FF 47C088A5	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LR LOOP,SP	WAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (0 01EC (0 01EE (01E8 01E9 01EA 01EB 01EC 01ED 01EE	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 401C88B3	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LR LOOP,SP	WAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF
11 12 13 14 15 01E8 0 16 01E9 0 17 01EA 0 18 01EB 0 01E0 0 01EC 0 01EE 0	01E8 01E9 01EA 01EB 01EC 01EC 01EE	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 401F88B3 25C378FB	7 7 7 7	PIXEL SI LI LR LR LOOP,SP LCM	WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF LNOUT (24,8),(107,8)	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF LOAD C REG WITH PX
11 12 13 14 15 01E8 0 16 01E9 0 17 01EA 0 18 01EB 0 01EC 0 01EC 0 01EF 0 20 01F0 0)1E8)1E9)1EA)1EB)1EC)1EC)1EC)1EF)1EF	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 401C88B3 25C378FB 01E00001	; ; ; ;	PIXEL SI LI LR LOOP,SP LCM INCR	WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF LNOUT (24,8),(107,8) FP12	4,3,2,1) ARRAY WORD POINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD
11 12 13 14 15 01E8 0 16 01E9 0 17 01EA 0 18 01EB 0 01E0 0 01EC 0 01EF 0 20 01F0 0 21 01F1 0)1E8)1E9)1E8)1E0)1E0)1E0)1E0)1E5)1F0 (1F1	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 401F88B3 25C378FB 01E0000 01E00004 47C088A5	; ; ; ;	PIXEL SI LI LR LR LOOP,SP LCM	WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF LNOUT (24,8),(107,8)	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD
11 12 13 14 15 01E8 (16 01E9 (17 01EA (17 01EA (17 01EA (17 01EA (17 01EA (01EC (01EC (01EC (01EC (01EC (01EF (01F1 (01F2	01E8 01E9 01EA 01EB 01EC 01EC 01EC 01EF 01F1 01F1	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 401C88B3 25C378FB 01E00001 47C088B3 401F88B3	; ; ; ;	PIXEL SI LI LR LOOP,SP LCM INCR	WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF LNOUT (24,8),(107,8) FP12	4,3,2,1) ARRAY WORD POINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (01EC (01EC (01EF (20 01F0 (01F1 (01F2 (01F3 ())))))))))))))))))))))))))))))))))))	01E8 01E9 01EA 01EB 01EC 01EC 01EC 01EF 01F1 01F1 01F2 01F3 01F3	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 401C88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350B8	; ; ; ;	PIXEL SI LI LR LOOP,SP LCM INCR LCM	<pre>WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8)</pre>	4,3,2,1) ARRAY WORD POINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD
11 12 13 14 15 01E8 0 16 01E9 0 17 01EA 0 18 01EB 0 01EC 0 01EC 0 01EF 0 20 01F0 0 21 01F1 0 01F2 0 01F3 0 22 01F4 0	01E8 01E9 01E8 01E8 01E8 01E8 01E8 01E8 01F1 01F1 01F2 01F3 01F4	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350BB	; ; ; ;	PIXEL SI LI LR LOOP,SP LCM INCR	WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF LNOUT (24,8),(107,8) FP12	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PY
11 12 13 14 15 01E8 0 16 01E9 0 17 01EA 0 18 01EB 0 01EC 0 01EC 0 01EF 0 20 01F0 0 21 01F1 0 01F2 0 01F3 0 22 01F4 0 23 01F5 0	01E8 01E9 01E8 01E8 01E8 01E8 01E8 01F1 01F1 01F2 01F3 01F4 01F3 01F4 01F5	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350BB 25C350BB 401F88B3 25C350BB 401F88B3	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LOOP,SP LCM INCR LCM	<pre>WAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12</pre>	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD NEXT WORD
11 12 13 14 15 01E8 0 16 01E9 0 17 01EA 0 18 01EB 0 01EC 0 01EC 0 01EF 0 01F3 0 01F3 0 01F3 0 22 01F4 0 23 01F5 0 01F6 0	01E8 01E9 01EA 01EB 01EC 01EC 01EC 01EF 01F4 01F4 01F4 01F5 01F4 01F5 01F5 01F5 01F5 01F5 01F5 01F5 01F5	33C00000 32810610 34610612 3F7F01FF 47C088A5 401C88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350B8 01E00001 47C088A5 401F88B3	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LR LCOP,SP LCM INCR LCM	<pre>WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8)</pre>	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PY
11 12 13 14 15 01E8 0 16 01E9 0 17 01EA 0 18 01EB 0 01EC 0 01EC 0 01EF 0 01F3 0 01F3 0 01F3 0 22 01F4 0 23 01F5 0 01F6 0	01E8 01E9 01EA 01EB 01EC 01EC 01EC 01EF 01F4 01F4 01F4 01F5 01F4 01F5 01F5 01F5 01F5 01F5 01F5 01F5 01F5	33C00000 32810610 34610612 3F7F01FF 47C088A5 401C88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350B8 01E00001 47C088A5 401F88B3	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LR LCOP,SP LCM INCR LCM	<pre>WAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12</pre>	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD NEXT WORD
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (01EC (01EC (01EC (01EF (01F3 (01F3 (21 01F4 (01F3 (01F3 (01F5 (01F6 (01F7 (01E8 01E7 01E8 01E8 01E8 01E8 01E8 01E7 01F4 01F4 01F5 01F4 01F5 01F4 01F5 01F5 01F5 01F5 01F5 01F5 01F5 01F5	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350BB 01E00001 47C088A5 401F88B8 401F88B8	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LR LCOP,SP LCM INCR LCM	<pre>WAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12</pre>	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD NEXT WORD
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (01EC (01EC (01EF (01EF (01F1 (01F3 (22 01F4 (23 01F5 (01F6 (01F7 (01F8	01E8 01E9 01E8 01E8 01E8 01E8 01E8 01F1 01F1 01F1 01F1 01F1 01F5 01F5 01F5	33C00000 32810610 34810612 3F7F01FF 47C08845 401F8883 401F8883 25C378FB 01E00001 47C08845 401F8888 01E00001 47C08845 401F8888 401F8888 25C3487B	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LOOP,SP LCM INCR LCM INCR LCM	<pre>WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12 (8,8),(107,8)</pre>	4,3,2,1) ARRAY WORD FDINIER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PY NEXT WORD LOAD C REG WITH PX
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01E8 (01E0 (01EC (01EC (01EF (01E7 (01F1 (01F2 (01F3 (22 01F4 (23 01F5 (01F6 (01F7 (01F8 (01F1	0168 0169 0168 0160 0160 0160 0160 0167 0167 0167 0167	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350B8 01E00001 47C088A5 401C88B8 401C88B8 25C3A87B 25C3A87B	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LOOP,SP LCM INCR LCM INCR LCM	<pre>MAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12 (8,8),(107,8) FP12</pre>	4,3,2,1) ARRAY WORD POINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PY NEXT WORD LOAD C REG WITH PX
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (01EC (01EC (01EC (01EF (01F7 (01F3 (01F7 (01F6 (01F7 (01F8 (0)	0158 0159 0150 0150 0150 0157 0157 0157 0157 0157	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350BB 01E00001 47C088A5 401F88BB 25C3A87B 25C3A87B 01E00001	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LOOP,SP LCM INCR LCM INCR LCM	<pre>WAP (1,2,3,4 TO FP12,0 DP,0BDP BL,0BEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12 (8,8),(107,8)</pre>	4,3,2,1) ARRAY WORD FDINIER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PY NEXT WORD LOAD C REG WITH PX
11 12 13 14 15 01E8 0 16 01E9 0 17 01EA 0 18 01EB 0 01EC 0 01EC 0 01EF 0 01F2 0 01F3 0 21 01F1 0 01F3 0 23 01F5 0 01F8 0 01F8 0 24 01F9 0 25 01FA 0 01FB 0	0168 0169 0168 0160 0160 0160 0167 0167 0167 0167 0167	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C3508B 25C3508B 401F88B8 401F88B8 401F88B3 401F88B3	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LOOP,SP LCM INCR LCM INCR LCM	<pre>MAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12 (8,8),(107,8) FP12</pre>	4,3,2,1) ARRAY WORD POINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PY NEXT WORD LOAD C REG WITH PX
11 12 13 14 15 01E8 (16 01E9 (17 01EA (01E0 (01E0 (01EC (01EC (01EC (01E7 (01F2 (01F3 (22 01F4 (01F3 (01F5 (01F6 (01F7 (01F8 (01F7 (0)	D1E8 D1E9 D1EA D1EB D1EC D1EC D1EC D1EC D1EC D1EC D1EC D1EC	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350BB 01E00001 47C088A5 401F88B8 25C3A87B 01E08001 47C088A5 401F88B8 301C88B3	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LOOP,SP LCM INCR LCM INCR LCM	<pre>MAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12 (8,8),(107,8) FP12</pre>	4,3,2,1) ARRAY WORD POINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PY NEXT WORD LOAD C REG WITH PX
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (01EC (01EC (01EF (01EF (01F3 (21 01F1 (01F3 (22 01F4 (01F3 (01F5 (01F5 (01F5 (01F5 (01F8 (01FB (01FB (01FC (01F0	0168 0169 0164 0166 0166 0166 0167 1173 1174 1175 1174 1175 1174 1175 1174 1175 1174 1175 1174 1175 1176 1176 1176 1176	33C00000 32810610 34610612 3F7F01FF 47C0885 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C350B8 01E00001 47C088A5 401F88B8 25C3A87B 01E00001 47C088A5 401F88B3 401F88B3 401C88B3 401C88B3	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PIXEL SI LI LR LOOP, SP LCM INCR LCM INCR LCM	<pre>MAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12 (8,8),(107,8) FP12</pre>	4,3,2,1) ARRAY WORD POINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PY NEXT WORD LOAD C REG WITH PX
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01E8 (01E0 (01EC (01EC (01EC (01EF (01F1 (01F3 (01F5 (01F3 (01F5 (01F3 (01F5 (0)	0168 0169 0164 0166 0166 0166 0167 0167 0167 0167 0167	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C3508B 01E00001 47C088A5 401F88B8 901C88B8 901C88B8 901C88B8 901C88B3 901C88B3 901C88B3 901C88B3 901C88B3 901C88B3	, , , ,	PIXEL SI LI LR LOOP,SP LCM INCR LCM INCR LCM	<pre>MAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12 (8,8),(107,8) FP12</pre>	4,3,2,1) ARRAY WORD POINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PY NEXT WORD LOAD C REG WITH PX
11 12 13 14 15 01E8 (16 01E9 (17 01EA (18 01EB (01EC (01EC (01EF (01EF (01F3 (21 01F1 (01F3 (22 01F4 (01F3 (01F5 (01F5 (01F5 (01F5 (01F8 (01FB (01FB (01FC (01F0	0168 0169 0164 0166 0166 0166 0167 0167 0167 0167 0167	33C00000 32810610 34810612 3F7F01FF 47C088A5 401F88B3 25C378FB 01E00001 47C088A5 401F88B3 25C3508B 01E00001 47C088A5 401F88B8 901C88B8 901C88B8 901C88B8 901C88B3 901C88B3 901C88B3 901C88B3 901C88B3 901C88B3	, , , ,	PIXEL SI LI LR LOOP,SP LCM INCR LCM INCR LCM INCR LCM	<pre>MAP (1,2,3,4 TO FP12,0 DP,OBDP BL,OBEF LNOUT (24,8),(107,8) FP12 (16,8),(107,8) FP12 (8,8),(107,8) FP12 (0,8),(107,8)</pre>	4,3,2,1) ARRAY WORD FOINTER MOVE LINE TO OBUFF LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PX NEXT WORD LOAD C REG WITH PX

.

CODPX APPLE V0+-00 24-JUL-80 21:05:11 PAGE 00015 V

000	PX		PPLE	V04-00 24	-JUL-80	21:05:1	1 PAGE 00016 V	
- W				30810610			DP,OBDP	
щ.				30810612			BL,OBEF	
M	-	0101	0201	30010010	•	•	00,000	
	3					SUTET TU	O IMAGE LINES OV	FR & FIELD IN
	4				!	JULL ADDA	YS TO PREPARE FO	A NEW LINE.
	5				•	THE ARRA	ITS TO PREPARE FO	R A NEW LINE:
	6				,			
	7			4000BBA1		SET	н	
				48000003				2ND FIELD TO 1ST
	8			37900811		MVF	(9,9),(0,9)	ZND FIELD TO IST
				3F080208				
		0206	0206	433488A5				
				48800001				
		0208	0208	13440003				
	9	0209	0209	3790111A		MVF	(18,9),(9,9)	3RD FIELD TO 2ND
		020A	020A	3F08020D				
		020B	020B	433488A5				
				48800001				
				13A40003				
	10	0100		23.00000	:			
	11				-	IF OBUER	F IS FULL OUTPUT	TO COMTAL
	12				:			
		0005	0205	34810612	,	LR	BL, OBEF	IS OBUFF FULL?
						BNZ,BL	OBNF	IF NOT CHECK IBUFF
			0206	2911021F		TRAN	TRANI	IF SO, OUTPUT
	15			~~~~~		TRAN	TRAIL	11 507 001101
				72800000				
				34A00016				
			0212	30C18010		******		
	17					TOMATI	LINKWOI	
				7280000 0				
		0214	0214	74A00000				
				3720000 0				
		0216	0216	30C18010				
	18	0217	0217	36810001		LR		UPDATE TRAN OUT
	19	0218	0218	3E1F0219		RPT,LOB		
	20	0219	0219	28140001		INCR	DP	
	21	021A	021A	30810001		SR	(BL,DP),TRAN1+1	
	22	0218	021B	32800000		LI	DP,0	RE-INITIALIZE
M				30810610		SR	DP,0BDP	OBUFF DATA POINTER
				34A01000		LI	BL, MXOBDP	AND
м				30810612		SR	BL, OBEF	OBUFF EMPTY FLAG
	26		VLAL		:			
					;	TE TRUE	F IS NOT EMPTY G	ET NEXT LINE
	27				?			
	28			3/910417		LR	BL, IBEF	IS IBUFF EMPTY?
				34810613	ODM	BNZ,BL	NXLINE	IF NOT, NEXT LINE
	30	0220	0220	2911007E		UNZ;DL	11/11/10	

00	UFA		AFFUL	104.00 1			11 7 402 00017 7	
	1				;			
	2				;	IF ENTI	RE IMAGE HAS NOT	BEEN INPUT
	3				;	MOVE MO.	RE DATA INTO IBU	FF
	4				:			
		0221	0221	34810614	•	LR	BL,LIF	HAS ENTIRE IMAGE
				01030001		DECR	BL	BEEN INPUT
М	7	0223	0223	30810614		SR	BL,LIF	
	8	0224	0224	29010231		BZ,BL	DONE	IF SO, GO TO DONE
	9						TRAN2	IF NOT, INPUT
		0225	0225	72800000				
		-						
				34A00016				
		0227	0227	30C18010				
	11					IOWAIT	LINKWD2	MORE IMAGE
		0228	0228	72800000				
				74A00000				
				37200000				
				30C18010				
	12	022C	022C	32800000		LI	0P,0	RE-INITIALIZE
W	13	022D	022D	30810611		SR	DP,IBDP	IBUFF DATA POINTER
				34A01000		LI		AND
М				30810613		SR	BL, IBEF	IBUFF EMPTY FLAG
14								
		0230	0230	2801007E		В	NXLINE	PROCESS NEXT LINE
	17				;			
	18				;	MOVE LA	ST LINE TO OBUFF	AND
	19				;	OUTPUT	OBUFF TO COMTAL	
	20				÷			
				7575075	•	1000 60		MOVE I THE TO OBLIEF
				3F7F023E	DUNE	LOOP,SP		MOVE LINE TO OBUFF
				32810611		LR	DP,IBDP	
	23	0233	0233	3604A000		LR	C,IBUFF(DP),2	LOAD 4 PX IN C REG
W	24	0234	0234	30810611		SR	0P, 180P	
				400077A1		CLR	x	PIXEL SWAP
				420099A0		SC	x(0)	1,2,3,4 TO 4,3,2,1
								1,2,3,4 (0 4,3,2,1
	27			400888BB		ROT	X,-8,16	
				400088BB				
	28	0239	0239	401088BB		ROT	X,-16,32	
		023A	023A	400088BB				
	29	023B	0238	21COAOFB		LCW	X(0)	
				32810610		LR	DP,OBDP	
								CTODE & DV TH ODUEE
	21	0230	0230	30048000		SR		STORE 4 PX IN OBUFF
H.	32	023E	023E	30810610	LTLINE	SR	DP,OBDP	
	- 33					TRAN	TRAN1	OUTPUT FINAL OBUFF
		023F	023F	72800000				
				34A00016				
				30C18010				
	35	0541	VL 71	20010010			LINKWD1	
	32					TOWALL	TUKMUI	
				72800000				
		0243	0243	74A00000				
		0244	0244	37200000				
		0245	0245	30C18010				
	36					RLSE	LINKWD1	
	20		0044	70000000		REDE		
				72800000				
				34A00018				
		0248	0248	30C18010				
	38					RLSE	LINKWD2	
		0249	0249	72800000				
				34A00018				
				30C18010				
	40	024C	024C	38002000	ERR	WAII		

ODDPX APPLE V04-00 24-JUL-80 21:05:11 PAGE 00017 V

Ĭ

1

ODDPX	,	PPLE	V04-00 24	-JUL-8	21:05:	11 PAGE 00018 V	
1				;			
2				;	CHECK D	IFBUF(93,9) TO D	ETERMINE IF
3				;	THE THR	ESHOLD HAS BEEN	EXCEEDED
4				;			
5	024D	024D	40007741	LIMITS	CLR	Y	
6	024E	024E	7790651F		LEC	(93,9),(23,9)	DIFBUF <thres< th=""></thres<>
	024F	024F	03B4B445				
	0250	0250	3E060251				
	0251	0251	03B41645				
	0252	0252	43802945				
	0253	0253	40002241				
7	0254	0254	.48000002		L	M,Y	
8	0255	0255	75E00865		MVNF	(93,9),(93,9)	DIFBUF=-DIFBUF
	0256	0256	33400065				
	0257	0257	20010000				
9	0258	0258	40007741		CLR	Y	
10	0259	0259	7790651F		LEC	(93,9),(23,9)	-DIFBUF <thres< td=""></thres<>
	025A	025A	03B4B445				
	025B	025B	3E06025C				
	025C	025C	03B41645				
	025D	025D	43802945				
			40002241				
11	025F	025F	400044A2		LN	M,Y	
			08000003				
12	0261	0261	280A0000		8	0(R2)	
13			0610		ORG	X'0610',A	HIGH SPEED DATA BUFFER
14			0610	080 P	DS		OBUFF POINTER STORAGE
15			0611	IBDP	DS [.]		IBUFF POINTER STORAGE
16			0612	OBEF	DS		OBUFF EMPTY FLAG
17			0613	IBEF	05		IBUFF EMPTY FLAG
18			0614	LIF	DS		LAST IBUFF FLAG
19			0000		END	ODDPX	

C-18

į

ODDPX APPLE V04-00 24-JUL-80 21:05:11 PAGE 00019 V ERRORS DETECTED: 00000 WARNINGS DETECTED: 00018

C-19

.

•

APPENDIX D

SIMNB PROGRAM

- -----

nder "I

المحادثة للمق

8 APPLE VEN-30 24 JUL-80 21147154 PAGE 10091 V Ś SIMNB START 5 EXTRN LINKBK1, LINKBK2, TPAN1, TPAN2 LING WOILLING ACL EFRINILEPPINGLEPPING EXTEN 57 ENTRY 8 ENTRY EPRINA, EPRINS 7 ; 10 ; 11 ; DAVID M. CRAMEORD 12 ; RESEARCH ASSISTANT 13 ELECTRICAL ENGINEERING DEFT. 14 15 INIMERSITY OF MILYOURI - COLUMBIA -5 JULT 1990 16 17 HEVISION: 22 JULY 1987 18 19 THIS PROGRAM IN CONTRIPT OF PERFORM NOTIO 20 PEDUCTION ON INACES EL UCTING A SINCLA PEDUCTION ON INACES EL UCTING A SINCLA > IGNOR PEPLATENNIT TECHIQUE - THE INAC SIO X 512 PEVELS, EC ACCO FROM MACACET 21 22 23 TAPE AND PROCESSED BY STATION. THE TW 24 25 26 IMAGE IS THEN CLIEDT TO THE LIBRAL IL 27 SIMILAR NEIGHEOR & PLACETINE 28 24 THIS TECHNIQUE USES & T. T. MITC. P. 1 THE EACH PINEL IN THE NUID COULD THE HAVE TO THE CENTER PINEL TO DETERMINE IF LT IT 30 31 32 SIMILAR. IF IT IS THEN A SIMILAR FLAG TO (115.16) IS SET. THE SIMILAR FURCTIONS PARED TO DETERMINE IS THE ADJACENT NEIGHEORS 33 3.+ APE SINTLAP. IF TO THE CENTER PIVEL IS NOT CHANGED OTHERNISE THE CENTER FILEL IS NOT PLACED WITH THE AVERAGE OF THOSE NEIGHFORD 35 36 37 38 WHICH ARE NOT SIMILAR. 39 SIMILAPITY IS DETERMINED BY THO USER LE. FIED PARAMETERS. IF HIGH MOISECHOISETING TO 40 EE PEMOVED ALL METGHDOPING PILELS FOR W ... P CENTER POINT - NEIGHDOPING FIXEL - THE CONT 41 42 IS TRUE WILL DE SIMILAR, IE LOW NOISE " 43 IS TO BE REMOVED ALL NEIGHAOPING PINT 44 45 WHICH 46 NEIGHDOPING PIXEL - CENTER FIXEL > THEETHOLD 47 IS TRUE HILL BE SIMILAR. NOISE AND THRES ARE THE TWO USER SPECIFIED PARAMETERS 48 THE PROGRAM OPERATES WITH THREE CINCS STORED 49 IN APPAYS 0 AND 1. FIELDS (0.9., (9.9), 115.4 50 51 THE FIRST PINEL OF THE FIRST LINE IS STONED IN 52 FIELD (0,9) OF WERD O IN SPRAY O. THE LAST 53 PIREL OF THE FIRST LINE IN TH FIELD (0,54) OF HORD 255 IN ARPAY 1. IN BUILD C. IN FIELD (9,9) AND THE THIRD IN FIFLD (1,00). 54 55 55 57 THE LINE IN FIELD (9,9). 58

D-1

5

SIMNB	APPLE V04-00 24-JUL-80 21:47:54 PAGE 00002	v	
1	1		
2	THE FOLLOWING BUFFER	S ARE SET U	P IN THE
3	ARRAYS IN THE SAME W		
4	THE PIXEL BEING CHECK		
5	IT IS NOISE.		
6			
7			
á	COMPARISON BUFFER	CHEBUE	(27.54)
9	SUM BUFFER	SUMBUF	
10	; DIFFERENCE BUFFER		
11	; COUNT BUFFER	CHTBUF	
12	; OUTPUT BUFFER		(107,8)
13	; SIMILAR FLAG	SIMFLG	
14	CHANGE FLAG	CHGFLG	
15		GHOR LO	(131,57
16			
17	CMPBUF - USED TO STOP		S TN THE
18	SAME ARRAY		
19	i PIXEL FOR CO		CENTER
20	SUMBUF ~ USED TO STOP		OF TUDEE
21	NEIGHBORS W		
22	DIFBUF ~ USED TO STOP		
23	i BETWEEN EACH		
24	CENTER PIXEL		
25	CNTBUF - USED TO STOP		
26	i DISSIMILAR N		
27	OUTBUF - USED TO STOP		ECCEN
28	i PIXEL TO BE		23320
29	SIMFLG - A FLAG FOR E		
30	i is Equal to		
31	i IF DISSIM		
32	; CHGFLG - A FLAG WHOSE		
33	; THAN ZERO IF		
34	S IS TO BE REF		
35	AGE OF THE D		
36	i AGE OF INEL	JIJJIIILAR I	ACTONE 45.
37	ALL EDGE POINTS ARE C		TEBEN
38	ALL EUGE POINTS ARE U	JULPOI UNAL	ILKCJ.
20	,		

والمحصف أند

and the second

SIMNB		APPLE				54 FAGE 00003 V	
1			02C6	ERRTN1	EQU	ERR	ERROR RETURN
2			02C6	ERRTN2	EQU	ERR	ERROR RETURN
3			02C6	ERRTN3	EQU	ERR	ERROR RETURN
4			02C6	ERRTN4	EQU	ERR	ERROR RETURN
5			02C6	ERRTN5	EQU	ERR	ERROR RETURN
6				BLKNUM		0	I/O BLOCK NUMBER
7				IBUFF		X'A000'	IBUFF ADDRESS
å				OBUFF	EQU	X'8000'	OBUFF ADDRESS
ő				IBSIZE	-	4096	INPUT BUFFER SIZE
10				OBSIZE		4096	OUTPUT BUFFER SIZE
11			0020		EQU	IBSIZE/128	IMAGE LINES IN IBUFF
			-	-	-		
12			0020		EQU	OBSIZE/128	IMAGE LINES IN OBUFF
13				BLKS	EQU	512/LIB	NO. OF INPUT BLOCKS
14			0800	-	EQU	128	32 BIT SEGMENTS PER LIN
15				NOISE	EQU	0	LOW=0 HIGH=1
16			0019	THRES	EQU	25	THRESHOLD
17			1000	MXOBDP	EQU	OBSIZE	MAX OBUFF DP VALUE
18			1000	MXIBDP	EQU	IBSIZE	MAX IBUFF DP VALUE
19			0000	SIMNB	EQU	\$	
20	0000	0000	36600000		LI,2	A5,X'C000'	SELECT ARRAYS 0 AND 1
21				;			
22				;	INITIAL	ZE INPUT MAG	TAPE
23							
	0001	0003	74201000	,	LI	CH, IBSIZE	
			32000000		LI	CL,BLKNUM	
			30010001		SR		
						C,TRAN2+1	
			74200000		LI	CH,0	
			3200A000		LI	CL,IBUFF	
	0006	0006	30010003		SR	C,TRAN2+3	
30					INIT	LINKBK2	
			72800000				
			34A00014				
	0009	0009	30C18010				
32				;			
33				;	INITIAL	LZE OUTPUT CON	1TAL
34				;			
35	000A	A000	74201000		LI	CH,OBSIZE	
36	000B	000B	32000000		LI	CL, BLKNUM	
37	000C	000C	30010001		SR	C,TRAN1+1	
38	0000	000D	74200000		LI	CH,0	
			3200B000		LI	CL,OBUFF	
-			30010003		SR	C.TRAN1+3	
41					INIT	LINKBK1	
	0010	0010	72800000				
			34A00014				
			30C18010				
43	0015	0012	20010010				
43					THURSDAY	INES TO IBUFF (NO	(78)
				;	THEOL CI	THES TO IBUFF (NO	J (18)
45				;			
46					TRAN	TRAN2	
			72800000				
			34A00016				
	0015	0015	30C18010				
48					IOWAIT	LINKWD2	
	0016	0016	72800000				
	0017	0017	74A00000				
	0018	0018	37200000				
			30C18010				

5.4

SI	MNB			V04-00 24	-JUL-8	0 21:47:	54 PAGE 00004 V	
	1				;			
	2					INITIAL	IZE BUFFER POINT	ERS
	3				1			
	_	A100	0014	34A01000	•	LI	BL.MXIBDP	INIT IBUFF EMPTY FLAG
М				30810613		SR	BL, IBEF	
				34A01000		LI	BL MXOBDP	INIT OBUFF EMPTY FLAG
W	-			30810612		SR	BL,OBEF	
				34A00010		LI	BL,BLKS	INIT LAST IBUFF FLAG
H	-			30810614		SR	BL,LIF	
~	10			50010014	:	•		
	ĩĩ				-	MOVE ET	RST LINE IN IBUF	
	12				2			
		0020	0020	7300000	•	LI	FP12.0	
				32800000		ū	DP10	
				34810612		LR	BL,OBEF	
				3F7F002C		LCOP, SP		LINE ONE TO IBUFF
				3602A000		LR	C,IBUFF(DP)	LOAD 4 PX IN C REG
				400077A1		CLR	X	PIXEL SWAP
	-			420099A0		SC	X(0)	1,2,3,4 TO 4,3.2,1
	20	0027	0027	400888BB		ROT	X,-8,16	
	-	0028	0028	400088BB				
	21	0029	0029	401088BB		ROT	X,-16,32	
		002A	002A	40008888				
	22	002B	002B	21COAOFB		LCW	X(0)	
	23	002C	002C	30058000	LINE1	SR	C,OBUFF(DP),3	STORE 4 PX IN OBUFF
N	24	0020	0020	30810610		SR	DP,080P	
W	25	002E	002E	30810612		SR	BL,OBEF	
	26				;			
	27				;	CLEAR F	IELD (0,32) FOR	USE
	28				;	BY THE	INFUT DATA	
	29				;			
	30	002F	002F	74200000		LI	CH,0	
	31	0030	0030	72000000		LI	CL,0	
	32	0031	0031	33C01F1F		SC	(0,32),(0,32)	
		0032	0032	3F1F0034				
				484087A1				
		0034	0034	13740003				

ŧ

SIMNB	,	PPLE	V04-00 24	-JUL-8	0 21:47:	54 PAGE 00005 V	
1				;			
2				;	MOVE FIF	RST TWO LINES IN	
3				;	IBUFF TO	D THE ARRAYS	
4				;			
			32800000		LI	02.0	
6	0036	0036	34810613		LR	BL,IBEF	
			33C00000		LI	FP12,0	ARRAY WORD POINTER
8	0038	0038	3F7F0059		LOOP, SP	L1	FIRST LINE IN ARFAY
9	0039	0039	3605A000		LR	C, IBUFF(DP), 3	LOAD 4 PX IN C REG
10	003A	003A	400088A1		SCW	(0,8),(1,8)	PX TO ARRAY
	003B	0039	4FC0A147				
	003C	003C	42008840				
	003D	0030	40FF8852				
			57C00002				
	003F	003F	08000003				
11	0040	0040	01E00001		INCR	FP12	NEXT WORD
12	0041	0041	400088A1		SCW	(8,8),(1,8)	PX TO ARRAY
	0042	0042	4FC0A147				
			42008840				
	0044	0044	40F8885A				
	0045	0045	40FF885A				
	0046	0046	5700002				
	0047	0047	08000003				
13	0048	0048	01E00001		INCR	FP12	NEXT WORL
14	0049	0049	400088A1		SCW	(16,8),(1,8)	PX TO ARRAY
	004A	004A	4FC0A147				
			42008840				
			40F0885A				
	004D	004D	4CFF885A				
			5700002				
			08000003				
			01E00001		INCR	FP12	NEXT WORD
16	0051	0051	400088A1		SCW	(24,8),(1,8)	PX TO ARRAY
			4FC0A147				
			42008940				
	0054	0054	40E0835A				
			40FF885A				
			40F88852				
			57C00002				
			08000003				
17	0059	0059	01E00001	11	INCR	FP12	NEXT WORD

.

SI	MNB	APPLE	V04-00 24-JUL-8	0 21:47:	54 PAGE 00006 V	
	1	005A 005A	3300000	LI	FP12,0	ARRAY WORD POINTER
	2	005B 005B	3F7F007B	LOOP,SP	L2	2ND LINE IN ARRAY
	3	005C 005C	3605A000	LR	C, IBUFF(DP), 3	LOAD 4 PX IN C REG
	4	005D 005D	400088A1	SCW	(0,8),(10,8)	PX TO ARRAY
		005E 005E	4FCOAA8F			
		005F 005F	42008840			
		0060 0060				
		0061 0061				
		0062 0062				
		0063 0063				
	-	0064 0064		INCR	FP12	NEXT WORD
	6	0065 0065		SCW	(8,8),(10,8)	PX TO ARRAY
		0066 0066				
		0067 0067				
		0068 0068				
		0069 0069				
	_	006A 006A				
		006B 006B		INCR	FP12	
	8	006C 006C		SCW	(16,8),(10,8)	PX TO ARRAY
		006D 006D				
		006E 006E				
		006F 006F				
		0070 0070				
		0071 0071				
	~	0072 0072		THER	enio :	
		0073 0073		INCR SCW	FP12	NEXT WORD PX TO ARRAY
	10	0074 0074 0075 0075		JUN	(24,8),(10,8)	PA TU ARRAT
		0076 0076				
		0077 0077				
		0078 0078				
		0079 0079				
		007A 007A				
	11			INCR	FP12	NEXT WORD
м		007C 007C		SR	DP,IBDP	
Ŵ		007D 007D		SR	BL, IBEF	
-4			20020042			

SIN	1NB	B APPLE		V04-00	24-JUL-81	0 21:47:54 PAGE 00007 V				
	1	•			:					
	2					MOVE AN	OTHER LINE FROM	IBUFF TO THE ARRAY		
	3									
	-	007E	007E	3281061	1 NXLINE	LR	DP, IBDP			
	5	007F	007F	3481061	3	LR	BL, IBEF			
	6	0080	0080	330000	0	LI	FP12,0	ARRAY WORD POINTER		
	7	0081	0081	3F7F00A	5	LOOP.SP	LINE	MOVE LINE IN ARRAY		
	8	0082	0082	3605A00	0	LR	C,IBUFF(DP),3	LOAD 4 PX IN C REG		
	9	0083	0083	400088A	1	SCW	(0,8),(19,8)	PX TO ARRAY		
		0084	0084	4FC0B3D	7					
		0085	0085	4200884	0					
		0086	0086	40FC885	2					
		0087	0087	40FF885	A .					
		0088	0088	40F0885	A					
		0089	0089	57C0000	2		•			
		008A	A800	0800000	3					
	10	008B	008B	01E0000	1	INCR	FP12	NEXT WORD		
	11	008C	008C	400088A	1	SCW	(8,8),(19,8)	PX TO ARRAY		
		008D	008D	4FC0B30	7					
		008E	008E	4200884	D					
				40FC885						
				40FF885						
				40F0885/						
				570000	-					
				0800000						
				01E0000	-	INCR	FP12	NEXT WORD		
	13			400088A	-	SCW	(16,8),(19,8)	PX TO ARRAY		
				4FC0B3D						
				4200884	-					
				40FF885	•					
				40FC885						
				57C0000	-					
	• •			0800000	-		6014			
				01E0000		INCR	FP12	NEXT WORD		
	12			400088A	-	SCW	(24,8),(19,8)	PX TO ARRAY		
				4FC0B30 4200884						
				40FC885	-					
				40FF885	-					
				4000885	-					
				570000						
				0800000	-					
	16			01E0000	-	INCR	FP12	NEXT WORD		
М				3081061		SR	DP, IBDP			
ĥ				3081061	-	SR	BL, IBEF			
-	10	~~~/	JUA/	3501001	-	0.4				

IMNB	A	PPLE	V04-00 Z	4-JUL-80	21:4/-	54 PAGE UUUUO V	
1				;			
2				i			BUFFER(27,54) IN
3				;	THE ARR	AY FIELDS (27,27)) AND (54,27).
4				;			
5	8400	8A00	73900000	I.	LI	FP1,0	
			73400018		LI	FP2,27	
			35A00036		LI	FP3.54	
			3F1A00B3		L00P,27		MOVE FIELD (0,27)
-					L	X,FP1	
			430088A5		ROT	X,1	DOWN A WORD TO
			40FF88B3		S	X,FP2	FIELD (27,27) AND
			58400003		-	• •	UP A WORD TO
12			40FE88BE		ROT	X,-2	OF A HORD TO
			400088BB		-		FTFID (64 07)
			18800003		S	X,FP3	FIELD (54,27)
14	00B2	00B2	01700001	L	INCR	FP1,FP2	NEXT BIT CO.UMN
15	00B3	00B3	01A00001	SHFT	INCR	FP3	
16	0084	0084	7300000)	LI	FP12,0	ARRAY O WORD O
17	00B5	00B5	47C088A5	5	LCH	(0,27),(27,27)	TO
	00B6	00B6	40F888B3	5			
	0087	00B7	401C88BB	3			
			401F8888				
			65C1A0D				
10			7300100		LI	FP12,X'0100'	ARRAY 1 HORD 0
			400088A		SCH	(0,27),(27,27)	
14			4FC0A0D				
			4000884				
			40FC885/				
			40FF885				
			40E0885/				
			4800000				
	00C2	00C2	480000	L			
	00C3	00C3	4200884	0			
	00C4	00C4	40FC885/	A.			
	00C5	00C5	40FF885	2			
	00C6	00C6	40E0885	A			
			57C0000				
			4800000				
20		-	73C001F		LI	FP12,X'01FF'	ARRAY 1 WORD 255
			47C088A		LCM	(0,27),(54,27)	TO
			40FE888				
			40F888B				
			65C2A0D		LI	FP12,X'00FF'	ARRAY O HCRD 255
			73C000F			(0,27),(54,27)	
23			400088A		SCW	(0)2/)(04)2//	
			4FC1A0D				
			4000884				
			40F8885				
	0003	00D3	40FE885	2			
			40E0885				
	0005	0005	4800000	2			
	0006	0006	4BC0000	1			
	00D7	0007	4220884	0			
			40F8885				
			40FE885				
			40E0885				
			570000				
			0800000				
	0000		0000000	-			

SIMNB APPLE V04-00 24-JUL-80 21:47:54 PAGE 00008 V

D-8

ŝ

SIMNB				-JUL-80		54 PAGE 00009 V
1			40008BA1		SET	M
	OODE	OODE	08000003			
2				;		
2 3				;	CLEAR F	IELD (81,32) AND (113,32)
4				;	FOR USE	BY BUFFER FIELDS
5				;		
6	OODF	OODF	74200000		LI	CH,0
7	OOEO	00E0	72000000		LI	CL,0
8	00E1	00E1	33C01F70		SC	(0,32),(81,32)
	00E2	00E2	3F1F00E4			
	00E3	00E3	484087A1			
	00E4	00E4	13740003			
9	00E5	00E5	33C01F90		SC	(0,32),(113,32)
	00E6	00E6	3F1F00E8			
	00E7	00E7	484087A1			
	00E8	00E8	13740003			

LUCA BR

D-9

•

and the second second

TUND	APP	12	VU4-UU 24	-JUL-01	21.4/.	54 PAGE UUUIU V	
1 2 3 4 5 6 7 8				;	THE CENT STORE VI LEVELS THRESHOL	TE THE NUMBER OF PIXELS TER PIXEL BY MORE THAN ALUE IN CNTBUF(102,5). TOGETHER THAT DIFFER BY LD AND STORE THEM IN SU FLG(115,16) FOR THOSE P SIMILAR.	THE THRESHOLD. ADD THOSE GRAY MORE THAN THE JMBUF(81,12).
9				;			
			74200001		LI	CH,1	ADD 1
			72000019		LI	CL, THRES	THRESHOLD
12			4000BBA1		SET	M	
	00EC 00	EC	48000003				
13	00ED 00	ED	75E00808		SBF	(0,9),(9,9),(93,9)	PX2-PX5
	00EE 00	EE	73001165				
			37200808				
			2000000				
14			2C2102C7		BAL,R2	ITMITS	
			75E0085C		ADF	(0,9),(81,12),(81,12)	ADD TO SUMBLIE
10			73C0085C		~~		
			37200B0B				
			-				
34			2000000		ADC	(100 8) (11 8) (100 8)	
10			75E0046A		AUC	(102,5),(11,5),(102,5)	INCK CNIBUR
			73C00F6A				
			37200404				
			2000000				
17			75E00174		ADC	(115,2),(14,2),(115,2)	SET SIMFLG
			73C00F74				
			37200101				
			2000000				
18			4000BBA1		SET	M	
			48000003			•	
19	0100 01	00	75E0081A		SBF	(18,9),(9,9),(93,9)	PX8-PX5
	0101 01	01	73C01165				
	0102 01	02	37200808				
	0103 01	03	2000000				
20	0104 01	04	2C2102C7		BAL,R2	LIMITS	
21	0105 01	05	75E0085C		ADF	(18,9),(81,12),(81,12)	ADD TO SUMBUF
	0106 01	06	73C01A5C				
	0107 01	07	37200B0B				
	0108 01	08	2000000				
22	0109 01	09	75E0046A		ADC	(102,5),(11,5),(102,5)	INCR CNTBUF
	010A 01	0A	73C00F6A				
	010B 01	08	37200404				
			2000000				
23	0100 01	00	75E00176		ADC	(117,2),(14,2),(117,2)	SET SIMFLG
			73C00F76				
			37200101				
			20000000				
24			4000BBA1		SET	м	
			48000003				
25			75E00823		SBF	(27,9),(9,9),(93,9)	PX1-PX5
			73C01165				
			37200808				
			20000000				
26			2C2102C7		BAL,R2	LIMITS	
50	VII/ 01	~ 7	FOUTINE /		UALIKE	uaria I a	

SIMNB APPLE V04-00 24-JUL-80 21:47:54 PAGE 00010 V

		V04-00 24-JUL-8			
1			AUF	(27,9),(81,12),(81,12)	ADD TO SUMBUF
		73C0235C			
		37200B0B			
		2000000			
2		75E0046A	ADC	(102,5),(11,5),(102,5)	INCR CNTBUF
		73C00F6A			
		37200404			
		2000000			
3			ADC	(119,2),(14,2),(119,2)	SET SIMFLG
		. 73C00F78			
		37200101			
		2000000			
4			SET	Μ	
		48000003			
5			SBF	(36,9),(9,9),(93,9)	PX4-PX5
	0127 0127	73C01165			
	0128 0128	37200808			
	0129 0129	2000000			
6	012A 012A	2C2102C7	BAL,R2	LIMITS	
7	012B 012E	75E0085C	ADF	(36,9),(81,12),(81,12)	ADD TO SUMBUF
	0120 0120	73C02C5C			
	012D 0120	37200808			
	012E 012E	2000000			
8		75E0046A	ADC	(102,5),(11,5),(102,5)	INCR CNTBUF
	0130 0130	73C00F6A			
		37200404			
		2000000			
9			ADC	(121,2),(14,2),(121,2)	SET SIMFLG
		73C00F7A			
		37200101			
		2000000			
10			SET	м	
		48000003	•••		
11			SBE	(45,9),(9,9),(93,9)	PY7-PY5
		73C01165			
		37200808			
		2000000			
12			BAL,R2	ITMITS	
				(45,9),(81,12),(81,12)	ADD TO SUMPLIE
		73C0355C			A00 10 301001
		37200808			
		2000000			
14			400	(102,5),(11,5),(102,5)	THER CHITRUE
14		73C00F6A	AUC	(102,3))(11,3))(102,3)	THER CHIDDE
		37200404			
		2000000			
16			ADC	(107 0) (16 0) (107 0)	CET OTHELC
19		73C00F7C	AUC	(123,2),(14,2),(123,2)	SET SINFLO
		37200101 2C000000			
14			ert		
10		400088A1	SET	n	
			CDE	(64 0) (0 0) (07 0)	DVT DVE
11		73C01165	301	(54,9),(9,9),(93,9)	FX3-FX5
		37200808 2000000			
1-			841 86		
10	0120 0120	2C2102C7	BAL,R2	LIMITS	

SIMNB		V04-00 24-JUL-8			
1	0151 0151		ADF	(54,9),(81,12),(81,12)	ADD TO SUMBUF
	0152 0152				
	0153 0153				
	0154 0154				
2	0155 0155		ADC	(102,5),(11,5),(102,5)	INCR CNTBUF
	0156 0156				
	0157 0157				
	0158 0158				
3	0159 0159		ADC	(125,2),(14,2),(125,2)	SET SIMFLG
	015A 015A				
	0158 0158				
	015C 015C				
4	0150 0150		SET	M	
	015E 015E				
5	015F 015F	75E00847	SBF	(63,9),(9,9),(93,9)	PX6-PX5
	0160 0160				
	0161 0161	37200808			
	0162 0162				
-	0163 0163		BAL,R2	LIMITS	
7	0164 0164	75E0085C	ADF	(63,9),(81,12),(81,12)	ADD TO SUMBUF
	0165 0165				
	0166 0166	37200808			
	0167 0167	2000000			
8	0168 0168	75E0046A	ADC	(102,5),(11,5),(102,5)	INCR CNTBUF
	0169 0169	73C00F6A			
	016A 016A	37200404			
	016B 016B	2000000			
9	016C 016C	75E00180	ADC	(127,2),(14,2),(127,2)	SET SIMFLG
	016D 016D				
	016E 016E	37200101			
	016F 016F	2000000			
10	0170 0170	4000BBA1	SET	M	
	0171 0171	48000003			
11	0172 0172	75E00850	SBF	(72,`),(9,9),(93,9)	PX9-PX5
	0173 0173	73C01165			
	0174 0174	37200808			
	0175 0175	2000000			
12	0176 0176	2C2102C7	BAL,R2	LIMITS	
13	0177 0177	75E0085C	ADF	(72,9),(81,12),(81,12)	ADD TO SUMBUF
	0178 0178	73C0505C			
	0179 0179	37200808			
	017A 017A	2000000			
14	0178 0178	75E0046A	ADC	(102,5),(11,5),(102,5)	INCR CNTBUF
	017C 017C	73C00F6A			
	017D 017D	37200404			
	017E 017E	2000000			
15	017F 017F	75E00182	ADC	(129,2),(14,2),(129,2)	SET SIMFLG
	0180 0180	73C00F82			
	0181 0181	37200101			
	0182 0182	2000000			

SIMB	APPLE	V04-00 24-JUL-8	0 21:47:	54 PAGE 00013 V
1		;		
2		i		ANGE FLAG GREATER THAN ZERO
3		i	IF ADJA	CENT SIMILAR NEIGHBORS EXIST
4		;		
	0183 0183		LI	CH,1 ADD 1
	0184 0184		LI	CL,0
7	0185 0185		SET	M
		48000003		
	0187 0187		CLR	Y
9	0188 0188		EQF	(115,2),(119,2) PX 2 AND 1 SIMFLG EQ
	0189 0189			
	018A 018A			
	0188 0188			
	018C 018C	433400A5		
	0180 0180	00002243		
10	018E 018E	48000002	L	M,Y
	018F 018F		CLR	Y
12	0190 0190		EQC	(115,2),(30,2) PX 2 SIMILAR?
	0191 0191	3790741F		
	0192 0192	3E010193		
	0193 0193			
	0194 0194		L	H,Y
14	0195 0195	75E00487	ADC	(131,5),(11,5),(131,5) INCR CHGFLG
	0196 0196	73C00F87		
	0197 0197			
	0198 0198			
15	0199 0199	4000BBA1	SET	H
	019A 019A	48000003		
16	0198 0198	40007741	CLR	Y
17	019C 019C	7790747E	EQF	(115,2),(125,2) PX 2 AND 3 SIMFLG EQ
	0190 0190			
	019E 019E	3F0101A1		
	019F 019F	43448885		
	01A0 01A0	433400A5		
	01A1 01A1	00002243		
18	01A2 01A2	48000002	L	M, Y
19	01A3 01A3	40007741	CLR	Y
20	01A4 01A4	40008841	EQC	(115,2),(30,2) PX 2 SIMILAR?
	01A5 01A5	3790741F		
	01A6 01A6	3E0101A7		
	01A7 01A7	03842645		
21	01A8 01A8	48000002	L	M, Y
22	01A9 01A9	75E00487	ADC	(131,5),(11,5),(131,5) INCR CHGFLG
	01AA 01AA	73C00F87		
	01AB 01AB	37200404		
	01AC 01AC	2000000		
23	01AD 01AD	4000BBA1	SET	M
	01AE 01AE	48000003		
24	01AF 01AF	40007741	CLR	Y
25	0180 0180	77907682	EQF	(117,2),(129,2) PX 8 AND 9 SIMFLG EQ
	01B1 01B1	00008841		
	0182 0182	3F010185		
	0183 0183	43A488A5		
	0184 0184	433400A5		
	0185 0185	00002243		
26	0186 0186	48000002	L	M,Y
27	0187 0187	00007741	CLR	Y

SIMNB		V04-00 24-JUL-8		
1	0188 0188		EUL	(117,2),(30,2) PX 8 SIMILAR?
	0189 0189			
	01BA 01BA			
	018B 018B			
	018C 018C		L	M,Y
3	018D· 018D		ADC	(131,5),(11,5),(131,5) INCR CHGFLG
	01BE 01BE			
	018F 018F			
	01C0 01C0			
4	01C1 01C1		SET	M
	0102 0102			
5	01C3 01C3	40007741	CLR	Y
6	01C4 01C4	7790767C	EQF	(117,2),(123,2) PX 8 AND 7 SIMFLG EQ
	01C5 01C5	00008841		
	01C6 01C6	3F0101C9		
	01C7 01C7	43A488A5		
	01C8 01C8	433400A5		
	0109 0109	00002243		
7	01CA 01CA	48000002	L	M,Y
8	01CB 01CB	40007741	CLR	Y
	01CC 01CC			(117,2),(30,2) PX 8 SIMILAR?
	01CD 01CD			
	DICE DICE			
	01CF 01CF			
10	0100 0100		L	M, Y
	01D1 01D1		ADC	(131,5),(11,5),(131,5) INCR CHGFLG
	01D2 01D2		200	
	0103 0103			
	01D4 01D4			
12	0105 0105		SET	n
12	0106 0106		361	11
17	0107 01D7		CLR	Y
	0108 0108		EQF	(119,2),(121,2) PX 1 AND 4 SIMFLG EQ
14	0109 0109		E UIT	(117)2/)(121)2/ PA 1 AND 4 STIFLD EN
	OIDA OIDA			
	0108 0108			
	01DC 01DC			
	0100 0100			
	OIDE OIDE		L	Ŵ,Y
	01DF 01DF		CLR	Y
17	01E0 01E0		EQC	(119,2),(30,2) PX 1 SIMILAR?
	01E1 01E1			
	01E2 01E2			
	01E3 01E3			
	0184 0184		L	M,Y
19	01E5 01E5		ADC	(131,5),(11,5),(131,5) INCR CHGFLG
	01E6 01E6			
	01E7 01E7			
	01E8 01E8			
20	01E9 01E9		SET	M
	OIEA OIEA			
	OIEB OIEB		CLR	Y
22	OIEC OIEC	77907A7C	EQF	(121,2),(123,2) PX 4 AND 7 SIMFLG EQ
	OIED OIED	00008841		
	OIEE OIEE	3F0101F1		
	OIEF OIEF	43A488A5		
	01F0 01F0	433400A5		
	01F1 01F1	00002243		

SIMNB	A (2)		V04-00 24-JUL-8	0 21.47.	EA BACE ADDIE U
			48000002		
				L	M,Y
			40007741	CLR	Y
د			40008841	EQC	(121,2),(30,2) PX 4 SIMILAR?
			37907A1F		
			3E0101F7		
			03842645		
	-	-	48000002	L	M,Y
5			75E00487	ADC	(131,5),(11,5),(131,5) INCR CHGFLG
			73C00F87		
			37200404		
			2000000		
6			4000BBA1	SET	н
			48000003		
7	01FF 01	LFF	40007741	CLR	Y
8	0200 02	200	77907E80	EQF	(125,2),(127,2) PX 3 AND 6 SIMFLG EQ
	0201 02	201	00008841		
	0202 02	202	3F010205		
	0203 02	203	43A488A5		
	0204 02	204	433400A5		
	0205 02	205	00002243		
9	0206 02	206	48000002	L	M,Y
10	0207 02	207	40007741	ČLR	Y
			40008841	EQC	(125,2),(30,2) PX 3 SIMILAR?
			37907E1F		(III)(C)(C)(C) (X) JINILAR;
			3E01020B		
			03842645		
12			48000002	L	M,Y
			75E00487	ADC	(131,5),(11,5),(131,5) INCR CHGFLG
			73C00F87	AUC	(131/3//(11/3//(131/3) TACK CHOPLO
			37200404		
			2000000		
14			4000BBA1	SET	H
			48000003	361	ri -
15			40007741	C1 8	v
			77908082	CLR EQF	
10			00008841	Eur	(127,2),(129,2) PX 6 AND 9 SIMFLG EQ
			3F010219		
			43A488A5		
			433400A5		
			433400A5 00002243		
17					
_			48000002		M,Y
				CLR	Y
14				EQC	(127,2),(30,2) PX 6 SIMILAR?
			3790801F		
			3E01021F		
			03842645		
			48000002		M,Y
				ADC	(131,5),(11,5),(131,5) INCR CHGFLG
			73C00F87		
			37200404		
	0224 02	24 8	2000000		

A....

SIMNB	APPLE	V04-00 24-JUL-8	0 21:47:	54 PAGE 00016 V
1		;		
2		;	IF ADJA	CENT SIMILAR NEIGHBORS DO NOT
3		;	EXIST R	EPLACE CENTER PIXEL WITH THE
4		;	AVERAGE	OF THOSE PIXELS DIFFERING.
5		;		
6	0225 0225	74200000	LI	CH , 0
7	0226 0226	4000BBA1	SET	М
	0227 0227	48000003		
	0228 0228		CLR	Y
9	0229 0229		EQC	(131,5),(11,5) ANY SIMILAR NEIGHBORS?
	A220 A220			
	022B 022B			
	022C 022C			
	022D 022D		L	Μ,Υ
11	022E 022E		DVF	(81,12),(102,5),(79,14) AVERAGE
	022F 022F			
	0230 0230			
	0231 0231			
	0232 0232			
	0233 0233			
	0234 0234			
	0235 0235			
	0236 0236			
	0237 0237			
	0238 0238			
	0239 0239			
• •	023A 023A			
12	023B 023B		MVF	(80,8),(107,8) AVERAGE TO OUTBUF
	023C 023C	• • • • • • • • • • • • • • • • • • • •		
	023D 023D			
	023E 023E			
	023F 023F			~ M
	0240 0240		L	Y,N
14	0241 0241 0242		LN	M, Y
15			MALIT	
15	0243 0243 0244		MVF	(10,8),(107,8) CENTER PX TO OUTBUF
	0245 0245			
	0245 0245			
	0240 0240			
	UC4/ UC4/	T2440003		

SIMNB	APPLE	V04-00 24-JUL-8	30 21:47:	54 PAGE 00017 V	
1		;			
2		;	MOVE FI	RST PIXEL AND LA	ST PIXEL
3		;	UNALTER	ED TO OUTBUF(107	,8)
4		;			
5	0248 0248	7300000	LI	FP12,0	ARRAY & WORD &
6	0249 0249	47C088A5	LCM	(0,8),(10,8)	
	024A 024A	401E8888			
	0248 0248				
	024C 024C	65C0803B			
7	0240 0240	400088A1	SCW	(0,8),(107,8)	FIRST PX OF LINE
	024E 024E	4FC3AB97			
	024F 024F	42608840			
	0250 0250	40FC885A			
	0251 0251				
	0252 0252	40F0885A			
	0253 0253	57C00002			
	0254 0254	48000003			
-	0255 0255		LI	FP12,X'01FF'	ARRAY 1 HORD 255
9	0256 0256		LCH	(0,8),(10,8)	
	0257 0257				
	0258 0258				
	0259 0259				
10	025A 025A		SCM	(0,8),(107,8)	LAST PX OF LINE
	025B 025B				
	025C 025C				
	0250 0250				
	025E 025E				
	025F 025F				
	0260 0260				
	0261 0261	08000003			

- SI			PPLE	VD4-00 20	9-JUL-8	0 21:47:	54 PAGE 00018 V	
•••	1	•			:			
	2				:	MOVE PR	CESSED LINE TO	OBUFF WITH
	3						AP (1,2,3,4 TO	
	4				;			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	5	0262	0262	3300000		LI	FP12,0	ARRAY WORD POINTER
	6	0263	0263	32810610		LR	DP,080P	
	7	0264	0264	34810612		LR	BL,OBEF	
	8	0265	0265	3F7F0279				MOVE LINE TO OBUFF
	9	0266	0266	47C088A5		LCM	(24,8),(107,8)	LOAD C REG WITH PX
				401F88B3				
		0268	0268	401C88B3				
		0593	0269	25C378FB				
	10	026A	026A	01E00001		INCR	FP12	NEXT WORD
	11	026B	026B	47C088A5		LCM	(16,8),(107,8)	LOAD C REG WITH PX
		026C	026C	401F88B3				
		026D	026D	25C350BB				
	12	026E	026E	01E00001			FP12	NEXT WORD
	13	026F	026F	47C088A5		LCM	(8,8),(107,8)	LOAD C REG WITH PX
		0270	027 0	401C8888				
		0271	0271	401F8888				
				25C3A87B				
	14	0273	0273	01E00001		INCR	FP12	NEXT WORD
	15	0274	0274	47C088A5		LCM	(0,8),(107,8)	LOAD C REG WITH PX
		0275	0275	401F88B3				
				401C88B3				
		0277	0277	25038038				
				01E00001			FP12	NEXT WORD
				30058000	LNOUT			STORE 4 PX IN OBUFF
M				30810610		SR	DP,OBDP	
M		027B	027B	30810612		SR	BL,OBEF	
	20				;			
	21				ì		NO IMAGE LINES C	
	22				,	THE ARR	AYS TO PREPARE F	OR A NEW LINE.
	23				•			
	24			400088A1		SET	M	
				48000003				
	25			37900811		MVF	(9,9),(0,9)	2ND FIELD TO 1ST
				3F080282				
				433488A5				
				48800001				
				13A40003				
	26			3790111A		MVF	(18,9),(9,9)	3RD FIELD TO 2ND
				3F080287				
				433488A5				
				4B800001				
		4287	0287	13440003				

į

SIM		A	PPLE	V04-00	24-JUL-80	21:47:5	4 PAGE 00019 V	
	1 2				;	IF OBUFF	IS FULL OUTPUT	TO CONTAL
	3			3481061	,	LR	BL, OBEF	IS OBUFF FULL?
				2911029			OBNF	IF NOT CHECK IBUFF
	6	0207	0207			TRAN	TRAN1	IF SO, OUTPUT
	•	0284	028A	7280000	0			
			-	34A0001				
				30C1801				
	8	•				IOWAIT	LINKHD1	
				7280000				
		028E	028E	74A0000	00			
				3720000				
				30C1801				HODATE TOAN OUT
				3681000		LR		UPDATE TRAN OUT
				3E1F02		RPT,LOB		
				281400		INCR	DP (BL,DP),TRAN1+1	
				308100		SR LI	DP.0	RE-INITIALIZE
	13	0295	0295	328000	00	SR	DP,OBDP	OBUFF DATA POINTER
M				308106		LI	BL, MXOBUP	AND
				344010		SR	BL,OBEF	OBUFF EMPTY FLAG
M		0298	0290	308106	;	JR	0010001	
	17 18				;	TE TRUE	F IS NOT EMPTY G	ET NEXT LINE
	10				,	11 2001		
		0200	A200	3481 06	13 OBNF	LR	BL,IBEF	IS IBUFF EMPTY?
				291100			NXLINE	IF NOT, NEXT LINE
	22	VC /A			;	•		
	23				;	IF ENTI	RE IMAGE HAS NOT	BEEN INPUT
	24				;	MOVE MO	RE DATA INTO IBU	FF
	25				;			
	26	029B	029B	348106	14	LR	BL,LIF	HAS ENTIRE IMAGE
				010300		DECR	BL	BEEN INPUT
W				308106			BL,LIF	
	29	029E	029E	290102	AB	BZ,BL		IF SO, GO TO DONE
	30					TRAN	TRAN2	IF NOT, INPUT
				728000				
				34A000				
			. 02A1	30C180	10	TOULTT	LINKWD2	MORE IMAGE
	32					TOWALL	LINKNUS	HORE THAT
				728000				
				74A000				
				372000 30C180				
				328000		LI	DP,0	RE-INITIALIZE
				308106		SR	DP,IBOP	IBUFF DATA POINTER
M				34A010		LI	BL, MXIBOP	AND
ы				308106		SR	BL, IBEF	IBUFF EMPTY FLAG
				280100		8	NXLINE	PROCESS NEXT LINE

51	MNB		PPLE	V04-00 24	4-JUL-8	0 21:47:	54 PAGE 00020 V	
	1				;			
	2				;	MOVE LAS	ST LINE TO OBUFF	AND
	3				;	OUTPUT (DBUFF TO COMTAL	
	4				;			
	5	8A20	02AB	3F7F02B8	DONE	LOOP, SP	LTLINE	MOVE LINE TO OBUFF
	6	02AC	02AC	32810611		LR	DP,IBDP	
	7	02AD	02AD	3604A000		LR	C,IBUFF(DP),2	LOAD 4 PX IN C REG
N	8	02AE	02AE	30810611		SR	DP,IBDP	
	9	02AF	0caF	400077A1		CLR	x	PIXEL SWAP
	10	0280	02B0	420099A0		SC	X(0)	1,2,3,4 TO 4,3,2,1
	11	02B1	02B1	400888BB		ROT	X,-8,16	
		02B2	02B2	400088BB				
	12	02B3	0283	401088BB		ROT	X,-16,32	
		02B4	02B4	400088BB				
	13	02B5	02B5	21C0A0FB		LCW	X(0)	
	14	02B6	0286	32810610		LR	DP,OBDP	
	15	02B7	02B7	30048000		SR	C,08UFF(0P),2	STORE 4 PX IN OBUFF
M	16	02B8	02B8	30810610	LTLINE	SR	DP,080P	
	17					TRAN	TRANI	OUTPUT FINAL OBUFF
		0289	0289	72800000				
		028A	028A	34A00016				
		02BB	0288	30C18010				
	19					IOWAIT	LINKWD1	
		028C	02BC	72800000				
		02BD	02BD	74A00000				
		02BE	02BE	37200000				
		02BF	02BF	30C18010				
	20					RLSE	LINKWD1	
		02C0	02C0	72800000				
		02C1	02C1	34A00018				
		02C2	02C2	30C18010				
	22					RLSE	LINKWD2	
		02C3	02C3	72800000				
		02C4	02C4	34A00018				
		02C5	02C5	30C18010				
	24	02C6	02C6	38002000	ERR	HAIT		

	_						
SIMUB		PPLE	V04-00 24	4-JUL-8	0 21:47:	54 PAGE 00021 V	
1				;			
2				;		IFBUF(93,9) TO D	
3				;		LD HAS BEEN EXCE	
4				;	FOR LOW	OR HIGH NOISE AS	S SPECIFIED.
5				;			
			40007741	LIMITS		Y	
			32800000		LI	DP,NOISE	
-			29510201		BNZ,DP		
9			7790651F		GTC	(93,9),(23,9)	DIFBUF>THRES
	02CB	02CB	03847845				
	02CC	02CC	3E0602CD				
	02CD	02CD	03B42945				
	02CE	02CE	43801645				
	02CF	02CF	00002241				
10	0200	0200	280102DA		В	Al	
11	0201	02D1	75E00865	HIGH	MVNF	(93,9),(93,9)	DIFBUF=-DIFBUF
	02D2	02D2	33400065				
	02D3	02D3	20010000				
12	0204	02D4	7790651F		GTC	(93,9),(23,9)	DIFBUF>THRES
	0205	0205	03847845				
	0206	02D6	3E0602D7				
	0207	02D7	03842945				
	0208	0208	43801645				
	0209	0209	40002241				
13	02DA	02DA	08000002	A1	ι	M.Y	
14	02DB	02DB	280A0000		B	0(R2)	
15			0610		ORG	X'0610'.A	HIGH SPEED DATA BUFFER
16			0610	OBDP	05		OBUFF POINTER STORAGE
17				IBOP	DS		IBUFF POINTER STORAGE
18				OBEF	DS		OBUFF EMPTY FLAG
19				IBEF	DS		IBUFF EMPTY FLAG
20			0614		05		LAST IBUFF FLAG
21			0000		END	SIMNB	
						21 H W	

D-21

.

SIMNB APPLE V04-00 24-JUL-80 21:47:54 PAGE 00022 V Errors detected: 00000 Warnings detected: 00018

, we we have

K



APPENDIX E

Į

Ŷ

ومحمد ومدائلة مناطقة والمناطقة والمستكلم والمستكلك والمراجع

PTEDGE PROGRAM

PTEDGF APPLA V04-00 10-JUL-HU 04:34:13 FAGA 00001

Companyation and the second

			н герсн	SIDNE	
				<u>አ</u> ፈን ዓ.ዓ.	E. P. R. D. P.
				入口了. 2013	FHHTN1, EPHLUZ, FHHTN3, SHRTI 4, FHP1
				5X FP 6	INTTS, THAUTHS, TRANCHTS, HETEASES
				FX1 HN	FLANDP, GETAP, FULAP, FLAETU, LTGFGU
٠c				EXTRN	COMDITION, FLALKCAT, LARUEF, OUTHIER
_				FXIKN	TPANTTIM, TKAPUUT, KUCHT
œ				ех гип	EDGE, FORMAT, KOVE
. .			•~ •		
				211 112	SET IF TRAN PARATELIAS
0000	0000	7420000	PTENGE	['1	CH.0
1000	1000	32000004		L1	Cl., H
0002	0002	1001000		SР	C, FI, RI, K C M T
1000	60(0)	14200000		1,1	CH, LDCwT
6 0004	0001	32000000		[,]	CL, HUKNUL
5000 L	0000	30010001		<u>.</u> .	C, FKAG1111+1
8 0000	u (1)()	りりうていてきら		[']	CH, 8142
9 (00)	0007	3601001		Sн	(, 'I KANGUI + I
0			••		
			•~ •	OPEN IN	NPER IMAR FILES
			•~	1	
2000	H1(10	26710000	•	441, 47	INTE
				THAN IN	ТКАР IN 2 БЬССАЗ ЕКИР ТАРК IN АС
27 6-03	1004	14200000	MVEATADF		Сн. с
28 0004	0000			1'1	
1000 60		80001008		1 5.	(, TEAL [1] ~ + 3
30 0000	Chine	20710-00		TH, JAP	1 F A F T F S
0000	diano -	14200600		I * ;	C.H., U
1000 58		22001-001		[• ;	(f, , , , , , , , , , , , , , , , , , ,
1000	1.1.1.1.1	100010011		л Т	(,1KANJ]]]=+ }
44 0010				•	

Copy an multiple of DTIC does no parmit fully legible reproduction

			•-		
			•••••	ALTIN	THITTALIZE OFESEUS FOR LUROFF AND HITTER
1100 1100	0011	14260000	••	1,1	Ch. D
Club 2100 68	6100				
40 0013	0013			HS:	C, (F, J A))
0014 0014	0014	30010000		54	С, Рил Ар
			••	11411A74	UPDATE JOTAG LUMEER OF TJAES TO PERI
			••	DATA F	0ATA FR(:M THP TAPE
5100	5100	00001445 2100 2100 24		1, F	(F1, 1)P), F1, H1, K(4]
40 0016 0016	0010	30400018		717	(+(), ()+)
1017	1100			オンチニ	
4100	2106	90815000		1 2	(+ 1, '), ', 1, ', ', ', ', ', ', ', ', ', ', ', ', ',
4100	P110	3340001C		I.1	r r'l , 20
4100	A LOO	UU1A 2501001C		SH6	
-100	1100	001h 001P 2501002C		z	r AHE, AU I
			••		
			••	c staj	CHIS SECTION ONLY FOR THE VERY ALGORATED.
			•	OF CHE	OF THE PRUCESS.
			••	NUVE 1	MOVE THE FIRST 2 GIVES JUTO ARRAL FIFLD
			••	1.2 AND 1.3	0 1.3
			••		
001C	001C	SH OPIC VUIC 74200000 MHRGIN	N H H H H H	[']	CH,U

C py a fully i give a police and

PFRIDGE APPLA. VU4-00 16-Juli-80 04:38:13 PAUN 0002

(Jania di Karia)

LF CL,3 SK C,CGNI-TFIUM PAL,R7 LJUETN LT CH,0 LT CH,0 LT CJ,1 SP C,COUDEFTON MAL,R7 LINEIN	ELACK OUT THO FINES IN OUTBUFF FI CH,0 FI CL,0 FI CL,0 EPT,256 SK C,00TBUFF(OP),2	INJTJALJZE NFFSET NF UUTBUFF 1.1 Ch.O 1.1 Ch.O 1.1 CL.256 SP C.PUTAD CHECK IF IPBUFF IS FWPTY	СК С, СЕТАЮ 6.1 + Р.1, 18 442 манеар2 Келиске рата ји 4С еле ромричб ером 0123 то 3210
0 32000003 r 30010000 r 2C710000 0 /4200000 1 32000001 2 30010000 3 2C710000	4 74200000 5 7200000 5 32400000 7 35770025 4 36040000	4 74200000 4 34200000 4 32000100 5 3001000 5 3001000 5 30010000 5 30010000 5 30010000 5 30010000 5 30010000 5 30000000 5 300000000 5 300000000 5 30000000000	С 30010000 МАНЕАЫ1 0 33900012 6 28С10041 7 7 7
0010 0010 0015 0015 0015 0017 0020 0020 0021 0021 0021 0021 0022 0022	0024 0024 0025 0024 0025 0025 0027 0027 0027 0027	4029 9024 4028 4028 4028 4028	0026 0026 0026 0026 0026 0026
			10 1 1 1 0 1 1 0 1 1 0 1 0 0 0 0 0 0 0

E-3

C Princip MG TO COMFAL

the state

ł

1 N 17 1	L.P.K., 1	1,P4,3	1,44,5	л т	AN2, UH		THAN ([¹]	5	sь	HAL, H	נא		1120411		ь Р. I. , 6,		л С	47	92, NP	r		SHIF T	N UV
4 A U						••	••	••						••	••	••							••	••	••
37802000 30625555	30100011	<u>3030006</u>	\$1000£05	JICÓFFF	06001645				90000242	3200000	2001005	20710000	36610001				36.3600.30	28140001	30810001	3-410000	29410044	24010009			
002F 0040	0031	2500	0033	0034	0035							0039					0036	003C	0030	003E	0035	0100			
002F 01200	0031	6500	6600	よそうい	0035				0036	1.600	0035	0039	0034				96(10	003C	01500	U03F.	003F	0040			
26	**	ŝ	ŝ	37	л. ~	34	40	17	42	4 3	44	45	46	47	τ Ψ	÷ 4	50	5	52	5 S	10	5	9 9	57	58

F

and the second s

.

Ľ

UP, 8152 С, GUTHUFF (∪P)−1 F,C FP1,C FL1,C FL1,C F,OUTPUFF(ÜP)−1,4 MSWAF	IT 64 THAGE LINES	CE,0 CL,UUTHIFF C,IRANOUT+3 TRANOUTS (ML,DP),IRANOUT+1	THE IMAGE FIRE NUMMER DF (PL,DP),TRANOUT+1 (PL,DP),FLALNCNT MEND MREXTBUF
61 188 188 1988 1988 1988 1988 1988 1988	THAN (III'T	L1 b1 sp hal, 47 bal, 47 ba	1140414 847,64 1864 54 54 82,04 6

SHIFT U.2 TU U.1, L3 (P. 1.2 AND) MOVE 4 NEW LIDE FROM HC TU 1.3 DF AM. PTEDGE APPLA VU4-00 15-JJL-50 04:33:13 PACE 00003

1

0041	0041 0047	20210000	MA44 AD2	401, 47 1.1	17.12 11.12
0:043		32000001		11	Ct. 1
1044	0044	30610000		S.F.	C, CGup 1 T 104
C+00		2011000	•.	1 H . I NG	
				FIRMAN	THE FIFLU FRUM & 3 X 3 ANIMIX
4400	0045	0044 2C714000	••	RAI., K7	F.L.H. M. L.
				90 EDGE	งกับเวลนั้น สุภัณร์ กับ
0047	U()4/	0047 0047 20710400		RAL, 47	F. L. G.F.
				NOVE 4	кезипта мт птан еком ак то њо
6100 8100	0044 9044	2C719000 2601002C		۲, ۲, ۲ ۲	ы тығана жане Арт
				ONCE FINISH.	VIER, WELEDER FILES
すたいし	8000	00001772 20710000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	РОП КАЦ, РТ	S M P L P A S H.S
				ЧАМГ ЯПЧ ЧЯ	422
0040	N0411 004N	3MU12910	Екипн	1. J V .	
		おやいつ	191484	500	F F F C F
		100	イドレン	F.(. H	7 F. D. F.
		4000	EARTER	د ال	
		403.	F 2 2 1 0 4	1162 -	
		いさいに	5 1 2 1 2 1 2	10.5	- FRIE
		0000		e. (11).	

C-5 :

PTEDGE APPLE 134-00 16-006-80 04:35:13 PAGE 00004

ERREAS DETECTED: 00000 "AAAATEGS DETECTED: 00002

COPT TULY LOGIDIO JEFFORINTION

Ì

	х х х х х х х х х х х х х х х х х х х		x t x i x i x i x x b 5 x 0 0 0 5 5 5 5 0 5 5 5 5 5 5 5 5 5 5 5 5
		•	
			-
		••	
		•	-
			-
			-
			-
			-
		•••	
r,	11	- こっいい	
	• • •		
	101	i N 22 Li	
•			
AC. 7	± C	x	
	÷	;	
× , ×	1 2		
	112	-	
7 Å . X	40	4	
		•	-
56.5	10+	Ś	_
-		•	
4T . X		4	
	•		
t, t		~	_
•			
	+ -		
•		;	
ション	ر ۹۰ س	5	
1 ~ 5 /	5r		r
	-	-	:
	171	~	_
	10		_
I. L		. 1	_
	1 · 1		
	TALAT.		
TITLAT SILIT			
•			
	1717×		
	5 1 1 1 1		
	•		
			•
			-
		•	
		- - -	
	Valid Galerik Land	1 1.1	Ī
v kufajS, ≤41CS Art a V kr v vitatetet			
**			•
· FUEDS, AUCH ARE	KAULLALS	H H	
arteren 1en ernen er 1 rufuls, arlen Arel 1 rufulster			
ardiarean dref Cruntek an Virtufadis, ValCA Are Virturian			•
ikaŭjewis netoren 1ek (fortkarn) Kelghenkiwu rufnjs, shich are el Kerstita ne sufnision			
ablicent Teb. Chullek an Lettens, Ablick Arel Lettens, Ablick Arel			•••
arlikerin 1ef. Centrek an verifais, ohiope Are o over one den bei			
artisen Tes Crutsk an seutsiss suits Are e seess suits			-
ablicent 165 (60764 a) setten 165 (60764 a) setten 15, setten			-

E--6

SP1 F 1.1 CH,0 1.1 CH,0 1.1 CH,0 SP C, FHFAAL SP C, FHFAAT	LE C, TCTAE LE C, TCTAE ARS EALE LE C, SLOT (DP) LE C, SLOT (DP) LE PEL, 31 LE PEL,	4444 4444 410 4 4 4 4 4 4 4 4 4 4 4 4 4	S: F (1 / , F (F) F) F) F) F) F) F) F) F)
, <u> </u>		ALCUPA ALCULA	ד ה ניי יי
40005341 +8000603 74200005 32000000 30010000 30010000			75604717 73601666 37260706 75609040 73609040 73609040 73609040 75601000
1000 1000 1000 1000 1000	1000 1000 1000 1000 1000 1000 1000 100	9000 A000	0405 2010 0411 0412 0412 0412 0414
0000 0000 0000 0000 0000 0000	4000 4000 4000 4000 4000 4000 4000 400	2000 2000 2000	000F 0010 0011 00113 0014 0014
0 47 F	5 5 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1444444 2 m 4 N 1 L 1 2	i i i o

11

ć

EDGE APPLE V04-00 16-146-80 04:39:14 PAGE 00002

1	0015		1790601F		G f	• • • • • • •
1					GIC	1EMP, (23,9)
			13847845			
	0018		36060019			
			03142945			
	A100		43601645			
~			40002241			
2.			40008881		6X()#	м, Ү
			40000042			
			08000003			
3	0015	0016	5801009E		n	UFDATE.
4				7		
5				1 SECOND	ELEMADU	
6	00.00	/ ·				
1			75F.00717	M/CES2	SHF	12, P2, 1EMP
	0021	0021	7302760			
			37200708			
			2000000			
5			73000058		MIAF	TEMP, INNP
		•	351.(1)860			
			20010000			
			35010000		1-K	C,THPSHLO
10			7790501E		GIC	1646,(23,9)
			03447845			
			36060028			
			03842945			
			43601645			
			40002241			
11			400088A1		11XUB	M , Y
			400UCCA2			
	0030		08000003			
12	0,031	0031	X801004E		ч,	UEDATE
13				;		
14				1 444 D 0	ELEMEN I	
15				;	_	
15	0032			PRDC - 3	SHE	12, 23, 78, 94
	0033		73C02F60			
	0034		37200708			
	0035		5C000000			
17		0035	13006058		MVAF	TEMP, TEMP
			351.00860			
• •		0036	20010000			
	0039	0034	36010000		0 K	С,Тнраныр
19	4600		7790601F		GTC	TEMP,(23,9)
	9034		03447445			
	0030		45,050030			
	0040		U3842945			
	0031	OURE	÷			
	90 3F	0034	40002241			
	÷ .	inou no)X			

Crp7 (1) pental and problem enduction

20	0040	0040	40008841		しょいわ	1 . Y
	0041	0041	4000CCA2			
	0042	クロチィ	08000304			
21	0043	0045	24010098		4	UEDATE.
22				;		
23				7		
24				+ FERTH	ELEMENT	
25				1		
26	0044	0041	15100717	22 1/1 S4	SHE	1.2, 14, 79, 35
	0045	0045	73003760			

and the second second

EDGE APPLE V04-00 16+1 1+80 04:39:14 FAGE 00003

	0046	0046	\$7260708			
	0047	9047	20000000			
1	0048	0.48	73C06058		MVAE	TEMP, LENP
	0049	0049	35LUURNU			
	004A	004A	20010000			
2	0048	004H	36010000		ΓR .	C, THESHIP
3	004C	004C	7790001F		GIC	1'EMF, (23,4)
	00,40	0040	03647845			
	004E	004E	35060046			
	004F	0048	03842945			
	0050	0050	43801645			
	0051	0051	40002241			
4	0052	0052	400088A1		гхом	Μ,Υ
			4000CCA2			
			04000003			
5	0055	0055	2801009E		ч	UPPATE
0	•			;		
7				; EIFIH	баемент	
Ĥ				;		
4			75600717	PHICES5	SFF	62,P5,J6%2
			73003860			
			31200708			
			20000000			
10			13000058		MVAE	ЛЕМЕРТЕХЬ
		-	35860860			
			20010000			
			36010000		Ъĸ	C,THRSHLD
12	-	-	7790601F		GTC	1 EMP, (23,4)
			03447845			
			38.060061			
		-	03842945			
		-	43801645			
	0063	0063	40002241			

Copy Per

14	0054	0064	40008441		LXUK	F , Y
1.5	0065		4000CCA2		••••	·
	0066	0066	04000003			
	0.067	0060	24010045		н	UPDATE
14	1000	0057	X46100-5	•		
15				;	DINAL T	
15				: SIXTH	ELEME I	
17				;	0.11	1 · · · · · · · · · · · · · · · · · · ·
1 13	0068	0068	75±00717	PROCESS	54F	112, P6, JFNP
	0064	0069	13004760			
	00nA	ицрΑ	\$1206708			
	0068	uonn	20000000			
19	0060	0060	13006058		WV F	TEMP, TEMP
	0000	0060	35500860			
	0066	006E	2C010000			
20	006F	006F	36010000		1.4	C, THRSHID
21	0070	0070	77906011		+ FC	1EMP,(23,9)
-	0071	0071	03847845			
	0072	9072	31.060073			
	0073	0073	U3842945			
	0074	0074	43801645			
	0075		40002241			
22	0076	0076			1 XUR	M,Y
12	0070				• • • • • • •	
	0075					
			•		в	UPDATE
23	0074	0079	2001004F		P	VILVAIL

APPLE V04-00 16-001-00 04:39:14 FAGE 00004

1 2			; ; S≻√e	ан норменя Стальный	
3			;	•	
4	007A 007A	751.00717	BBDCE 1	SHF	62,27,1EMP
	0078 0078	73004160			
	0070 0070	37200708			
	0070 0070	20000000			
5	007E 007E	73006058		MVAF	1646,1868
	0078 0078	35800860			
	0080 0080	20010000			
5	0081 0081	36010000		Lik	C, THRSHED
7	0082 0083	77906018		GTC	1EMP,(23,4)
•	0083 0043	03147845			
	0084 0084	31.060085			
	0085 0085				
	0086 0080				
	0087 0087				
8	0085 0085			LXOR	H,Y
• •	0084 0084				
	0084 005A				
9	•			الو	UFDATE

E-10

Copy on

permit fully have no reaction

10				• • • •	1	LEMENT	
11				· · · ·	L - F.	CLE PERINT	
12			26.000.117	7 01.21	·	S⊦F	12, 44, 16 MP
13	0080		75800717	P (1.	••	arr	1) 2 j C i j C C i i
	0080		13005760				
	OOSE		37200708				
	UUHF		SC000000			MVAF	LEMP, THUE
14	0040		73006058			M A W L	CLOPP PER P
	0041		35500860				
	0092		2010000			DF.	C, PHESHIA
	0093	-	36010000				TE4E,(23,9)
16	0044		7790601F			GTC	16 46 (2) 7)
	0095		03847845				
	0046		31-060097				
	0097		03642945				
	0098		43801645				
	0094		40002241				A. 17
17	004A		4000KHA1			EXUR 1	Μ _φ Υ
	0044		4000CCA2				
	009C		UHU00003				
18	0040	<u> 0040</u>	5×01004E			н	UFDA1F
19				;		6	
20				;))	DATE	SECTION	
21				;			<u>^</u>
22			0096		16	F (21)	\$ (1.1. 1515) 1.1.1.4 (
23			30810000			lik -	(H1, DP), DHAS
24			28140001			INCK	
25			30810000			SF	(F1,02),10141
26			36810000			1.12	- (+1,,92),+685+71
- 27			28140001			THCR	
28	00A3		30810900			56	- (i't(,i)E'), 6 (ir.26), (t
24	1) Ú A 4	() U A 4	28010006			P	F F P F & j
30				:			
- 31				;	1 KEUP	THE RESU	PT FOR DUTENT
32				;			
33			400058A1	•••	15	SFT	j)
	())An	0046	08000003				

Colored Colore

EDGE APPEL VU4-00 16- 10 .80 04:39:14 FAGE 00005

•	0047	0.1.8.7	4-0100000			0 (0), (1), (1), (1), (1), (1), (1), (1), (1
1	90A7		35010000		I,R	C, THESHID
	BACO		//906016		եՐ	TEMP, (23,9)
			03844745			
			31.0500AH			
	90AB		U3H41645			
	00AC	UOAC	43802945			
•	OUAD		40002241			
	OUAF		18000005		1	M , Y
4	OOAF		76000000		51	C,0
5	0080		33C01F68		SC	(24,8), (ESUGT
	0081	0061	3F0700H3			
	OUR2	0082	48408/A1			
	0083		13740003			
6	0054		400044A2		ΓN	N , Y
	0065		48000003			
7			760000FF		ГÌ	C,25:
н	0087		33C01F68		SC	(24,F),RESULT
	0064		31070064			
			464067A1			
	OOHA		13740003			
9	0068	0044	280E0000		H	0(-7)
10				;		
11				; [H]	LORESSES	TASE JURPED TO
12				;		
13	008C		5801000E	CASE	B	+'KUCES1
14	OUHD	OUND	2+010020		H	ERUCES2
15	OOBE	UOBL	28010032		Ŗ	EROCES 3
1 h	00955	UUBH	28010044		в	PRUCES4
17	00C0		28010050		н	PROCESS
16	00C1		1901009 8		н	PFOCES6
19	0002	0002	28010074		в	FRUCES7
20	00C3	00C3	780100HC		н	PROCESS
21			f E e e		END	

EDGE APPLE V04-00 16-J06-80 ******** PAGE 00006

EPRORS DETECTED: 00000 WARNINGS DELECTED: 00000

Copy as " the to DIIC does not permit for (1 2 to a production

APPLH. V04-00 10-JUL-46. 04111:11 PAGE 00061

AUVE

1.1.

_				••			
				••	1 1 50	SUPPOUT JAF	MUVES FIELD 1,2 10
•				••	.	10 12	
•				••			
£					Υ	もいて	
_			0808	1.1	:	r . 1	
30			1008	1.2	۱]6,9	
5			18081	L, 3	ı	74.4	
01				•			
_				••			
•			0000	NUM		s	
100 6	0000 0000		4000441		- : ;	2	
(1)			46000003				
4 00			37400F17		- ,	1.2, 1.1	
00	0003 HOUS		34070000				
00	1000 10		43344445				
ŝ	2000 2000	-	4E800001				
00	0006 0006		1.3A40003				
15 00	1000 1000		3140171F		1 1	1.3,1.2	
00	F000 P000		31-070008			,	
00	6000 5000		4334HRA5				
00	000A 0000		48800001				
00	000B -000E		13440003				
с N V	0000 0000		2405,0000		:	0(H1)	
_					¢ N()		

Sopy available to DTIC does not permit fully hothly to be then

ERKAPS OF FECTED: 00000 *AMMINGS OF FECTED: 00000

APPGE V04-00 16-103+50 1:40:21 PAGE 00002

MOVE

	e. A 1.1 FRUM HC TO AM		CLADIS JUN, GETAD, EXACT. JULLE				1. F. F	Dr. Io, 4	0r 24,6	0 B B B B B B B B B B B B B B B B B B B	Ю, К, Н		DF 1 24,8				Ful s	LI FL', 12H	SF.I F		LR UP, if TAU	[,] r212,0		()F(PI.	52. 1 CASE 1			-
61461A •	NUV C			••	•,	•-	[']	62	[, 3	cı	C 2	C3	C4	••	••	••	ULINELN											
							0000	H00H	1606	0006	1991)	3 U U B	1908				0000	15700080	40068441	£00000k0	32810000	3300000	34410000	01030001	2401000	u1030001	32091062	
																		0000	0001	0000	0003	0004	4000	9000	0067	6000	6000	
																		0000	1000	2000	6000	0000	0005	9000	0007	4000	6000	
- ?	~ ~ ·	2 :D	τ	1	r	3	10	11	13	13	14	15	16	[]	l d	5-	20	2	22		23	24	5 2	26	27	47	30	

Copy avail 118 to 1940 available reproduction

33 34			; ; MUV: A	51 (I	. 4
35			• •••••		
	0000 0000	36040000	CASEL	LK	1, INHUEP(2P), 2
	0000 0000 000F 000E		C. 407671	SC	C1,1,3
	000F 000F				
	0010 0010				
	0011 0011				
	0012 6012				
	0013 0013				
	0013 0013				
				11.4	
	0015 0015				FF12
	0010 0010			SL V	02,13
	0017 0017				
	0018 0018				
	0019 0019				
	001A 001A				
	0018 0018				
	0010 0010				EP12
	0010 0010				C3,1/3
	001+ 001E				
	0011 0011				
	0020 0020				
	0921 0021				
	0022 0022	04000003			
LINEL	N APPLE	V04-00 1	6-346-20	04:+1 :1 + E	PAGE 00007
1	0023 0023	01600001		T at a	FP12
	0024 0024			82	C4,1.3
۴.		4ECUBREE			
		5700000			
		08000003			
3	0028 0028			LN	FF12
	0029 0029			DEC	
	0024 002A			HN 4, - 1,1	
		1 2801000H		8	KE FURN
6 7			•		
8			MELV	A GINE TO	1.1
10	0020 0020	36040000	CASE2	ሁኑ	C, INHUFF (DP), 2
	0020 0020			SCW	C1,1:1
11		HECUAR7E			
		42008840			
		40688852			
	0030 0030	57C00002			
	0031 0031	1 376,00002			
		2 08000003		INCR	FF12
	0033 003:			° CW	62,61
13	0034 0034			C 17	CEPUL
		5 4FC0AN7F			
		5 5700000			
		7 08000003		• • • •	
14	0036 0031	R 01E00003		• CH	FF12
			E-15		the second secon

• •	00.00		41.003681					
13			400088A1				N 21	C3,61
			4FC0467F					
			42008840					
		0030						
			40008854					
			57000002					
	1600	0035	02000003					
16	0040		01800001				C CN	FP12
17			400088A1				SC	C4,11
	0042		48004878					
	0043	()() 4 3	42005540					
	(1044	0044	40F0885A					
	0045	0045	40008854					
	00 4 n	0045	5700002					
	0047	0047	08000003					
18	0048	0048	01E00001				INC /	EP12
19	0049	0049	01010001				DECI	FL1
20	004A	004A	2891002C				BNZ, III	CASE2
21	0048	0048	2801006F				8	KETURN
22				;				
23				;	MOVE	Α	LINE LI	2
24				;				
25	004C	004C	36040000	CAS	SE3		LR	C, INBUFF(DP), 2
26	0040	0040	400088A1				SCW	\$1,62
	0046	004F.	4FC0H0BF					
	004F	U04F	42008840					
	0050	0050	40108852					
	0051	0051	5700002					
	0052	0052	0000003					
27	0053	0053	U1E00001				INCR	E 21 2
28	0054	0054	40008841				SCW	C2, 11
	0055		4FCUBUBF					
	0056		42008840					
			• • •					

E-16

İ

!

NINEIN APPLE V04-00 16-000-40 04:41:14 Ex E 000 3

.......


	0057	0057	40288852			
	0.058	01154	57000002			
	0059	0659	08000003			
1	005A	005A	01600001		TNC!	' 12
2	0058	0058	40008881		SCW	0.1.10
	005C	005C	4FC0808F			·
	0050	0050	57000000			
	0051	0058	08000003			
3	005F	0058	01F00001		INC ?	rP12
4	0060	0060	4JOOHHAL		SCW	C4,12
	0051	0061	4FC0H0BF			
	0062	0062	42(11)8841)			
	0063	0063	40FE8E5A			
	0064	0054	4000885A			
	0065	0065	5700002			
	0000	0006	08000003			
5	0067	0067	01600001		THCR	rE12
6	0058	UUAN	01010001		DECR	Fb1
7	0069	0069	28910040		BEZ, FLI	CASES
я	U96A	UDHA	28010068		В	1 6 1 11 12 14
9				;		
10				;		
11				;		
12	0055	00+,H	34400000	RETURN	1.1	1,0
13	005C	00+C	30810900		SF	(L, OF), GE LAD
14	0060	0060	24010000		н)(F7)
15			6 F F F F		PMD	


LINEIN APPLE V04-00 16-JUL-R0 04:41:14 PA .: 00004

ERRORS DEJECTED: 00000 RNINGS DETECTED: 00000

Permit fully legible a production

.





Copy available to DTIC does not permit fully legible reproduction

E-18

1				GUNEOUT	START	
2				;		
3				;	HOVE REA	SULT FR 1 AM ED BC
4 2				;	ት የርጉዮ የ	LENEI
6					EXTEN	PUTAN, LTEURE
7				;		
ч				;		
y				;		
10			b1 0h	RESULT	DE	97,X
11			0008	CI	0 F	U, Ř
12			0808	C2	DE	6.H
13			1008	C3	DE	10,8
14			1608	C4	0E	24,8
15				;		
16				;		
17				;		
18				STREOUL	ም ሳ ብ	S
19	0000	0000	34A000+0		Ե1	56,128
20	0001	6601	12810060		LH I	UE, PHTAD
- 21			13000000		1. F	FP12,0
22	1001	0003	47004865	REPEAT	CA:	C1, KESUL1
	-		401188885			
	0005	0005	401088PF			
_			25C38038			
			V1E1-0001		14CK	112
24			47CUHBAS		LCM.	C2,RESULT
	•		40169884			
		-	40108868			
			25034071			
			911.00001		INCR	EP12
26			47008845		L C 💀	C3,R+SULT
			4ultest			
			40168868			
			25C370nB		*	
			01-00001		TNCR	EP12
26			4/CUdHA5		PCw.	C4, RESULT
			40166888			
			40188888 250390E8			
24			01600001		1.479	L L 1 2
30			30050000		TACR	
30			29110003		SH HNZ,HL	C,OULEUEF(DE),J REPRAT
			34400000		6N2,60	NEPLAT NL, D
			34#00000		SK	(BLINP), PUTAN
34		0018	ZHOE0000		H H	$\theta(R7)$
35	V910	WVI C	FFF		END	~~~~
J			E E E E		-214 L .	

TIPMEOUT: APPLE V04-00 16-001-40 04:42:14 PAGE (0001

FURMAT APPLE VU4-UN 15-JUL-RU 04:43:71 PAGE 00001

~			н. 	FURMAT :	7 4 4 L S.			
				FUMMAT	A 3#3	MATRIA INFO A LIMHAR	HEANIN P	STPRCTURE, 1.r.
•			••	FUHMAT	~ ~	£		
e			••		ۍ ×	1		
			••		4 2	2		
~			••			1		
x			••	UN VU	1 2 3	4 5 0 7	C	
5			••					
0					ENTHY	F LINNA F		
-								
~			••					
*		80H0	3		56	7 7		
4		1008	23		-10	15.4		
r		1604	3		DF	24 . 8		
9		1301	5		35	24.5		
1		400%	7d		De	36.6		
8		2002	T. a		DF.	40.8		
3		H007	51		Dr	4 . X		
20		91145	ר א ל		0F	50 ° K		
21		40.04	r r		10	04°H		
22		4 X C X	5		υĘ	72.4		
62		3004	р 1		さ	50,2		
24			••					
25				MUVE -	1, ENE NTS	MUVE FLEMENTS 2, 3, AND 4 10 FUSTIONS	offised o	2.2
26			••			•	•	
27		0000		TUMMIT	104	Ś		
24 0000	0000	40:01-04	:		St L	£		
1000	1000	60000045						
24 0902	1000	31402115			4 2 F	1.3, 42		
6000		34 670006						
6000		43444PFF						
5000								
0000	0000	1 40 4000 4						

Copy available to DTIC does not permit fully legisle reproduction

JU	0907	0007	57902117		MVE	62,83
			3F070005			
			43346845			
			48800001			
			13440004			
31			37903708		M V H	61,64
	0000	0005	35079010			
			43348845			
			46800001			
			13440003			
32				;		
33					BP ELENEN	15 2,3, AND 4 UBE 610F
34				:		
35	UU11	0011	13000100		61	FF12,256
36			ofCLAUSD		LCM	(0,24),(32,24)
37			73000000		6.1	FP12,0
38			40006841		SCH	(0, 24), (32, 24)
36			4FCTAUNE			
			57010000			
			45000003			
19			73900020		T. 1	EP1,32
40			33400020		L L	FF2,32
40			3F17001E		1,00P,24	ESHTETUP
			43308845		1,	Y, r P1+
47	0010		1000000			•

.....

Bernit fully legible reproduction

	•	• • • •	• • • •	•••••••	•	
۱	• •		4UFFA85A		RUT	Y,-1
			400000556			
?	0015	0 01 n	16500002	ESHLETUE	S	1,FP2+
A				;		
4				T MOVE E	0F766787878	,7, AND 5 10 PUSETION
5				;		
•	-		3/40571F		4 V F.	(8,24),(04,24)
	0956	0020	38170023			
	0021	0021	433,488845			
	0027	0022	41 800601			
	0023	0023	13440-01-3			
7				;		
h				: SHIFT	DUAN ELEM	ENTS N.7. ADD N HOR LINE.
9				;		
10	0024	0024	13000066		1- 1	FF12,255
11	0025	0025	67C2AUF0		1,CM	(0,24),(n4,24)
12	0026	0026	/3001114		[,]	++12,511
13	U927	0627	40008861		SC»	(0,24),(64,24)
	0028	UU2H	48024066			
	0029	0024	57020000			
	002A	002A	4000063			
14	ÚU2H	0028	13990040		P1	FF1,64
15	0020	902C	33400040		5A.)	++2,04
1 n	0020	0020	31170030		6amP,24	F861F105
17	-002F	6021	433119045		1.	¥,FP1+
18	0020	0021	40113052		861	¥,1
19	UL NO	0040	50000007	FSHIETON	S	Y,FP2+
20	0031	0031	37403101		M V F	U1,P5
	0032	0042	31070035			
	1033	وورين	+3348885			
	0034	6044	40500001			
	0035	0035	13440003			
21	0035	0036	28060000		ь.	Ú(47)
22			6666		ELD.	
-						

APPILE VOA-00 10-000-00 04:43:27 PAGE 00002

FORMAT

CONDITION, FURINCHT, THRSHLD, TOTAL where and hear and framework and far THIS SEGRENT IS FOR COUSTARY AND DESERVED STURAGE. TO IS PUT IN HIGH SPEED DALA HUFFER (HSDA) APLE: VUA-06 1-- JUL-AU 01:44:04 PACE (1001) X 1 10000 1 CUUD1 X **А**, Н<u>О</u>й Н 4040 100 c c c ENT'UY F.r.T.H Y PC.4 START じょい ы**л**:-EUC 1103 60.3 :*۲.* د 9 S C P.S 2.2 2 U C 50 CUNDITION 0600 FLALACHT (1745441. ELEMENT CODE DUTRUFF STURAGE HIKNUM TNULFF TOTAL GF FAD UNTAD TUDU WUCNT SLUJ 9040 0690 00000064 100000000 000000000 0,000 15080 00000000 2000 4040 0000000000 00000000 Uh14 0h14 6UUU0601 10000000 0008 100000000 0613 0613 0140 650F 1100 0400 0004 1110 0600 1040 いりらい 0100 1140 0 4 1 2 0405 STORAGE 20 20 21 5 16 * ഹ 17 2 $\underline{2}$ ŝ s x σ 0 Ξ

#** LISTING OF GEMAJNDER OF UC SUPPARSED ***

Fr fr fr

22

5.40

EPHCIAS DETECTED: UNUUD

MARNINGS DELECTED: UDUOD

Copy Totals to DTIC does not permit fully legible reproduction

E-22

-

ALLTU - APPLE V44-00 15-JUL-80 04:47:03 PAGE 00001

1

and the second se

INITS, IMAPINS, FRANDUTS, WELEASES	PULNTIN, PULNIUUT, IKKALIJN, IPAKONJ Lokwoła, junancył		2 .					(00J)								-1. I.V.					2 I N							
IN LTS	1.×T04	S	NIJNING					50019101				0(47)			S	'IKANJ''I'N					I U K M D I N					(14)0		
57.4K1 FILTHY	A A A A A A A A A A A A A A A A A A A	600	TNLT					LINI				I			E00	THAN					[[[\#]]]					1		
ALLIU		 10155					••						••	••	I'KANJ NS					••							•	••
		0000		72404140	34400014	01081305.			72608180	34400034	30C18010	2 8 0 F 0 0 0 0 0			0001		72408144	34800016	30014010			72408140	14460000	37200000	30018010	25050000		
				0000	1000	0002			5000	(104	501	0006					1.000	0008	6000			0000	0000	J 000	(1006)	000E		
					1000						5000	0006					0001	H000	6000						0000	1006		

Copy available to three compermit fully legible reproduction

E-23

	0006	0008	72808190			
	0010	0010	34A0001n			
	0011	0011	30018010			
27				;		
24				•	TUNALL	GNK#DGHD
4	0010	0012	72408188		• • • • •	••••••
	0012					
	0013	0013	74400000			
	0014	0014	5/200000			
	6015	0015	30014010			
29	0016	0016	28080000		н	U(A7)
30				;		
31				;		
32			0017	RELEASES	EQU	S
33					RUSH	GREWDIN
	0017	0017	72808190			
	• • • •	• •• • •				
	0018	0014	34400018			
	0019	0019	30018010			
- 35				;		
36					RISE	LNKWDDUT
	-001A	001A	72805188			
	0018	0018	34400018			
	0010	0010	30018010	6		
3.8		0010	280F0000	•	н.	0(67)
	V ** • 1 *					

1	;		
2	;		
3	81AO POINTI	N EQU	X'91A0'
4	SINC POINTO	ut equ	X'818C'
5	H1A4 TRANIT	IN EQU	X'81A4'
6	HI90 TRANUU		X181901
, ĭ	819C LNKWDI		X'819C'
9	BING DNKWDD		X'8188'
9	FFFF	END	
7			

ERRORS OFTECTED: 00000 WARNINGS DETECTED: 00000

and the second
Copy as 11 12 to 1710 i as not permit fully legible reproduction

MISSION

⋧⋧⋧⋧⋧⋧

& LORDONO COLONOOLONO

of Rome Air Development Center

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control Communications and Intelligence $(C^{3}I)$ activities. Technical and engineering support within areas of technical competence is provided to ESP Program Offices (POs) and other ESD elements. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid state sciences, microwave physics and electronic reliability, maintainability and compatibility.

ፘኇኯዸኇዸኇዸኇዸኇዸኇዸኇዸኇ፟፟፟፟፟

