

# ADVANTAGE Technical Manual





ADVANTAGE<sup>™</sup> Technical Manual Ý

ADVANTAGE is a trademark of North Star Computers, Inc. Z80A is a registered trademark of ZILOG Corporation MOLEX is a registered trademark of Molex Corporation

Copyright © 1981, by North Star Computers, Inc. All Rights Reserved

#### PREFACE

This manual contains all the technical information required to fully utilize the features of the North Star ADVANTAGE computer. Chapter 1 and 2 contain a brief introduction to the unit and a summary of the operating procedures. Chapter 3 provides the sophisticated user with the programming information and technical details required for writing application programs. Chapter 4 describes the theory of operation of the hardware, and Chapter 5 and 6 support maintenance personnel with maintenance procedures and instructions for using the diagnostic programs. The schematics for the main printed circuit board are found in the appendices, along with other support material.

## ADVANTAGE

.

..

.

.

ii

TECHNICAL MANUAL

.

.

.

| <u>Section</u> |      |   | <u>Page</u>              |
|----------------|------|---|--------------------------|
| 1              | INTR | ODUCTION  |                          |
|                | 1.1  | General Description   | 1-1                      |
|                | 1.2  | Specifications  | 1-4                      |
| 2              | ADVA | NTAGE OPERATION   |                          |
|                | 2.1  | Preliminary Information   | 2-1                      |
|                |      | 2.1.1 Keyboard<br>2.1.2 Rear Panel Controls<br>2.1.3 Diskette Loading/Unloading<br>2.1.4 Keyboard Reset | 2-1<br>2-3<br>2-4<br>2-5 |
|                | 2.2  | System Startup  | 2-6                      |
|                |      | <pre>2.2.1 Booting from Drive 1 2.2.2 Booting from Drive 2 2.2.3 Booting from Serial Port</pre>         | 2-6<br>2-6<br>2-7        |
| 3              | IMPL | EMENTING ADVANTAGE FEATURES   |                          |
|                | 3.1  | Microprocessor Control  | 3-1                      |
|                | 3.2  | Memory Control  | 3-1                      |
|                |      | 3.2.1 Memory Mapping<br>3.2.2 Memory Parity   | 3-1<br>3-6               |
|                | 3.3  | Interrupts  | 3-7                      |
|                |      | 3.3.1 Maskable Interrupts<br>3.3.2 Non-Maskable Interrupts  | 3-8<br>3-8               |

TECHNICAL MANUAL

| <u>Section</u> |      |   | Page   |
|----------------|------|---|--|
|                | 3.4  | Shared I/O Interface Registers  | 3-9  |
|                | 3.5. | Keyboard Control  | 3-16   |
|                |      | 3.5.5 All Caps  | 3-16<br>3-16<br>3-18<br>3-20<br>3-20<br>3-21<br>3-21 |
|                | 3.6  | Video Display Control   | 3-22   |
|                |      | 3.6.1 Screen Mapping<br>3.6.2 Forming Letters and Symbols<br>3.6.3 Display Flag<br>3.6.4 Screen Blanking<br>3.6.5 Video Driver  | 3-22<br>3-24<br>3-25<br>3-26<br>3-26                 |
|                | 3.7  | Floppy Disk Drive Control   | 3-30   |
|                |      | <ul> <li>3.7.1 Power-on Initialization</li> <li>3.7.2 Motor Enable</li> <li>3.7.3 Drive Selection</li> <li>3.7.4 Seek</li> <li>3.7.5 Sector Selection</li> <li>3.7.6 Read Data</li> <li>3.7.7 Write Data</li> </ul> | 3-33<br>3-33<br>3-33<br>3-33<br>3-34<br>3-35<br>3-36 |
|                | 3.8  | Accessing the I/O Boards  | 3-37   |
|                |      | <pre>3.8.1 Reset 3.8.2 Board ID 3.8.3 Byte Transfers 3.8.4 Interrupt</pre>  | 3-38<br>3-38<br>3-40<br>3-40                         |

.

| · | Section |      |   | <u>Page</u>  |
|---|---------|------|---|--|
|   |         | 3.9  | SIO Board   | 3-41   |
|   |         |      | <ul> <li>3.9.1 Reset</li> <li>3.9.2 Board ID</li> <li>3.9.3 Data Transfers</li> <li>3.9.4 Control</li> <li>3.9.5 Status</li> <li>3.9.6 Interrupt or Polled</li> <li>3.9.7 SIO in Asynchronous Mode</li> <li>3.9.8 SIO in Synchronous Mode</li> </ul>  | 3-41<br>3-42<br>3-42<br>3-42<br>3-44<br>3-45<br>3-45<br>3-53 |
|   |         | 3.10 | PIO Board   | 3-59   |
|   |         |      | <pre>3.10.1 Reset 3.10.2 Board ID 3.10.3 Data Transfers 3.10.4 Control 3.10.5 Status 3.10.6 Interrupt or Polled 3.10.7 Programming Example</pre>  | 3-59<br>3-60<br>3-60<br>3-61<br>3-61<br>3-62<br>3-64         |
|   |         | 3.11 | Speaker Control   | 3-64   |
|   |         | 3.12 | Bootstrap Firmware  | 3-65   |
|   |         |      | 3.12.1 Startup<br>3.12.2 Boot from Disk Drive<br>3.12.3 Boot from Serial Port   | 3-65<br>3-66<br>3-68   |
|   | 4       | THEO | RY OF OPERATION   |  |
|   |         | 4.1  | Main PC Board   | 4-1  |
|   |         |      | <ul> <li>4.1.1 Central Processor</li> <li>4.1.2 Main RAM</li> <li>4.1.3 Boot Prom</li> <li>4.1.4 Auxiliary Processor and Keyboard</li> <li>4.1.5 Disk Controller</li> <li>4.1.6 Dislay RAM and Video Generator</li> <li>4.1.7 I/O Board Interface</li> <li>4.1.8 Speaker Circuit</li> <li>4.1.9 Voltage Regulators</li> </ul> | 4-3<br>4-14<br>4-17<br>4-21<br>4-24<br>4-35<br>4-40<br>4-40  |

| Sectio | on   |  | Page   |
|--------|------|--|--|
|        | 4.2  | SIO Board  | 4-42   |
|        | 4.3  | PIO Board  | 4-46   |
| 5      | PREV | VENTIVE MAINTENANCE  | 5-1  |
| 6      | CORF | ECTIVE MAINTENANCE   |  |
|        | 6.1  | Locating the Cause of Failure  | 6-1  |
|        | 6.2  | The Diagnostic Programs  | 6-1  |
|        |      | <ul> <li>6.2.1 Single Block Mode</li> <li>6.2.2 Disk Subsystem Test</li> <li>6.2.3 Executable Memory Test</li> <li>6.2.4 Video Memory Test</li> <li>6.2.5 SIO Board Test</li> <li>6.2.6 Keyboard Test</li> <li>6.2.7 Display Monitor Test</li> </ul> | 6-1<br>6-2<br>6-3<br>6-6<br>6-7<br>6-8<br>6-17 |
|        | 6.3  | Troubleshooting Chart  | 6-17   |
|        | 6.4  | The Mini-Monitor   | 6-25   |
|        | 6.5  | Assembly Removal and Installation<br>Procedures  | 6-27   |
|        |      | 6.5.1 Tools Required   | 6-27   |
|        |      | 6.5.2 Opening and Closing<br>the ADVANTAGE Cabinet   | 6-28   |
|        |      | 6.5.3 Removing and Installing<br>the Keyboard  | 6-32   |
|        |      | 6.5.4 Removing and Installing<br>the Main PCB  | 6-33   |
|        |      | 6.5.5 Removing and Installing<br>a Disk Drive<br>6.5.6 Removing and Installing   | 6-37   |
|        |      | the Power Supply Components  | 6-38   |
|        |      | 6.5.7 Removing and Installing<br>the CRT and Video PC Board  | 6-40   |

•

# <u>Appendix</u>

Α

В

С

D

Е

| CHARACTER CODE TABLES | A-1 |
|-----------------------|-----|
| I/O ADDRESS SUMMARY   | B-1 |
| PC BOARD JUMPERS      | C-1 |
| ERROR MESSAGES        | D-1 |
| PARTS LISTS           | E-1 |
|                       |     |

.

| F | FULL ASSEMBLY DRAWINGS        | F-1 |
|---|-------------------------------|-----|
| G | Z80 MICROPROCESSOR DATA SHEET | G-1 |
| Н | 8251 USART DATA SHEET         | H-1 |
| I | SCHEMATICS                    | I-1 |

## ADVANTAGE

Page

.

| Figure   |   | Page  |
|--|---|---|
| 1-1<br>1-2   | The ADVANTAGE Computer<br>Functional Block Diagram  | 1-1<br>1-3  |
| 2-1<br>2-2<br>2-3  | The ADVANTAGE Keyboard<br>ADVANTAGE Rear View<br>Loading a Diskette   | 2-1<br>2-3<br>2-5   |
| 3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10 3-11 3-12 3-13 3-14   | Memory Mapping Registers<br>The Three Shared I/O Interface Registers<br>Data Format In Display RAM<br>Disk Read/Write Timing<br>Asynchronous Modem Configuration Header<br>Asynchronous Terminal Configuration Header<br>Current Loop Configuration Header<br>Current Loop Circuit<br>Buffer Full Modification<br>Synchronous Modem Clock Header<br>Synchronous Modem Configuration Header<br>Synchronous Terminal Clock Header<br>Synchronous Terminal Configuration Header<br>Synchronous Terminal Configuration Header | 3-3<br>3-10<br>3-23<br>3-37<br>3-46<br>3-47<br>3-48<br>3-49<br>3-50<br>3-53<br>3-53<br>3-54<br>3-54<br>3-59                 |
| $\begin{array}{r} 4-1 \\ 4-2 \\ 4-3 \\ 4-4 \\ 4-5 \\ 4-6 \\ 4-7 \\ 4-8 \\ 4-9 \\ 4-10 \\ 4-11 \\ 4-12 \\ 4-13 \\ 4-14 \\ 4-15 \end{array}$ | The ADVANTAGE System Block Diagram<br>Central Processor Block Diagram<br>Main RAM Block Diagram<br>Main RAM Timing<br>Auxiliary Processor Block Diagram<br>Disk Controller Block Diagram<br>Display RAM and Video Generator<br>Horizontal Scan Timing<br>Vertical Scan Timing<br>I/O Board Interface Block Diagram<br>I/O Board Timing<br>Voltage Regulators Block Diagram<br>SIO Board Block Diagram<br>PIO Board Block Diagram  | $\begin{array}{r} 4-1\\ 4-4\\ 4-16\\ 4-18\\ 4-21\\ 4-25\\ 4-30\\ 4-34\\ 4-35\\ 4-39\\ 4-41\\ 4-43\\ 4-47\\ 4-47\end{array}$ |

| Figure                          |  | Page                            |
|---------------------------------|--|---------------------------------|
| 6-1<br>6-2<br>6-3<br>6-4<br>6-5 | Single Block Mode-Display Format<br>Disk Subsystem Test-Display Format<br>Executable Memory Test-Display Format<br>Locating a Defective Main RAM Chip<br>Locating a Defective Video RAM Chip | 6-2<br>6-3<br>6-4<br>6-5<br>6-6 |
| 6-6                             | SIO Board Test-Display Format  | 6-7                             |
| 6-7                             | Keyboard Test Modules & Sections   | 6-9                             |
| 6-8                             | N-Key Rollover Test  | 6-14                            |
| 6-9                             | Keyboard Test Summary  | 6-15                            |
| 6-10<br>6-11                    | Display Format for Display Monitor Test<br>Power Cord Removal  | 6-17<br>6-28                    |
| 6-12                            | Bottom View of the ADVANTAGE   | 6-28                            |
| 6-12                            | Cabinet Separation Sequence  | 6-30                            |
| 6-14                            | Major Components Inside ADVANTAGE  | 6-31                            |
| 6-15                            | Base Assembly  | 6-32                            |
| 6-16                            | Cable Connections  | 6-33                            |
| 6-17                            | Main PC Board Removal  | 6-35                            |
| 6-18                            | Disk Drive Shield Removal  | 6-36                            |
| 6-19                            | Disk Drive Cabeling  | 6-37                            |
| 6-20                            | Disk Drive l Removal   | 6-38                            |
| 6-21                            | Power Supply Components  | 6-39                            |
| 6-22                            | Cover Assembly   | 6-41                            |
| 6-23                            | Fan Cable Removal/Installation   | 6-41                            |
| 6-24                            | Video Components   | 6-43                            |
| 6-25                            |  | 6-44                            |
| 6-26                            | CRT Removal  | 6-45                            |
| 6-27                            | CRT Installation   | 6-46                            |

. .

| Table   | Pa   | ge   |
|---|--|--|
| 1-1   | ADVANTAGE Specifications   | 1-4  |
| 2-1<br>2-2  | ADVANTAGE Keys<br>Rear Panel Controls  | 2-2<br>2-4                                   |
| 3-1<br>3-2<br>3-3<br>3-4<br>3-5<br>3-6<br>3-7<br>3-8<br>3-9<br>3-10<br>3-11<br>3-12<br>3-13<br>3-14<br>3-15<br>3-16<br>3-17<br>3-18<br>3-19<br>3-20<br>3-21<br>3-22<br>3-23<br>3-24<br>3-25<br>3-26<br>3-27<br>3-28<br>3-29 | 256K Address Space Allocation<br>Memory Mapping I/O Addresses<br>Memory Mapping Register Configuration<br>Memory Parity I/O Address<br>Memory Parity Status and Control Bytes<br>Shared Register Addresses<br>I/O Control Register Format<br>I/O Status Register 1 Format<br>I/O Status Register 2 Format<br>Sample Routine for Reading Characters<br>Video I/O Addresses<br>Video Driver Control Codes<br>Video Driver Data Block Format<br>Floppy Disk I/O Addresses<br>Drive Control Register Format<br>I/O Board Addreses<br>I/O Board Identification Codes<br>First Digit of I/O Address<br>SIO Interrupt Mask Format<br>Serial I/O Addresses<br>Asynchronous Baud Rate Selection<br>Sample Asynchronous I/O Routines for SIO Boar<br>Synchronous Baud Rate Selection<br>Sample Synchronous I/O Routines for SIO<br>Board<br>PIO Interrupt Mask Format<br>PIO Interrupt Mask Format<br>PIO Status Byte Format<br>PIO Status Byte Format<br>Parallel I/O Addresses<br>Sample Routine for Outputting PIO Data | 3-55<br>3-56<br>3-61<br>3-62<br>3-63<br>3-64 |
| 3-30  | Boot PROM CRC Routine  | 3-67   |

ADVANTAGE

X

Table

Page

| 4-1  | I/O Status Register l Format       | 4-7  |
|------|------------------------------------|------|
| 4-2  | I/O Address Decoder Signals        | 4-8  |
| 4-3  | I/O Select Prom Summary            | 4-9  |
| 4-4  | I/O Control Register Format        | 4-11 |
| 4-5  | I/O Commands                       | 4-12 |
| 4-6  | I/O Status Register 2 Format       | 4-19 |
| 4-7  | Disk I/O Instructions              | 4-22 |
| 4-8  |                                    | 4-23 |
| 4-9  | HTIML Horizontal Scan PROM         | 4-27 |
| 4-10 | HTIMH Horizontal Scan PROM         | 4-28 |
| 4-11 | 60 Hz Vertical Timing PROM         | 4-32 |
| 4-12 | 50 Hz Vertical Timing PROM         | 4-33 |
| 4-13 | I/O Board Pin Assignments          | 4-37 |
| 4-14 | SIO Interrupt Mask Format          | 4-44 |
| 4-15 | SIO Board I/O Instructions         | 4-45 |
| 4-16 | PIO Board I/O Instructions         | 4-48 |
| 4-17 | PIO Status Byte Format             | 4-49 |
| 4-18 | PIO Interrupt Mask Format          | 4-50 |
| 5-1  | Preventive Maintenance Schedule    | 5-1  |
| 6-1  | Keyboard Test-Abbreviation Codes   | 6-11 |
| 6-2  | Keyboard Test Control Keys         | 6-16 |
| 6-3  | Main Board Input Power (J11)       | 6-21 |
| 6-4  | Main Board Video Interface (J7)    | 6-21 |
| 6-5  | Main Board-Floppy Disk Power (J10) | 6-25 |
| 6-6  | Mini-Monitor Commands              | 6-26 |
| • •  |                                    | • =• |

•

ADVANTAGE

.


xii

TECHNICAL MANUAL

.

#### 1.1 GENERAL DESCRIPTION

The North Star ADVANTAGE is a high performance Z80 based microcomputer system complete with keyboard, CRT and disk drives housed in a single cabinet. The ADVANTAGE computer is illustrated in Figure 1-1.




The ADVANTAGE contains a 4 MHz Z80A microprocessor with 64K bytes of dynamic RAM for program storage, a separate 20K byte RAM to drive the bit-mapped display and an auxiliary 8035 microprocessor to control the keyboard and floppy disk drives. The display can be operated as a 1920 character display (24 lines by 80 characters) or as a 640 x 240 pixel bit-mapped display, where each pixel is controlled by one bit in the The two integrated 5-1/4 inch floppy display RAM. disks are double-sided, and double-density providing storage of 360K bytes per drive. The keyboard contains 49 standard typewriter keys, 9 symbol or control keys, a 14 key numeric/cursor control pad and 15 userprogrammable function keys.

ADVANTAGE

TECHNICAL MANUAL

A functional block diagram of the ADVANTAGE computer is shown in Figure 1-2. The blocks are described briefly below. A more detailed description of the ADVANTAGE can be found in Chapter 4, Theory of Operation.

- The <u>Central Control Unit</u> maintains primary control of the system. Contained herein are the Z80 and 8035 processors and the controllers for the I/O devices.
- The <u>64K Main RAM (Random Access Memory)</u> provides temporary storage of programs and data. Programs are executed while residing in this RAM.
- The <u>Video Monitor and 20K Display RAM</u> produce a high resolution display that can be used for graphics applications, or to display messages for the operator.
- The two <u>Disk Drives</u> use 5-1/4 inch floppy diskettes to store a total of 720K bytes.
- The <u>Speaker</u> produces a tone used to signal the operator. The frequency and duration of the tone is controlled by the program.
- The <u>Keyboard</u> includes the standard typewriter configuration, a numeric keypad and 15 programmable function keys.
- The <u>I/O Board Slots</u> allow the ADVANTAGE to be customized for specific applications. There are six board slots which may contain interface boards for external devices or other boards which expand the computing power of the ADVANTAGE. Two types of boards are presently available for use in this area: the Serial Input/Output (SIO) Board and the Parallel Input/Output (PIO) Board.



TECHNICAL MANUAL

## 1.2 SPECIFICATIONS

The ADVANTAGE specifications are given in Table 1-1.

| Table 1-1                       |   |
|---------------------------------|---|
|                                 | ADVANTAGE Specifications  |
| CABINET                         |   |
| Dimensions                      | 48 cm wide x 51 cm long x 31.5 cm high  |
|                                 | (18-3/4 in x 20 in x 12-1/2 in)   |
| Net Weight                      | 19.5 kg (43 lbs)  |
| Composition                     | High impact structural foam   |
| POWER REQUIREME                 | NTS   |
| External (with<br>Internal Line | Filter)   |
|                                 | 115 VAC, (95 to 135 VAC)<br>50/60Hz   |
|                                 | 115/230 VAC, (95 to 132 VAC/187 to 265 VAC)<br>50/60 Hz   |
| Internal Supply<br>Voltages     |   |
| Power<br>Consumption            | 2 amps @ 115V<br>1 amp @ 230V   |
| TEMPERATURE AND                 | HUMIDITY  |
| Operating:<br>(with diskette)   | 10 <sup>°</sup> C to 40 <sup>°</sup> C<br>(50 <sup>°</sup> F to 104 <sup>°</sup> F)<br>20% to 80% non-condensing  |
| Non-operating                   | $-40^{\circ}$ C to $60^{\circ}$ C<br>(-40°F to 140°F)   |
| Shipping                        | -40 <sup>°</sup> C to 52 <sup>°</sup> C<br>(-40 <sup>°</sup> F to 125 <sup>°</sup> F)<br>5% to 95% non-condensing |

Table 1-1

.

# Table 1-1 (continued)

| CPU                  | Z80 Microprocessor, operating speed: 4MHz   |
|----------------------|---|
|                      |   |
|                      | 8035 auxiliary processor for keyboard and disk  |
| Memory               | 64K byte Main RAM<br>20K byte Display RAM<br>2K byte Boot PROM  |
| VIDEO                |   |
| Screen               | 28 cm (ll in) diagonal  |
|                      | P31 phosphor (green)  |
|                      | High impact, non-glare safety shield  |
| Grid                 | 1920 character display,<br>24 lines by 80 characters  |
|                      | 5X7 character in 8x10 dot matrix  |
| Graphics             |   |
| resolution           | 240 pixels high x 640 pixels wide   |
| Refresh rate         | 50 or 60 Hz, depending on line frequency  |
| CRT Anode<br>Voltage | 17 KV maximum   |
| KEYBOARD             |   |
| Keytops              | Sculptured  |
|                      | Selectric-compatible<br>N-Key roll-over for fast data entry   |
| Number of Keys:      | 87  |
| Key Groups           | 49 Standard Typewriter Keys<br>14-key Numeric Pad with ENTER key<br>15 Programmable Function Keys<br>9 Additional Symbol/Control Keys |
| Other features       | Full Cursor control<br>Special Shift-Lock Keys<br>5 Shift Modes<br>Auto Repeat  |

,

# Table 1-1 (continued)

| DISK DRIVES                   |   |
|-------------------------------|---|
| Number of<br>drives           | Two floppy disk drives housed in cabinet  |
| Diskettes                     | Standard 5-1/4 in floppy diskettes.<br>Recommended type: Dysan part No. 107/2D. |
|                               | 512 bytes/sector, 10 (hard) sectors/ track<br>35 tracks/side, 2 sides/diskette  |
| Storage                       | Quad (double-sided, double-density)   |
|                               | 360K bytes per diskette (formatted)   |
| Transfer Rate                 | 250K bits/second  |
| Latency<br>(average)          | 100 ms  |
| Access Time<br>Track-to-Track | 5 ms  |
| Track Density                 | 48 tpi  |
| Tracks per Side               | 35  |
| ERROR RATES                   |   |
| Soft errors                   | l per 10 <sup>8</sup> bits read   |
| Hard errors                   | l per 10 <sup>11</sup> bits read  |
| Seek errors                   | l per 10 <sup>6</sup> seeks   |
| Disk speed                    | 300 rpm <u>+</u> 3.0%   |

-

| INPUT/OUTPUT |   |
|--------------|---|
| I/O Bus      | Slots for up to six plug-in boards                                |
|              | Each board addressed by 16 I/O addresses                          |
| Serial I/O   | RS232 Serial Port   |
| (SIO)        | Current loop option   |
|              | Asynchronous: 45 baud to 19.2 kilobaud                            |
|              | Synchronous: 2400 Baud to 51 kilobaud                             |
| Parallel I/O | 8-bit data in and out with three handshake<br>lines for each port |
|              | Maximum speed is limited by the processor.                        |
|              |   |

## 2.1 PRELIMINARY INFORMATION

2.1.1 Keyboard

Primary system control is maintained by entering commands and data from the ADVANTAGE keyboard. The keyboard is illustrated in Figure 2-1. There are 87 keys, described in Table 2-1. The keys generate standard ASCII codes, listed in Appendix A.

Display of characters entered from the keyboard is under program control. A program-maintained cursor, the rectangular shaped symbol, marks the position on the

| F1 F2 F3 F4 | F5 F6 F7 F8      | F9 F10 F11                 | F12 F13 F14 F15  | - CURSR             |       |
|-------------|------------------|----------------------------|------------------|---------------------|-------|
| `~ !<br>∼ 1 | <b>*</b> 3 4 5 6 | <b>&amp;</b> * (9<br>7 8 9 | ) — +<br>Ø - = 🛛 | 7 8 9               |       |
| esc tab Q   | WERT             | YUIC                       |                  | <b>4</b> 5 <b>6</b> |       |
|             | S D F G          | HJK                        | L ; RETURN       | 1 2 3               | ENTER |
| ALL SHIFT   | Z X C V          | BNM,                       | > ?<br>· / SHIFT | Ø.                  | ENTER |

| ADVANTAGE Keys      |  |   |
|---------------------|--|---|
| Key Group           | Keys   | Description   |
| CHARACTER           | ABCDEFGHIJKLM<br>NOPQRSTUVWXYZ<br>1234567890!@#<br>\$%^&*()=+;:<br>'",.<>/?[]{}<br>(space) | Alphabetic, numeric, and special<br>symbols. Numbers and three<br>symbols (.,-) are also available<br>on the numeric pad.   |
| KEYBOARD<br>CONTROL | SHIFT  | Either of two identical keys<br>which cause most of the other<br>keys to shift into upper case<br>(see Appendix A).   |
|                     | ALL CAPS   | Shifts only alphabetic<br>characters to upper case. Key<br>is a "push on-push off" type<br>with LED to signal when<br>function is active.   |
| ,<br>,              | RETURN   | Carriage return.  |
|                     | TAB  | Position to next tab set on the<br>line. Setting and releasing tabs<br>is done under program control.   |
|                     | $\langle \mathbf{X} \rangle$   | Character delete, backspace, or<br>delete and backspace depending<br>upon the program being used.   |
| ·                   | ENTER  | Numeric pad data entry key.   |
| CURSOR<br>CONTROL   | 8 direction<br>arrows  | All cursor activity is under program control.   |
| 、                   | CURSOR LOCK  | Shifts only cursor control keys<br>(1-9 on numeric pad) to allow<br>cursor positioning without using<br>SHIFT key. Key is a "push on-<br>push off" type with LED to<br>signal when key is active. |

Table 2-1

## ADVANTAGE

Ν.

TECHNICAL MANUAL

•

| Key Group | Keys  | Description   |
|-----------|---|---|
| FUNCTION  | F1 F2 F3 F4 F5<br>F6 F7 F8 F9 F10<br>F11 F12 F13 F14<br>F15 | Special purpose keys entirely<br>under program control. Each<br>Function key can generate up to<br>three ASCII codes. |
| PROGRAM   | ESC   | (ESCAPE) key under program<br>control.  |
|           | CMND  | (Command) operates as a special shift mode for Function keys.   |
|           | CONTROL   | (CTRL) operates as a special shift for keys.  |

Table 2-1 (continued)

## 2.1.2 Rear Panel Controls

A rear view of the ADVANTAGE is shown in Figure 2-2. Table 2-2 describes the controls shown in the figure.





Table 2-2

|                          | Rear Panel Controls   |  |  |
|--------------------------|---|--|--|
| Control                  | Description   |  |  |
| ON/OFF Switch            | Applies/removes electrical power to the unit.   |  |  |
| Power Cord<br>Receptacle | Mates with power cord to provide electric current from AC power source.   |  |  |
| Fuse Holder              | Contains the AC line fuse. Use 3A fuse for`<br>115V operation and 1.5A fuse for 230V<br>operation.                                  |  |  |
| Reset Push Button        | Resets and initializes the system. After<br>reset, data in Main Memory is indeter-<br>minate but data on diskettes is not affected. |  |  |
| I/O Plate                | Openings in plate allow access to I/O<br>connectors on I/O Boards   |  |  |
| Brightness Control       | Controls brightness of the display screen.<br>Turn clockwise to increase lightness.   |  |  |

2.1.3 Diskette Loading/Unloading

To load a diskette into one of the disk drives, proceed as follows:

- 1. Open the latch on the front of the disk drive.
- Hold the diskette on the label end, with the label facing up and the write protect notch on the left. (see Figure 2-3).
- 3. Insert the diskette into the drive and push it all the way back until it contacts the rear of the disk slot.
- 4. Close the latch.



To unload a diskette, proceed as follows:

- 1. Wait until the red indicator light on the front of the disk drive goes out.
- 2. Open the latch on the front of the drive.
- 3. Grasp the edge of the diskette and pull it out.

#### 2.1.4 Keyboard Reset

The ADVANTAGE system may be reset by pressing four keys simultaneously on the keyboard. The keys are: CMND, both SHIFT keys, and  $\langle x \rangle$ . The effect of this reset is equivalent to pushing the Reset Pushbutton on the rear of the ADVANTAGE cabinet (see Section 2.1.2).

When power is first applied to the ADVANTAGE or after the Reset Pushbutton is pressed, the keyboard reset feature is enabled. Thereafter, the feature can be enabled and disabled by the program (see Section 3.3.2 and Table 3-6).

#### 2.2 SYSTEM STARTUP

2.2.1 Booting From Drive 1

To load a program from disk drive 1, proceed as follows:

- If the ADVANTAGE power is already turned on, skip to step 4.
- 2. Insure that there are no diskettes in the disk drives. Turning power on or off with diskettes loaded may cause loss of data on the diskettes.
- 3. Turn on the ADVANTAGE by pressing the ON/OFF switch located at the rear of the cabinet.
- 4. Load the desired diskette into the upper drive (Drive 1) as described in Section 2.1.3. The diskette must be of the type that can be used for bootstrapping. Typically, a System Diskette or a Diagnostic Diskette is used.
- 5. Press the RESET button at the rear of the cabinet. The screen displays the message "LOAD SYSTEM" with a cursor positioned below it. This step is not necessary if the ADVANTAGE was just turned on, as the ADVANTAGE automatically resets on power-up.
- Press the RETURN key. A program is read from Drive 1 and control is turned over to that program.

#### 2.2.2 Booting From Drive 2

The procedure for booting from disk drive 2 is the same as for booting from disk drive 1, except as follows:

- 1. Load the diskette into drive 2.
- 2. In step 6 instead of just pressing the RETURN key, press three keys in sequence: D2<RETURN>. Note that when booting from drive 1, the format D1 <RETURN> may also be used.

## 2.2.3 Booting From Serial Port

To load a program through a serial communication link, proceed as follows:

- 1. If the ADVANTAGE power is already turned on, skip to step 4.
- Insure that there are no diskettes in the disk drives. Turning power on or off with diskettes loaded may cause loss of data on the diskettes.
- 3. Turn on the ADVANTAGE by pressing the ON/OFF switch located at the rear of the cabinet.
- 4. Press the RESET button at the rear of the cabinet. The screen displays the message "LOAD SYSTEM" with a cursor positioned below it. This step is not necessary if the ADVANTAGE was just turned on, as the ADVANTAGE automatically resets on power-up.
- 5. Press two keys in sequence: S<RETURN>.

This chapter provides programming information for the various sections of the ADVANTAGE, including the I/O devices. It also explains how to reconfigure the SIO and PIO boards to change their mode of operation.

3.1 MICROPROCESSOR CONTROL

The heart of the ADVANTAGE computer is the Z80 processor. Refer to the Appendix G for the programming details of this integrated circuit.

- 3.2 MEMORY CONTROL
- 3.2.1 Memory Mapping

The ADVANTAGE computer uses a memory mapping scheme to expand its memory addressing capabilities from 64K bytes to 256K bytes. This effectively expands the Memory Address bus from 16 bits to 18 bits.

The addressing scheme divides the 256K bytes into 16 pages of 16K bytes each (see Table 3-1). The three major areas of memory in the ADVANTAGE: the Main RAM, the Display RAM, and the Boot PROM, are permanently assigned to the addresses shown in the table.

| 256K Address Space Allocation |  |   |  |
|-------------------------------|--|---|--|
| Page                          | 18-Bit Address   | Contents  |  |
| 0<br>1<br>2<br>3              | 00000 - 03FFF<br>04000 - 07FFF<br>08000 - 0BFFF<br>0C000 - 0FFFF | 16K bytes of Main RAM<br>16K bytes of Main RAM<br>16K bytes of Main RAM<br>16K bytes of Main RAM              |  |
| 4<br>5<br>6<br>7              | 10000 - 13FFF<br>14000 - 17FFF<br>18000 - 1BFFF<br>1C000 - 1FFFF | - Not presently used  |  |
| 8<br>9<br>A<br>B              | 20000 - 23FFF<br>24000 - 27FFF<br>28000 - 2BFFF<br>2C000 - 2FFFF | First 16K bytes of Display RAM<br>Last 4K bytes of Display RAM<br>repeated four times<br>Not used<br>Not used |  |
| C<br>D<br>F                   | 30000 - 33FFF<br>34000 - 37FFF<br>38000 - 3BFFF<br>3C000 - 3FFFF | <pre>2K-byte Boot PROM repeats to fill 64K bytes</pre>  |  |


Table 3-1

Memory mapping is implemented by four Memory Mapping registers. Figure 3-1 shows how these registers work.

First, output instructions are used to load the register with the appropriate bits. Thereafter, each time the memory is accessed, the upper two bits of the program address automatically generate four bits of memory address by selecting one of the four Memory Mapping registers. The remaining 14 bits of the program address are passed through to the memory address without change.

With any one configuration of the Memory Mapping registers, the program has access to only four of the 16 possible pages. In order to change the four pages it wishes to access, the program must change one or more of the Mapping registers.

TECHNICAL MANUAL



TECHNICAL MANUAL

The Memory Mapping registers are initialized or changed by executing output instructions. The registers are write-only; their contents cannot be read by the program. Memory mapping I/O addresses are summarized in Table 3-2.

| Memory Mapping I/O Addresses |             |                       |  |
|------------------------------|-------------|-----------------------|--|
| I/O Address<br>(Hexadecimal) | Operation   | Description           |  |
| A0                           | OUTPUT only | Memory Map register 0 |  |
| Al                           | OUTPUT only | Memory Map register l |  |
| A2                           | OUTPUT only | Memory Map register 2 |  |
| A3                           | OUTPUT only | Memory Map register 3 |  |

Table 3-2

#### NOTES

- When these I/O addresses are decoded, bits 2 and 3 are ignored. This produces four addresses for each function that work equally well. For example, addresses AO, A4 and A8 all produce identical results.
- Attempting to read from any of the addresses listed in this table will read indeterminate data, and will load indeterminate data into the corresponding Memory Mapping register.

The bits from the output byte that are used to load any of the Memory Mapping registers are bits 7,2,1 and 0. The format of the output byte is shown in Table 3.3. As an example of programming the mapping registers, the Display RAM may be mapped into pages 0 and 1 (program addresses 0000H through 4 FFFH by performing the following two steps:

Output 80H to I/O address A0H.
 Output 81H to I/O address A1H.

| Memory Mapping Register Configurations |   |  |
|--|---|--|
| Bits of Output<br>Byte<br>76543210     | Memory Reference                            |  |
| 0xxxxNNN                               | Main RAM page NNN                           |  |
| lxxxx00N                               | Display RAM, N=0 is page 8<br>N=1 is page 9 |  |
| lxxxxlxx                               | Boot Prom                                   |  |
| NOTE: xx = ignored bits                |   |  |

Table 3-3

#### MEMORY MAPPING IN INTERRUPT MODE

When programming the ADVANTAGE computer in interrupt mode, take care to configure the memory mapping registers so that the automatic branch to the interrupt serviceroutine is directed to the correct page of memory. Exactly how this is done depends how the Z80 processor is programmed to respond to interrupts (see Appendix G). If the Z80 processor is programmed for a "Mode 2" response, the I/O ports in the ADVANTAGE respond with an "FF" regardless of which port generated the interrupt.


# 3.2.2 Memory Parity

The Main RAM has a parity bit associated with each memory location. The display and PROM memories do not have parity. The Main RAM parity bit is automatically written during a write operation and checked during a read operation. If an incorrect parity bit is encountered during a read operation the Parity Error flag is set. A parity error can occur because a memory location was read before any data was stored at that location.

The handling of parity errors can be controlled through the use of the status and control bytes shown in Table 3-5. The address of these bytes is given in Table 3-4.

| Memory Parity I/O Address   |       |                                 |  |  |
|---|-------|---------------------------------|--|--|
| I/O Address Operation Description (Hexadecimal)   |       |                                 |  |  |
| 60  | READ  | Read Memory Parity Status byte  |  |  |
| 60  | WRITE | Load Memory Parity Control byte |  |  |
| NOTE: When I/O address 60 is decoded, address bits 0,1,2 and 3<br>are ignored. This permits addresses 61 through 6F to<br>work as well as 60. |       |                                 |  |  |

#### Table 3-4



# 3.3 INTERRUPTS

The Z80 processor has two interrupt inputs: a Maskable Interrupt (INT) and a Non-Maskable Interrupt (NMI). Refer to the data sheet in Appendix G for information about how these inputs affect the Z80 processor.

3-7

# 3.3.1 Maskable Interrupts

The sources of maskable interrupts are as follows:

- 1. The Keyboard. See Section 3.5.
- 2. The Video Controller. See Section 3.6.
- 3. I/O Boards. See Section 3.8.
- 4. Memory parity error. See Section 3.2.2.

A parity error in the Main RAM may cause a maskable interrupt or a non-maskable interrupt, depending upon jumper W4 on the Main PC Board. As shipped, the parity error is connected to the maskable interrupt. North Star software does not support its connection to the non-maskable interrupt.

3.3.2 Non-Maskable Interrupts

The sources of non-maskable interrupts are as follows:

- Power Reset. This reset occurs whenever power is turned on, or whenever power is interrupted. The power reset also resets the Z80 processor.
- 2. <u>Reset Pushbutton</u>. This control is located on the rear panel of the ADVANTAGE.
- 3. <u>Keyboard Reset</u>. This reset is under program control (see Section 2.1.4).
- 4. <u>Memory Parity Error</u>. See the paragraph above describing jumper W4 on the Main PC Board.


# 3.4 SHARED I/O INTERFACE REGISTERS

The Z80 processor uses several status and control registers in order to communicate with other system components. Most of these registers are dedicated to a particular I/O device, but three of them, the I/O Control register, Status register 1 and Status register 2 are shared by more than one device. Figure 3-2 shows the relationship of these registers to the devices which they serve.


These three 'shared registers' are introduced and briefly described in this section. Their use on a particular device such as the keyboard or video monitor is covered in the section for that device.

| r   |                           |                           |  |  |
|---|---------------------------|---------------------------|--|--|
|   | Shared Register Addresses |                           |  |  |
| I/O Address<br>(Hexadecimal)  | Operation                 | Description               |  |  |
| F0  | WRITE only                | Load I/O Control register |  |  |
| EO  | READ only                 | Read Status register l    |  |  |
| D0  | READ only                 | Read Status register 2    |  |  |
| NOTES   |                           |                           |  |  |
| <ul> <li>When these I/O addresses are decoded, address bits 0,1,2<br/>and 3 are ignored. This produces 16 addresses for each<br/>function that work equally as well. For example, addresses<br/>F0 through FF all produce identical results.</li> </ul>       |                           |                           |  |  |
| • The I/O Control register is in an indeterminate state when<br>power is turned on, and is not affected by any reset.<br>Reading from this address at any time will cause<br>indeterminate data to be read and to be loaded into<br>the I/O Control register. |                           |                           |  |  |
| • Do not write to Status Register 1 or Status Register 2<br>as it causes bus conflicts.   |                           |                           |  |  |

Table 3-6



ADVANTAGE



#### Table 3-7

The three shared registers are addressed as shown in Table 3-6. Their formats are given in Table 3-7, 3-9 and 3-10. Table 3-8 defines the I/O Commands, which are generated by the low-order three bits of the I/O Control register.

|                   |                                    | I/O Commands   |
|-------------------|------------------------------------|--|
| Command<br>Number | Bits 0-2 of<br>Control<br>Register | Description  |
| 0                 | <b>000</b>                         | Show Sector. Place disk sector<br>number into bits 0-3 of I/O<br>Status register 2. The sector<br>number has a range of 0-9, or<br>one of two special codes: E =<br>disk drive motors off, and F=<br>index pulse detected. This<br>function is also performed by<br>command 5.   |
| 1                 | 001                                | Show Char LSB's. Place low-order<br>four bits of keyboard character<br>into I/O Status register 2, bits<br>0-3.  |
| 2                 | 010                                | Show Char MSB's. Place high-order<br>four bits of keyboard character<br>into I/O Status register 2, bits<br>0-3. Reset Keyboard flag, bit 6<br>of the same register.   |
| 3                 | 011                                | Keyboard MI Flag. Complement the<br>state of the Keyboard Maskable<br>Interrupt flag. Following execution<br>of the command 3, the state of this<br>flag appears in bit 0 of I/O Status<br>register 2. One=on, zero=off. The<br>KB MI flag allows the Keyboard Data<br>flag, bit 6 of I/O Status register<br>2, to generate a maskable<br>interrupt. |

Table 3-8

ADVANTAGE

3-12

.

Table 3-8 (continued)

| Command<br>Number  | Bits 0-2 of<br>Control<br>Register | Description  |  |
|--|------------------------------------|--|--|
| 4  | 100                                | <u>Cursor Lock</u> . Change the state of<br>the Curson Lock flag, and place<br>that flag into bit 0 of I/O Status<br>register 2. One = on, zero = off.   |  |
| 5  | 101                                | Start Disk Drive Motors. Turn on<br>both disk drive motors. Motors<br>remain on for 3 seconds after the<br>command is removed. Also perform<br>"Show Sector" command (see above).  |  |
| 6  | 110                                | Used only as part of the command 6, command 7 sequence (see below).  |  |
| 6,7  | 110,111                            | Keyboard NMI Flag. This 2-command<br>sequence complements the state of<br>the Keyboard Non-maskable<br>Interrupt flag. Following<br>execution of this command<br>sequence, the KB NMI flag appears<br>in bit 0 of I/O Status register 2.<br>One=on, zero=off. When this flag<br>is on, the keyboard reset feature<br>is enabled (see Section 2.1.4). |  |
| 7  | 111                                | <u>All Caps.</u> When used alone, this<br>command changes the state of the<br>All Caps flag, and places that<br>flag in bit 0 of I/O Status<br>register 2. One = on, zero = off.   |  |
| NOTE: In order for the I/O Commands to be effective, they<br>must remain in the I/O Control register until the<br>Command Acknowledge bit changes state. This bit is<br>number 7 in I/O Status Register 2. |                                    |  |  |

Table 3-9





Table 3-10



## 3.5 KEYBOARD CONTROL

This section contains the programming information for the ADVANTAGE keyboard. Refer to the diagrams and tables in section 3.4 for the following discussion.

#### 3.5.1 RESET

When the I/O Reset bit (I/O address FOH, bit 4) is set on, then off, it has the following effect on the operation of the keyboard.

- 1. If there is an active maskable interrupt from the keyboard, it is reset.
- 2. The Keyboard Maskable Interrupt flag is reset. This disables maskable interrupts from the keyboard.
- 3. The Keyboard Data flag is reset. This flag is bit 6 of I/O Status register 2.
- 4. The Cursor Lock feature is reset (see Section 3.5.4).
- 5. The All Caps feature is reset (see Section 3.5.5).
- The Auto-Repeat flag is reset. This flag is bit
   4 of I/O Status register 2.
- 7. The Character Overrun flag is reset. This flag is bit 5 of I/O Status register 2.

### 3.5.2 Interrupt or Polled

The keyboard may be serviced in the interrupt mode, or it may be polled by the program.

If the interrupt mode is used, the program must set the Keyboard Maskable Interrupt (KB MI) flag. The following procedure may be used for this purpose.

- 1. Input and record the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- 2. Issue command 3 to the I/O control register (I/O address FOH).

- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. Input from I/O Status register 2 and check bit 0. If this bit is on, the KB MI flag is already set.
- 5. If the KB MI flag is reset, repeat step 2 above.

When the keyboard causes an interrupt, the program can verify the source of the interrupt by imputting from I/O address EOH and checking bit 0. This bit is on if the keyboard is interrupting.

To clear the interrupt, the program must input keyboard characters (see Section 3.5.2) until the Keyboard Data flag is reset. This flag is bit 6 of I/O address DOH.

If the keyboard is to be polled rather than operated in interrupt mode, the KB MI flag must be reset. This flag is reset when the ADVANTAGE power is turned on, or when the ADVANTAGE Reset Button is pushed. The program may reset the KB MI flag by executing the following sequence:

- Input and record the state of the Command acknowledge bit (I/O address DOH, bit 7).
- Issue command 3 to the I/O Control register (I/O address FOH).
- 3. Wait for the Command Acknowledge bit to complement. This dellay is in the range of 0.5 to 1.5 milliseconds.
- 4. Input from I/O Status register 2 and check bit 0. If this bit is off, the KB MI flag is already reset.
- 5. If the KB MI flag is set, repeat step 2 above.

The program polls the keyboard by periodically imputting from Status register 2 (I/O address DOH) and checking bit 6. If the bit is on, the program reads the keyboard character(s) as described below.

## 3.5.3 Read Keyboard

Characters are read from the keyboard by performing the sequence given below. A sample subroutine for reading keyboard data without using interrupts is given in Table 3-11.

- 1. Input and record the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- Issue command 1 to the I/O Control register (I/O address FOH).
- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. Input the low-order nibble of the character from I/O address DOH.
- 5. Issue command 2 to I/O address FOH.
- 6. Wait for the Command Acknowledge bit to toggle.
- 7. Input the high-order nibble of the character from I/O address DOH.

Keyboard character ASCII codes are given in Appendix A. There are six keys that affect the values received from other keys: Left SHIFT, right SHIFT, CONTROL, COMMAND, ALL CAPS and CURSOR LOCK. Combinations of none, one, or two of these keys produce the five variations of keyboard codes: Unshifted, Shifted, CONTROL, CONTROL- Shifted, and CMND, as sown in the table "Keyboard ASCII Codes by Key" of Appendix A.

|          |                        | Samp          | le Routi    | ne for | Reading       | g Characters                   |
|----------|------------------------|---------------|-------------|--------|---------------|--------------------------------|
| КЕҮВС    | ARD INE                | PUT EXA       | <b>MPLE</b> |        |               |                                |
| 1        | 00D0                   | ==            | SPRCS       | ==     | 0D0H          | ; STATUS REG 2 ADDR            |
| 2        | 0040                   | ==            | CHRDY       | ==     | 0 <b>4</b> 0H | ; KEYBOARD STATUS MASK         |
| 3        | 00F8                   | ==            | CNTRG       | ==     | OFOH          | ; CONTROL REGISTER ADDR        |
| 4        | 0038                   | ==            | NORM        | ==     | 038н          | ; NORMAL CONTROL REG VALUE     |
| 5        | 0001                   | ==            | CHDSL       | ==     | 001H          | ; COMMAND TO SHOW LOWER NIBBLE |
| 6        | 0002                   | ==            | CHDSU       | ==     | 002H          | ; COMMAND TO SHOW UPPER NIBBLE |
| 7<br>8   |                        |               | ;           |        |               |                                |
| 8        | 0000'                  | DBDO          | KEY:        | IN     | SPRCS         | ; STATUS REG 2                 |
| 9        | 0002'                  | E <b>64</b> 0 |             | ANI    | CHRDY         | ; TEST FOR CHARACTER READY     |
| 10       | 0004'                  | 28FA          |             | JRZ    | KEY           | ; WAIT FOR KEYSTROKE           |
| 11       | 0006'                  | DBD0          |             | IN     | SPRCS         | ; RESPONSE TO CURRENT COMMAND  |
| 12       | 0008'                  | 6F            |             | MOV    | L,A           | ; SAVE FOR COMMAND ACK TEST    |
| 13       | 000 <b>9'</b>          | 3E19          |             | MVI    | A, NORM       |                                |
| 14       | 000B'                  | D3F0          |             | OUT    | CNTRG         | ; REQUEST LOWER NIBBLE FIRST   |
| 15       | 000D'                  | DBD0          | KEYl:       | IN     | SPRCS         |                                |
| 16       | 000F'                  | AD            |             | XRA    | $\mathbf{L}$  | ; TEST FOR COMMAND ACK         |
| 17       | 0010'                  | F2 000        | )D <b>'</b> | JP     | KEYl          | ; WAIT FOR COMMAND ACK         |
| 18       | 0013'                  | DBD0          |             | IN     | SPRCS         |                                |
| 19       | 0015'                  | E60F          |             | ANI    | 15            | ; MASK TO NIBBLE ONLY          |
| 20       | 0017'                  | 67            |             | MOV    | н,А           |                                |
| 21       | 0018'                  | 3E1A          |             | MVI    |               | M+CHDSU ; UPPER NIBBLE COMMAND |
| 22       | 001A'                  | D3F0          | _           | OUT    | CNTRG         | ; ALSO ADJUSTS FIFO AND STATUS |
| 23       | 001C'                  | DBD0          | KEY2:       | IN     | SPRCS         |                                |
| 24       | 001E'                  | AD            |             | XRA    | L             |                                |
| 25       | 001F'                  | FA 001        |             | JM     | KEY2          | ; WAIT FOR ANOTHER ACK         |
| 26       | 0022                   | DBD0          |             | IN     | SPRCS         | · .                            |
| 27       | 0024                   | 87            |             | ADD    | A             | ; X2                           |
| 28       | 0025                   | 87            |             | ADD    | A             | ; X4                           |
| 29       | 0026'                  | 87            |             | ADD    | A             | ; X8                           |
| 30 -     | 0027 <b>'</b><br>0028' | 87<br>B4      |             | ADD    | A             | ; X16                          |
| 31<br>32 | 0028                   | В4            |             | ORA    | H             | ; COMBINE THE TWO NIBBLES      |
| 32       |                        |               | ;           | . END  |               |                                |
| 22       |                        |               |             | • END  |               |                                |
|          |                        |               |             |        |               |                                |

TABLE 3-11

ADVANTAGE

#### 3.5.4 Cursor Lock

The CURSOR LOCK key alters the codes that are produced by some of the keys on the numeric keypad as defined in Appendix A.

The CURSOR LOCK key has a built-in light that indicates whether the feature is on or off. This feature can be set or reset by pressing the key, or by issuing a command from the program.

To change the state of the CURSOR LOCK feature, perform the following sequence:

- Input and save the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- 2. Issue command 4 to I/O address FOH.
- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. If desired, confirm the new state of CURSOR LOCK by inputting I/O address DOH and checking bit 4. One = on, zero = off.
- 3.5.5 All Caps

The ALL CAPS key alters the codes that are produced by the alphabetic keys as defined in Appendix A.

The ALL CAPS key has a built-in light that indicates whether the feature is on or off. This feature can be set or reset by pressing the key, or by issuing a command from the program.

To change the state of the ALL CAPS feature, perform the following sequence:

- Input and save the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- 2. Issue command 7 to FOH.
- 3. Wait for the Command Acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.

4. If desired, confirm the new state of ALL CAPS by inputting I/O address DOH and checking bit 7. One = on, zero = off.

### 3.5.6 Auto-Repeat

If any key or legal combination of keys is held down for more than 800 milliseconds, the Auto-Repeat bit in Status register 2 is set. It will remain set until the key(s) is released. In addition, a special character (FFH) is inserted by the keyboard following the one that is to be repeated. The keyboard sends the character to be repeated only once.

If the program is to implement the Auto-Repeat feature, it should perform the following procedure:

- Input I/O address DOH and check bit 4. A "one" indicates repeat.
- 2. If this bit is set, start inputting keyboard characters until the FFH character is encountered.
- 3. When FFH is found, the preceeding character will be the one that should be repeated.
- 4. Discard the FFH character.
- 5. Continue to repeat the character until the Auto-Repeat bit is reset.

If the program is not to implement the Auto-Repeat feature, it should simply discard the FFH character.

# 3.5.7 Character Overrun

I/O address DOH should be input and bit 5 checked each time a character is input from the keyboard. If the bit is a one, it indicates that the seven-character keyboard buffer was overfilled, resulting in the loss of one or more characters.

#### 3.6 VIDEO DISPLAY CONTROL

## 3.6.1 Screen Mapping

The video display consists of a matrix of contiguous dot positions that is 640 dots wide and 240 dots high. There is a one-to-one correspondence between each dot position and a bit in memory.


Data to be displayed on the screen is stored in the Display RAM. This RAM contains enough data to produce a display that is the same width as the screen format (640 dots) but is 256 dots high (see Figure 3-3).

The screen can be made to scroll vertically through the Display RAM in a wrap-around fashion. For example, if the screen is scrolled down so that the 50th horizontal row of dots in the RAM format is displayed at the top of the screen, then row 51 will be next, then 52, etc., until row 256 is encountered somewhere near the bottom of the screen. At that point the display continues with row 1 of dots in the RAM format, then row 2, row 3, etc., until the bottom of the screen is encountered.

The Display RAM is physically located between memory addresses 20000H and 24FFFH. The actual program addresses used to access this RAM depend on the state of the Memory Mapping registers (see Section 3.2.1). For the purpose of this discussion, assume that the Display RAM has been mapped into pages 0 and 1, i.e., 80H has been output to I/O address AOH, and 81H has been output to I/O address AlH.

The data in the Display RAM is organized as shown in Figure 3-3. To write into any dot or group of dots on the screen load the appropriate bit pattern into the correct locations of Display RAM, and insure that the screen is scrolled into position so that the bits are displayed.

ADVANTAGE



To scroll the screen, change the number in the Start Scan register. Table 3-12 gives the I/O addresses of the register. The binary number in this register indicates how far down the screen image will be positioned relative to the top of the Display RAM format (see Figure 3-3). For example, if 02H is output to this register, the data for the top row of dots on the screen will come from RAM locations 0002H, 0102H, 0202H, etc.

# 3.6.2 Forming Letters and Symbols

The flexibility of the display screen format allows the user to form characters of virtually any style or size. For convenience, a set of standard character shapes is stored in the Boot PROM. When these characters are used, the display may contain 24 horizontal rows of characters with 80 characters per row. Instructions for accessing these characters are given in Section 3.6.5.

Table 3-12

| Video I/O Addresses  |                    |  |  |  |
|--|--------------------|--|--|--|
| I/O Address<br>(Hexadecimal)   | Operation          | Description  |  |  |
| 90   | OUTPUT             | <u>Load Start Scan Register</u> , This<br>8-bit register specifies which<br>display line is to be on top of<br>the screen.                 |  |  |
| BO   | INPUT or<br>OUTPUT | <u>Clear Display Flag.</u> This flag<br>marks the period between<br>automatic scans of the display<br>screen (see Section 3.6.3<br>below). |  |  |
| NOTES  |                    |  |  |  |
| <ul> <li>When these I/O addresses are decoded, address bits 0,1,2<br/>and 3 are ignored. This produces 16 addresses for each<br/>function that work equally well. For example, addresses<br/>90 through 9F all produce identical results.</li> </ul> |                    |  |  |  |
| <ul> <li>When inputting from address B0, the input data is<br/>indeterminate.</li> </ul>   |                    |  |  |  |
| ullet When outputting to address BO, the output data is ignored.   |                    |  |  |  |

# 3.6.3 Display Flag

The Display flag is bit 2 in I/O Status Register 1 (I/O address EOH). This flag allows the program to synchronize data transfers to the Display RAM. This prevents the momentary flicker which occurs when RAM data is changed while it is being refreshed on the screen.

The flag is set each time the automatic refresh circuitry completes a scan of the display screen, or approximately every 17 milliseconds. The flag is reset by the program (see Table 3-12). When the Display flag is set, it marks the beginning of a 0.50 millisecond period, during which time the screen is not being scanned. After this period, scanning resumes at the top of the screen and moves toward the bottom.

The Display flag causes a maskable interrupt each time it sets, if bit 7 is set in the I/O Control register (I/O address FOH).

#### 3.6.4 Screen Blanking

The screen may be blanked by setting bit 5 of the I/O Control register (I/O address FOH). Resetting the bit allows the screen to display again the contents of Display RAM.

## 3.6.5 The Video Driver

The Video Driver is a 280 processor subroutine within the Boot PROM. It is used to generate character templates for the video display and for controlling the cursor. The generated templates are 8 dots wide and 10 dots high, including the intercharacter and interline spaces.

The user supplies a list of parameters to the Video Driver that includes the current position of the cursor. The user then passes a single character to the Video Driver. If the character corresponds to one of the 96 displayable ASCII characters listed in Appendix A, it is displayed on the screen at the current cursor position. If the character corresponds to one of the control codes listed in Table 3-13, the Video Driver executes the appropriate command.

| Video Driver Control Codes   |  |  |  |
|--|--|--|--|
| Control Code   | Hexadecimal<br>Value   | Description  |  |
| CTRL-H<br>CTRL-J<br>CTRL-K<br>CTRL-L<br>CTRL-M<br>CTRL-N<br>CTRL-O<br>CTRL-O<br>CTRL-X<br>CTRL-Y<br>CTRL-Y<br>CTRL-<br>CTRL- | 08<br>0A<br>0B<br>0C<br>0D<br>0E<br>0F<br>18<br>19<br>1F<br>1E | Backspace (cursor left)<br>Line Feed (cursor down)<br>Reverse Line Feed (cursor up)<br>Forespace (cursor right)<br>Carriage Return<br>Clear to End of Line<br>Clear to End of Screen<br>Cursor On<br>Cursor Off<br>New Line<br>Home Cursor (to upper left<br>corner of screen) |  |

Table 3-13

Before using the Video Driver, map the Boot PROM into 8000H and map the Display RAM into 0000H and 4000H (see Section 3.2.1). The Video Driver does not use the Z80 processorstack pointer. A block of eleven bytes of data in main RAM must be set up before calling the Video Driver. The calling sequence is shown below and the data block format is shown in Table 3-9.

ADVANTAGE

To invoke the Video Driver:

- Set up the 11-byte RAM block as described in Table 3-9.
- 2. Set Z80 processor IX Register to the start address of the RAM block.
- 3. Place the desired byte in the Z80 processor acumulator.
- 4. Jump to the Video Driver entry point (JMP 87FDH).

| Video Driver Data Block Format |       |  |  |
|--------------------------------|-------|--|--|
| Byte                           | Name  | Description  |  |
| 1                              | CURSX | <u>Cursor Column Number.</u> There are 80<br>columns on the screen numbered 00H through<br>4FH. Each column is one byte wide.  |  |
| 2                              | CURSY | <u>Cursor Line Number.</u> There are 256 lines<br>numbered 00H through FFH. This number<br>refers to the top line of the cursor tem-<br>plate.   |  |
| 3-4                            | PIXEL | PIXEL Data Table Address. The standard<br>Pixel Data Table is in the PROM at address<br>8561H.   |  |
| 5                              | SCRCT | Line Number. The line number which is<br>currently at the top of the screen. This<br>number is incremented or decremented by<br>10 (decimal) whenever a character<br>causing a scroll is executed.   |  |
| 6                              | STATS | Status Byte:Bit 0 - Set by Driver if cursor is disabled.Bit 1 - Set by user to disable auto wrap-<br>around of display format.Bit 2 - Set by the user to disable scrolling.<br>Also inhibits automatic carriage<br>return of cursor.Bit 6 - Set by Driver if cursor reaches top<br>of screen and scrolling is inhibited. |  |

Table 3-14

Table 3-14 (continued)

| Bytes | Name  | Description   |  |
|-------|-------|---|--|
|       |       | Bit 7 - Set by Driver if cursor reaches<br>bottom of screen and scrolling is<br>inhibited.<br>Bits 3,4,5, Not used.   |  |
| 7-8   | RETFP | <u>Return Address.</u> The Video Driver does not<br>use the Z80 stack. It returns to the<br>calling program by jumping to the<br>address stored in these two bytes. |  |
| 9-10  | СТЕМР | <u>Cursor Template Address.</u> This address must<br>be set up to the start of a 10-byte<br>block containing the cursor template<br>(normally all FHH's).           |  |
| 11    | VIDEO | Normal/Reverse. Set this byte to 00 for normal video, FFH for reverse video.  |  |

Typical Default Values for RAM Block:

| CURSX:<br>CURSY: |    |             | Cursor at upper left corner                       |
|------------------|----|-------------|---|
| PIXEL:           |    |             | Standard character set                            |
| SCRCT:           | DB | 00 ;        | Scan line 0 at top of screen                      |
| STATS :          | DB | 00 ;        | Cursor on, auto wrap-around on, scrolling enabled |
| RETFP:           | DW | XXXX ;      | XXXX is return address from PROM                  |
| CTEMP:           | DW | OFFFFH, OFF | FFH, OFFFFH, OFFFFH, OFFFFH ; Cursor template     |
|                  |    |             |   |

Note: CURSX, CURSY, SCRCT are automatically updated by the Video Driver.

## 3.7 FLOPPY DISK DRIVE CONTROL

The Floppy Disk Drive Controller uses a minimum of hardware and requires a sophisticated program to read from and write to the disk drives. Some of the timing and motor control is determined by the program.

The program communicates with the Floppy Disk Controller in the following ways:


- 1. Through the Shared I/O Interface registers described in Section 3.4.
- By outputting control bytes to the Drive Control register. The format for the register is shown in Table 3-16, and its I/O address is listed in Table 3-15.
- 3. By accessing the other I/O addresses given in Table 3-15.

| Floppy Disk I/O Addresses    |           |   |  |
|------------------------------|-----------|---|--|
| I/O Address<br>(Hexadecimal) | Operation | Description   |  |
| 80                           | INPUT     | <u>Input Disk Data.</u> Sets the processor<br>into the wait state until the<br>disk data is available, then<br>reads the data. Inputting from<br>this address when data is<br>unavailable puts the processor<br>into a continuous wait state.               |  |
| 80                           | OUTPUT    | <u>Output Disk Data.</u> Sets the processor<br>into the wait state until the Disk<br>Controller writes the data to the<br>diskette. Outputting to this<br>address before setting the Disk<br>Write flag puts the processor<br>into a continuous wait state. |  |

Table 3-15

| 81   | INPUT  | <u>Input Sync Byte.</u> Sets the processor<br>into the wait state until the<br>sync byte is available, then<br>reads the data. If the disk<br>format is correct, the character<br>read is a BFH. Inputting from<br>this address when a sync byte is<br>not available puts the processor<br>into a continuous wait state. |  |  |  |
|--|--------|--|--|--|--|
| 81   | OUTPUT | <u>Load Drive Control Register.</u> See<br>Table 3-16 for the register format.   |  |  |  |
| 82   | INPUT  | <u>Clear Disk Read Flag.</u> Terminates<br>the disk read operation. The data<br>input by this address is inde-<br>terminate.   |  |  |  |
| 82   | OUTPUT | <u>Set Disk Read Flag.</u> This flag is<br>set as one of the steps in<br>initiating a disk read operation.<br>The output data is ignored.  |  |  |  |
| 83   | OUTPUT | <u>Set Data Write Flag.</u> This flag<br>is set to initiate a disk write<br>operation. The output data is<br>ignored. The Disk Write flag<br>is cleared on the leading edge<br>of the next sector mark.  |  |  |  |
|  | NOTES  |  |  |  |  |
| <ul> <li>•When these I/O addresses are decoded, bits 2 and 3 are ignored. This produces four address for each function that work equally well. For example, addresses 80, 84, 88 and 8C all produce identical results.</li> <li>•If a disk operation causes the processor to go into a continuous wait state, the Main RAM refresh cycles are interrupted and data in Main RAM is lost.</li> </ul> |        |  |  |  |  |

Table 3-16



A disk operation involves selecting the drive, enabling the motor, performing a head seek, selecting a sector, and then performing the read or write operation. These operations are described separately in the following subsections.

# 3.7.1 Power-On Initialization

The data separation circuitry must be initialized after power is applied to the disk controller but before a read or write operation. This is done by alternately setting and clearing the Disk Read flag (I/O address 82H)) at approximately 100-millisecond intervals for five cycles.

## 3.7.2 Motor Enable

Both disk drive motors are turned on whenever a command 5 is received (Start Disk Drive Motors, see Table 3-8). If the command 5 is removed for three seconds, the value OEH is displayed as the sector number. After 100 microseconds both disk drive motors are turned off and the Drive Control register is reset to zeroes. The 100microsecond delay prevents the motors from being turned off in the middle of a read or write operation.

# 3.7.3 Drive Selection

After the drive motors are turned on, the program loads the Drive Control register (see Table 3-16) to select one of the two drives. At the same time the other bits of the register may be loaded in preparation for a head seek, read, or write.

#### 3.7.4 Seek

The positioning of the disk drive read/write head is entirely under program control. The program must keep track of the position of the head and generate the timing pulses required to move the head from track to track. The head is initialized (set on Track 0) by stepping it one track at a time toward the outside of the diskette, and after each step, inputting I/O Status register 1 (I/O address EOH). Bit 5 of the register is on when the selected drive has its head positioned on track 0. There are 35 tracks per side.

The head is stepped by setting and then resetting bit 4 of the Drive Control register (I/O address 81H). When the head is moved by more than one track in either direction, this bit must remain off for at least 5 milliseconds between step pulses. When the head reaches its destination, the program must delay at least 20 milliseconds to allow time for the head to settle.

#### 3.7.5 Sector Selection

The sector number is read by performing the following sequence:

- Input and record the state of the Command Acknowledge bit (I/O address DOH, bit 7).
- 2. Issue command 5 to the I/O Control register (I/O address FOH, refer to section 3.4).
- 3. Wait for the command acknowledge bit to complement. This delay is in the range of 0.5 to 1.5 milliseconds.
- 4. Input the Sector Mark bit (I/O address EOH, bit 6) until it is found to be zero.
- 5. Input the sector number (I/O address DOH, bits 0 through 3). This number is valid while the Sector bit is zero, and for 50 microseconds thereafter.

The number obtained by following the above procedure is actually the number of the previous sector. For example, if sector 6 is to be accessed, the program must search for sector 5. If the desired sector is not found on the first attempt, repeat steps 4 and 5 above until it is found. When the correct sector has been located, the program goes into a loop, waiting for the sector mark to go from a zero to a one. The read or write operation sequence must be initiated on this transition.

### 3.7.6 Read Data

After the proper sector number is found, the read sequence is as follows:

- 1. Wait 500 microseconds after the zero-to-one transition of the Sector Mark bit.
- 2. Set the Disk Read flag by outputting to I/O address 82H.
- 3. Change the Acquire Mode flag to zero (bit 3 of I/O address FOH).
- 4. Wait 150 microseconds, then change the Acquire Mode flag to a one.
- 5. Wait until the Disk Serial Data bit (I/O address EOH, bit 7) changes to a one.
- 6. Input the sync byte (I/O address 81H). This byte should be FBH.
- 7. Input from I/O address 80H for the remainder of the data. The next byte read is the second sync byte, which is the sector number plus 16 times the track number, truncated to eight bits. Following this are the 512 data bytes and the CRC byte. The CRC byte is not checked by hardware; a software routine is needed if checking is desired.
- 8. The program's task is complete at this point. The hardware will reset the Disk Write flag at the zeroto-one edge of the next sector mark. During the sector mark a new write sequence can be started

Read timing is illustrated in Figure 3-4A. Note that the timing of the Sector Mark bit is such that consecutive sectors may be read.


## 3.7.7 Write Data

After the proper sector number is found, the write sequence is as follows:

- Input the Write Protect bit (I/O address EOH, bit
   4). The bit must be a zero to write on the diskette.
- 2. If writing to one of the inner tracks, set the Precompensation bit (I/O address 81H, bit 5). Precompensation is required on tracks 15 through 34 on side 0, and tracks 35 through 49 on side 1.
- Set the Disk Write flag by outputting to I/O address 83H. This must be done within 150 microseconds after the zero-to-one transition of the Sector Mark bit (I/O address EOH, bit 6).
- 4. Output 33 consecutive bytes of zeros to I/O address 80H. This forms the preamble of the sector.
- 5. Output two sync bytes to I/O address 80H. The first contains the synchronization byte (OFBH), and the second contains the sector address (see READ DATA).
- 6. Output 512 data bytes to I/O address 80H.
- 7. Output the CRC byte to I/O address 80H. Note that the program must calculate the CRC byte.
- 8. The program's task is complete at this point. The hardware will reset the Disk Write flag at the zeroto-one edge of the next sector mark. During the sector mark a new write sequence can be started.

Note that it is possible to write contiguous sectors by waiting for the Sector Mark bit to return to zero, and starting again with step 3 above.

Write timing is illustrated in Figure 3-4B.



ADVANTAGE

# 3.8 ACCESSING THE I/O BOARDS

The ADVANTAGE computer interfaces with external I/O devices such as printers and communication links by means of printed circuit (PC) boards. These boards plug into the connectors at the rear of the Main PC Board. The connectors all share a common set of signals and a common set of commands which can be sent by the program.

There are two I/O boards which can be used in the I/O board slots: the PIO (Parallel I/O) and the SIO (Serial I/O). This section introduces the I/O commands which can be sent to these boards. The programming information for a particular board will be found in the section pertaining to that board.

# 3.8.1 Reset

The I/O boards are reset by changing bit number 4 of the I/O Control register first to a zero, then to a one. The I/O address of this register is FOH.

#### 3.8.2 Board ID

A command may be sent to each of the I/O board slots requesting that the board inserted into that slot identify its board type. These commands take the form of I/O instructions. The I/O addresses corresponding to the board slots are given in Table 3-17. The I/Oidentification codes are given in Table 3-18.

There are six I/O board slots, numbered 1 through 6. Slot 1 is the left-hand board as seen from the rear of the unit. They are numbered in sequence from left to right.

| Table 3-17   |  |  |
|--|--|--|
| I/O Board Addresses  |  |  |
| I/O Address<br>(Hexadecimal)   | Operation  | Description  |
| 00 - 0F<br>10 - 1F<br>20 - 2F<br>30 - 3F<br>40 - 4F<br>50 - 5F<br>70 or 78<br>71 or 79<br>72 or 7A<br>73 or 7B<br>74 or 7C<br>75 or 7D<br>76 or 7E<br>77 or 7F | INPUT/OUTPUT<br>INPUT/OUTPUT<br>INPUT/OUTPUT<br>INPUT/OUTPUT<br>INPUT/OUTPUT<br>INPUT/OUTPUT<br>INPUT<br>INPUT<br>INPUT<br>INPUT<br>INPUT<br>INPUT<br>INPUT<br>INPUT | Access I/O board in slot 6<br>Access I/O board in slot 5<br>Access I/O board in slot 4<br>Access I/O board in slot 3<br>Access I/O board in slot 2<br>Access I/O board in slot 1<br>INPUT the ID from slot 6<br>INPUT the ID from slot 5<br>INPUT the ID from slot 3<br>INPUT the ID from slot 3<br>INPUT the ID from slot 1<br>Currently unused. Returns all ones.<br>Currently unused. Returns all ones. |
|  |  |  |

Table 3-17

•

Table 3-18

| I/O Board Identification Codes       |   |  |
|--------------------------------------|---|--|
| Identification Code<br>(Hexadecimal) | I/O Board   |  |
| 7F<br>F7<br>BE<br>DB<br>FF           | FPB - Floating Point Board<br>SIO - Serial Input/Output Board<br>HDC - Hard Disk Controller Board<br>PIO - Parallel Input/Output Board<br>No board or board with no ID. |  |

`

#### 3.8.3 Byte Transfers

I/O instructions are used to transfer 8-bit bytes between the program and any one of the I/O boards. These bytes may be data bytes, control bytes or status bytes, depending upon the I/O address that is used and the particular I/O board that decodes the address.

Table 3-17 lists the I/O addresses (00 through 5F) that are used to access a board for a single byte transfer. Each board slot is assigned to a group of 16 I/O addresses. The most significant digit of the address determines which board slot is accessed, and the least significant digit has a meaning determined by the particular board in that slot. The directin of the data transfer depends upon whether the program executes an input or an output instruction.

#### 3.8.4 Interrupt

A maskable interrupt may be generated from any of the I/O board slots. The program may detect this condition by inputting from I/O address EOH and checking bit 1. The bit will be a zero if any of the I/O boards are interrupting. The boards must be polled individually to determine which board caused the interrupt.

# 3.9 SIO BOARD

The Serial Input/Output (SIO) Board provides a general facility for communicating with serial I/O devices. Synchronous and asynchronous operation are described in separate subsections. This section begins by describing those features of the board that are common to both synchronous and asynchronous operation.

3.9.1 Reset

When the I/O Reset bit (I/O address FOH, bit 4) is set on, then off, it has the following effect on the SIO Board:

- 1. The Interrupt Mask is cleared to zeros, preventing any interrupts from the board.
- 2. The Baud Rate register is cleared to zeros. Normally the register would now have to be reloaded to select the desired baud rate. See the appropriate section below.
- 3. The USART is reset, in preparation for reprogramming.

Note that the I/O Reset bit resets all I/O Boards simultaneously.

## 3.9.2 Board ID

The 8-bit identification code for the SIO Board is F7H. The I/O address used to input this code is determined by the board slot occupied by the SIO (see Table 3-17).

### 3.9.3 Data Transfers

The I/O address used to transfer a data byte to or from the SIO Board is XOH, where X is determined by the board slot occupied by the SIO (see Table 3-19). The standard location for the SIO Board is slot 1.

| First Digit o              | f I/O Address                 |
|----------------------------|-------------------------------|
| Board Slot                 | First Digit<br>of I/O Address |
| 6<br>5<br>4<br>3<br>2<br>1 | 0<br>1<br>2<br>3<br>4<br>5    |


Table 3-19


#### 3.9.4 Control

The operation of the SIO Board is controlled by specifying the Interrupt Mask and the baud rate, and by programming the 8251 USART IC (integrated circuit).

The format of the Interrupt Mask is shown in Table 3-20. A one in any of the bit positions 0 through 3 allows the SIO Board to generate a maskable interrupt if the stated condition occurs. The program defines this mask by outputting the appropriate bit pattern to I/O address XAH, where X is determined by the board slot occupied by the SIO Board (see Table 3-19).

The baud rate is specified by loading the Baud Rate register as described in the appropriate section: 3.9.7 for asynchronous mode, and 3.9.8 for synchronous mode.





Programming the 8251 USART is done by resetting the SIO Board (see Section 3.9.1), then outputting a series of control bytes to the SIO. These bytes are output to I/O address X1H, where X depends upon the board slot occupied by the SIO Board. The control bytes necessary to configure the SIO for a particular mode of operation such as synchronous/asynchronous, number of bits per character, etc., are defined in the specification sheets for this IC, which can be found in Appendix H.

### 3.9.5 Status

A status byte may be read from the SIO Board by inputting I/O address X1H, where X depends upon the board slot occupied by the SIO Board (see Table 3-19). The composition of this status byte is given in the specification sheets for the 8251 USART, which can be found in Appendix H.

| Serial I/O Addresses   |   |  |  |  |  |  |  |  |
|--|---|--|--|--|--|--|--|--|
| I/O Address<br>(Hexadecimal)   | Operation   | Description  |  |  |  |  |  |  |
| X0<br>X1<br>X8<br>XA   | INPUT/OUTPUT<br>INPUT/OUTPUT<br>OUTPUT<br>OUTPUT  | USART data<br>USART Status/Command<br>Baud Rate Register<br>Interrupt Mask |  |  |  |  |  |  |
|  | NOTES   |  |  |  |  |  |  |  |
|  |   | dresses is determined by the<br>board (see Table 3-19).                    |  |  |  |  |  |  |
| <ul> <li>The Baud Rate register may also be accessed by using I/O<br/>address X9.</li> </ul> |   |  |  |  |  |  |  |  |
| <ul> <li>The Interrupt Mask may also be accessed by using I/O address<br/>XB.</li> </ul>     |   |  |  |  |  |  |  |  |
|  | <ul> <li>Inputting from I/O addresses X8, X9, XA or XB causes<br/>indeterminate data to be loaded.</li> </ul> |  |  |  |  |  |  |  |

| Table | 3-21 |
|-------|------|
|-------|------|

#### 3.9.6 Interrupt or Polled

The SIO Board may be serviced in the interrupt mode or it may be polled by the program.

If the interrupt mode is used, one or more bits of the Interrupt Mask must be set to allow the USART to generate interrupts. The Interrupt Mask is discussed in Section 3.9.4.

When the SIO Board causes an interrupt, the program must determine the source of the interrupt. It does this by inputting from I/O address EOH and checking bit 1. The bit is a zero if any of the I/O boards including the SIO are interrupting. The program then inputs the status of all I/O boards to determine which board(s) is interrupting.

The program decides whether the SIO Board has interrupted by comparing the status bits to the bits in the Interrupt Mask. The program can respond by inputting or outputting a data byte, as appropriate, or by simply masking the interrupting condition.

If the SIO Board is to be polled, the Interrupt Mask must be loaded with zeros. The program polls the SIO by perodically reading the status byte from the 8251 USART (see Section 3.9.5) and taking appropriate action.

- 3.9.7 SIO in Asynchronous Mode
- A. Asynchronous Modem Configuration


To establish a communication link between two electronic devices, one device must simulate a modem while the other simulates a terminal. If the ADVANTAGE is to communicate with a serial terminal such as an external CRT, a teletype, or a serial printer, the SIO must be configured to simulate a modem. Similarly, if the ADVANTAGE is to communicate with a modem, the SIO must simulate a terminal.

As shipped, the SIO is configured as a modem; it is ready for immediate connection to an asynchronous RS-232 terminal or a North Star-supplied printer. Connection to most asynchronous terminals and printers requires no configuration changes.

ADVANTAGE

If the SIO has ever been reconfigured as a terminal, it can be restored to its original configuration as follows:

- 1. Remove the Clock Header in board locatin 1A, if one is present.
- Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-5.




B. Asynchronous Terminal Configuration

If the ADVANTAGE is to communicate with a modem (or with another computer simulating a modem) the interfacing SIO port must be configured to simulate a terminal.

To configure the SIO as a terminal, proceed as follows:

1. Remove the Clock Header in board location 1A, if one is present.

2. Remove the Configuration Header from board location 3A and replace it with a 16-pin header wired as shown in Figure 3-6.



#### C. Current Loop Operation


Whereas most computers, terminals, and printers use RS-232 signal levels, some terminals, such as teletypes, use 20 mA current loop signals.

A teletype is a passive device; it does not supply current, but relies on current supplied by the SIO. The SIO is not equipped to accommodate active current loop devices such as computers that produce current loop signals.


As shipped, each SIO board is configured to use RS-232 signals.

To configure an SIO for current loop operation, perform the following procedure:

 Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-7.



- 2. Remove the 1488 in location 4A and replace it with the Current Loop circuit built on a 14-pin header. This circuit is shown in Figure 3-8 and is constructed as follows:
  - a. Connect a 2N3904 transistor to the 14-pin header with the emitter (E) lead connected to pin 7, the base (B) lead connected to pin 5 and the collector (C) lead connected to pin 6.
  - b. Solder a 5.6K ohm 1/4 Watt resistor between pin 4 and pin 12 on the header.
  - c. Solder a 1K ohm 1/4 Watt resistor between pin 8 and pin 14 on the header.



3. Connect a 25-pin D-type connector to the terminal cable as follows:

| pin | 9  | to | the | printer +lead  |
|-----|----|----|-----|----------------|
| pin | 3  | to | the | printer -lead  |
| pin | 2  | to | the | keyboard +lead |
| pin | 10 | to | the | keyboard -lead |


The procedure is then complete.

#### D. Asynchronous Printers

As noted earlier, most asynchronous printers can be connected to the SIO with no configuration changes. For a few printers, however, the buffer full status signal may be on an alternate pin.

The SIO supports printers that indicate buffer full status on Pin 20 (DTR) or on pin 19 (SCA). Consult the manual for your printer to determine which pin is used to indicate buffer full status. Depending on the manufacturer, this signal may be identified as "Printer Ready" or "Buffer Full."

As shipped, the SIO expects the buffer full signal on pin 20. If this signal is on pin 19, the SIO Board must be modified as shown in Figure 3-9.



### E. Asynchronous Baud Rate Selection

The baud rate is selected by a combination of the USART command to "divide by 16" or to "divide by 64" and the value placed in the Baud Rate register. This register is loaded via I/O address X8H, where X is determined by the board slot occupied by the SIO board (see Table 3-19). Table 3-22 shows the values that produce the commonly used baud rates.

|       | Asynchron | ous Baud Rate       | Selection |                     |
|-------|-----------|---------------------|-----------|---------------------|
| _     |           | set to $\div$ 16    |           | set to $\div$ 64    |
| Baud  | Baud Ra   | <u>ate Register</u> | Baud Ra   | <u>ate Register</u> |
| Rate  | Decimal   | Hexadecimal         | Decimal   | Hexadecimal         |
| 19200 | 127       | <b>7</b> F          |           |                     |
| 9600  | 126       | 7 E                 |           |                     |
| 4800  | 124       | 7C                  | 127       | <b>7</b> F          |
| 2400  | 120       | 78                  | 126       | 7E                  |
| 1200  | 112       | 70                  | 124       | 7C                  |
| 600   | 96        | 60                  | 120       | 78                  |
| 300   | 64        | 40                  | 112       | 70                  |
| 200   | 32        | 20                  | 104       | 68                  |
| 150   | 0         | 00                  | 96        | 60                  |
| 110   |           |                     | 84        | 54                  |
| 75    |           |                     | 64        | 40                  |
| 50    |           |                     | 32        | 20                  |
| 45    |           |                     | 22        | 16                  |
|       |           |                     |           |                     |

Table 3-22

# Asynchronous Programming Examples

Table 3-23 illustrates a method of programming the SIO Board for asynchronous operation.

| Sample               | Async     | hro       | nous I/O Routines for SIO Board                      |
|----------------------|-----------|-----------|--|
|                      |           |           |  |
| 0000                 | ;         |           |  |
| 0000                 | ;         |           |  |
| 0030                 | PORTA     | -         | 30H ; Set for SIO boardlet in slot three.            |
| 0038                 | BAUD      | EQU       | PORTA+8 ; Set Baud rate for channel                  |
| 0030                 | DATA      |           |  |
| 0031                 | CIRL      | EQU       |  |
| 007F                 | BDRT      | equ       | 127 ; Set Baud rate of 19.2K Baud                    |
| 0000<br>0000         | .;        |           |  |
| 0000                 | 7<br>7    |           |  |
| 0000                 | ;         |           | Input and output routines                            |
| 0000                 | ;         |           | Tibut and ordered fortance                           |
| 0000 DB31            | CINA      | IN        | CTRL ; Check USART status                            |
| 0002 E602            |           | ANI       | 2 ; Get RxReady bit                                  |
| 0004 28FA            |           | JRZ       | CINA ; Wait till character ready                     |
| 0006 DB30            |           | IN        | DATA ; Read character                                |
| 0008 E67F            |           | ANI       | 7FH ; Mask off top bit                               |
| 000A C9              |           | RET       |  |
| 000B                 | ;         |           |  |
| 000B DB31            | COUTA     |           | CTRL ; Check USART status                            |
| 000D E601            |           | ANI       | 1 ; Get TxReady bit                                  |
| 000F 28FA            |           | JRZ       | COUTA ; Wait till ready                              |
| 0011 78              |           | MOV       | A,B ; Output char is in B reg                        |
| 0012 D330            |           | OUT       | DATA ; Output character                              |
| 0014 C9              |           | RET       |  |
| 0015                 | ;         | Deerd     | llet initialization routine                          |
| 0015<br>0015         | •         | Board     |  |
| 0015 3E7F            | ;<br>INIT | MVI       | A, BDRT  |
| 0017 D338            | TMII      | OUT       | BAUD ; Set baud rate                                 |
| 0019                 | ;         | 001       | LADD , Det Dava rate                                 |
| 0019                 |           | errupt    | masks are cleared at power up                        |
| 0019                 | ;         |           |  |
| 0019 3E03            |           | MVI       | A,3 ; Give USART commands                            |
| 001B D331            |           | OUT       | CTRL ; to reset.                                     |
| 001D D331            |           | OUT       | CIRL   |
| 001F 3E40            |           | MVI       | А, 40н   |
| 0021 D331            |           | OUT       | CTRL   |
| 0023 3ECE            |           | MVI       | A, OCEH ; Give mode command                          |
| 0025 D331            |           | OUT       | CIRL ; 2 STOP BITS, 16*CLK,                          |
| 0027 3E27            |           | MVI       | A,27H ; Give command.                                |
| 0029 D331            |           | OUT       | CTRL ; CMD: RTS, ER, RXF, DTR, TXEN                  |
| 002B CD2E00          |           | CALL      | INJNK ; Read junk twice                              |
| 002E DB30<br>0030 C9 | INJNK     | IN<br>RET | DATA   |
| 0030 C9              | •         | KE1       |  |
| 0031                 | 7         | END       |  |
| SYMBOL TABLE         |           | LAND      |  |
| GIRBON INDUD         |           |           |  |
| BAUD 0038 00         | BDRT 00   | 7F 00     | CINA 0000 01 COUTA 000B 01 CTRL 0031 00 DATA 0030 00 |
|                      |           |           |  |


Table 3-23

# 3.9.8 SIO in Synchronous Mode


#### A. Synchronous Modem Configuration

As shipped, the SIO is configured for operation as an asynchronous modem. It can be reconfigured for synchronous operation as described below.

 Wire an 8-pin header as shown in Figure 3-10, and install it in the Clock Header socket, board location 1A.



2. Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-11.




ADVANTAGE


B. Synchronous Terminal Configuration

As shipped, the SIO is configured for operation as an asynchronous modem. It can be reconfigured as a synchronous terminal as described below.

 Wire an 8-pin header as shown in Figure 3-12, and install it in the Clock Header socket, board location 1A.



2. Remove the Configuration Header, board location 3A, and replace it with a 16-pin header wired as shown in Figure 3-13.



ADVANTAGE

#### C. Synchronous Baud Rates

During synchronous operation, the receiving port speed is determined by the clock signal generated by the transmitting port. Thus, the SIO baud rate selection determines only the transmission speed for a particular port, not the receiving baud rate.

The baud rate is programmed by outputting a value to the Board Rate register. This register is loaded via I/O address X8H, where X is determined by the board slot occupied by the SIO Board (see Table 3-19). Table 3-24 shows the values that produce the commonly used baud rates. The lowest rate is 2400 baud and the highest rate is 51K baud. Rates higher than 51K baud should not be used as this exceeds the upper frequency limit of the 8251 USART.

| S         | ynchronous Baud Ra | te Selection |
|-----------|--------------------|--------------|
|           | Baud R             | ate Register |
| Baud Rate | Decimal            | Hexadecimal  |
| 51000     | 122                | 7A           |
| 38400     | 120                | 78           |
| 19200     | 112                | 70           |
| 9600      | 96                 | 60           |
| 4800      | 64                 | 40           |
| 2400      | 0                  | 00           |

Table 3-24

## D. Synchronous Programming Example

Table 3-25 provides an example of programming the SIO to communicate with a synchronous device.

| Table 3-25 | Та | <b>b</b> 1 | е | 3- | ·25 |
|------------|----|------------|---|----|-----|
|------------|----|------------|---|----|-----|

|   | San                        | ple Synchronous I/O Routines for SIO Board  |     |
|---|----------------------------|---|-----|
| 1 | 0000                       | ;   |     |
| I | 0000                       | ;   |     |
| ł | 0000                       |   |     |
|   | 0000                       | ; INIT initializes the USART for synchronous operation.   |     |
| 1 | 0000<br>0000               | ; INIT INITIALIZES the USARI for synchronous operation.   |     |
| I | 0000                       | ; SYNI loads a received message into RAM starting   |     |
|   | 0000                       | ; at the address given in HL.   |     |
| I | 0000                       |   |     |
| ł | 0000                       | ; SYNO transmits a message from RAM starting at the   |     |
| I | 0000                       | ; address given in HL. The number of bytes of   |     |
|   | 0000                       | ; the message is given in BC.   |     |
| 1 | 0000                       | ;   |     |
| ł | 0000                       | ; As the data transferred is binary and may contain any character   | er, |
| I | 0000                       | ; an escape character must be used to indicate the presence of  |     |
| I | 0000                       | ; control characters such as End-of-text, Start-of-text and Syn   | nc. |
| 1 | 0000<br>0000               | ; The escape character used is DLE, 10H. If a DLE character<br>; occurs in the data this is replaced by two DLEs in sequence. |     |
| ł | 0000                       | , occurs in the data this is replaced by two bills in sequence.   |     |
| I | 0000                       | i<br>i  |     |
|   | 0002                       | STX EQU 2 ; Start of text character   |     |
|   | 0003                       | ETX EQU 3 ; End of text character   |     |
| I | 0010                       | DLE EQU 10H ; Data Link Escape character  |     |
| I | 0016                       | SYN EQU 16H ; Sync character  |     |
| 1 | 0000                       | ;   |     |
| I | 0001                       | TXRDY EQU 1 ; USART status bits   |     |
|   | 0002                       | RXRDY EQU 2   |     |
|   | 0000                       |   |     |
| I | 0030                       | PORTA EQU 30H ; Set for SIO boardlet in slot three.   |     |
|   | 0038                       | BAUD EQU PORTA+8; Set Baud rate for channel   |     |
|   | 0030                       | DATA EQU PORTA ; USART data address   |     |
| 1 | 0031<br>0000               | CTRL EQU PORTA+1; USART control/status.   |     |
|   | 0078                       | ;<br>BDRT EQU 120 ; Set Baud rate of 38.4 Khz   |     |
| 1 | 0000                       |   |     |
|   | 0000 3E78                  | INIT MVI A, BDRT ; Set Baud rate  |     |
|   | 0002 D338                  | OUT BAUD ; for SIO boardlet   |     |
|   | 0004 3E80                  | MVI A,80H ; Ensure USART is cleared   |     |
|   | 0006 D331                  | OUT CIRL ; as specified by manufacturers  |     |
|   | 0008 D331                  | OUT CIRL  |     |
| 1 | 000A 3E40                  | MVI A,40H ; do reset  |     |
|   | 000C D331                  | OUT CTRL  |     |
|   | 000E                       | ;   |     |
|   | 000E 3EOC<br>0010 D331     | MVI A,OCH ; Double sync, no parity<br>OUT CIRL  |     |
|   | 0010 D331<br>0012 3E10     | MVI A,DLE ; Sync character #1   |     |
|   | 0012 JE10                  | OUT CIRL  |     |
|   | 0014 D551                  | MVI A,SYN ; Sync character #2   |     |
| 1 | 0018 D331                  | OUT CIRL  |     |
|   | 001A 3EB7                  | MVI A,0B7H ; Hunt,RTS,Error reset,RxE,DTR,TxE   |     |
|   | 001C D331                  | OUT CTRL  |     |
|   | 001E DB30                  | IN DATA ; Read junk   |     |
| 1 | 0020 C9                    | RET   |     |
|   | 0021                       | ;   |     |
|   | 0021                       | ; Synchronous input routine (RAM address in HL)   |     |
|   | 0021<br>0021 CD0000        | ;<br>CVAIT CATI TAITTO . Cot USADO into hunt mode and   |     |
|   | 0021 CD0000<br>0024 CD5100 | SYNI CALL INIT ; Set USART into hunt mode and<br>CALL GETCH ; reset errors  |     |
|   | 024 00000                  | Chill Obicit / Lebel Cillolo  |     |
|   |                            |   |     |
|   |                            |   |     |

# Table 3-25 (continued)

| FE10<br>20F6     |   | CPI<br>JRNZ   | DLE<br>SYNI  | ; Wait for DLE to appear   |
|------------------|---|---|--|--|
| CD5100           |   |   |  | , for and to appear  |
|                  |   |   |  | ; If SYNC, try again   |
| 28EF             |   | JRZ   | SYNI   | ,,   |
| FE02             |   | CPI   | STX  | ; Check for start of text,   |
| 20EB             |   |   |  | ; if bad, try again  |
|                  | ;   |   | ,  |  |
|                  |   | sfer m  | essage ir  | to RAM   |
|                  |   |   | -  |  |
| CD5100           |   | CALL  | GETCH  |  |
| FE10             |   | CPI   | DLE  |  |
| 2010             |   | JRNZ  | RAMLD  | ; If not DLE then data   |
| CD5100           |   | CALL  | GETCH  | ; Get second char of DLE seq   |
| FE10             |   | CPI   | DLE  | ; If DLE-DLE then use one  |
|                  |   | JRZ   | RAMLD  | ; of them as data  |
| FE16             |   | CPI   | SYN  | ; Check for padding (SYNC chars)   |
| 28EE             |   | JRZ   |  |  |
|                  |   |   | ETX  | ; End yet ?  |
| C8               | •   |   | ;  | ; If not done, then bad DLE  |
| 18E9             |   | JR  | SDATA  | ; sequence found, ignore it  |
|                  | ;   |   |  |  |
|                  | RAMLD   |   |  | ; Insert byte into RAM at (HL)   |
|                  |   |   |  |  |
| 18E5             |   | JR  | SDATA  | ; Get next byte  |
|                  | ;   |   |  |  |
|                  | GEICH   |   |  | ; Get char from serial port  |
|                  |   |   |  |  |
|                  |   |   |  | ; Wait till done   |
|                  |   |   | DATA   |  |
| C9               |   | RET   |  |  |
|                  |   |   |  |  |
|                  | ; Sync  | nronou  | s output   | routine  |
|                  | -   | uts BC  | characte   | ers starting at address in his   |
| 00000            |   | CATT  | TNTO   | ; Reset USART  |
|                  |   |   |  | •  |
|                  |   |   |  | ; Save byte count<br>; Send 255 DLE-SYNCs  |
|                  | UENDD   |   | •  | •  |
|                  | HEADK   |   |  | ; before message   |
|                  |   |   |  |  |
|                  |   |   |  |  |
|                  |   |   |  |  |
|                  |   |   |  | · Postore byte count   |
|                  | •   | FUP   | D  | ; Restore byte count   |
| 3510             | i   | М(7Т  | ADTE   | ; Send message header of   |
|                  |   |   | •  | ; DLE STX  |
|                  |   |   |  |  |
|                  |   |   | •  |  |
| UDICU            |   | unuu  | orun   |  |
|                  |   | nsfer m   | vo onsza   | ontents  |
|                  | •   | WICT III  | coodye u   |  |
| 7E               | -   | MONZ  | A.M  |  |
|                  | INCLIO  |   |  | ; Output byte of data  |
|                  |   |   |  | ; DLE for comparison   |
|                  |   |   | -  | : Check if char was DLE and count  |
| CC9100           |   | CZ  | OPCH   | ; Output second DLE if it was  |
|                  |   | JPE   | NCHO   | ; Loop till done   |
| FA//101          |   |   | 11010  | 1 TOOL OTT ANIN  |
| EA7700<br>CD9100 |   | CALL  | OPCH   | ; Output DLE from A  |
|                  | 20F6<br>CD5100<br>FE16<br>28EF<br>FE02<br>20EB<br>CD5100<br>FE10<br>2010<br>CD5100<br>FE10<br>2809<br>FE16<br>28EE<br>FE03<br>C8<br>18E9<br>77<br>23<br>18E5<br>DB31<br>E602<br>28FA<br>DB30<br>C9<br>CD0000<br>C5<br>0600<br>3E10<br>CD9100<br>3E16<br>CD9100<br>3E16<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>CD9100<br>SE10<br>SE10<br>CD9100<br>SE10<br>SE10<br>CD9100<br>SE10<br>SE10<br>SE10<br>CD9100<br>SE10<br>SE10<br>SE10<br>CD9100<br>SE10<br>SE10<br>SE10<br>SE10<br>SE10<br>SE10<br>SE10<br>S | 20F6<br>CD5100<br>FE16<br>28EF<br>FE02<br>20EB<br>; Tran<br>;<br>CD5100<br>SDATA<br>FE10<br>2010<br>CD5100<br>FE10<br>2809<br>FE16<br>28EE<br>FE03<br>C8<br>18E9<br>;<br>77<br>RAMLD<br>23<br>18E5<br>;<br>DB31<br>GETCH<br>E602<br>28FA<br>DB30<br>C9<br>; Sync<br>; Outp<br>;<br>CD0000<br>SYNO<br>C5<br>0600<br>3E10<br>HEADR<br>CD9100<br>3E16<br>CD9100<br>3E16<br>CD9100<br>3E10<br>; Tran<br>;<br>CD0000<br>;<br>; Sync<br>; Outp<br>;<br>CD0000<br>SYNO<br>C5<br>0600<br>3E10<br>HEADR<br>CD9100<br>3E16<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>3E10<br>CD9100<br>SYNO<br>C5<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD9100<br>CD910<br>CD910<br>CD910<br>CD910<br>CD910<br>CD910<br>CD910<br>CD910<br>CD910 | 20F6JRNZ<br>CD5100CD5100CALL<br>FE1628EFJRZ<br>FE0220EBJRNZi<br>r<br>r<br>r<br>Transferi<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br>r<br> | 20F6JRNZSYNICD5100CALLGETCHFE16CPISYNI28EFJRZSYNI20EBJRNZSYNI20EBJRNZSYNI20EBJRNZSYNI20EBJRNZSYNI20EBJRNZSYNI20EBJRNZSYNI20EBJRNZSYNI20EBJRNZSYNI20EBJRNZSYNI20EBJRNZSYNI20EBJRZSYNI20EBJRZRAMLDCD5100CALLGETCHFE10CPIDLE2809JRZRAMLDFE16CPISYN28EEJRZSDATAFE03CPIETX68RZ;77RAMLDMOV78RAMLDMOV77RAMLDMOV78AMIMOV79RAMLDMOV70RAMLDMOV71RAMLDMOV72RAMLDMOV73RAMLDMOV74RAMLDMOV75SYnchronous output76MVIA, DLE77SYNOCALLINIT78MVIA, DLE79MVIA, SYN79100CALLOPCH71RMVIA, STX75MVIA, DLE76NCHOMOVA,M77R |

# Table 3-25 (continued)


|                |         | •    |         |       |      |     |        |        |      |        |       |    |     |      |    |
|----------------|---------|------|---------|-------|------|-----|--------|--------|------|--------|-------|----|-----|------|----|
| 0088           | 3E03    |      | MVI     | A, ED | < ;  | Sen | d End  | of te  | xt   |        |       |    |     |      |    |
| A800           | CD9100  |      | CALL    | OPCH  | ;    |     |        |        |      |        |       |    |     |      |    |
| 008D           | CD0000  |      | CALL    | INIT  | ;    | Sto | p SYNC | chara  | acte | ers    |       |    |     |      |    |
| 00 <b>9</b> 0  | C9      |      | RET     | ;     | ;    | Ret | urn to | call   | ing  | progra | am    |    |     |      |    |
| 0091           | _       | · ;  |         |       |      |     |        |        |      |        |       |    |     |      |    |
| 0091           | F5      | OPCH | PUSH    | PSW   |      |     | put Ch |        |      |        |       |    |     |      |    |
| 0092           | DB31    | WIX  | IN      | CTRL  |      |     | USARI  |        |      |        |       |    |     |      |    |
| 0094           | E601    |      | ANI     | TXRDY | ζ ;  | Che | ck if  | ready  | for  | chara  | acter |    |     |      |    |
| 0096           | 28FA    |      | JRZ     | WIX   |      |     | t till |        |      |        |       |    |     |      |    |
| 0098           | Fl      |      | POP     | PSW   |      |     | chara  | cter l | oack | and    |       |    |     |      |    |
|                | D330    |      | OUT     | DATA  | ;    | out | put    |        |      |        |       |    |     |      |    |
|                | C9      |      | RET     |       |      |     |        |        |      |        |       |    |     |      |    |
| 009C           |         | ;    |         |       |      |     |        |        |      |        |       |    |     |      |    |
| 009C<br>SYMBOI | TABLE   |      | END     |       |      |     |        |        |      |        |       |    |     |      |    |
| BAUD           | 0038 00 | BDRT | 0078 00 | CTRL  | 0031 | 00  | DATA   | 0030   | 00   | DLE    | 0010  | 00 | ETX | 0003 | 00 |
|                |         |      |         |       |      |     |        |        |      |        |       |    |     |      |    |
|                |         |      |         |       |      |     |        |        |      |        |       |    |     |      |    |

.

## 3.10 PIO Board

The PIO (Parallel Input Output) Board is used to drive parallel printers and other devices requiring transfer of data in 8-bit parallel form.

The PIO Board contains a configuration header which allows it to adapt to many different device interfaces. This header changes the way that the components on the board are connected. Since the header can be wired in many ways, only one configuration is discussed here, i.e., with the header wired as shown in Figure 3-14.



This is the standard North Star configuration. To determine the affect that other configurations would have on the operation and programming of the PIO board, refer to the PIO board schematic in Appendix I.

# 3.10.1 Reset

When the I/O Reset bit (I/O address FOH, bit 4) is set on, then off, its only effect on the PIO Board is to reset the Interrupt Mask to all zeros. See CONTROL heading below. Note that the I/O Reset bit resets all I/O boards simultaneously.

### 3.10.2 Board ID

The 8-bit identification code for the PIO board is DBH. The I/O address used to input this code depends on the board slot occupied by the PIO board (see Table 3-19).

#### 3.10.3 Data Transfers

The I/O address used to transfer a data byte to or from the PIO board is XOH, where X is determined by the board slot occupied by the PIO (see Table 3- 9). The standard location for the PIO Board is slot 2.

#### 3.10.4 Control

The operation of the PIO Board is controlled by specifying the Interrupt Mask, and by setting and resetting the Input and Output flags. These flags are input as part of the status byte and may be used to generate maskable interrupts.


The format of the Interrupt Mask is shown in Table 3-26. A one in any of the bit positions 4 through 7 enables the PIO Board to generate a maskable interrupt if the stated condition is true. The program defines this mask by outputting the appropriate bit pattern to I/O address X2H, where X is determined by the board slot occupied by the PIO Board (see Table 3-19).

The program initializes the Input flag by resetting it. The input device sets the flag when an input byte is ready at the device interface. After the byte is input, the program again resets the flag, and the cycle is repeated.

The Input flag is reset by accessing I/O address X6H, where X is determined by the board slot occupied by the PIO Board (see Table 3-19). In the standard configuration of the PIO Board, the Input flag is not normally set by the program. The flag could be set by accessing I/O address X7H, where X is determined in the same manner as for resetting the flag.

The program initalizes the Output flag by resetting it. The output device sets the flag when it is ready to receive a byte. After the byte is transferred, the program again resets the flag, and the cycle is repeated.

Table 3-26




The Output flag is reset by accessing I/O address X4H, where X is determined by the board slot occupied by the PIO Board (see Table 3-19). In this configuration of the PIO Board, the Output flag is not normally set by the program, although it could be set by accessing I/O address X5H, where X is determined in the same manner as for resetting the flag.

# 3.10.5 Status

A status byte may be read from the PIO Board by inputting from I/O address X1H, where X is determined by the board slot occupied by the PIO Board, (see Table 3-19). Table 3-27 shows the format of the Status byte. The operation of the Input and Output flags is discussed under the CONTROL heading above.

ADVANTAGE

Table 3-27



#### 3.10.6 Interrupt or Polled

The PIO Board may be serviced in the interrupt mode or it may be polled by the program.

If the interrupt mode is used, one or more bits of the Interrupt Mask must be set on to allow the PIO Board to generate interrupts. The Interrupt Mask is discussed in Section 3.10.4.

When the PIO Board causes an interrupt, the program must determine the source of the interrupt. It does this by inputting from I/O address EOH and checking bit 1. The bit is a zero if any of the I/O boards including the PIO is interrupting. The program then inputs the status of all I/O boards to determine which board(s) is interrupting. The program decides that the PIO Board has interrupted if one of the four status bits is a one, and the corresponding bit in the Interrupt Mask is also a one. If the PIO Board is to be polled, the Interrupt Mask must be loaded with zeros. The program polls the PIO by perodically reading the board status and taking appropriate action.

| .e 3-28 |
|---------|
| .e 3-28 |

| Parallel I/O Addresses   |              |   |  |  |
|--|--------------|---|--|--|
| I/O Address<br>(Hexadecimal)   | Operation    | Description   |  |  |
| ХО   | INPUT        | Input Data Byte.  |  |  |
| X 0  | OUTPUT       | Output Data Byte.                                       |  |  |
| Xl   | INPUT        | Input Status Byte (see format<br>in Table 3-27).        |  |  |
| X2   | OUTPUT       | Output to Interrupt Mask (see<br>format in Table 3-26). |  |  |
| ХЗ   |              | Not used.   |  |  |
| X4   | INPUT/OUTPUT | Reset Output flag.                                      |  |  |
| <b>x</b> 5   | INPUT/OUTPUT | Set Output flag.  |  |  |
| X6   | INPUT/OUTPUT | Reset Input flag.                                       |  |  |
| X7   | INPUT/OUTPUT | Set Input flag.   |  |  |
| NOTES  |              |   |  |  |
| <ul> <li>The first digit of these I/O addresses is determined by<br/>the board slot occupied by the PIO board (see Table 3-19).</li> </ul> |              |   |  |  |
| • Addresses X8 through XF function the same as addresses XO  |              |   |  |  |

through X7 respectively.

# 3.10.7 Programming Example

The subroutine in Table 3-29 provides an example of programming the standard configuration PIO Board to output data.

|   |  | Sample Rou  | tine For  | Output  | ting PIO Data  |
|---|--|---|---|---|--|
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | 040 ==<br>040 ==<br>041 ==<br>041 ==<br>044 ==<br>044 ==<br>000' DB41<br>002' E604<br>004' 28F4<br>006' D344<br>008' 78<br>009' F680<br>008' 78<br>009' F680<br>009' F680<br>000' EE80<br>000' EE80<br>001' EE80<br>011' EE80<br>013' D340<br>015' E67H<br>017' C9 | PIO<br>PDATA<br>PSTAT<br>POBIT<br>RSFLG<br>L<br>1 POUT:<br>4<br>A<br>4<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0 | <pre>tine For  == == == IN ANI JRZ OUT MOV ORI OUT XRI OUT XRI OUT XRI OUT XRI OUT ANI RET .END</pre> | 40H<br>PIO<br>PIO+1<br>4<br>PIO+4<br>PSTAT<br>POBIT<br>POUT<br>RSFLG<br>A, B<br>80H<br>PDATA<br>80H<br>PDATA<br>80H<br>PDATA<br>7FH | <pre>; PIO BASE PORT ADDRESS<br/>; PIO DATA PORT ADDRESS<br/>; PIO STATUS PORT ADDRESS<br/>; PIO STATUS PORT ADDRESS<br/>; PO FLAG BIT MASK<br/>; ADDR RO RESET OUTPUT FLAG<br/>; PIO STATUS<br/>; TEST OUTPUT<br/>; WAIT FOR DEVICE READY<br/>; RESET OUTPUT FLAG<br/>; CHARACTER TO SEND<br/>; SET STROBE BIT FALSE<br/>; SET UP DATA<br/>; TOGGLE STROBE<br/>; TOGGLE STROBE<br/>; CLEAR STROBE BIT</pre> |
|   |  |   |   |   |  |

## Table 3-29

# 3.11 Speaker Control

The speaker produces sounds that are used to signal the operator of the ADVANTAGE. The program can either produce a standard 'beep' sound, or a programmable sound.

The standard 'beep' sound is a 1920 Hz tone with a duration of one-half second. This sound is produced by inputting from I/O address 83H. The input data is indeterminate.

The programmable sound is produced by manipulating bit 6 of the I/O Control register (I/O address OFH). When this bit is complemented at the proper rate, a tone is produced in the speaker. For example, complementing the bit once every millisecond will produce a 500 Hz tone. The tone is maintained as long as the bit is being complemented. Note that complex sounds may be generated by complementing the bit at an irregular rate.

#### **3.12** BOOTSTRAP FIRMWARE

The Bootstrap program is contained in the Boot PROM (see Section 4.1.3). The Bootstrap program loads other programs from diskette or from a serial port via an SIO Board.

#### 3.12.1 Startup

The Bootstrap program may be entered by generating a non-maskable interrupt (see Section 3.3.2), or by executing the following two instructions:

Output 84H to I/O address A2H.
 Jump to address 8066H.

When the Bootstrap program is entered, it performs the following sequence:

- The Z80 processor registers are pushed into the existing stack in the following sequence: AF,B,D,H, alternate AF, alternate B, alternate D, alternate H, alternate IX and alternate IY. Finally, the interrupt vector is pushed.
- 2. The stack pointer is put in register IY. If the Bootstrap program was entered as the result of a power reset, register IY contains 0001H.

- 3. The Display RAM is mapped into 0000H through 7FFFH, the Boot PROM is mapped into 8000H through BFFFH, and the first 16K bytes of Main RAM are mapped into C000H through FFFFH.
- 4. A beep sounds, and the message 'LOAD SYSTEM' is displayed.

The Bootstrap program then waits for instructions entered from the keyboard. These instructions may cause it to boot from drive 1, boot from drive 2, or boot from a serial port (see Section 2.2).

3.12.2 Boot from Disk Drive

If the Bootstrap program is directed to boot from one of the disk drives, it performs the following sequence:

1. Sectors 4,5,6 and 7 on track 0 are read into Main RAM. The first data byte in sector 4 determines the starting location of the area in Main RAM in which the program is stored.

For example, if the first data byte is COH, this byte is stored in location COOOH, and remaining data bytes in sectors 4,5,6 and 7 are stored sequentially from that point. This first byte must be in the range COH through F8H.

- 2. The first 16K bytes of Main RAM are mapped into 0000H through 3777H and 4000H through 7FFFH.
- 3. A jump is made to the load address + 10. This location must contain the op code for a jump instruction.

If the boot attempt is unsucessful, a beep sounds and the 'LOAD SYSTEM' message is redisplayed. There are five ways that a failure may occur:

- 1. Diskette not loaded.
- 2. Machine malfunction.
- Uncorrectable read error (wrong CRC byte). The CRC byte is calculated by the routine shown in Table 3-30.

- 4. Wrong sync byte. The first sync byte is FBH. The second sync byte is the sector number plus 16 times the track number, truncated to eight bits.
- 5. The first byte of sector 4 is not in the range COH through F8H, or the tenth byte of sector 4 is not C3H.

|      |            |               | Boot 3     | PROM CRC Routine                |
|------|------------|---------------|------------|---------------------------------|
| 814E | DB80       | READL         | IN         | RDATA ;GET BYTE                 |
| 8150 | FECO       |               | CPI        | 0C0H                            |
| 8152 | D8         |               | RC         |                                 |
| 8153 | FEF9       |               | CPI        | OFSH                            |
|      | D0         |               | RNC        |                                 |
| 8156 | 57         |               | MOV        | D,A ; MSB OF STORE ADDRESS      |
| 8157 | 12         |               | STAX       | D ;STORE IT ALSO                |
| 8158 | 13         |               | INX        | D                               |
| 8159 | 07         |               | RLC        |                                 |
| 815A | <b>4</b> F |               | MOV        | C,A ;START OF CRC VALUE         |
|      | 216581     |               | LXI        | H,BLOOP ;SET NEW RETURN ADDRESS |
|      | DB80       |               | IN         |                                 |
|      | 12         |               | STAX       |                                 |
| 8161 | 13         |               | INX        | D                               |
|      | A9         |               | XRA        | C                               |
| 8163 | 07         |               | RLC        | ;CRC CALC                       |
| 8164 | 4F         | <b>DT</b> 000 | MOV        | C,A                             |
| 8165 |            | BLOOP         | IN         | RDATA ;READ DATA LOOP           |
| 8167 |            |               | STAX       |                                 |
| 8168 | A9         |               | XRA        | C ;FORM CRC                     |
| 8169 | 07         |               | RLC        |                                 |
| 816A | 4F<br>13   |               | MOV        | C,A                             |
| 816B | 13         |               | INX<br>IN  | D ;UPDATE STORE ADDRESS         |
|      | DB80<br>12 |               | IN<br>STAX |                                 |
|      | A9         |               | XRA        | D<br>C                          |
| 8170 | A9<br>07   |               | RLC        |                                 |
| 8171 | 4F         |               | MOV        | C,A                             |
| 8172 | 13         |               | INX        | D                               |
| 8173 | 10F0       |               | DJNZ       | BLOOP                           |
| 8175 | TATA       | HAVE          |            | TED A BLOC, GET CRC             |
| 8175 | DB80       | ,             | IN         | RDATA ;CRC BYTE                 |
| 8177 | A9         |               | XRA        |                                 |
|      | DB82       |               | IN         | RENBL ; CLEAR READ ENABLE       |
| 817A | 20A1       |               | JRNZ       | READA ; IF NOT, GO READ AGAIN   |
|      |            |               |            |                                 |

Table 3-30

#### 3.12.3 Boot from Serial Port

In order to use this feature, an SIO board must be installed in I/O slot 3, and the board ID must be in the range FOH through F7H. The board must be connected to a synchronous communication link.

If the Bootstrap program is directed to boot from serial port, it configures the USART as follows:

Synchronous Mode 2400 baud Two sync bytes - DLE,SYN Eight bits per word Two stop bits Parity off

After the USART is configured, it should be receiving sync bytes. If sync is not detected within 1 second, a beep sounds and 'LOAD SYSTEM' is redisplayed. If sync is detected, the following 'diaglogue' should occur:

Other system:DLE,SYN,ENQ,PAD "WHAT DO YOU WANT? ADVANTAGE:DLE,SYN,EOT,NUM,ENQ PAD "I WANT THE PROGRAM" Other system:STX,<data>,ETX,SUMLO, "HERE IT IS" SUMHI, PAD

STX=02H,ETX=03H,EOT=04H,ENQ=05H,DLE=10H,SYN=16H,PAD=OFFH NUM = boot type number (01H for the ADVANTAGE) SUMHI,SUMLO=checksum computed as((sum of all data bytes) +1) mod 65536

The Boot program can wait indefinitely for the "What do you want?" message. When it is received, it sends the "I want the program" message. Then it can wait indefinitely for the STX. When the STX arrives, the Boot program assumes that subsequent data is the program.

The first byte after the STX determines the starting location of the area in Main RAM into which the program is loaded. For example, if the first byte is COH this byte is stored in location COOOH, and the remainder of the program is stored sequentially from that point. This first byte must be in the range COH through F8H. The DLE character has special significance in the data stream as follows:


- 1. Two DLE's in a row are stored as one DLE.
- 2. Pairs of sync bytes DLE, SYN are dropped.
- 3. DLE, DLE, SYN is stored as DLE, SYN.
- 4. Single DLE's not followed by SYN or ETX are dropped.
- 5. The pair DLE, ETX signals end of program and is not stored.

Only those bytes that are stored in the RAM are included in the checksum. The checksum is computed as ((sum of all data bytes)+1) mod 65536. If the computed checksum does not match the checksum in the message, a beep sounds and the message 'LOAD SYSTEM' is redisplayed. If the checksums match, the first 16K bytes of Main RAM is mapped into locations 0000H through 3FFFH and 4000H through 7FFFH, and a jump is made to the load address + 10. This chapter discusses the theory of operation of the Main PC Board, the Serial Input Output (SIO) Board and the Parallel Input Output (PIO) Board.

The block diagrams in the chapter are coordinated with the schematics in Appendix I. Each block that represents circuitry on a PC board corresponds to a page of the schematics or to a shaded section of a page. In addition, the names used in the blocks are the same as those used in the schematics.

## 4.1 MAIN PC BOARD

Figure 4-1 is a block diagram of the ADVANTAGE computer system. The shaded blocks represent the elements of the system which are on the Main PC Board.



ADVANTAGE

The Central Processor is in primary control of the ADVANTAGE system. It controls the flow of data between the I/O devices and the Main RAM. It also checks status on these devices, issues commands, and responds to interrupts.

The Central Processor performs its duties by executing the programs residing in the Boot PROM and the Main RAM. The programs contain 280 processor instructions. See Appendix G for a list of these instructions and a description of the 280 microprocessor.

The Boot PROM contains the bootstrap routine that loads programs into the Main RAM. Programs may be loaded from diskette or from a serial port connected to the I/O board interface. The Boot PROM also contains a video driver routine and a monitor routine. See Sections 3.6.5 and 6.4 for additional information on these routines.

The Main RAM is used to store programs and data. The storage capacity is 64K bytes by nine bits including parity. Parity checking is used to insure the integrity of the stored information.

The Display RAM stores data to be displayed on the Video Monitor. The capacity of this RAM is 20K bytes by eight bits with no parity. The Display Controller serializes the data and sends it to the Video Monitor. It also provides the Monitor with horizontal and vertical sync signals.

The Disk Controller performs most of the control functions for the disk drives. It selects the drive, selects a side of the diskette, positions the read/write head, and performs the read or write operation. The Auxiliary Processor performs the remaining disk operations. It turns the drive motors on and off, keeps track of the sector number, and determines the width of the sector pulse. The Auxiliary Processor also controls the keyboard. It scans the keyboard, converts the scanning information to the correct character code, and notifies the Central Processor when keyboard data is available.

The Speaker is a small audio transducer located on the Main PC Board. The Speaker circuit can produce either a standard 'beep' sound or a programmable sound. The I/O Board Interface consists of six PC board connectors and associated bus drivers and command decoders. The PC boards used in this area can interface external I/O devices to the Central Processor, or they can expand the computing power of the Central Processor.


The voltage regulators receive DC power from the Power Supply and produce four regulated DC supply voltages that are used throughout the ADVANTAGE system. The voltages are: +12, -12, +5 and -5.

#### 4.1.1 Central Processor

A block diagram of the Central Processor is shown in figure 4-2. The Central Processor uses two address buses and three data buses. Multiple buses are required because the Z80 processor interfaces with a large number of circuits.

Any address placed on the Address (ADR) bus automatically appears on the Buffered Address (BA) bus. The same is true of data placed on the Data bus - it automatically appears on the RAM data (RD) bus. Transfers between the Data bus and the Buffered Data (BD) are controlled by the I/O Select PROM, and depend upon the direction of data flow.

The Z80 processor is the heart of the Central Processor. When it fetches instructions it places the instruction address on the Address bus and reads the instruction from the Data bus. It reads status by inputting from the I/O controller, the Auxiliary Processor and I/O Status register 1. It issues commands by outputting to the I/O controllers, and to the I/O Control Register. See Appendix G for more information about this microprocessor.



The Memory Mapping registers expand the memory addressing capabilities of the ADVANTAGE computer from 64K bytes to 256K bytes. See Section 3.2.1 for detailed information on their use.

The Memory Mapping registers are implemented by a 74LS670 scratch pad RAM. The RAM contains four locations with four bits per location. Each location represents one mapping register.

When data is written into a register, the BA bus selects the register, and the BD bus contains the data to be written. When data is read from a register, the ADR bus selects the register, and the contents of the register are used to select the 16K section of memory to be accessed. Note that it is possible to select a non-existent section of memory, because some of the allocated address space is not used (see Table 3-1).

The Control Logic maintains the Display flag, and controls the wait input signal to the Z80 processor.

The Display flag is set at the end of each vertical scan (signal PL SYNC) and reset when the program executes an input or output instruction to I/O address BOH.

Two conditions may cause the Z80 processor to go into a wait state:

- The program has initiated an access to the Display RAM and data is not yet available (signal WAIT A).
- The program has initiated a disk operation and the Disk Controller has not completed the operation (signal WAIT 1, WAIT 2 and WAIT 3).

The maskable interrupt circuitry generates a maskable interrupt to the Z80 processor if any of the following conditions are true:

- 1. Keyboard data is available (signal KB INT).
- 2. The Display flag is set.
- 3. One of the I/O boards is interrupting.
- 4. A parity error occurs in Main RAM (signal PINT).

The non-maskable interrupt circuitry generates a nonmaskable interrupt to the Z80 processor when any of the following conditions are true:


- Power has just been turned on, or power has been interrupted (signal PWR RES).
- The reset pushbutton is pressed. This is the momentary contact switch located on the rear panel of the ADVANTAGE cabinet (signal PNMI).
- 3. The keyboard reset is active (signal INT 48). This reset is under program control (see Section 2.1.4).

The Main RAM parity error can be made to generate a non-maskable interrupt instead of a maskable interrupt by changing the position of jumper W4 on the Main PC Board, but this connector is not supported by North Star software.

I/O status register 1 is an 8-bit bus driver through which eight status signals are input from various parts of the system. When an input instruction is executed from any of the I/O addresses EOH through EFH, the status signals are transferred to the BD bus and from there into the Z80 processor. Table 4-1 defines the signals that are input.

#### Table 4-1

# I/O Status Register 1 Format



The Clock Generator consists of a crystal oscillator, two flip flops, and a divide-by-16 counter. These circuits generate the following clocks which are used throughout the Main PC board: 8 MHz, 4 MHz, 2 MHz, 0.5 MHz, 0.25 MHz and 0.125 MHz.

The I/O Address Decoder produces some of the individual signals required to carry out I/O instructions. These signals are listed in Table 4-2 along with the corresponding decoder output.


## Table 4-2

#### I/O Address Decoder Signals

| Output | Description   |
|--------|---|
| 0      | Partial decode of disk I/O instructions and instruction to produce the standard 'beep' sound. |
| 1      | Load Start Scan register located in the Video<br>Generator.                                   |
| 2      | Load Memory Mapping register. Bits 0 and 1 of<br>the BA bus specify which register is loaded. |
| 3      | Clear Display flag.   |
| 4      | Clear non-maskable interrupt.   |
| 5      | Input from I/O Status Register 2 located in the Auxiliary Processor.                          |
| 6      | Input from I/O Status Register 1.   |
| 7      | Load I/O Control Register.  |

The I/O Select PROM produces four control signals which make data available to the Z80 processor by transferring data to the Data bus. Each control signal transfers the data from a different source. Table 4-3 defines the contents of this PROM and summarizes its input and outputs. The four output signals are described below.

I/O Select PROM Summary




- 1. RD PROM. Transfers data from the Boot PROM to the Data bus. The Z80 processor supplies the address of the data. This transfer can occur if the Memory Mapping registers select the Boot PROM, or if a nonmaskable interrupt occurs.
- 2. RD RAM. Transfers data from the Main RAM to the Data bus. The Z80 processor supplies the address of the data.
- 3. 1/0 to 280. Transfers data from the I/O board interface to the Data bus. This transfer occurs when the 280 processor executes an input I/O instruction addressed to an I/O board. It also occurs when the 280 processor is responding to a maskable interrupt (mode 2 response) and is reading the address vector from the I/O board interface. Note that the address vector from the I/O boards is always FFH.
- 4. BD to 280. Transfers data from the BD bus to the Data bus. This transfer occurs when the 280 processor reads from the Display RAM, or when the 280 processor executes an input instruction addressed to the Disk Controller, to Status Registers 1 or to Status Register 2.

The I/O Control register stores commands that are used throughout the ADVANTAGE system. When the program executes an output instruction to any I/O address from FOH through FFH, the eight control bits are transferred from the 280 processor, through the BD bus and into the I/O Control register.

Table 4-4 defines the bits of the I/O Control register. The low-order three bits of the register form a command code which is sent to the Auxiliary Processor. The commands are defined in Table 4-5.

### I/O Control Register Format



| I/0 | Commands |
|-----|----------|

| Command<br>Number | Bits 0-2 of<br>Control<br>Register | Description  |
|-------------------|------------------------------------|--|
| 0                 | 000                                | <u>Show Sector.</u> Place disk sector<br>number into bits 0-3 of I/O Status<br>register 2.   |
| 1                 | 001                                | <u>Show Char LSB's.</u> Place low-order<br>four bits of keyboard character<br>into I/O Status register 2, bits<br>0-3.   |
| 2                 | 010                                | Show Char MSB's, Place high-order<br>four bits of keyboard character<br>into I/O Status register 2, bits<br>O-3. Reset Keyboard flag, bit 6 of<br>the same register.   |
| 3                 | 011                                | <u>Keyboard MI Flag.</u> Complement the<br>state of the Keyboard Maskable<br>Interrupt flag. Following execu-<br>tion of the command 3, the state<br>of this flag appear in bit 0 of<br>I/O Status register 2. One=on,<br>zero=off. The KB MI flag allows<br>the Keyboard Data flag, bit 6 of<br>I/O Status register 2, to generate<br>a maskable interrupt. |
| 4                 | 100                                | <u>Cursor Lock.</u> Change the state of<br>the Cursor Lock flag, and place<br>that flag into bit zero of I/O<br>Status register 2. One = on, Zero<br>= off.  |

.

Table 4-5 (continued)


| Command<br>Number | Bits 0-2 of<br>Control Reg. | Description  |
|-------------------|-----------------------------|--|
| 5                 | 101                         | <u>Start Disk Drive Motors.</u> Turn<br>on both disk drive motors.<br>Motors remain on for 3 seconds<br>after the command is removed.<br>Also perform "Show Sector"<br>command (see above).  |
| 6                 | 110                         | <u>Command Prefix.</u> Used only as<br>part of the command 6, command 7<br>sequence (see below).   |
| 6,7               | 110,111                     | Keyboard NMI Flag. This 2-<br>command sequence complements the<br>state of the Keyboard Non-<br>maskable Interrupt flag.<br>Following execution of this<br>command sequence, the KB NMI<br>flag appears in bit 0 of I/O<br>Status register 2. One = on,<br>Zero = off. When this flag is<br>on, the keyboard reset feature<br>is enabled (see Section 2.1.4) |
| 7                 | 111                         | <u>All Caps.</u> When used alone, this<br>command changes the state of the<br>Cap Lock flag, and places that<br>flag in bit zero of I/O Status<br>register 2. One = on, zero =<br>off.   |

#### 4.1.2 Main RAM

The Main RAM is a dynamic memory array with a storage capacity of 64K bytes. Each byte contains nine bits, eight for data and one for parity. The parity is odd.

A block diagram of the Main RAM is shown in Figure 4-3.

The address MUX outputs 14 bits of memory address to the RAM, seven bits at a time. These 14 bits select four memory locations, one in each 16K section of the RAM. The Control Logic completes the address decode by selecting one of the four 16K sections. Expressed in terms of the RAM integrated circuits (ICs) the Control Logic selects one of four rows of ICs: row F, row G, row H and row J.



When the RAM is accessed for a read or a write, the address bits are latched into the RAM in two steps. First, the seven most significant address bits are latched with the row address strobe (RAS) signals. Then the seven least significant address bits are latched with the column address strobe (CAS) signals. The RMBWR signal determines whether data is read from or written into the RAM. If this signal is high, data is read from the RAM and placed into an 8-bit latch. The RD RAM signal transfers this data to the Data bus. When RMBWR is low, data is written into the RAM. Data enters the RAM from the RD bus.

Figure 4-4 shows the Main RAM timing for an op code fetch and for a non-op code memory read.

The Main RAM is refreshed only after an op code fetch. The second half of Figure 4-4 shows the timing of the refresh cycle. During refresh, the Z80 supplies the refresh address, and all RAS signals are active, thereby selecting all the RAM ICs simultaneously.


The Resistor Network removes electrical noise from the data imputs of the Main RAM and the Display RAM. This network filters the signals as they pass from the RD bus to the MD bus.

The Parity Logic automatically stores a parity bit in the RAM each time data is written, and checks the parity each time data is read. The Parity Logic may be programmed to generate an interrupt if a parity is detected (see Section 3.2.2).

When a byte is written into the RAM, the Parity Logic computes parity on the RD bus and supplies an odd parity bit to the RAM. When a byte is read from the RAM the Parity Logic computes parity on nine bits-eight bits from the RD bus, and the single parity bit from the RAM. At this time the RD bus contains data read from the RAM, because the RD bus is always a direct copy of the Data bus.

If a parity error is detected, the Parity Error flag is set. If the Parity Logic is programmed to generate interrupts, the Parity Error flag will generate either a maskable or a non-maskable interrupt depending upon the connection of jumper W4. The standard connection for W4 is to allow maskable interrupts. North Star software does not support the alternate connection.

The Parity Error flag may be tested and/or reset by the program (see Section 3.2.2).



### 4.1.3 Boot Prom

The storage capacity of the Boot Prom is 2K bytes. Contained in the PROM are the Bootstrap routine, the Mini Monitor and the Video Driver.

The Bootstrap routine performs the primary function of the Boot PROM, i.e., to load programs from the disk or from the serial port. Programming information relating to the Bootstrap routine is given in Section 3.12.

The Mini Monitor allows the operator of the ADVANTAGE to perform some elementary commands from the keyboard, such as examining a single location in Main RAM. The operating instructions for the Mini Monitor are in Section 6.4.


The Video Driver controls the position of the cursor and provides a set of standard templates for forming character images on the screen. The Video Driver is described in Section 3.6.5.

### 4.1.4 Auxiliary Processor and Keyboard

The Auxiliary Processor interfaces the keyboard to the Central Processor, and controls some of the disk drive functions.

A block diagram of the Auxiliary Processor is shown in Figure 4-5. The heart of the Auxiliary Processor is the 8035 microprocessor, which executes the fixed program located in the Auxiliary PROM. The 8035 operates as a slave to the Central Processor. It responds to commands from the Central Processor and responds to data input from the keyboard.

The 8035 maintains a 7-character buffer for storing keyboard characters. It also maintains various status bits associated with the keyboard and debounces the keyboard signals.



The Auxiliary Register stores four control bits which are output by the 8035. Two of them, SPW1 and SPW2, are used by the Disk Controller to determine the width of the sector pulse. The third bit turns the disk drive motors on and off, and the fourth bit causes a maskable interrupt in the Central Processor when keyboard data is available.

I/O Status register 2 stores data and control bits which are loaded by the 8035 and read by the Central Processor. Table 4-6 shows the format of this register.

|   | - These bits depend on the I/O command in<br>the I/O Control register (see Table 4-5<br>above).  |
|---|--|
|   | <u>Auto-Repeat</u> . A one indicates that a key<br>has been held down for longer than 800<br>milliseconds. The bit goes to a zero<br>when the key is released.   |
|   | - <u>Character Overrun</u> . Set to a one if an<br>attempt is made to put more than seven<br>characters into the keyboard buffer<br>(i.e., a character was received from the<br>keyboard when the buffer was full). The<br>bit is cleared whenever the upper nibble<br>of a character is read (command 2). |
|   | <u>Keyboard Data Flag.</u> Set whenever one or<br>more characters is available from the 7-<br>character keyboard buffer. Cleared when<br>the upper nibble of a character is read<br>(command 2).   |
| L | <ul> <li><u>Command Acknowledge</u>. This bit is<br/>complemented each time an I/O Control<br/>Code is executed (for codes, see Table<br/>4-5 above).</li> </ul>   |

I/O Status Register 2 Format

The 8035 performs the following functions:

1. It monitors the sector pulse signal from the Disk Controller, SPULSE, and sends two signals back to the controller that are used to determine the width of the sector pulse. These signals pass through the Auxiliary Register. 3. It scans the keyboard to determine if any key(s) is pressed. Keyboard scanning proceeds as follows:

The 8035 outputs a repeating sequence of addresses to the keyboard on signals KBD DO/ADO through KBD D3/AD3. As each new address is output, it is accompanied by a pulse on the KBD STB signal. If a key is pressed, the keyboard responds by placing the code for the active key onto signals KBD DO/ADO through KBD D7, immediately after the KBD STB signal expires. The 8035 pauses momentarily to input the code and then proceeds to scan.

If the entered key is a data key, the 8035 stores the appropriate ASCII code in its 7-character buffer. If the data key is pressed for more than 800 milliseconds, the 8035 also stores a special repeat code in the buffer.

If the entered key is the CURSOR LOCK or ALL CAPS key, the 8035 interrupts the scan momentarily to change the state of the light in the corresponding key. It does this by pulsing one of four signals (KBD D4 through KBD D7) coincident with the KBD STB signal. These four signals allow for four commands: cursor lock on, cursor lock off, all caps on and all caps off.

4. It executes the command indicated by signals CI0 through CI2. These signals form a 3-bit command code which originates in the Central Processor. The commands are defined in Table 4-5.

When the Central Processor changes the command code the 8035 executes the new command, and acknowledges that the command has been performed by changing the state of the Command Acknowledge bit, bit 7 of I/O Status register 2 (see Table 4-6). The time interval between a change in the Command Code and a change in the Command Acknowledge bit is in the range of 0.5 to 1.5 milliseconds.


### 4.1.5 Disk Controller

The Disk Controller performs most of the control functions for the disk drives. It selects the drive, selects a side on the diskette, positions the read/write head and performs the read or write operation.

The Auxiliary Processor performs the remaining disk operations, controlling of the disk motors and keeping track of the sector number.

A block diagram of the Disk Controller is shown in Figure 4-6.

The Data Separation Circuitry receives a signal from the selected disk drive which contains both data and clocks. It synchronizes with the clocks, removes the clocks from the signal, and sends the data in serial form to the Control Logic. Three major signals control the Data Separation Circuitry: DISK READ FLAG, ACQUIRE and BUFACQUIRE. The DISK READ FLAG enables the Data Separation Circuitry. The ACQUIRE and BUFACQUIRE signals are set only during the preamble of the sector when there are clock pulses but no data pulses. They allow the phase lock loop in the Data Separation circuitry to quickly synchronize with the clock.



The Control Logic responds to the eight I/O instructions listed in Table 4-7. The Control Logic detects these instructions by comparing bits 0 and 1 of the BA bus, and signals  $\overline{WR}$ ,  $\overline{RD}$  and  $\overline{DISK}$  I/O from the Central Processor. 8-bit bytes are transferred between the Control Logic and the Central Processor via the BD bus.

### Table 4-7


### Disk I/O Instructions

| I/O Address<br>(Hexadecimal) | Operation | Description  |
|------------------------------|-----------|--|
| 80                           | INPUT     | Input disk data.   |
| 80                           | OUTPUT    | Output disk data.  |
| 81                           | INPUT     | Input sync byte.   |
| 81                           | OUTPUT    | Load drive control register.   |
| 82                           | INPUT     | Clear Disk Read flag.  |
| 82                           | OUTPUT    | Set Disk Read Flag.  |
| 83                           | INPUT     | Produce the standard<br>'beep' sound. The decoded<br>signal is sent to the<br>Speaker Circuit (see<br>Figure 4-1). |
| 83                           | OUTPUT    | Set Disk Write flag.   |

The Drive Control Register stores a control byte which comes from the Central Processor and is sent directly to the disk drives. Table 4-8 shows the format of the register.

Table 4-8

Drive control Register Format



The Precompensation circuit changes the timing of the data and clock pulses that are written on the inside tracks of the diskette. The pulse timing must be changed because of the higher density of the data on these tracks.

#### **4.1.6** Display RAM and Video Generator

The Display RAM has a storage capacity of 20K bytes, with 8 bits per byte. This RAM stores the data displayed on the ADVANTAGE video monitor. Section 3.6.1 explains the correlation between the bits in memory and the dots (pixels) on the screen.


The Video Generator serializes the data in the Display RAM and sends this data to the Video Monitor, along with horizontal and vertical sync pulses. It also allows the Central Processor to gain access to the Display RAM, and implements vertical scrolling of the displayed data.

Figure 4-7 shows a block diagram of the Display RAM and Video Generator. All blocks in the diagram are part of the Video Generator except the one marked 'RAM'.

When the Central Processor writes data into the Display RAM, the Address Mux (multiplexer) directs address bits from the BA and ADR buses to the RAM. The data to be written enters the RAM from RD bus.

When the Central Processor reads data from the RAM, the Address MUX again directs the address bits from the BA and ADR buses to the RAM, but the data from the RAM is placed on the BD bus.

The RAM is automatically refreshed as a result of reading video data during generation of the video signal.



When the RAM is supplying data to the Video Monitor, the Address Mux takes RAM address bits from the Vertical Scan Counter and from the Horizontal Dot Counter and sends them to the RAM. These two counters increment as the display screen is scanned so that the correct data is always being sent to the Video Monitor. The RAM data passes through a serial to parallel converter before going to the Video Monitor.

The Start Scan Register controls the vertical position of data on the display screen. When data is output to this register, the data enters the register from the BD bus. At the start of each vertical scan, the number in the Start Scan Register is loaded into the Vertical Scan Counter. This number determines the starting address that is sent to the RAM at the beginning of each vertical scan. The Vertical Scan Counter increments once each horizontal cycle.

The Horizontal Dot Counter increments as the display is scanned in a horizontal direction. It is reset at the beginning of each horizontal scan, and advances once for each dot position. This counter is used in the following ways:

- 1. It supplies RAM address bits to the Address Mux.
- 2. It assists the Control Logic in generating certain signals which must repeat in the same way in each horizontal cycle.
- 3. It provides a clock signal for the Vertical Timing and Control section.

The Control Logic performs the following functions:

- 1. It controls the Address Mux.
- 2. It responds to Central Processor request for access to the RAM (signal Z80 DIS REQ) and grants the request with signal Z80 CYC.
- 3. It generates the row address and column address strobes for the RAM (signals RASA, RASB, CASA and CASB).

- 4. It generates the 'load' signal for the Parallel to Serial Converter.
- 5. It generates the HORIZ SYNC signal. This signal keeps the Video Monitor horizontal sweep circuits in synchronization with the serial video data.
- 6. It blanks the display when the Central Processor DISP ON signal is high.
- 7. It generates a synchronization signal (PS SYNC) for the Ramp Generator in the Voltage Regulator section (see Section 4.1.9).

The Control Logic contains two PROMs, HTIML and HTIMH which are used to generate a repeating pattern of signals. The PROM address is supplied by the Horizontal Dot Counter. The contents of these PROMs is defined in Tables 4-9 and 4-10. Figure 4-8 shows the timing of the signals derived from the PROMs.

### Table 4-9

| ( | Address<br>Hexadecimal)          |                       | Outpu<br>PD2               | t Bit<br>PDl               | .s<br>PDO                  | Description  |
|---|----------------------------------|-----------------------|----------------------------|----------------------------|----------------------------|--|
|   | 00<br>01<br>02<br>03<br>04<br>05 | 0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>1<br>1<br>0<br>0 | 0<br>0<br>1<br>0<br>0<br>1 | ENDIS-Get display data<br>Wait<br>LDVSR-Load Shift Register<br>ENDIS-Get display data<br>Wait<br>ENZ80-Allow Z80 memory<br>cycle |
|   | 06<br>07                         | 0<br>0                | 0<br>0                     | 1<br>0                     | 1<br>0                     | LDVSR-Load Shift register<br>Wait  |
|   | 08<br>•<br>•<br>FF               |                       |                            |                            |                            | The above pattern repeated 31 times.   |

#### HTIML Horizontal Scan PROM


ADVANTAGE

| Address       | Out | tput Bit   | s      |                              |
|---------------|-----|------------|--------|------------------------------|
| (Hexadecimal) |     | D2 PD1     | PDO    | Description                  |
| 00            |     | 0 1        | 0      | ENDIS-Get display data       |
| 01            |     | 0 0        | 0      | Wait                         |
| 02            |     | 0 1        | 1      | LDVSR-Load Shift register    |
| 03            |     | 0 1        | 0      | ENDIS-Get display data       |
| 04            |     | 0 0        | 0      | Wait                         |
| 05            |     | 0 0        | 1      | ENZ80-Allow Z80 memory cycle |
| 06            |     | 0 1<br>0 0 | 1<br>0 | LDVSR-Load Shift register    |
| 07            | 0 ( | 0 0        | U      | Wait                         |
| 08            |     |            |        |                              |
| •             |     |            |        |                              |
| •             |     |            |        | The above pattern            |
| •             |     |            |        | repeated 7 times             |
| 3F            |     |            |        |                              |
| 40            |     | 0 0        | 0      | Wait                         |
| 41            |     | 0 C        | 0      | Wait                         |
| 42            |     | 0 0        | 0      | Wait                         |
| 43            |     | 0 0        | 0      | Wait                         |
| 44            |     | 0 0        | 0      | Wait                         |
| 45            |     | 0 0        | 1      | ENZ80-Allow Z80 memory cycle |
| 46            |     | 0 0        | 0      | Wait                         |
| 47            | 0 ( | 0 0        | 0      | Wait                         |
| 48            | 0 1 | L 0<br>L 0 | 0      | HZSYNC-Horizontal Sync time  |
| 49            | 0 1 | L O        | 0      | HZSYNC                       |
| 4A            | 0 1 | L 0        | 0      | HZSYNC                       |
| 4B<br>4C      | 0 1 | L 0<br>L 0 | 0      | HZSYNC                       |
|               |     | L U<br>L O |        | HZSYNC                       |
| 4D<br>4E      | 0 1 |            | 1<br>0 | HZSYNC and ENZ80<br>HZSYNC   |
| 4E<br>4F      |     | 1 0        | 0      | HZSINC                       |
| 72            |     |            | U      | 1451NC                       |
| 50            |     |            |        |                              |
| •             |     |            |        | The above pattern in         |
| •             |     |            |        | addresses 48 through         |
| •             |     |            |        | 4F repeated 9 times          |
| 97            |     |            |        |                              |
|               | L   | ·····      |        | L                            |

# HTIMH Horizontal Scan PROM

| 98<br>99<br>9A<br>9B<br>9C<br>9D<br>9E<br>9F | 0<br>0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>1<br>0      | Wait<br>Wait<br>Wait<br>Wait<br>ENZ80-Allow Z80 memory cycle<br>Wait<br>Wait    |
|--|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---|
| A0<br>A1<br>A2<br>A3<br>A4<br>A5<br>A6<br>A7 | 0<br>0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>1<br>0      | Wait<br>Wait<br>Wait<br>Wait<br>ENZ80-Allow Z80 memory cycle<br>Wait<br>Wait    |
| A8<br>A9<br>AA<br>AB<br>AC<br>AD<br>AE<br>AF | 0<br>0<br>0<br>0<br>0<br>0<br>1 | 0<br>0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0<br>0<br>0 | Wait<br>Wait<br>Wait<br>Wait<br>Wait<br>Wait<br>Clear Horizontal Column Counter |
| BO<br>Bl<br>·<br>·<br>FF                     | 1                               | 1                               | 1                               | 1                               | The above pattern<br>repeated 79 times  |

Table 4-10 (continued)



The Vertical Timer performs the following functions:

- It generates the vertical sync (VSYNC) signal. This signal keeps the Video Monitor vertical sweep circuits in synchronization with the serial video data.
- 2. It generates the vertical blanking (VBL) signal. This signal causes the serial video data to be all zeros during vertical retrace.
- 3. It generates a synchronization signal, PL SYNC, that is used by the Phase Locked Loop and by the Control Processor. In the Central Processor it sets the Display flag.
- 4. It loads the contents of the Start Scan Register into the Vertical Scan Counter at the beginning of each vertical scan.

The repetitive control signals required to perform these four functions are generated by means of one of two PROMs: VTM60 or VTM50. The first of these PROMs is used when the power line frequency is 60Hz and the second PROM is used when the power line frequency is 50Hz. Table 4-11 and 4-12 define the contents of the PROMs. Figure 4-9 shows the timing of the generated signals.

The Phase Locked Loop keeps the Video Generator in synchronization with the power line frequency. It compares signal PL SYNC from the Vertical Timer with the power frequency, and generates an output signal, CELL CLK, which varies in frequency according to the phase of the two compared signals. CELL CLK drives the Horizontal Dot Counter which in turn drives the Vertical Timer, establishing the feedback loop.


.

| Address<br>(Hexadecimal)                     | Out<br>VD3 VD2                                       | out Bit<br>2 VD1           | s<br>VD0                        | Description  |
|--|--|----------------------------|---------------------------------|--|
| 00<br>32                                     | 0 0<br>0 0<br>0 0<br>0 0<br>0 0                      | 1<br>1<br>1<br>1           | 0<br>0<br>0<br>0<br>0           | PLSYNC on for 100 lines  |
| 33<br>•<br>•<br>77                           | 0 0<br>0 0<br>0 0<br>0 0<br>0 0                      | 0<br>0<br>0<br>0           | 0<br>0<br>0<br>0                | Wait for 139 lines   |
| 78<br>79<br>7A<br>7B<br>7C<br>7D<br>7E<br>7F | 1 0<br>1 1<br>1 1<br>1 1<br>1 1<br>1 1<br>1 1<br>1 1 | 1<br>1<br>1<br>1<br>1<br>1 | 0<br>0<br>0<br>0<br>0<br>0<br>0 | VBL + PLSYNC<br>VBL + PLSYNC + VSYNC<br>VBL + PLSYNC + VSYNC |
| 80<br>81<br>82<br>83                         | 1 0<br>1 0<br>1 0                                    | 1<br>1<br>1                | 0<br>0<br>1<br>1                | VBL + PLSYNC<br>VBL + PLSYNC<br>VBL + PLSYNC + Load<br>Vertical Scan Counter   |
| 84<br>•<br>•<br>FF                           |  |                            |                                 | The above pattern repeated 124 times   |

# 60Hz Vertical Timing PROM (VTIM60)

# 50Hz Vertical Timing PROM (VTIM50)


| Address<br>(Hexadecimal)               | Output Bits<br>VD3 VD2 VD1 VD0                        | Description  |
|--|---|--|
| 00<br>29                               | $\begin{array}{cccccccccccccccccccccccccccccccccccc$  | PLSYNC on for 96 lines   |
| 2A<br>•<br>•<br>77                     | 0 0 0 0<br>0 0 0 0<br>0 0 0 0<br>0 0 0 0<br>0 0 0 0   | Wait for 156 lines   |
| 78<br>79<br>7A<br>7B<br>7C<br>7E<br>7F | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | VBL + PLSYNC<br>VBL + PLSYNC + VSYNC<br>VBL + PLSYNC + VSYNC |
| 80<br>•<br>•<br>•<br>9A                | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | VBL + PLSYNC + VSYNC<br>VBL + PLSYNC + VSYNC<br>VBL + PLSYNC + VSYNC<br>VBL + PLSYNC + VSYNC<br>VBL + PLSYNC + VSYNC   |
| 9B<br>9C                               |   | VBL + PLSYNC + Load<br>Vertical Scan Counter   |
| 9D<br>•<br>•<br>FF                     |   | <pre>The above pattern repeated 99 times</pre>   |



## 4.1.7 I/O Board Interface

The I/O Board Interface consists of six PC board connectors and associated bus drivers and decoders. The I/O boards inserted in these connectors respond to I/O instructions from the Central Processor. The boards may communicate only with the Central Processor, or they may interface the Central Processor to an external device.

Figure 4-10 is a block diagram of the I/O Board Interface.



The Board Enable Decoder decodes the upper four bits of the I/O address, taken from the BA bus. It provides each of the board connectors with an enable signal (ENA I/O 1 through ENA I/O 6). Each board must complete the decoding of the I/O address and the recognition of I/O instructions by comparing signals sent to it from the Bus Driver.

The Board ID Decoder responds to I/O instructions with an I/O address of 70 through 75 and 78 through 7D. These instructions input the identification code of the board in a particular board connector. The decoder provides one ID REQ signal for each connector. The ID code returns to the Central Processor via the IOD and DATA buses.

The Bus Driver continually transfers the lower four bits of the address bus and four control and timings signals from the Central Processor to all board connectors. The I/O boards use these signals, in conjunction with those sent from the Board Enable Decoder and the Board ID Decoder to complete the recognition of specific I/O instructions.

The Bus transceiver transfers 8-bit bytes of data between the Central Processor and the I/O Boards. The Central Processor controls the direction of data flow.

The I/O Boards use the  $\overline{I/O}$  INT signal to send interrupt requests to the Central Processor.


The signals on the six I/O Board connectors are defined in Table 4-13. All signals are common to all connectors, except the signals on pin 3 and pin 29. These are the individual 'board select' signals from the Board Enable Decoder and the Board ID Decoder.

| I/ | 0 | Board | Pin | Assignments |
|----|---|-------|-----|-------------|
|    |   |       |     |             |

| Pin | Signal<br>Name | Signal<br>Direction | Function   |
|-----|----------------|---------------------|--|
| 1   | Ground         |                     | Power/signal ground                                    |
| 2   |                | ×.                  | Not used.  |
| 3   | ID REQ         | OUTPUT              | Input board identification code                        |
| 4   | +5V            | OUTPUT              | DC power   |
| 5   | +12V           | OUTPUT              | DC power   |
| 6   |                |                     | Not used   |
| 7   | IO INT         | INPUT               | Maskable interrupt request                             |
| 8   |                |                     | Not used   |
| 9   | 10A2           | ΟυΤΡυΤ              | Buffered Address bus, bit 2                            |
| 10  | IOAl           | OUTPUT              | Buffered Address bus, bit 3                            |
| 11  | IOAl           | OUTPUT              | Buffered Address bus, bit l                            |
| 12  | Ground         |                     | Power/signal ground                                    |
| 13  | BRD            | OUTPUT              | Buffered Z80 processor $\overline{RD}$ signal          |
| 14  | IOA0           | OUTPUT              | Buffered Address bus, bit 0                            |
| 15  | 108MHz         | OUTPUT              | 8 MHz clock  |
| 16  | BWR            | OUTPUT              | Buffered Z80 processor $\overline{\mathtt{WR}}$ signal |
| 17  | 10D3           | BIDIREC-<br>TIONAL  | I/O Data bus, bit 3                                    |
| 18  | BIORES         | OUTPUT              | Resets I/O boards                                      |
| 19  | 10D2           | BIDIREC-<br>TIONAL  | I/O Data bus, bit 2                                    |
| 20  | 10D4           | BIDIREC-<br>TIONAL  | I/O Data bus, bit 4                                    |

| Pin | Signal<br>Name | Signal<br>Direction | Function                        |
|-----|----------------|---------------------|---------------------------------|
| 21  | Ground         |                     | Power/signal ground             |
| 22  | IOD5           | BIDIREC-<br>TIONAL  | I/O Data bus, bit 5             |
| 23  | 10D6           | BIDIREC-<br>TIONAL  | I/O Data bus, bit 6             |
| 24  | IOD1           | BIDIREC-<br>TIONAL  | I/O Data bus, bit l             |
| 25  | IODO           | BIDIREC-<br>TIONAL  | I/O Data bus, bit O             |
| 26  | -12V           | OUTPUT              | DC power                        |
| 27  | +5V            | OUTPUT              | DC power                        |
| 28  | 10D7           | BIDIREC-<br>TIONAL  | I/O Data bus, bit 7             |
| 29  | ENA I/O        | OUTPUT              | Selects board for I/O operation |
| 30  | Ground         |                     | Power/signal ground             |

Figure 4-11 shows the timing of the I/O Board signals. Both read and write cases are shown, although the WR and DATA OUT signals would only be active during an output instruction and the RD and DATA IN signals would only be active during an input instruction.



### 4.1.8 Speaker Circuit

The speaker is a small transducer located on the Main PC Board.

The speaker circuit produces two kinds of sounds in the speaker: a standard 'beep' sound with a fixed pitch and duration, and a programmable sound which can be varied in pitch and duration.

The standard beep sound is triggered when signal TRIG BEEP pulses low. This fires a one-shot which allows a free-running oscillator to produce a 1920 Hz tone for one-half second.

The programmable sound is generated from signal SPK DATA which represents bit 6 of the I/O Control Register. To produce the sound, the program turns the bit on and off at an audible rate. The program can produce any desired tone and maintain it for any length of time.


### 4.1.9 Voltage Regulators

There are five DC voltage regulators on the Main PC Board that provide regulated DC power for the ADVANTAGE system. These regulators are shown in Figure 4-12, along with their associated circuits.

The +12V and Main +5V regulators receive power from the unregulated +23V supplied to the Main PC Board. These regulators are of the switching type and use transistors and op amps as active elements.

The Ramp Generator produces a pulse which synchronizes the +12V and +5V regulators so that they switch on during the horizontal retrace of the Video Monitor. The pulse is triggered by the positive going edge of the PS SYNC signal.

The Ramp Generator receives a signal from the Video Generator (PS SYNC) and from it develops a pulse that synchronizes the +12V and +5V regulators. The regulators are triggered to switch on during the horizontal retrace of the Video Monitor in order to minimize the effect of switching noise on the display screen.



The Auxiliary +5V regulator is an integrated circuit linear regulator and is used only by the Video Phase Locked Loop circuit.

The Power-on Reset circuit and the Power Fail circuit both monitor the unregulated +23V input to the Main PC Board. The Power-on Reset circuit produces the PWR RES signal when power is first turned on. This signal resets the ADVANTAGE system. The Power Fail circuit produces the PWR FAIL signal if the +23V power is interrupted.

The Over-Voltage (OV) Protection circuit monitors the output of the Main +5V regulator. It pulls the +5V line to ground and blows the Main PC Board fuse if +5V rises above +7.8V.


The -12V regulator receives power from the unregulated -23V supplied to the Main PC Board. The -5V regulator receives power from the -12V regulator. Both of these are integrated circuit linear regulators.

#### 4.2 SIO BOARD

The SIO (Serial Input/Output) Board interfaces the Main PC Board with serial printers and communication links. The board's serial interface can be configured to support the RS232 standard or current loop operation. A block diagram of the SIO Board is shown in Figure 4-13.

The heart of the SIO board is the 8251 USART. Refer to the manufacturer's data sheet in Appendix H for information concerning this integrated circuit.

The Main Board Interface responds to I/O instructions from the Main PC Board. All but one of these instruction are listed in Table 4-14. The unlisted instruction is directed to the I/O board connector rather than the SIO board. It requests that the board in that connector place its board ID code on the IOD bus. When this instruction is active, the ID REQ signal goes low. The ID code for the SIO Board is F7H. The Interrupt Mask is a 4-bit register contained in the Main Board Interface. It determines the conditions under which a maskable interrupt is sent to the Main PC Board. Each bit of the register is associated with an output bit of the USART. When the mask bit is a one and the associated USART signal is true, the interrupt is generated. Figure 4-15 shows the format of the register.



ADVANTAGE

TECHNICAL MANUAL

# SIO Board I/O Instructions


| I/O Address<br>(Hexadecimal)   | Operation | Description   |  |  |
|--|-----------|---|--|--|
| XO   | INPUT     | Transfer a data byte from the<br>USART to the Main PC Board.    |  |  |
| XO   | OUTPUT    | Transfer a data byte from the<br>Main PC Board to the USART.    |  |  |
| Xl   | INPUT     | Transfer a status byte from the<br>USART to the Main PC Board.  |  |  |
| Xl   | OUTPUT    | Transfer a control byte from the<br>Main PC Board to the USART. |  |  |
| X8 or X9   | OUTPUT    | Load the Baud Rate register.                                    |  |  |
| XA or XB   | OUTPUT    | Load the Interrupt Mask register.                               |  |  |
| NOTE: The first digit of these I/O addresses selects one of<br>the six I/O board connectors. If the connector is<br>enabled, signal ENA IO is low. |           |   |  |  |

The Baud Rate Control section provides two clocks for the USART: the USART clock and the baud clock.

The USART clock is the fixed frequency basic clock signal for the USART. It is produced by dividing the Main PC Board 8MHz clock signal by 4.33.

The baud clock is used by the USART to determine its transmitting and receiving frequency. The baud clock is generated by a combination of the Baud Rate register and a 9-bit counter. The Baud Rate register provides the pre-load value for the low order 8 bits of the counter. The counter clock is developed by dividing the Main PC Board 8MHz clock signal by 13.

#### SIO Interrupt Mask Format



The Clock Header is an 8-pin jumper plug which mates with an 8-pin IC socket on the SIO board. This header is used only for synchronous operation. It allows the receive and transmit clocks to be rerouted so the receive clock originates from the serial device (connector J1) and the transmit clock is supplied to that device.

The Configuration Header is a 16-pin jumper plug which mates with a 16-pin IC socket on the SIO board. This header allows the interface signals between the USART and the serial device to be wired so as to conform to the requirements of the device.

#### 4.3 PIO BOARD


The PIO (Parallel Input Output) Board interfaces the Main PC Board with devices that input or output data in 8-bit parallel form.

A block diagram of the PIO Board is shown in Figure 4-14.


The Control Logic contains a programmable configuration header which allows the PIO Board to adapt to many different I/O devices. The configuration header is a 16pin jumper plug which mates with a 16-pin IC connector on the PIO Board. The header determines the routing of critical control signals in the Control Logic.

This discussion is based on a PIO Board with a standard configuration header, i.e, one that is wired as shown in Figure 4-15. For other possible configurations, consult the schematic drawings in Appendix I.

The Control Logic responds to I/O instructions from the Main PC Board. All but one of these instruction are listed in Table 4-16. The unlisted instruction is directed to the I/O board connector rather than the PIO board. It requests that the board in that connector place its board ID code on the IOD bus. When this instruction is active, the ID REQ signal goes low. The ID code for the PIO Board is DBH.



The I/O flags are used by the Main PC Board and the I/O device to signal the availability of data. The I/O device sets the Input flag when an input byte has been place on the PI bus. The Main PC Board resets this flag when it inputs the data. Similarly, the Main PC Board resets the Output flag when an output byte has been placed on the PO bus. The I/O device sets the Output flag when it accepts the data.




| PIO Board | d I/ | '0 In: | struc | ctions |
|-----------|------|--------|-------|--------|
|-----------|------|--------|-------|--------|

| I/O Address<br>(Hexadecimal) | Operation        | Description   |
|------------------------------|------------------|---|
| X0 or X8                     | INPUT            | Input a data byte from the I/O<br>device to the Main PC Board via<br>the PI register.                               |
| X0 or X8                     | OUTPUT           | Output a data byte from the Main<br>PC Board to the I/O device via<br>the PO register.                              |
| X1 or X9                     | INPUT            | Input a status byte from the<br>Control Logic. The format of the<br>Status Byte is shown in Table<br>4-16.          |
| X2 or XA                     | OUTPUT           | Load the Interrupt Mask register<br>in the Control Logic. The format<br>of this register is shown in<br>Table 4-17. |
| X3 or XB                     |                  | Not used.   |
| X4 or XC                     | INPUT/<br>OUTPUT | Reset the Output flag.  |
| X5 or XD                     | INPUT/<br>OUTPUT | Set the Output flag.  |
| X6 or XE                     | INPUT/<br>OUTPUT | Reset the Input flag.   |
| X7 or XF                     | INPUT/<br>OUTPUT | Set the Input flag.   |


signal ENA I/O is low.

.

# PIO Status Byte Format



# PIO Interrupt Mask Format



1

The ADVANTAGE requires only minimal preventive maintenance for long-term operation. Suggested preventive maintenance procedures are listed in Table 5-1. Instructions for opening the ADVANTAGE cabinet can be found in Section 6.5.2.

# WARNING ALWAYS UNPLUG THE POWER CORD FROM THE BACK OF THE UNIT BEFORE OPENING THE CABINET.

| Preventive Maintenance Schedule |  |  |  |
|---------------------------------|--|--|--|
| Activity                        | Schedule *   | Comments   |  |
| Clean exterior<br>of cabinet    | As needed  | Dust with a soft cloth.<br>Clean CRT screen with<br>glass cleaner. For<br>persistent dirt use a<br>damp sponge or towel. Do<br>not allow cleaning water<br>to drip down into unit.   |  |
| Examine/replace<br>diskettes    | Weekly or<br>after approx-<br>imately 150<br>hours of use. | Examine diskettes for<br>excessive wear. A new<br>disk has a smooth surface<br>of magnetic film. As it<br>wears, concentric lines<br>appear on the magnetic<br>surface. Replace any<br>diskette that appears<br>worn by copying the data<br>to a new diskette and<br>discarding the old one.<br>The standard life of a<br>diskette varies by brand,<br>handling, and other usage<br>factors. |  |

5-1

Table 5-1

Table 5-1 (continued)

| Clean printed<br>circuit boards  | During drive<br>servicing or<br>as needed | Clean printed circuit<br>boards with compressed<br>air or similar means.  |
|--|---|---|
| Check internal connections   | During drive<br>servicing                 | Visually check all<br>interior wires and<br>connectors, making sure<br>connectors are properly<br>seated.   |
| Run Diagnostic<br>programs   | Monthly                                   | The Diagnostic programs<br>may detect the beginning<br>of a maintenance problem<br>before it has become<br>evident to the operator.<br>Diagnostic programs are<br>described in Section 6.2. |
| * Schedule more often if unit is being used in a dirty<br>environment. |   |   |

## 6.1 LOCATING THE CAUSE OF FAILURE

This chapter describes how to locate and replace a failed part at the subassembly level. If the system is operating minimally, the extensive diagnostic programs can be used to test the machine. These programs are described in Section 6.2. If the failure is serious enough to prevent diagnostic programs from being loaded, the troubleshooting procedure in Section 6.3 or the Mini Monitor in Section 6.4 can be used. When the failed subassembly is located, it may be replaced by using the procedures provided in Section 6.5.

#### 6.2 THE DIAGNOSTIC PROGRAMS

The ADVANTAGE diagnostic programs provide comprehensive testing of the ADVANTAGE system. They are loaded from the Dealer Diagnostics Diskette and may be run at three different levels:

- 1. <u>Integrity Test.</u> Automatically performs low level testing when cold starting the system from any ADVANTAGE System Diskette.
- 2. <u>Default Mode</u>, User-level diagnostic. More extensive than the Integrity Test, but requires only minimal operator interaction.
- 3. <u>Single Block Mode.</u> Most detailed diagnostic level level. Provides individual tests of ADVANTAGE subassemblies.

The remainder of this section describes how to run the diagnostics in Single Block mode. Note that the diagnostic programs are self-prompting; this description is included for general reference.

- 6.2.1 Single Block Mode
  - Load the Dealer Diagnostic diskette as described in Section 2.2. The screen will display "North Star Test System - Option Menu" with a version number ending in 'B' and the following menu:
    - [1] Run the Default test
    - [2] Go into Single Block mode

- 2. Press the '2' key to enter Single Block mode. Data is read from the diskette and the screen changes to the format shown in Figure 6-1.
- 3. To select one of the tests, press the corresponding key (1 through 6). A diagnostic monitor loads the selected test. Control is returned to the monitor when the test is completed.

| Single Block Mode - Display Format  |  |  |
|---|--|--|
| North Star Test System - Ver. 1.0-A<br>SINGLE BLOCK MENU  |  |  |
| Please make your choice from the following:   |  |  |
| <ul> <li>[1] Disk Subsystem Test</li> <li>[2] Executable Memory Test</li> <li>[3] Video Memory Test</li> <li>[4] SIO Board Test</li> <li>[5] Keyboard Test</li> <li>[6] Display Monitor Test</li> </ul> |  |  |
| Input your desired choice:  |  |  |
| Ctl-C to exit (c) NorthStar Computers, inc. 1981  |  |  |
|   |  |  |

Figure 6-1.

6.2.2 Disk Subsystem Test

The Disk Subsystem Test requires two 'scratch' diskettes, one for each of the two disk drives. They must be in very good condition to ensure the validity of the test. They may be formatted, although this is not required.

#### CAUTION

This test destroys any data that was previously stored on the scratch diskettes.

The diskettes are inserted according to machine prompt. When the test is started, the screen will display a format similar to that shown in Figure 6-2. The test begins immediately and runs continuously on both drives, incrementing the pass number, track number, etc. and indicating any errors.

Three passes represent a complete test. To terminate the test, press CONTROL-C and the display returns to the Single Block Menu.

Disk Subsystem Test - Display Format NORTH STAR TEST SYSTEM - VER. 1.0-B MODE: Single BLOCK: Disk SECT: Verify Block Subsystem Continuous PASS: 1 DRIVE: 2 TRACK: 12 SIDE: 1 FUNCTION: READ PATTERN: 95H Unit 1: CRC: 0 Verify Comp: 0 Index Pulse: 0 Wrt Prot:0 Seek: 0 Sync Byte: 0 Read: 0 Status: Passing Unit 2: CRC: 0 Verify Comp: 0 Index Pulse: 0 Wrt Prot: 0 Seek: 0 Sync Byte: 0 Read: 0 Status: Passing Ctl-C to exit (c) NorthStar Computers Inc. 1981 Figure 6-2.

#### 6.2.3 Executable Memory Test

This test exercises the Executable Memory (Main RAM) by writing various test patterns, reading them back and checking for discrepancies. This not only tests for failures of individual bits, but checks for cross-talk between the address bits and the data bits. In addition, the memory is tested for its ability to contain a running program.

The test is composed of six sections. The first five sections are identical, except that each of these uses a different test pattern. The sixth section verifies that instructions can be executed from the portion of memory under test.

#### ADVANTAGE

When the Executable Memory Test is loaded, the screen displays a format similar to Figure 6-3. The pattern of Ms and \*s in the center of the screen represents the total area of Main RAM (64K). Each vertical column of single characters represents a 1K portion of the memory, starting with the lowest portion on the left (physical address 0000H) and going in ascending order to the highest portion on the right (physical address OFFFH). The horizontal rows of characters each represent a different bit in the memory, starting with bit zero on the top, and going down in order to bit 7 on the bottom. The portions of memory marked by Ms are tested by the program. The portions marked by \*s are not tested, as they are needed to store the GDOS program, the test program, and various parameter fields.


As the test is running, the display indicates which section of the test is currently being executed. During section 6, a row of characters is displayed across the bottom half of the screen, one character at a time, from left to right. Each new character marks the current 1K portion of memory that is being tested. Each time section 6 is completed, the pass counter is incremented. The counter advances thusly: AA, AB, AC, etc.

Executable Memory Test - Display Format NORTH STAR TEST SYSTEM - VER. 1.0 - B MODE: Single BLOCK: Executable SECT: 4 Memory Block Continuous PASS: AA RAM MATRIX CTL-C to exit (c) NorthStar Computers Inc. 1981 Figure 6-3.

If a failure occurs, and the program does not jump sequence, a question mark (?) replaces one of the Ms in the displayed RAM MATRIX, and a exclamation mark (!) is displayed next to the pass count.

Figure 6-4 can be used to find the PC board location of the failing RAM chip. First, note the position of the (?) in the display. Then, read the coordinates of that position from the figure. These coordinates indicate the PC board location of the RAM chip. Figure 6-4 indicates a bad chip at board location J7.

The Executable Memory Test runs continuously, completing a pass approximately every four minutes. To exit from the test and return to the diagnostic monitor, press CONTROL-C.



#### 6.2.4 Video Memory Test

The Video Memory Test exercises the portion of memory (Video RAM) that provides data for the video screen. It operates as described above for the Executable Memory Test, with the following exceptions:

- There is no section 6 (Instruction Fetch Test), since instructions are never fetched from the Video RAM.
- The test patterns used to exercise the memory are displayed on the screen. They move across the screen from left to right as the testing proceeds.
- 3. The 'RAM MATRIX" displayed in the center of the screen is 20 columns wide instead of 64.

If an error occurs, a question mark replaces one of the Ms in the displayed RAM MATRIX. Figure 6-5 may be used to locate the defective RAM chip. The figure indicates a bad chip at board location 5K.

| Locating a Defective Video RAM Chip<br>K L PC BOARD<br>COORDINATES<br>MMMMMMMM MMMMMM MMMM 9<br>MMMMMMMMM MMMMM MMMM |
|--|
| Figure 6-5.  |

# 6.2.5 SIO Board Test

The SIO Test Diagnostic checks for the presence of an SIO Board and performs rudimentary testing. Before running this diagnostic, connect a special test plug to the RS-232 connector of the SIO Board. This connector is located on the rear panel of the ADVANTAGE. The test plug can be made with a male RS-232 connector as follows:

Connect: pin 2 to pin 3 (RxD to TxD) pin 4 to pin 5 (DSR to DTR) pin 8 to pin 20 (CTS low)

A sample display is shown in Figure 6-6, indicating one SIO Board in connector J5.

SIO Board Test - Display Format NO SIO BOARD IN SLOT 6 TESTING SIO BOARD IN SLOT 5 BOARD PASSED AT 9600 BAUD NO SIO BOARD IN SLOT 4 NO SIO BOARD IN SLOT 3 NO SIO BOARD IN SLOT 2 NO SIO BOARD IN SLOT 1 I'm done now! Type any character to continue. Figure 6-6.

#### 6.2.6 Keyboard Test

The Keyboard Test confirms the operation of every function of the keyboard: that the scan lines are functional; that there is no cross-talk and that N-key rollover is operational; that the auto repeat function is in working order; that all the shift modes scan properly; that the ALL CAPS and CURSOR LOCK lights work correctly. If desired, the Keyboard Test can test every character code which can be generated.

The Keyboard Test is divided into modules, which are in turn divided into sections (see Figure 6-7). The modules and sections are normally executed in the order shown in the figure by following video prompts. However, it is possible to jump to other areas of the test from any given section, as shown by the arrows leaving the '3rd Row' segment of module 'CASE III". This option is discussed in a later section titled 'Changing Sequence'.




Figure 6-7

A description of the modules in the Keyboard Test is given below:

#### A. Case I - Lower Case

The Case I through Case VII modules verify correct ASCII coding from the keyboard. The Case I module takes three to six minutes, depending on the speed of the operator.

Specified keys are pressed in a left-to-right sequence, one row at a time, and the characters are echoed on the screen. The abbreviation codes used to represent the characters on the screen are listed in Table 6-1. The Case I module requires the entry of four rows of keys.

The easiest way to input a line of keys is to glide the finger across the keytops from left to right for the designated row. Be sure to include the first indicated key, be it "1", "ESC", etc.

There is a short beep after each line has been entered correctly and its codes verified. If there is an error, a longer beep sounds. This usually indicates that one or more keys in the row was hit incorrectly; a question mark is displayed under the incorrect key entry on the screen display. The Keyboard Test allows three chances to input a row correctly. Then it logs the error, which appears in the summary display at the end of the test, and proceeds to the next row. You cannot correct an error when keying in a row. Quickly finish the row with dummy entries (e.g., spaces) and re-enter the line on the next try. If this was the last try, go to the beginning of the section and try again.

Table 6-1

| Keyboard Test - Abbreviation Codes   |   |  |
|--------------------------------------|---|--|
| Code                                 | Description   |  |
| 2<br>@                               | Lower case 2 on the typewriter keyboard   |  |
| ` <b>@</b>                           | Upper case 2 on the typewriter keyboard.<br>(The SHIFT key is pressed with the 2 key.)                              |  |
| ^2                                   | Control 2 on the typewriter keyboard. (The<br>CONTROL key is pressed with the 2 key.                                |  |
| ^@                                   | Control SHIFT 2 on the typewriter keyboard.<br>(The CONTROL and SHIFT keys are pressed<br>with the 2 key.)          |  |
| 12                                   | CMND-2 on the typewriter keyboard.<br>(The CMND key is pressed with the 2 key.)<br>Lower case 2 on the numeric pad. |  |
| N2                                   | Upper case 2 on the numeric pad. (The<br>SHIFT key is pressed with the 2 key.)                                      |  |
| ^n2                                  | Control 2 on the numeric pad. (The CONTROL<br>key is pressed with the 2 key.)                                       |  |
| In2                                  | CMND-2, on the numeric pad. (The CMND key<br>is pressed with the 2 key.)  |  |
| <x]< td=""><td>Delete key</td></x]<> | Delete key  |  |
| ESC                                  | ESCAPE key  |  |
| TAB                                  | TAB key   |  |
| RET                                  | RETURN key  |  |
| ENT                                  | ENTER KEY   |  |
| SP                                   | Space bar   |  |

B. Case II - Upper Case

This is the same as Case I, except that the SHIFT key is held down while the other keys are entered.

C. Case III - Control, Lower Case

This is the same as Case I, except that the CONTROL key is held down while the other keys are entered.

D. Case IV - Control, Upper Case

This is the same as Case I, except that the CONTROL and SHIFT keys are held down while the other keys are entered.

#### E. Case V - Command

This is the same as Case I, except that the CMND key is held down while the other keys are entered.

#### F. Case VI - All Caps

This module requires that the operator verify the correct operation of the ALL CAPS light and key in two rows for code verification.

#### G. Case VII - Cursor Lock

This module requires that the operator verify the correct operation of the CURSOR LOCK light and key in two rows on the numeric key pad for code verification.

#### H. N-Key Rollover

This module checks for interference between keyboard signals when multiple keys are pressed. The module is summarized in Figure 6-8. The test procedure is given below:

1. Four keys must be held down with the left hand while pressing a sequence of keys with the right hand. First, starting with the little finger of the left hand, press and hold down the "2" on the main keyboard, then with the next finger press and hold down the "E", and so forth with the "F" and "B" keys. The display will show a repeating sequence of:

BBBBBBBBBB...

2. While keeping the '2EFB' keys pressed, with the right hand press the RETURN key several times until blanks are printed on the screen:

(spaces)...

ADVANTAGE

- 3. While still keeping the '2EFB' keys pressed, with the right hand press these four keys on the main keyboard once each, releasing each in turn: nine "9", oh "o", el "1" and RETURN.
- 4. Now, repeat the procedure, except that four keys on the numeric pad must be held down with the right hand while pressing a sequence of keys with the left hand. Starting with the index finger of the right hand, press the "7", "5", and "3" keys, then with the thumb press the zero "0" key--all on the numeric pad. The display will show a repeating sequence of:

000000000...

5. While keeping the '7530' keys pressed, with the left hand press the RETURN key several times until blanks are indicated on the screen:

(spaces)...


6. While still keeping the '7530' keys pressed, press and release each of these four keys with the left hand: nine "9", oh "o", el "1" and RETURN.

Each of the two parts (main keyboard test and numeric pad test) may be repeated up to three times if errors were made in performing the test. If the test was performed successfully, the following message is printed:

N-KEY ROLLOVER Passed

#### I. Auto Repeat

For this test simply press and hold down any key, as instructed by the video prompts. There are three tries to perform this function.



ADVANTAGE

### J. Test Summary

On completion of the auto repeat module, a summary of the Keyboard Test Diagnostic is displayed. A sample display is shown in Figure 6-9. This display consists of a matrix that represents the main keyboard and numeric pad with a "status matrix" to the right indicating which cases were tested for which rows (the \*s show what was tested.)

The keyboard matrix is composed of squares representing individual keys. The squares enclose either a question mark ("?") or a number. The question mark means that that key was never tested for any case. The numbers indicate the number of errors received at each key for the cases indicated on the status matrix to the right. They should all be zeroes for a good keyboard.

If there are any errors, a message is printed in the summary directly after the keyboard matrix, and the suspect keys are shown in the matrix itself. Errors are also announced during the test procedure.

| Keyboard Test Summan   | ry   |
|--|--|
| [0] [0] [0] [0] [0] [0] [0] [0] [0] [0]  | [0]       [0]        * * * * *          [0]       [0]        * * * * *          [0]       [0]       [0]         [0]       [0]        * - - - -          [0]       [0]       [0]         [0]       [0]        * - - - - - |
| <pre>[0] [0] [0] [0] [0] [0] [0] [0] [0] [0]<br/>[ 0 ]<br/>Notes on the Keyboard Summary:<br/>[0] : Means that there is nothing wrong<br/>[n] : Indicates that n tests failed at this key<br/>[?] : Indicates that this key was not tested<br/>ALL-CAPS Feature Test-<br/>Passed</pre> | <pre>[ 0 ] [0] [ 0 ]  * - - - -<br/>Lower case<br/>Upper case<br/>Control case<br/>Shifted Ctl case<br/>Command case</pre>   |
| N-Key rollover Test -<br>Passed  | *! = case was tested<br> -  = case wasn't tested   |
| Automatic Repeat Feature / Buffer-Full Flag Test - /<br>Passed<br>KEYBOARD PASSED THIS SUBSET OF THE EXHAUSTIVE TEST   |  |
| Type any character to continue.  |  |
| Figure 6-9.  |  |

#### K. Changing Sequence

Instead of executing the sections of the Keyboard Test in their normal sequence, it is possible to execute only the desired sections (or modules) in any sequence. Figure 6-2 illustrates the possible moves that can be made from any given section. They are:

- 1. Skip to previous module (in this case, the 'Case II'
   module, section 'lst Row').
- 2. Repeat current module.
- 3. Skip to previous section.
- 4. Repeat current section.
- 5. Skip to next section.
- 6. Skip to next module.
- 7. Skip to Test Summary.

In order to perform any of these moves, the Keyboard Test must be waiting for the <u>first</u> response to any test for that section.) At this point, when the CONTROL - C or 'left arrow' is entered, control returns to the Shell Monitor, and any of the control keys listed in Table 6-2 may be entered to perform the desired move. Note that return may be easily made to the Single Block Menu by pressing CONTROL - C twice, then pressing any other key.

Table 6-2

| Keyboard  | Test Control Ke  | eys   |
|---|--|---|
| DESIRED MOVE  | KEY(S)   | ALTERNATE KEY(S)                                  |
| Return to Shell Monitor   | CONTROL-C  | <pre> &lt; or Shifted ← (row section only) </pre> |
| AFTER RE  | TURNING TO SHELI                                       | _ MONITOR   |
| Repeat current module<br>Skip to previous section<br>Repeat current section<br>Skip to next section | Unshifted ↑<br>Unshifted →<br>Unshifted ↓<br>Shifted ↓ | M R<br>S U<br>S R<br>S D<br>M D                   |

#### 6.2.7 Display Monitor Test

The Display Monitor Diagnostic Test is used primarily to check resolution, screen rippling, blooming and distortion of the screen or characters.


This test places a pattern on the screen along with some text (see Figure 6-10 for text). It then performs a series of disk accesses to instigate screen rippling (if any), after which it reverses the screen five times to bring out blooming (if any). This pattern is repeated continuously until the operator terminates the test.


Display Format for Display Monitor Test \* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* # # # # # ##### Display Monitor Test - Ver. 1.0-B - 04/20/81 ##### ##### ##### ##### ##### Please check this display for: # # # # # Cond Resolution
 Low distortion - esp. in corners # # # # # # \*\*\*\* # # # # # ##### 3) Minimal Blooming on Reverse Video ##### ##### ##### 4) No Changing Shapes or Ripple ##### 5) No Erratic Dots on the Screen ##### ##### \* \* \* \* \* # # # # # # HIT RETURN TO EXIT ##### \*\*\*\* ##### \* # # # # ##### ##### ##### \*\*\*\*\*\* \*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\* Figure 6-10

#### 6.3 TROUBLESHOOTING CHART

The troubleshooting chart on the following pages is intended to assist service personnel in isolating a machine failure to a replaceable subassembly. The troubleshooting chart is used when the machine failure is serious enough to prevent loading of the diagnostic programs.

Instructions for opening the ADVANTAGE cabinet and removing subassemblies are in Section 6.5.





#### ADVANTAGE






Table 6-3

| Main Board Input Power (J11) |                     |  |
|------------------------------|---------------------|--|
| Pin Number                   | Description         |  |
| 1                            | -23 VDC ± 10%       |  |
| 2                            | Not Used            |  |
| 3                            | +23 VDC ± 10%       |  |
| 4                            | Power/signal ground |  |
| 5                            | Chassis ground      |  |
| 6                            | 17 VAC ± 10%        |  |


Table 6-4

| Main Board Video Interface (J7) |   |  |
|---------------------------------|---|--|
| Pin Number                      | Description   |  |
| 1                               | Power/signal ground   |  |
| 2-4                             | Not used.   |  |
| 5                               | Power/signal ground   |  |
| 6                               | <u>Horizontal sync.</u> Positive<br>going pulses at TTL levels. |  |
| 7                               | +12 VDC ± 10%   |  |
| 8                               | <u>Video data</u> at TTL levels.<br>High=light, low=dark.       |  |
| 9                               | <u>Vertical sync.</u> Negative going pulses at TTL levels.      |  |
| 10                              | Power/signal ground   |  |





ADVANTAGE



| Main Board - Floppy Disk Power (J10) |               |  |
|--------------------------------------|---------------|--|
| Pin Number                           | Description   |  |
| 1                                    | +12 VDC ± 10% |  |
| 2                                    | Ground        |  |
| 3                                    | Not used      |  |
| 4                                    | Ground        |  |
| 5                                    | +5 VDC ± 10%  |  |
| 6                                    | +12 VDC ± 10% |  |
| 7                                    | Ground        |  |
| 8                                    | Ground        |  |
| 9                                    | +5 VDC ± 10%  |  |
|                                      |               |  |

Table 6-5.

#### 6.4 THE MINI-MONITOR

The Mini-Monitor is a primitive diagnostic routine located in the Boot PROM. It provides the ability to examine and change individual bytes of RAM, execute single input and output instructions, and jump to a memory location. When the Mini-Monitor is entered (see Section 2.2) an asterisk (\*), used as a prompt, appears on the screen. Commands may then be entered to the Mini-Monitor. The commands are listed in Table 6.6.

There is practically no error checking of the commands. If a hexadecimal digit is expected but some other character is received, the results are unpredictable. However, CTRL-C can be used to abort entry of a command before the RETURN key is pressed. The command letters must be given in upper case only; lower case letters are not recognized.

Table 6-6

| Command | Name                   | Description   |
|---------|------------------------|---|
| Dxxxx   | DISPLAY                | Display contents of address xxxx. When<br>the byte is displayed, type:  |
|         |                        | YY = Replace in xxxx and<br>display next byte   |
|         |                        | <return> = Exit from command</return>   |
| Ixx     | INPUT                  | Read data byte from Port xx amd displation it.  |
| Оуухх   | OUTPUT                 | Write data byte yy to Port xx.  |
| R       | READ                   | Read program from the DIAGNOSTIC board slot 3.  |
| JXXXX   | JUMP                   | Go to address xxxx. Before jumping, the<br>Mini Monitor loads the address of its<br>re-entry point into the Z80 H and L<br>registers. |
| Q       | QUIT                   | Exit from Mini-Monitor. A beep sounds<br>and the message 'LOAD SYSTEM' is re-<br>displayed.   |
|         |                        | NOTES   |
|         | xx = 2-di<br>yy = 2-di | git hexadecimal number<br>git hexadecimal number<br>git data byte in hexadecimal<br>can be used to cancel a command if                |

|    | SUMMARY OF PRECAUTIONS  |
|----|---|
| 1. | Service should be performed only by trained personnel.  |
| 2. | Before servicing the ADVANTAGE, disconnect the power<br>source by disconnecting the power cord from the back<br>of the unit.  |
| 3. | Handle PC boards carefully, as the underside has sharp pin protrusions.   |
| 4. | Be extremely careful of the high voltage lead on<br>the CRT; be sure to discharge it properly before<br>disconnecting the high voltage connector.<br>Instructions for discharging the high voltage lead<br>are given in Section 6.5.7.  |
| 5. | Be extremely careful not to bump the CRT, which is<br>attached to the Cover Assembly. Pay particular<br>attention to this when opening and closing the<br>ADVANTAGE cabinet (Section 6.5.2). Handle the CRT<br>with extreme care. If the glass is fractured, the<br>CRT may implode and create a hazard because of<br>flying glass. |

#### 6.5.1 Tools Required

The following tools are used in the removal and installation procedures:


 Screwdrivers: One 6-inch flatblade One 4-inch flatblade One 4-inch Phillips (disk only) One 90-degree angled Phillips One small thin flatblade (I/O boards only)
 One insulated grounding probe (video only)
 Safety goggles (video only)


ADVANTAGE

#### 6.5.2 Opening and Closing the ADVANTAGE Cabinet


To open the ADVANTAGE cabinet, proceed as follows:

 Disconnect the AC power source. Turn the Power ON/OFF switch to OFF. Unplug the power cord from the back of the machine, as shown in Figure 6-11.





- 2) Disconnect any I/O cables which may be connected to the rear of the ADVANTAGE cabinet.
- 3) Remove mounting screws. To reach the mounting screws on the bottom of the ADVANTAGE grasp the unit firmly and carefully turn it upside down. Unscrew the four mounting screws near the front of the base (1 through 4 in Figure 6-12). Unscrew the remaining two mounting screws, which are recessed at the back of the unit (5 and 6 in the figure). When the screws are removed, grasp the unit firmly and carefully return it to the upright position.




 Clear away the area behind the ADVANTAGE cabinet, to provide space for the Cover Assembly (see Figure 6-13d).

### CAUTION

While performing the next 2 steps, do not allow the Cover Assembly to drift too far to the left or right, as the CRT tube socket may be damaged by striking other internal components.

- 5) Carefully lift the Cover Assembly straight up to the position shown in Figure 6-13b.
- 6) Carefully rotate the Cover Assembly toward the rear, and allow it to rest on its rear surface, with the CRT screen facing up (Figure 6-13d).

ADVANTAGE




When the Base Assembly and the Cover Assembly have been separated, the major components of the system are exposed. These components are shown in figure 6-14.

Inside the Base Assembly are four major components:

- 1. Main PC Board
- 2. Keyboard
- 3. Disk Drive Assembly
- 4. Transformer

The Cover Assembly holds three major components:

- 1. CRT 2. Video PC Board
- 3. Fan




The procedure for closing the ADVANTAGE cabinet is essentially the reverse of the procedure for opening it.

## 6.5.3 Removing and Installing the Keyboard

To remove the keyboard, proceed as follows:

- Open the ADVANTAGE cabinet as described in Section 6.5.2.
- Lift the keyboard out of the Base Assembly and place it in front of the Base Assembly as shown in Figure 6-15.




- 3) Disconnect the keyboard cable from J8 on the Main PC Board (see Figure 6-16). To remove the cable, pull straight up on the cable connector.
- 4) Remove the keyboard, which is now free.
- To install the keyboard, reverse the above procedure.

ADVANTAGE

6.5.4 Removing and Instaling The Main PC Board

Refer to Figure 6-16 for the positions of the components referenced in this procedure.




To remove the Main PC Board, proceed as follows:

- Open the ADVANTAGE cabinet as described in Section 6.5.2.
- 2) Remove the keyboard as described in Section 6.5.3.
- 3) Disconnect the video cable from J7 on the Main PC Board (see Figure 6-16). To remove the cable, pull straight up on the cable connector.
- 4) If any I/O Boards are installed in the Main PC Board, record their slot positions. When they are reinstalled, they must be returned to these same positions.
- 5) Remove the I/O Boards. For each board, remove the retaining screw (if any). Gently pull board toward the front of the system and upward, removing it from its connector.
- 6) Remove the Main PC Board mounting screws. Unscrew the retaining screws located along the front edge of the main PC board (see Figure 6-15).
- 7) Lift up the front edge of the Main PC Board as shown in Figure 6-17a, and pull forward until the rear edge of the PC board is free of the base plate. (The cables along the right-hand edge of the PB board are still connected at this time.)
- Maneuver the Main PC Board into the position shown in Figure 6-17b.
- 9) Remove the connectors from J8 through J11 by pulling them straight up. Do not pull on the wires.
- 10) The Main PC Board can now be lifted out of the base plate.
- B. To install the Main PC Board, proceed as follows:
  - Place the Main PC Board in the position shown in Figure 6-17a.
  - 2) Clear away any cables or connectors that may be under the PC board.
  - 3) Slide the rear edge of the Main PC Board under the three tabs at the rear of the base plate.


ADVANTAGE

Α.

6-34



- 4) Lower the PC board to the horizontal position.
- 5) Install the cables in J7 through Jll as shown in Figure 6-16.
- 6) Install the two Main PC Board mounting screws at the locations shown in Figure 6-15, and tighten the screws.
- 7) Reinstall the I/O Boards (if any). Insert them into their connectors at the left rear corner of the Main PC Board. These boards must be returned to the same connectors from which they were removed. Reinstall the retaining screws (if any) associated with any of these boards.
- 8) Install the keyboard as described in Section 6.5.3.
- 9) Close the ADVANTAGE cabinet as described in Section 6.5.2.




ADVANTAGE

# 6.5.5 Removing and Installing a Disk Drive

The following steps cover the removal of the upper disk drive. To remove the <u>lower</u> disk drive apply these instructions to the corresponding parts of the lower drive.


- 1) Open the ADVANTAGE cabinet as described in Section 6.5.2.
- Remove the two screws securing the Disk Drive Shield, and remove the shield (see Figure 6-18). Avoid dropping the screws into the base plate, as they may roll under the Main PC Board and be difficult to retrieve.



- 3) Disconnect the power connector shown in Figure 6-19. Hold onto the edge of the Drive PC Board while pulling down on this connector.
- Disconnect the ribbon cable connector shown in Figure 6-19 by pulling the connector straight off the rear of the drive PC board.

ADVANTAGE

- 5) Remove the drive mounting screws. There are four screws, two at each side, holding the drive to the drive mounting bracket.
- Remove the upper drive by sliding it forward as shown in Figure 6-20.



The installation procedure for either disk drive is essentially the reverse of the procedure given for its removal, except that the position of the drive may have to be adjusted, so that the front panel of the drive mates properly with the front of the cabinet.

6.5.6 Removing and Installing the Power Supply Components


This section explains how to remove and install the diode bridge and capacitor located behind and below the disk drives (see Figure 6-21). To remove either of these components proceed as follows:

1) Open the ADVANTAGE cabinet as described in Section 6.5.2.

ADVANTAGE

- Remove both disk drives following the procedure described in Section 6.5.5. The drives must be removed to gain access to the mounting bracket for the power supply components.
- 3) From the top of the chassis, remove the two screws which secure the power supply mounting bracket shown in Figure 6-21.
- 4) Remove the wires from the desired component (either the diode bridge or the capacitor), carefully marking their location so that they may be reconnected later.
- 5) Remove the component from its mounting bracket.

To install either of the power supply components, reverse the above procedure. When installing the diode bridge, insure that the (+) and (-) corners of the bridge are positioned as shown in Figure 6-21.



## 6.5.7 Removing and Installing the CRT and Video PC Board


If either the CRT or the Video PC board needs to be replaced, then both of these assemblies should be replaced. The CRT and Video PC Board are factory aligned and stocked as matched pairs. Replacing just one assembly may result in a misaligned video display.


|                           | WARNING   |
|---------------------------|---|
|                           | PROCEDURE SHOULD BE PERFORMED<br>BY QUALIFIED PERSONNEL.  |
| EYE                       | SAFETY GLASSES OR EQUIVALENT<br>PROTECTION WHEN PERFORMING THIS<br>EDURE.   |
| ANY<br>PUT<br>IF T<br>AND | XTREMELY CAREFUL NOT TO STRIKE<br>OBJECT AGAINST THE CRT, OR TO<br>PRESSURE ON THE NECK OF THE CRT.<br>HE CRT IS BROKEN IT MAY IMPLODE<br>CREATE A HAZARD BECAUSE OF<br>NG GLASS. |

To remove these assemblies proceed as follows:

- Open the ADVANTAGE cabinet as described in Section 6.4.2. The video components described in this section are shown in Figures 6-22, 6-23 and 6-24.
- Disconnect the two wires from the fan by grasping the wire terminals and pulling them off as shown in Figure 6-23.

Α.






- 3) Disconnect the Video Cable by pulling the cable connector off the Video PC Board (see Figure 6-24).
- 4) On completion of step 3, the Cover Assembly is completely separated from the Base Assembly. Turn the Cover Assembly upside down so that the Video PC Board is in the horizontal position


| WARNING   |  |
|---|--|
| THE RED SUCTION CUP/CLIP CONNECTED TO<br>THE SIDE OF THE CRT IS THE HIGH<br>VOLTAGE CONNECTOR, WHICH MAY CARRY A<br>POTENTIALLY FATAL CHARGE OF 10,000<br>VOLTS, EVEN WITH THE POWER TURNED OFF.<br>THE HIGH VOLTAGE CONNECTOR MUST BE<br>DISCHARGED BEFORE DISCONNECTING IT<br>FROM THE CRT. THIS CAN ONLY BE DONE<br>BY A QUALIFIED TECHNICIAN. |  |

- 5) Discharge the high voltage connector. Connect one end of a well insulated grounding probe to the wire loop on the side of the CRT (see Figure 6-24). Push the other end of the probe down between the side of the CRT and the high voltage connector until the probe touches the metal contact.
- 6) Disconnect the high voltage lead. Peel back the rubber portion of the high voltage connector and observe the two metal contacts underneath. Slide the connector to the side and pull to release the first contact. Slide the connector in the opposite direction to release the second contact.
- Remove the CRT socket cable by pulling the cable connector straight off the end of the CRT neck (see Figure 6-24).


ADVANTAGE




- B) Disconnect the CRT yoke cable from the Video PC Board by removing the connector attached to the PC board (see Figure 6-24)
- 9) Remove the Video PC Board mounting screws. Unscrew the five retaining screws shown in Figure 6-25.



- 10) Pull the Video PC Board away from the brightness knob, until the brightness knob shaft disengages from the brightness potentiometer (see Figure 6-25).
- 11) The Video PC Board is now completely free and may be lifted out of the Cover Assembly.
- 12) Place the Cover Assembly on the edge of a work bench as shown in Figure 6-26. Use padding on the work bench to prevent the cabinet from being scratched.






#### WARNING

BE SURE TO WEAR SAFETY GLASSES OR EQUIVALENT EYE PROTECTION WHEN PERFORMING THIS PROCEDURE.

INSURE THAT NOTHING STRIKES THE CRT WHILE IT IS BEING REMOVED OR PLACED ON A WORK BENCH. IF THE CRT IS BROKEN, IT MAY IMPLODE AND CREATE A HAZARD BECAUSE OF FLYING GLASS.

- 13) Remove the four mounting screws which secure the CRT to the Cover Assembly.
- 14) The CRT is now free, and can be lifted carefully out of the cover.
- To install the CRT and Video PC Board, proceed as Β. follows:
  - 1) Place the Cover Assembly on the edge of a work bench as shown in Figure 6-27. Use padding on the work bench to avoid scratching the cabinet.



 Find four 1/4 inch standoffs in the CRT mounting hardware. Place these standoffs on the four CRT mounting posts (see Figure 6-27).

|                                  | CAUTION   |
|----------------------------------|---|
| performed by tw<br>steady the Co | g two steps are best<br>to people, one person to<br>over Assembly and the<br>o install the CRT. |
| avoid breaking                   | T yoke with care, to<br>the tiny magnets glued<br>of the yoke. The yoke<br>gure 6-24.           |

WARNING BE SURE TO WEAR SAFETY GLASSES OR EQUIVALENT EYE PROTECTION WHEN PERFORMING THIS PROCEDURE. INSURE THAT NOTHING STRIKES THE CRT WHILE IT IS BEING INSTALLED. IF THE CRT IS BROKEN IT MAY IMPLODE AND CREATE A HAZARD BECAUSE OF FLYING GLASS.

- 3) Carefully place the CRT in the Cover Assembly so that the CRT high voltage connector is on the right hand side and the mounting tabs on the CRT rest on top of the 1/4 inch standoffs.
- 4) Slide a locking washer and a flat washer onto each of the four mounting screws. Drop these screws into the four mounting holes and start the screws by hand.
- 5) Adjust the position of the CRT so that it is centered on the mounting posts.
- 6) Tighten the four CRT mounting screws.
- 7) Rotate the Cover Assembly to the horizontal position, with the CRT facing to the side.


ADVANTAGE

6-47

- 8) Lower the Video PC Board into the Cover Assembly and position it as shown in Figure 6-25.
- 9) Position the Video PC Board so that the hole in the brightness potentiometer presses <u>lightly</u> against the shaft of the brightness knob.
- 10) Rotate the brightness knob until the shaft clicks into position in the brightness potentiometer.
- 11) Press the brightness potentiometer and the brightness knob together so that the shaft is fully engaged in the potentiometer.
- 12) Install and tighten the five mounting screws for the Video PC Board (see Figure 6-25).
- 13) Connect the CRT yoke cable (see Figure 6-24). Align pin 1 on the cable connector with pin 1 on the PC board connector, and push the cable connector straight down onto the board.
- 14) Connect the CRT socket cable (See Figure 6-24). Align the seven pins on the CRT with the seven holes in the socket and press the socket onto the CRT.
- 15) Connect the high voltage lead (see Figure 6-24). Observe the two metal contacts on the high voltage connector. Hook these contacts into the hole in the side of the CRT, one contact at a time.
- 16) Place the Cover Assembly behind the Base Assembly as shown in Figure 6-13d.
- 17) Install the video cable (see Figure 6-22 and 6-24). Align pin 1 on the cable connector with pin 1 on the PC board connector and push the cable connector straight down onto the board.
- 18) Install the fan cable (see Figure 6-16 and 6-23). Push the cable connectors straight onto the fan terminals.
- 19) Close the ADVANTAGE cabinet as described in Section 6.5.2.

This appendix contains the following sections:

- 1. KEYBOARD PHYSICAL LAYOUT
- 2. KEYBOARD ASCII CODES BY KEY
- 3. KEYBOARD ASCII CODES IN NUMERIC ORDER
- 4. DECIMAL-HEX-BINARY-ASCII CONVERSION TABLE



#### NOTES:

- 1. A DASH (-) IN THE 5th LOCATION MEANS IGNORE CMND KEY IF DEPRESSED. ANYTHING ELSE MEANS IGNORE SHIFT AND/OR CONTROL KEY IF DEPRESSED.
- 2. ONLY THOSE KEYS WITH AN ASTERISK (\*) ARE AFFECTED BY THE ALL CAPS KEY. WHEN ALL CAPS IS OFF THE CODES ARE AS SHOWN. WHEN ALL CAPS IS ON THE "JUST KEY" CODE CHANGES TO THE "SHIFT + KEY" CODE.
- 3. ONLY THOSE KEYS WITH ‡ ARE AFFECTED BY THE CURSOR LOCK KEY. WHEN CURSOR LOCK IS OFF THE CODES ARE AS SHOWN. WHEN CURSOR LOCK IS ON THE "JUST KEY" CODES CHANGE TO THE "SHIFT + KEY" CODES.


JUST KEY SHIFT + KEY -CONTROL + KEY · CONTROL + SHIFT + KEY CMND + KEY (SEE NOTE #1)

ADVANTAGE

A-2

| 2D<br>2D<br>2D<br>2D<br>-   | 85<br>—                 | 2C<br>2C<br>2C<br>2C<br>2C<br>- | 86<br>,                        | (<br>LC                     | 87<br>RSR<br>D<br>DCK   | -on w | or lock<br>'Hen<br>' Is lit. |
|-----------------------------|-------------------------|---------------------------------|--------------------------------|-----------------------------|-------------------------|-------|------------------------------|
| 37<br>87‡<br>87<br>97<br>BC | <sup>16</sup><br>∖<br>7 | 38<br>82‡<br>B8<br>98<br>8B     | 17<br>†<br>8                   | 39<br>89‡<br>B9<br>99<br>BE | <sup>18</sup><br>≁<br>9 |       |                              |
| 34<br>88‡<br>84<br>94<br>FD | <sup>33</sup><br>←<br>4 | 35<br>85‡<br>85<br>95<br>BA     | <sup>34</sup><br>0<br><b>5</b> | 36<br>86‡<br>86<br>96<br>BB | <sup>35</sup><br>→<br>6 |       |                              |
| 31<br>84‡<br>B1<br>91<br>FA | <sup>50</sup><br>✓<br>1 | 32<br>8A<br>B2<br>92<br>FB      | ↓<br>2                         | 33<br>83‡<br>B3<br>93<br>FC | 52<br>\<br>3            |       | 0D 68<br>0D<br>0D<br>0D<br>- |
| 30<br>30<br>30<br>30<br>-   |                         | 0                               | 66                             | 2E<br>2E<br>2E<br>2E<br>-   | 67                      |       | ENTER                        |

LEGEND:



# 1. KEYBOARD ASCII CODES BY KEY

| <u>Key</u>   | NORMAL          | <u>SHIFT</u> | CONTROL    | CONTROL/<br>SHIFT | CMND       |
|--------------|-----------------|--------------|------------|-------------------|------------|
| TAB          | 09              | 09           | 09         | 09                |            |
| RETURN       | 0D              | 0D           | 0D         | 0D                | _          |
| ESC          | 1B              | 1B           | 1B         | 1B                |            |
| Space        | 20              | 20           | 20         | 20                | -          |
| 0)           | 30              | 29           | 30         | 29                | -          |
| 1 !          | 31              | 21           | 31         | 21                | -          |
| 20           | 32              | 40           | 32         | 00                | -          |
| 3 #<br>4 \$  | 33              | 23           | 33         | 23                | -          |
| 4 \$         | 34              | 24           | 34         | 24                | -          |
|              | 35              | 25           | 35         | 25                | -          |
| 6 ^          | 36              | 5E           | 36         | 1E                |            |
| 7&           | 37              | 26           | 37         | 26                | -          |
| 7 &<br>8 *   | 38              | 2A           | 38         | 2A                | · <b>—</b> |
| 9 (          | 39              | 28           | 39         | 28                | <b>—</b> . |
| 1 11         | 27              | 22           | 27         | 22                | -          |
| , <          | 2C              | 3C           | 2C         | 3C                | -          |
| <u> </u>     | 2D              | 5F           | 2D         | lF                | -          |
| >            | 2E              | 3E           | <b>2</b> E | 3E                | -          |
| / ?          | 2F <sup>-</sup> | ЗF           | 2F         | 3F                | -          |
| ; :          | 3B              | 3A           | 3B         | 3A                | -          |
| = +          | 3D              | 2B           | 3D         | 2B                | -          |
| Α            | 61              | 41           | 01         | 01                | C1         |
| В            | 62              | 42           | 02         | 02                | C2         |
| С            | 63              | 43           | 03         | 03                | C3         |
| D            | 64              | 44           | 04         | 04                | C4         |
| Е            | 65              | 45           | 05         | 05                | C5         |
| F            | 66              | 46           | 06         | 06                | C6         |
| G            | 67              | 47           | 07         | 07                | C7         |
| H            | 68              | 48           | 08         | 08                | C8         |
| I            | 69              | 49           | 09         | 09                | C9         |
| J            | 6A              | <b>4</b> A   | AO         | 0A                | CA         |
| K            | <b>6</b> B      | <b>4</b> B   | 0B         | 0B                | CB         |
| $\mathbf{L}$ | 6C              | 4C           | 0C         | 0C                | CC         |
| M            | <b>6</b> D      | 4D           | 0D         | 0D                | CD         |
| N            | 6 E             | <b>4</b> E   | 0E         | 0E                | CE         |
| 0            | 6F              | <b>4</b> F   | OF         | OF                | CF         |
| Р            | 70              | 50           | 10         | 10                | D0         |
| Q            | 71              | 51           | 11         | 11                | D1         |
| R            | 72              | 52           | 12         | 12                | D2         |
| S            | 73              | 53           | 13         | 13                | D3         |
| Т            | 74              | 54           | 14         | 14                | D4         |
| U            | 75              | 55           | 15         | 15                | D5         |
| V            | 76              | 56           | 16         | 16                | D6         |
| W            | 77              | 57           | 17         | 17                | D7         |

ADVANTAGE

Technical Manual

,

| <u>Key</u>          | NORMAL     | <u>Shift</u> | CONTROL  | CONTROL/<br>SHIFT | CMND       |
|---------------------|------------|--------------|----------|-------------------|------------|
| х                   | 78         | 58           | 18       | 18                | D8         |
| Y                   | 79         | 5 <b>9</b>   | 19       | 19                | D <b>9</b> |
| Z                   | 7A         | 5A           | 1A       | <b>1</b> A        | DA         |
| ]]                  | 5B         | 7B           | 18       | 7B                |            |
|                     | 5D         | 7D           | 1D       | 7D                | -          |
|                     | <u>7C</u>  | 60           | 7C       | 60                | -          |
| $\sim$              | 7E         | 5C           | 7E       | 10                | -          |
| $\langle X \rangle$ | 7F         | 7F           | 7F       | 7F                | -          |
| 1                   | 2C         | 2C           | 2C       | 2C                | -          |
| /<br>-<br>•         | 2D         | 2D           | 2D       | 2D                | -          |
| •                   | 2E<br>30   | 2E<br>30     | 2E<br>30 | 2E<br>30          | _          |
| 0<br>1 🖌            | 30         | 84           | 91       | 91                | FA         |
| $2 \downarrow$      | 32         | 84<br>8A     | 92       | 92                | FB         |
| 2↓<br>3∖            | 33         | 83           | 93       | 93                | FC         |
| 4 ←                 | 34         | 88           | 94       | 94                | FD         |
| 5                   | 35         | 85           | 95       | 95                | BA         |
| $6 \rightarrow$     | 36         | 86           | 96       | 96                | BB         |
| 7 5                 | 37         | 87           | 97       | 97                | BC         |
| 8 个                 | 38         | 82           | 98       | 98                | 8D         |
| 97                  | 39         | 89           | 99       | 99                | BE         |
| Enter               | 0D         | 0D           | 0D       | 0D                |            |
| Fl                  | DB         | EA           | DB       | EA                | <b>9</b> B |
| F2                  | DC         | EB           | DC       | EB                | 9C         |
| F3                  | DD         | EC           | DD       | EC                | <b>9</b> D |
| F4                  | DE         | ED           | DE       | ED                | 9E         |
| F5                  | DF         | EE           | DF       | EE                | 9F         |
| F6                  | EO         | EF           | EO       | EF                | A0         |
| F7                  | El         | FO           | El       | FO                | Al         |
| F8                  | E2         | Fl           | E2       | Fl                | A2         |
| F9                  | E3         | F2           | E3       | F2                | A3         |
| F10                 | E4         | F3           | E4       | F3                | A4         |
| F11                 | E5         | F4           | E5       | F4                | A5         |
| F12                 | E6         | F5           | E6       | F5                | A6         |
| F13                 | E7         | F6           | E7       | F6                | A7         |
| F14                 | E8         | F7           | E8       | F7                | A8         |
| F15                 | E <b>9</b> | F8           | E9       | F8                | A9         |

•

#### NOTES

- \* Single dash means ignore CMND key if pressed.
- \* The ALL CAPS key only affects the 26 alphabetic keys. When the light in the ALL CAPS key is on, the alphabetic keys produce the codes shown in the SHIFT column.
- \* The CURSOR LOCK key only affects keys 1 through 9 on the numeric keypad. When the light in the CURSOR LOCK key is on, keys 1 through 9 produce the codes shown in the SHIFT column.

| ASCII<br>CODE<br>(HEX) | KEY(S)                         | ASCII<br>CODE<br>(HEX) | <u>key(s)</u>                |
|------------------------|--------------------------------|------------------------|------------------------------|
| 00                     | CTL 0                          | 11                     | CTL q                        |
| 01                     | CTL a<br>CTL A                 | 12                     | CTL Q<br>CTL r               |
| 02                     | CTL b<br>CTL B                 | 13                     | CTL R<br>CTL s               |
| 03                     | CTL C                          |                        | CTL S                        |
| 04                     | CTL C<br>CTL d                 | 14                     | CTL t<br>CTL T               |
| 05                     | CTL D<br>CTL e                 | 15                     | CTL U<br>CTL U               |
|                        | CTL E                          | 16                     | CTL V                        |
| 06                     | CTL f<br>CTL F                 | 17                     | CTL V<br>CTL w               |
| 07                     | CTL g<br>CTL G                 | 18                     | CTL W<br>CTL x               |
| 08                     | CTL h                          | 19                     | CTL X                        |
| 09                     | CTL H<br>CTL i                 |                        | CTL Y                        |
|                        | CTL I<br>TAB                   | 1A                     | CTL Z<br>CTL Z               |
|                        | SHIFT TAB                      | 1B                     | ESC<br>SHIFT ESC             |
|                        | CTL TAB<br>CTL-SHIFT TAB       |                        | CTL ESC                      |
| 0A                     | CTL j<br>CTL J                 |                        | CTL-SHIFT ESC<br>CTL [       |
| 0B                     | CTL k                          | 1C                     | CTL \                        |
| 0C                     | CTL K<br>CTL 1                 | lD<br>lE               | CTL ]<br>CTL ^               |
| 0D                     | CTL L<br>CTL m                 | 1F<br>20               | CTL _<br>SPACE               |
| 0D                     | CTL M                          | 20                     | SHIFT SPACE                  |
|                        | RETURN<br>SHIFT RETURN         |                        | CTL SPACE<br>CTL-SHIFT SPACE |
|                        | CTL RETURN<br>CTL-SHIFT RETURN | 21                     | !<br>CTL !                   |
|                        | ENTER                          | 22                     | Ħ                            |
|                        | SHIFT ENTER<br>CTL ENTER       | 23                     | CTL "                        |
| 0E                     | CTL-SHIFT ENTER<br>CTL n       | 24                     | CTL #<br>\$                  |
|                        | CTL N                          |                        | CTL \$                       |
| OF                     | CTL O<br>CTL O                 | 25                     | <b>%</b><br>CTL <b>%</b>     |
| 10                     | CTL P<br>CTL P                 | 26                     | &<br>CTL &                   |
|                        |                                |                        |                              |

| ASCII |                           | ASCII      |        |
|-------|---------------------------|------------|--------|
| CODE  |                           | CODE       |        |
| (HEX) | KEY(S)                    | (HEX)      | KEY(S) |
|       |                           |            |        |
| 27    | 1                         | 3D         | =      |
| 2.    | CTL '                     | 02         | CTL =  |
| 28    | (                         | 3E         | >      |
| 20    | CTL (                     | •=         | CTL >  |
| 29    | )                         | 3F         | ?      |
| 27    | CTL )                     | 0-         | CTL ?  |
| 2A    | *                         | 40         | e      |
|       | CTL *                     | 41         | A      |
| 2B    | +                         | 42         | B      |
|       | CTL +                     | 43         | c      |
| 2C    | • • •                     | 44         | D      |
|       | CTL ,                     | 45         | Ē      |
| 2D    | -                         | 46         | F      |
|       | CTL -                     | 47         | Ğ      |
| 2E    | •                         | 48         | H      |
|       | CTL .                     | 49         | I      |
| 2F    |                           | 4A         | Ĵ      |
|       | CTL /                     | <b>4</b> B | K      |
| 30    | 0                         | 4C         | L      |
|       | SHIFT 0 (numeric pad)     | 4D         | M      |
|       | CTL 0                     | <b>4</b> E | N      |
|       | CTL-SHIFT 0 (numeric pad) | <b>4</b> F | 0      |
| 31    | 1                         | 50         | P.     |
|       | CTL 1 (typewriter key)    | 51         | Q      |
| 32    | 2                         | 52         | Ŕ      |
|       | CTL 2 (typewriter key)    | 53         | S      |
| 33    | 3                         | 54         | Т      |
|       | CTL 3 (typewriter key)    | 55         | U      |
| 34    | 4                         | 56         | V      |
| • -   | CTL 4 (typewriter key)    | 57         | W      |
| 35    | 5                         | 58         | Х      |
|       | CTL 5 (typewriter key)    | 5 <b>9</b> | Y      |
| 36    | 6                         | 5A         | Z      |
|       | CTL 6 (typewriter key)    | 5B         | [      |
| 37    | 7                         | 5C         | Ν      |
|       | CTL 7 (typewriter key)    | 5D         | ]      |
| 38    | 8                         | 5E         | ^      |
|       | CTL 8 (typewriter key)    | 5F         |        |
| 39    | 9                         | 60         | ~      |
|       | CTL 9 (typewriter key)    |            | CTL `  |
| 3A    | :                         | 61         | a      |
|       | CTL :                     | 62         | b      |
| 3B    | ;                         | 63         | С      |
|       | CTL ;                     | 64         | d      |
| 3C    | <                         | 65         | е      |
|       | CTL <                     | 66         | f      |
|       |                           |            |        |

| ASCII<br>CODE<br>(HEX) | KEY(S)                  | ASCII<br>CODE<br>(HEX) | KEY(S)                                       |
|------------------------|-------------------------|------------------------|--|
| 67<br>68               | g<br>h                  | 8F<br>90               |  |
| 69                     |                         | 90 ·<br>91             | CTL 🖌  |
| 6A                     | i<br>j<br>k             | 92                     |  |
| <b>6</b> B             |                         | 93                     | CTL Y  |
| 6C                     | 1                       | 94                     | $CTL \leftarrow$                             |
| 6D                     | m                       | <b>9</b> 5             | CTL •  |
| 6E                     | n                       | 96                     | $CTL \rightarrow$                            |
| 6F                     | 0                       | 97                     | CTL <b>N</b>                                 |
| 70                     | p                       | 98                     | CTL 1  |
| 71<br>72               | q                       | 99                     | CTL 🥕  |
| 73                     | r<br>S                  | 9A                     |  |
| 74                     | t                       | 9B<br>9C               | CMND F1<br>CMND F2                           |
| 75                     | u                       | 90<br>90               | CMND F3                                      |
| 76                     | V                       | 9E                     | CMND F4                                      |
| 77                     | W                       | 9F                     | CMND F5                                      |
| 78                     | x                       | A0                     | CMND F6                                      |
| 79                     | У                       | Al                     | CMND F7                                      |
| 7A                     | Z                       | A2                     | CMND F8                                      |
| 7B                     | {<br>()                 | A3                     | CMND F9                                      |
| 7C                     | CTL {                   | A4                     | CMND F10                                     |
|                        | ,<br>CTL ;              | A5                     | CMND F11                                     |
| 7D                     | }                       | A6<br>A7               | CMND F12<br>CMND F13                         |
| 12                     | CTL }                   | A7<br>A8               | CMND F13<br>CMND F14                         |
| 7E                     | ~                       | A9                     | CMND F15                                     |
| • –                    | CTL ~                   | AA                     |  |
| 7F                     | $\overline{\mathbf{X}}$ | AB                     |  |
|                        | SHIFT X                 | AC                     |  |
|                        |                         | AD                     |  |
| 00                     | CTL-SHIFT 🚫             | AE                     |  |
| 80<br>81               |                         | AF                     |  |
| 82                     | <b>^</b>                | B0<br>B1               | CTL 1 (numeric pad)                          |
| 83                     |                         | B1<br>B2               | CTL 2 (numeric pad)                          |
| 84                     | Ż                       | B3                     | CTL 3 (numeric pad)                          |
| 85                     | 0                       | B4                     | CTL 4 (numeric pad)                          |
| 86                     | $\rightarrow$           | В5                     | CTL 5 (numeric pad)                          |
| 87                     | r,                      | B <b>6</b>             | CTL 6 (numeric pad)                          |
| 88                     | $\leftarrow$            | B7                     | CTL 7 (numeric pad)                          |
| 89                     | ← ↗ ↘ • ↑ K ↓ ↗ →       | B8                     | CTL 8 (numeric pad)                          |
| A8<br>AD               | $\checkmark$            | B9                     | CTL 9 (numeric pad)                          |
| 8B                     |                         | BA                     | CMND 5 (numeric pad)                         |
| 8C<br>8D               |                         | BB                     | CMND 6 (numeric pad)<br>CMND 7 (numeria pad) |
| 8D<br>8E               |                         | BC<br>BD               | CMND 7 (numeria pad)<br>CMND 8 (numeric pad) |
| ~ <b>1</b> 1           |                         | 99                     | child o (numerre pau)                        |

| ASCII<br>CODE<br>(HEX) | KEY(S)                     | ASCII<br>CODE<br>(HEX) | KEY(S)                                       |
|------------------------|----------------------------|------------------------|--|
|                        |                            |                        |  |
| BE<br>BF               | CMND 9 (numeric pad)       | E5                     | Fll<br>CTL Fll                               |
| CO<br>Cl               | CMND a                     | E6                     | F12<br>CTL F12                               |
| C2<br>C3               | CMND b<br>CMND c           | E7                     | F13<br>CTL F13                               |
| C4<br>C5               | CMND d<br>CMND e           | E8                     | F14<br>CTL F14                               |
| C6<br>C7               | CMND f                     | E <b>9</b>             | F15<br>CTL F15                               |
| C8<br>C9               | CMND g<br>CMND h<br>CMND i | EA                     | SHIFT F1<br>CTL-SHIFT F1                     |
| CA<br>CB               | CMND j<br>CMND j<br>CMND k | EB                     | SHIFT F2<br>CTL-SHIFT F2                     |
| CC<br>CD               | CMND 1<br>CMND m           | EC                     | SHIFT F3<br>CTL-SHIFT F3                     |
| CE<br>CF               | CMND n<br>CMND o           | ED                     | SHIFT F4<br>CTL-SHIFT F4                     |
| DO<br>D1               | CMND p                     | EE                     | SHIFT F5<br>CTL-SHIFT F5                     |
| D1<br>D2<br>D3         | CMND q<br>CMND r<br>CMND s | EF ·                   | SHIFT F6<br>CTL-SHIFT F6                     |
| D3<br>D4<br>D5         | CMND t<br>CMND u           | FO                     | SHIFT F7<br>CTL-SHIFT F7                     |
| D5<br>D6<br>D7         | CMND V<br>CMND W           | Fl                     | SHIFT F8<br>CTL-SHIFT F8                     |
| D8<br>D9               | CMND x                     | F2                     | SHIFT F9<br>CTL-SHIFT F9                     |
| DA<br>DB               | CMND Y<br>CMND z<br>Fl     | F3                     | SHIFT F10<br>CTL-SHIFT F10                   |
| DC                     | CTL Fl<br>F2               | F <b>4</b>             | SHIFT F11<br>CTL-SHIFT F11                   |
| DD                     | CTL F2<br>F3               | F5                     | SHIFT F12<br>CTL-SHIFT F12                   |
| DE                     | CTL F3<br>F4               | F6                     | SHIFT F13<br>CTL-SHIFT F13                   |
| DF                     | CTL F4<br>F5               | <b>F7</b>              | SHIFT 14<br>CTL-SHIFT F14                    |
| EO                     | CTL F5<br>F6               | F8                     | SHIFT 15<br>CTL-SHIFT 15                     |
| El                     | CTL F6<br>F7               | F9<br>Fa               | CMND 1 (numeric pad)                         |
| E2                     | CTL F7<br>F8               | FB<br>FC               | CMND 2 (numeric pad)<br>CMND 3 (numeric pad) |
|                        | CTL F8                     | FD<br>FE               | CMND 4 (numeric pad)                         |
| E3                     | F9<br>CTL F9               | F E<br>FF              |  |
| E4                     | F10<br>CTL F10             |                        |  |

ADVANTAGE

#### DECIMAL-ASCII-HEX-BINARY CONVERSION TABLE

The following table is intended to ease the task of conversion between the various numeric representations commonly used in programming, as well as between numbers (of any kind) and the ASCII character code.

Note that the ASCII character set only goes as far as decimal 127 (7FH, 01111111 B). Also, many "characters" in ASCII are nonprinting CONTROL CHARACTERS. Whenever a code corresponds to a printable character, that will be given. In the case of control characters, a description or name for the special character will be given in parentheses.

| DECIMAL  | нех        | BINARY               | ASCII                            |
|----------|------------|----------------------|----------------------------------|
| . Ø      | 00H        | ØØØØØØØØØ            | (NUL)                            |
| 1        | Ø1H        | 00000001             | (CONTROL-A)                      |
| 2        | Ø2H        | 00000010             | (CONTROL-B)                      |
| 3 4      | Ø3H        | 00000011             | (CONTROL-C)                      |
| 4        | Ø4H        | 00000100             | (CONTROL-D)                      |
| 5<br>6   | Ø5H        | 00000101             | (CONTROL-E)                      |
| 6        | Ø6H        | 00000110             | (CONTROL-F)                      |
| 7        | Ø7H        | 00000111             | (CONTROL-G, RINGS BELL)          |
| 8        | Ø8H        | 00001000             | (CONTROL-H, BACKSPACE)           |
| 9        | Ø9H        | 00001001             | (CONTROL-I, TAB)                 |
| 10       | ØAH        | 00001010             | (CONTROL-J, LINEFEED)            |
| 11       | ØBH        | 00001011             | (CONTROL-K)                      |
| 12       | ØCH        | 00001100             | (CONTROL-L, FORMFEED)            |
| 13       | ØDH        | 00001101             | (CONTROL-M, CARRIAGE RETURN)     |
| 14       | ØEH        | 00001110             | (CONTROL-N)                      |
| 15       | ØFH        | 00001111             | (CONTROL-O)                      |
| 16       | 10H        | 00010000             | (CONTROL-P)                      |
| 17       | 11H        | 00010001             | (CONTROL-Q)                      |
| 18       | 12H        | 00010010             | (CONTROL-R)                      |
| 19       | 13H        | 00010011             | (CONTROL-S)                      |
| 20       | 14H        | 00010100             | (CONTROL-T)                      |
| 21       | 15H        | 00010101             | (CONTROL-U)                      |
| 22       | 16H        | 00010110             | (CONTROL-V)                      |
| 23       | 17H        | 00010111             | (CONTROL-W)                      |
| 24<br>25 | 18H<br>19H | 00011000<br>00011001 | (CONTROL-X)<br>(CONTROL-Y)       |
| 25       | 19H<br>1AH | 00011010             | (CONTROL-I)                      |
| 20       | 1 BH       | 00011010             | (ESCAPE)                         |
| 27       | 1CH        | 00011011             | (NON-PRINTING)                   |
| 28       | 1DH        | 00011100             | (NON-PRINTING)                   |
| 30       | 1EH        | 00011110             | (NON-PRINTING)<br>(NON-PRINTING) |
| 31       | 1FH        | 00011111             | (NON-PRINTING)                   |
| 32       | 20H        | 00100000             | (SPACE)                          |
| 33       | 20H        | 00100001             | (SFACE)<br>!                     |
| 34       | 22H        | 00100010             | -                                |
| 35       | 23H        | 00100011             | #                                |
| 36       | 24H        | 00100100             | π<br>\$                          |
| 37       | 25H        | 00100101             | ₹.                               |
| 38       | 26H        | 00100110             | ê.                               |
| 39       | 27H        | 00100111             | -                                |
|          |            |                      |                                  |
|          |            |                      |                                  |

ADVANTAGE

| <br>     |            |                      |          |   |   |
|----------|------------|----------------------|----------|---|---|
| DECIMAL  | HEX        | BINARY               | ASCII    |   |   |
| 40       | 28H        | 00101000             | 1        |   |   |
| 41       | 29H        | 00101001             | (        |   |   |
| 42       | 2AH        | 00101010             | )<br>*   |   | [ |
| 43       | 2BH        | 00101011             | +        |   |   |
| 44       | 2CH        | 00101100             |          |   |   |
| 45       | 2DH        | 00101101             | <u>'</u> |   |   |
| 46       | 2EH        | 00101110             |          |   |   |
| 47       | 2FH        | 00101111             | ;        |   |   |
| 48       | 30H        | 00110000             | ø        |   |   |
| 49       | 31H        | 00110001             | 1        |   |   |
| 50       | 32H        | 00110010             | 2        |   | 1 |
| 51       | 33H        | 00110011             | 3        |   |   |
| 52       | 34H        | 00110100             | 4        |   | 1 |
| 53       | 35H        | 00110101             | 5        |   |   |
| 54       | 36H        | 00110110             | 6        |   |   |
| 55       | 37H        | 00110111             | 7        |   |   |
| 56       | 38H        | 00111000             | 8        |   |   |
| 57       | . 39H      | 00111001             | 9        |   |   |
| 58       | ЗАН        | 00111010             | :        |   |   |
| 59       | 3BH        | 00111011             | ;        |   |   |
| 60       | 3CH        | 00111100             | K        |   | 1 |
| 61 ·     | 3dh        | 00111101             | =        |   | [ |
| 62       | ЗЕН        | 00111110             | >        |   |   |
| 63       | 3FH        | 00111111             | 6        |   |   |
| 64       | 40H        | 01000000             | 6        |   | ŀ |
| 65       | 41H        | 01000001             | А        |   |   |
| 66       | 42H        | 01000010             | В        |   |   |
| 67       | 43H        | 01000011             | · C      |   |   |
| 68       | 44H        | 01000100             | D        |   |   |
| 69       | 45H        | 01000101             | Е        |   |   |
| 70       | 46H        | 01000110             | F        |   | 1 |
| 71       | 47H        | 01000111             | G        |   |   |
| 72       | 48H        | 01001000             | Н        |   |   |
| 73       | 49H        | 01001001             | I        |   |   |
| 74       | 4AH        | 01001010             | J        |   |   |
| 75       | 4BH        | 01001011             | K        |   |   |
| 76       | 4CH        | 01001100             | L        |   |   |
| 77       | 4DH        | 01001101             | М        |   |   |
| 78<br>79 | 4EH        | 01001110             | N        |   |   |
|          | 4FH        | 01001111             | 0        |   | ļ |
| 80<br>81 | 50H<br>51H | Ø1Ø1ØØØØ<br>Ø1Ø10001 | P        |   |   |
| 81       | 52H        | 010100010            | Q<br>R   |   |   |
| 82       | 52H<br>53H | 01010010             | S        |   |   |
| 84       | 53H<br>54H | 01010100             | S<br>T   |   |   |
| 85       | 54H<br>55H | 01010101             | U<br>U   |   | ł |
| 86       | 56H        | 01010101             | v        |   |   |
| 87       | 57H        | 01010111             | Ŵ        |   |   |
| 88       | 57H        | 01011000             | X        |   |   |
| 89       | 59H        | 01011001             | Y<br>Y   | , |   |
| 90       | 5AH        | 01011010             | Z        |   |   |
| 91       | 5BH        | 01011010             | [        |   |   |
| 92       | 5CH        | 01011100             | 1<br>N   |   | · |
| 93       | 5DH        | 01011101             | ì        |   |   |
|          |            | ~ ~ ~ 4 4 4 7 4      | J        |   |   |
|          |            |                      |          |   |   |

Conversion Table continued

.

| DECIM      | AL HEX | BINARY               | ASCII             |
|------------|--------|----------------------|-------------------|
| 94         | 5EH    | 01011110             | T OR T            |
| 95         |        | 01011111             |                   |
| 96         |        | 01100000             | <del>.</del>      |
| 97         | 61H    | 01100001             | a                 |
| 98         | 62H    | 01100010             | b                 |
| 99         | 6 3 H  | 01100011             | с                 |
| 100        |        | 01100100             | d                 |
| 101        | 65H    | 01100101             | e                 |
| 102        |        | 01100110             | f                 |
| 103        |        | 01100111             | g                 |
| 104        |        | 01101000             | h                 |
| 105        |        | 01101001             | i                 |
| 106        |        | 01101010             | j                 |
| 107        |        | 01101011             | k                 |
| 108        |        | 01101100             | 1                 |
| 109        |        | 01101101             | m                 |
| 110        |        | 01101110             | n                 |
| 111        |        | 01101111             | 0                 |
| 112        |        | 01110000             | ą                 |
| 113        |        | 01110001             | , q               |
| 114        |        | 01110010             | r                 |
| 115        |        | 01110011             | S                 |
| 116        |        | 01110100             | t                 |
| 117        |        | 01110101             | u                 |
| 118        |        | 01110110             | v                 |
| 119        |        | 01110111             | W                 |
| 120        |        | 01111000             | x                 |
| 121        |        | 01111001             | . Y               |
| 122        |        | 01111010             |                   |
| 123<br>124 |        | 01111011             | {                 |
| 124        |        | 01111100             |                   |
| 125        |        | Ø1111101<br>Ø1111110 | }                 |
| 120        |        | Ø1111110<br>Ø1111111 |                   |
| 127        |        |                      | (DELETE, RUB OUT) |
| 120        |        |                      |                   |
| 129        |        | 10000001<br>10000010 |                   |
| 130        |        | 10000011             |                   |
| 131        |        | 10000100             |                   |
| 132        |        | 10000101             |                   |
| 133        | 86H    | 10000110             |                   |
| 134        |        | 10000111             |                   |
| 136        |        | 10001000             |                   |
| 130        |        | 10001001             |                   |
| 138        |        | 10001010             |                   |
| 139        |        | 10001011             |                   |
| 140        | 8CH    | 10001100             |                   |
| 141        |        | 10001101             |                   |
| 142        |        | 10001110             |                   |
| 143        |        | 10001111             |                   |
| 144        |        | 10010000             |                   |
| 145        |        | 10010001             |                   |
| 146        |        | 10010010             |                   |
| 147        |        | 10010011             |                   |
|            |        |                      |                   |
| L          |        |                      |                   |

Conversion Table continued

Conversion Table continued

| r       |       |          |       |
|---------|-------|----------|-------|
| DECIMAL | HEX   | BINARY   | ASCII |
| 140     | 0.477 | 14414144 |       |
| 148     | 94H   | 10010100 |       |
| 149     | 95H   | 10010101 |       |
| 150     | 96H   | 10010110 |       |
| 151     | 97H   | 10010111 |       |
| 152     | 98H   | 10011000 |       |
| 153     | 99H   | 10011001 |       |
| 154     | 9AH   | 10011010 |       |
| 155     | 9BH   | 10011011 |       |
| 156     | 9CH   | 10011100 |       |
| 157     | 9DH   | 10011101 |       |
| 158     | 9EH   | 10011110 |       |
| 159     | 9FH   | 10011111 |       |
| 160     | АЙН   | 10100000 |       |
| 161     | AlH   | 10100001 |       |
| 162     | A2H   | 10100010 |       |
| 163     | АЗН   | 10100011 |       |
| 164     | A4H   | 10100100 |       |
| 165     | A5H   | 10100101 |       |
| 166     | A6H   | 10100110 |       |
| 167     | A7H   | 10100111 |       |
| 168     | A8H   | 10101000 |       |
| 169     | АЭН   | 10101001 |       |
| 170     | ААН   | 10101010 |       |
| 171     | ABH   | 10101011 |       |
| 172     | ACH   | 10101100 |       |
| 173     | ADH   | 10101101 |       |
| 174     | AEH   | 10101110 |       |
| 175     | AFH   | 10101111 |       |
| 176     | вøн   | 10110000 |       |
| 177     | BlH   | 10110001 |       |
| 178     | B2H   | 10110010 |       |
| 179     | взн   | 10110011 |       |
| 180     | B4H   | 10110100 |       |
| 181     | B5H   | 10110101 |       |
| 182     | B6H   | 10110110 |       |
| 183     | B7H   | 10110111 |       |
| 184     | B8H   | 10111000 |       |
| 185     | B9H   | 10111001 |       |
| 186     | BAH   | 10111010 |       |
| 187     | BBH   | 10111011 |       |
| 188     | BCH   | 10111100 |       |
| 189     | BDH   | 10111101 |       |
| 190     | BEH   | 10111110 |       |
| 191     | BFH   | 10111111 |       |
| 192     | СØН   | 11000000 |       |
| 193     | ClH   | 11000001 |       |
| 194     | C2H   | 11000010 |       |
| 195     | СЗН   | 11000011 |       |
| 196     | C4H   | 11000100 |       |
| 197     | C5H   | 11000101 |       |
| 198     | Сбн   | 11000110 |       |
| 199     | C7H   | 11000111 |       |
| 200     | С8н   | 11001000 |       |
| 201     | СЭН   | 11001001 |       |
|         |       |          |       |
|         |       |          |       |

**Conversion Table** continued

|   | DECIMAL    | HEX        | BINARY               | ASCII  |
|---|------------|------------|----------------------|--------|
|   | 202        | САН        | 11001010             |        |
|   | 203        | СВН        | 11001011             |        |
|   | 204        | ССН        | 11001100             |        |
|   | 205        | CDH        | 11001101             |        |
|   | 206        | CEH        | 11001110             |        |
|   | 207        | CFH        | 11001111             |        |
|   | 208        | DØH        | 11010000             |        |
|   | 209        | DlH        | 11010001             |        |
|   | 210        | D2H        | 11010010             |        |
|   | 211        | D3H        | 11010011             |        |
| 1 | 212        | D4H        | 11010100             |        |
|   | 213        | D5H        | 11010101             |        |
|   | 214        | D6H        | 11010110             |        |
|   | 215        | D7H        | 11010111             |        |
|   | 216        | D8H        | 11011000             |        |
|   | 217        | D9H        | 11011001             |        |
|   | 218        | DAH        | 11011010             |        |
|   | 219        | DBH        | 11011011             |        |
|   | 220        | DCH        | 11011100             |        |
|   | 221        | DDH        | 11011101             |        |
|   | 222        | DEH        | 11011110             |        |
|   | 223        | DFH        | 11011111             |        |
| 1 | 224        | EØH        | 11100000             |        |
|   | - 225      | ElH        | 11100001             |        |
|   | 226        | E2H        | 11100010             |        |
|   | 227        | E3H        | 11100011             |        |
|   | 228        | E4H        | 11100100             |        |
|   | 229<br>230 | E5H<br>E6H | 11100101<br>11100110 |        |
|   | 230        | EOH<br>E7H | 11100110             |        |
|   | 231        | E8H        | 11101000             |        |
|   | 232        | E9H        | 11101001             |        |
|   | 234        | EAH        | 11101010             |        |
|   | 234        | EBH        | 11101011             |        |
|   | 236        | ECH        | 11101100             |        |
|   | 237        | EDH        | 11101101             |        |
| 1 | 238        | EEH        | 11101110             |        |
| 1 | 239        | EFH        | 11101111             |        |
|   | 240        | FØH        | 11110000             |        |
| 1 | 241        | FlH        | 11110001             |        |
|   | 242        | F2H        | 11110010             |        |
| 1 | 243        | F3H        | 11110011             |        |
|   | 244        | F4H        | 11110100             |        |
| 1 | 245        | F5H        | 11110101             |        |
|   | 246        | F6H        | 11110110             |        |
|   | 247        | F7H        | 11110111             |        |
|   | 248        | F8H        | 11111000             |        |
|   | 249        | F9H        | 11111001             |        |
|   | 250        | FAH        | 11111010             |        |
|   | 251        | FBH        | 11111011             |        |
|   | 252        | FCH        | 11111100             |        |
|   | 253        | FDH        | 11111101             | х<br>Х |
|   | 254        | FEH        | 11111110             |        |
|   | 255        | FFH        | 11111111             |        |
|   |            |            |                      |        |

This appendix lists all I/O addresses that can be used in Z80 processor INPUT or OUTPUT instructions when programming the ADVANTAGE computer. The addresses are listed in numeric order. More detailed programming information can be found in Chapter 3.


| I/O ADDRESS SUMMARY    |              |  |  |  |
|------------------------|--------------|--|--|--|
| Hexadecimal<br>Address | Operation    | Description  |  |  |
| 00 - OF                | INPUT/OUTPUT | Access I/O board in slot 6.<br>The first digit of these<br>addresses defines the board<br>slot being accessed. The<br>second digit has a meaning<br>defined by the type of<br>board in that slot. Refer<br>to Section 3.9, 3.10, or<br>3.11. |  |  |
| 10 - 1F                | INPUT/OUTPUT | Access I/O board in slot 5.<br>The first digit of these<br>addresses defines the board<br>slot being accessed. The<br>second digit has a meaning<br>defined by the type of<br>board in that slot. Refer<br>to Section 3.9, 3.10, or<br>3.11. |  |  |
| 20 - 2F                | INPUT/OUTPUT | Access I/O board in slot 4.<br>the first digit of these<br>addresses defines the board<br>slot being accessed. The<br>second digit has a meaning<br>defined by the type of<br>board in that slot. Refer<br>to Section 3.9, 3.10, or<br>3.11. |  |  |

ADVANTAGE


| 30 - 3F | INPUT/OUTPUT | Access I/O board in slot 3.<br>The first digit of these<br>addresses defines the board<br>slot being accessed. The<br>second digit has a meaning<br>defined by the type of<br>board in that slot. Refer<br>to Section 3.9, 3.10, or<br>3.11. |
|---------|--------------|--|
| 40 - 4F | INPUT/OUTPUT | Access I/O board in slot 2.<br>The first digit of these<br>addresses defines the board<br>slot being accessed. The<br>second digit has a meaning<br>defined by the type of<br>board in that slot. Refer<br>to Section 3.9, 3.10, or<br>3.11. |
| 50 - 5F | INPUT/OUTPUT | Access I/O board in slot 1.<br>The first digit of these<br>addresses defines the board<br>slot being accessed. The<br>second digit has a meaning<br>defined by the type of<br>board in that slot. Refer<br>to Section 3.9, 3.10, or<br>3.11. |
| 60      | INPUT        | Input Main RAM Parity<br>Status byte. The byte<br>format is shown below.   |
| 60      | OUTPUT       | Output Main RAM Parity<br>Control byte. The byte<br>format is shown below.   |
| 61 - 6F | INPUT/OUTPUT | Same as I/O address 60.  |

.

#### MEMORY PARITY STATUS BYTE



MEMORY PARITY CONTROL BYTE



ADVANTAGE


|                        | Γ          | ſ  |
|------------------------|------------|--|
| Hexadecimal<br>Address | Operation  | Description  |
| 70                     | INPUT only | Input the ID code for<br>board in slot 6. The ID<br>codes are shown below. |
| 71                     | INPUT only | Input the ID code for<br>board in slot 5. The ID<br>codes are shown below. |
| 72                     | INPUT only | Input the ID code for<br>board in slot 4. The ID<br>codes are shown below. |
| 73                     | INPUT only | Input the ID code for<br>board in slot 3. The ID<br>codes are shown below. |
| 74                     | INPUT only | Input the ID code for<br>board in slot 2. The ID<br>codes are shown below. |
| 75                     | INPUT only | Input the ID code for<br>board in slot l. The<br>ID codes are shown below. |
| 76                     |            | Unused. Inputting from<br>this address returns<br>all ones.                |
| 77                     |            | Unused. Inputting from<br>this address returns<br>all ones.                |
| 78 - 7D                | INPUT only | Same as I/O addresses 70<br>through 75 respectively.                       |
| 7E                     |            | Unused. Inputting from<br>this address returns all<br>ones.                |
| 7F                     |            | Unused. Inputting from<br>this address returns<br>all ones.                |

## ID CODES:

- 7F Floating Point Board F7 SIO Board BE Hard Disk Controller Board
  - DB PIO Board
- FF No board installed.

| Hexadecimal<br>Address | Operation | Description   |
|------------------------|-----------|---|
| 80                     | INPUT     | Input a data byte from the selected disk drive.                                   |
| 80                     | OUTPUT    | Output a data byte to the selected disk drive.                                    |
| 81                     | INPUT     | Input a sync byte from the selected disk drive.                                   |
| 81                     | OUTPUT    | Load the Drive Control<br>register. The format of the<br>register is shown below. |
| 82                     | INPUT     | Clear Disk Read flag.   |
| 82                     | OUTPUT    | Set Disk Read flag.   |
| 83                     | INPUT     | Produce a 'beep' sound.   |
| 83                     | OUTPUT    | Set Disk Write flag.  |
| 84 - 8F                |           | Same as I/O Addresses 80<br>through 83 respectively.                              |

#### DRIVE CONTROL REGISTER




| Hexadecimal<br>Address | Operation   | Description   |
|------------------------|-------------|---|
| 90                     | OUTPUT only | Load Start Scan register.<br>Inputting from this address<br>returns indeterminate data<br>and loads indeterminate<br>data into the Start Scan<br>register.  |
| 91 - 9F                |             | Same as I/O address 90.   |
| A0 - A3                | OUTPUT only | Memory Mapping registers 0<br>through 3 respectively.<br>The format of the output<br>byte is shown below. Input-<br>ting from any of these<br>addresses returns<br>indeterminate data and<br>loads indeterminate data<br>into the corresponding<br>Memory Mapping register. |
| A <b>4 -</b> AF        |             | Same as I/O addresses A0<br>through A3 respectively.  |


## MAPPING REGISTER OUTPUT BYTE


| 76543210        |   |
|-----------------|---|
| ΟΧΧΧΧΝΝΝ        | Main RAM page NNN                             |
| 1 X X X X O O N | Display RAM, N=0 for page 8<br>N=1 for page 9 |
| 1 X X X X 1 X X | Boot PROM                                     |


| Hexadecimal<br>Address | Operation    | Description  |
|------------------------|--------------|--|
| в0                     | INPUT/OUTPUT | Clear Display flag. Input-<br>ting from this address<br>returns indeterminate data.  |
| B1 - BF                |              | Same as I/O address B0.  |
| C0 - CF                | INPUT/OUTPUT | Clear non-maskable inter-<br>rupt to Z80 processor.<br>Inputting from this address<br>returns indeterminate data.  |
| D0                     | INPUT only   | Input from I/O Status<br>Register 2. The format of<br>this register is shown<br>below.   |
| Dl - DF                |              | Same as I/O address DO   |
| E0 .                   | INPUT only   | Input from I/O Status<br>Register 1. The format of<br>this register is shown<br>below.   |
| El - EF                |              | Same as I/O address E0.  |
| FO                     | OUTPUT only  | Output to I/O Control<br>Register. The format of<br>this register is shown<br>below. Inputting from<br>this address returns<br>indeterminate data and<br>loads indeterminate data<br>into the I/O Control<br>register. |
| Fl - FF                |              | Same as I/O address FO.  |



I/O STATUS REGISTER 2







This appendix lists the jumpers on the printed circuit boards that allow the connection of certain signals to be modified. Some signals are open-circuited by removing a jumper plug from the board. Other signals are re-routed by cutting a trace and soldering a wire to the board.

|  | 1. | MAIN | PC | BOARD | JUMPERS |
|--|----|------|----|-------|---------|
|--|----|------|----|-------|---------|

| Jumper<br>Number | Board<br>Location | Description  |
|------------------|-------------------|--|
| Wl               | lL                | Determines the polarity of the vertical<br>sync pulse going to the Video Monitor.<br>The PC board trace makes the connection<br>for positive sync pulses. The alternate<br>connection produces negative sync<br>pulses.  |
| w2               | lL                | Determines the polarity of the video<br>data going to the Video Monitor. The PC<br>board trace causes one bits to produce<br>positive data pulses. The alternate<br>connection causes one bits to produce<br>negative data pulses.   |
| W3               | lL                | Determines the polarity of the<br>horizontal sync pulse going to the<br>Video Monitor. The PC board trace makes<br>the connection for negative sync<br>pulses. The alternate connection<br>produces positive sync pulses.  |
| W4               | 9 E               | If parity errors are allowed to<br>generate interrupts (see Section 3.2.2)<br>this jumper determines whether they<br>will be maskable or non-maskable. The<br>PC board trace makes the connection for<br>maskable interrupts. The alternate<br>connection produces non-maskable<br>interrupts. |

| Jumper<br>Number | Board<br>Location | Description   |
|------------------|-------------------|---|
| w5               | 18C               | Determines the type of integrated<br>circuit used for the Auxiliary<br>Processor at board location 18C. The PC<br>board trace is used with an 8035<br>processor. The alternate connection is<br>used with an 8048 or 8049 processor.  |
| W6               | 11K               | This jumper plug determines the type of<br>integrated circuit used for the Boot<br>PROM at board location llK. The plug<br>isinserted in the position farthest<br>from the PROM if the PROM is a type<br>2716. The plug is inserted in the<br>position closest to the PROM if it is a<br>type 2732. |
| W7               | 17C               | This jumper plug is removed for testing<br>purposes. It disconnects the sector<br>pulse signal from the Auxiliary<br>Processor.   |
| W8               | 17D               | When this jumper plug is inserted, it<br>allows the simultaneous depression of<br>four keys on the keyboard to generate a<br>non-maskable interrupt (see Section<br>2.1.4). When the jumper plug is<br>removed, the interrupt is not<br>generated.  |
| W9<br>W10<br>W11 | 16K<br>16K<br>16K | These jumper plugs are removed for testing purposes. They disconnect the output of the +5V regulator.   |
| W12              | 10M               | This jumper plug is removed for testing<br>purposes. It disconnects +12V power<br>from the I/O interface connectors.  |
| W13              | 10M               | This jumper plug is removed for testing<br>purposes. It disconnects input power<br>from the -5V regulator.  |
| W14              | 18K               | This jumper plug is removed for testing<br>purposes. It disconnects +12V power<br>from the Speaker Circuit and from the<br>Disk Data Separation Circuit.  |

.

## 2. SIO BOARD JUMPERS

| JUMPER<br>NUMBER | BOARD<br>LOCATION | DESCRIPTION  |
|------------------|-------------------|--|
| Wl               | 4A                | Allows the "buffer full" signal to be<br>wired to one of two pins on the device<br>interface connector (see Section<br>3.9.7).   |
|                  |                   | The PC board trace is connected to pin<br>20. The trace may be cut and a wire<br>soldered to change the connection to<br>pin 19. |

## 3. PIO BOARD JUMPERS

| JUMPER<br>NUMBER | BOARD<br>LOCATION | DESCRIPTION  |
|------------------|-------------------|--|
| J1<br>J2<br>J3   | 3A<br>3A<br>3A    | These jumpers improve the ground<br>connection to the output device by<br>connecting ground to pins 13,14, and 15<br>of the output device cable. One or more<br>of these jumpers may be disconnected so<br>that the corresponding pin(s) may be<br>used to supply power to the output<br>device. |
| J4<br>J5<br>J6   | 3D<br>3D<br>3D    | These jumpers improve the ground<br>connection to the input device by<br>connecting ground to pins 13,14, and 15<br>of the input device cable. One or more<br>of these jumpers may be disconnected so<br>that the corresponding pin(s) may be<br>used to supply power to the input<br>device.    |

| DISK SUBSYSTEM TEST      |  |
|--------------------------|--|
| CRC Error                | Cyclic Redundance check:<br>drive may not be working;<br>media may be bad; possible<br>programming error.  |
| No Index Pulse Error     | No index pulses are coming from selected drive.  |
| Read Error               | Data read was not as expected:<br>read/write circuitry failure<br>or bad media.  |
| Seek Error               | Goes to track and reads data;<br>from data determines that<br>track is wrong. If accompanied<br>by read error, may indicate<br>bad media. Seek stepping motor<br>may be bad. Diskette may be<br>stuck at a single track if<br>usual accessing clicks are not<br>audible. |
| No Sync Byte Found Error | Errors may indicate improper<br>read, write, or bad media.   |
| Verify Compare Error     | Indicates probable write<br>error: write circuitry may<br>be defective, or media may<br>be bad.  |
| Write Protect Error      | Write protect switch may be bad.   |
| DISPLAY TEST             |  |

No error messages -

visual assessment only

#### EXECUTABLE MEMORY TEST

Cursor fails to flash approximately every 5 sec

1 after PASS counter

? in RAM MATRIX

# Test has died at section and pass indicated.

Defective Memory (see below).

Defective Memory. Indicates location of bad RAM chip.

#### KEYBOARD TEST

Long beep - audio message Not to be confused with short beep indicating successful completion of row

? under key entry on screen

SIO TEST

Bad Character

Detected a board in portbut it looks like home is there

SIO board in port won't get ready to receive at character\_\_\_\_(between 0 and 255)

SIO board in port won't get ready to transmit at character \_\_\_\_(between 0 and 255)

There were <u>bad</u> characters (maximum of 255) Defective key or wrong key pressed

Defective key or wrong key pressed. Next to (?) displays actual character entered.

Character received does not agree with character transmitted. Insure that SIO is in the standard configuration (see Section 3.9.1)

Another board in machine with wrong address set on it; or possible problem with shorting, or open wires on data bus to that port.

Could be SIO board is bad; USART bad; receive circuitry incorrect; strobe signal bad.

If bad character message also occurs could be bad SIO circuitry, or test jumper wired wrong.

#### VIDEO MEMORY TEST

! after PASS counter Defective memory (see below).
? in RAM MATRIX Defective memory: indicates
suspected location of bad
RAM.
Stationary vertical bar Defective memory

.

.

## MAIN PARTS LIST

| ITEM     | <u>P/N</u>     | QTY | DESCRIPTION                            | REF                                     |
|----------|----------------|-----|--|---|
| 1<br>2   | 00113<br>38064 |     |  | l EA FOR SIO<br>2 EA FOR PIO            |
| 3        | 38065-04       | 6   |  | (2)SIO, (4)PIO                          |
|          | 38065-10       |     |  | BASE TO COVER                           |
|          | 38075-10       |     |  |   |
| 6        | 38091-10       |     |  |   |
| 7        | 49002          | 2   | QUAD DISK DRIVES                       |   |
| 8        | 00353          |     |  |   |
| 9        | 00333          |     |  |   |
| 10       | 00335          | 1   | CABLE, DISK DRIVE SIGNAL               |   |
| 11<br>12 | 38065-06       | 10  | WASHER, #6 FLAT                        | DRIVE TO BRKT (8)<br>SHIELD TO BRKT (2) |
| 13       | 38036-         | 10  | SCREW, #6-32 X 3/8",PHMS<br>XREC, SEMS |   |
| 14       | 00102          |     | MAIN PCB ASSEMBLY                      |   |
| 15       | 00347          |     |  |   |
|          | 00352          |     |  |   |
| 17       | 00355          | 1   | BASE, FAB                              |   |
| 18       | 00356          | 1   | PLATE, I/O MOUNTING                    |   |
| 19       | 00357          | 1   | KEYBOARD                               |   |
| 20       | 00358          | 1   | CABLE, KEYBOARD                        |   |
| 21       | 00364          | 1   | LABEL, MODEL & SERIAL NUMBER           |   |
| 22       | 00370          | 4   |  | BASE(4),                                |
|          | 20007          |     |  |   |
| 23       | 38007          | 4   | WASHER, FLAT #10                       | XRMR-BASE                               |
|          | 38009          | 2   |  | HOLE COVER                              |
| 25       | 38083-08       |     | #4-40 X 1/2"                           | COVER                                   |
|          | 38065-08       |     |  | DRV BKT-BASE                            |
| 27       | 38071          | 4   |  | RECT BKT-BASE(2)                        |
| 28       | 38074-06       | 3   | WASHER,LOCK,BLACK, #6                  | I/O PLATE (2)<br>PWR PANEL (1)          |
| 29       | 38075-04       | 4   | WASHER,LOCK,SPLIT,#4                   | I/O PLATE<br>COVER                      |
| 30       | 38075-06       | 2   | WASHER,LOCK,SPLIT,#6                   | RECT. BKT-BASE                          |
| 31       | 38075-10       | 4   | WASHER, LOCK, SPLIT, #10               | XRMR-BASE                               |

MAIN PARTS LIST (continued)

| ITEM     | <u>P/N</u>        | <u>QTY</u> | DESCRIPTION  | REF                            |
|----------|-------------------|------------|--|--------------------------------|
| 32       | 38082-08          | 3          | SCREW,MACHINE,BLACK<br>#6-32 X 1/2"                            | I/O PLATE (2)<br>PWR PANEL (1) |
| 33       |                   |            | #4-40 X 1/2"   |                                |
| 34       | 38084-06          | 3          |  | I/O PLATE(2)<br>PWR PANEL(1)   |
| 35       | 38089-10          |            | SCREW, MACHINE, #8 X 5/8"                                      | DRV BKT-BASE                   |
| 36<br>37 | 38091-08<br>77045 | 4<br>4     | SCREW, MACHINE, #10-32 X 1/2"<br>BRACKET, MOUNTING, CABLE TIE, | XFMR-BASE                      |
| 38       | 77046             | 1          | 3/4 SQ. ADHESIVE BACK<br>CABLE TIE, 5.5" LONG                  |                                |
| 39       | 00336             | i          |  |                                |
| 40       | 00363             | ī          |  |                                |
| 41       | 00365             | ī          | CRT & VIDEO PCB  |                                |
| 42       | 00366             | ī          | TOP FAB  |                                |
| 43       | 00368             | i          | BEZEL, FAB   |                                |
|          | 00369             | 2          |  |                                |
| 45       | 31001             | ĩ          | FAN  |                                |
| 46       | 38007             | 9          | WASHER, #10 FLAT   | CRT MTG.                       |
| 47       | 38065-06          | 4          | WASHER, #6 FLAT  |                                |
| 48       | 38075-06          | 4          | WASHER, #6 LOCK, SPLIT   |                                |
| 49       | 38075-10          | 9          | WASHER, #10 LOCK, SPLIT  | CRT MTG.                       |
| 50       | 38091-08          | 5          | SCREW, #10-32 X 1/2"   |                                |
| 51       | 38091-12          |            | SCREW, #10-32 X 3/4"   |                                |
| 52       | 38082-12          | 4          | SCREW, #6-32 X 3/4" BLACK                                      |                                |
| 53       | 38071             | 5          | SCREW, #6 X 3/8" PAN HEAD                                      |                                |
| 54       | 38010             | 4          | NUT, #6-32 HEX   |                                |
| 55       |                   | 4          | SPACER, 1/4" THICK   |                                |
| 56       | 77045             | 2          | CABLE TIE, 3/4" BRACKET  | (1) MONITOR CABLE              |
| 57       | 77046             | 2          | CABLE TIE, 5.5" LONG, 40 LB                                    | (1) CRT LEAD                   |
| 58       | 00372             | 1          | KNOB, CONTROL  | BRIGHTNESS CNTR.               |
| 59       | 00154             | 1          | TRANSFORMER, POWER   |                                |
| 60       | 00334             | 1          | HARNESS, SEC. POWER SUPPLY                                     |                                |
| 61       | 38075-06          | 1          | WASHER, LOCK, SPLIT, #6  | PWR PNL GND                    |
| 62       |                   | 2          | SCREW, #6-32 X 3/8"  | CAPACITOR                      |
| 63       | 38088-12          | 1          | SCREW, MACHINE, #6-32 X 3/4"                                   | PWR PNL GND                    |
| 64       | 68016             | 1          | FUSE, 3A, FAST BLOW  | PWR PNL                        |
| 65       | 77097-10          | 2          | WIRE, #20 AWG,STRANDED,BLACK,<br>16" LG.                       | XMFR TO FAN                    |
| 66       | 13067             | 2          | TERMINAL FISO, 3/16" X .032                                    | XFMR                           |
| 67       | 13098             | 2          | TERMINAL FISO, .110 X.020                                      | FAN                            |
| 68       | 00359             | ī          | POWER PANEL ASSEMBLY   |                                |
| 69       | 00360             | ī          | PLATE, POWER   |                                |
| ~~       |                   | -          |  |                                |

MAIN PARTS LIST (continued)

| ITEM       | <u>P/N</u>     | QTY | DESCRIPTION   | REF                |
|------------|----------------|-----|---|--------------------|
| 70         | 34006<br>68007 | 1   | FILTER, LINE<br>SWITCH, POWER   | LFl                |
| 71         | 68007          | 1   | SWITCH, POWER   | Sl                 |
| 72         | 00361          | 1   | HARNESS, PRIMARY POWER SUPPLY   |                    |
| 73         | 38088-08       | 1   | SCREW, #6-32 X 1/2"   | PWR PNL            |
| 74         | 38083-08       |     | SCREW, #6-32 X 1/2"<br>SCREW, #4-40 X 1/2", BLACK   | LINE FILTER        |
| 75         | 38075-04       | 2   | WASHER, #4 LOCK, SPLIT  | LINE FILTER        |
| 76         | 38075-06       | г   | WASHER #6 LOCK SPLTT  | PWR PNL            |
| 77         | 38009          | 2   | WASHER, #6 LOCK, SPLIT<br>NUT, #4 HEX   | LINE FILTER        |
| 78         | 00373          | 1   | RECTIFIER AND CAPACITOR ASSEMBL   |                    |
| 7 <b>9</b> | 00354          | 1   | RECT. & CAP. MTG. BRACKET   |                    |
| 80         | 01052          | 1   | NUT, #4 HEX<br>RECTIFIER AND CAPACITOR ASSEMBL<br>RECT. & CAP. MTG. BRACKET<br>CAPACITOR, 12000 uF, 30 WVDC |                    |
| 81         | 65001          | 1   | RECTIFIER, BRIDGE, 100V, 25A<br>ADAPTER, TERMINAL, 1 TO 2 TABS<br>CLAMP, CAPACITOR                          |                    |
| 82         | 13097          | 1   | ADAPTER, TERMINAL, 1 TO 2 TABS  | RECTIFER           |
| 83         | 38059          | 1   | CLAMP, CAPACITOR  |                    |
| 84         | 38088-06       | 1   | SCREW, MACH. PH, #6-32 X 3/8"   | CAPACITOR          |
| 85         | 38088-12       | 1   | SCREW, MACH. PH., #6-32 X 3/4"  |                    |
| 86         | 38075-06       | 2   | WASHER, LOCK, SPLIT, #6   |                    |
| 87         | 00148          | 1   | PIO PCB ASSY  |                    |
| 88         | 00393          | 1   | I/O MTG PLATE COVER   |                    |
| 8 <b>9</b> | 38075          | 4   | I/O MTG PLATE COVER<br>WASHER,LOCK,SLIT, #8   | DRIVE BKT-         |
|            |                |     |   | BASE               |
| 90         | 00105          | 1   | COVER ASSY  |                    |
| 91         | 00372-02       | 1   | RING, CONTROL KNOB RETAINING  | BRIGHTNESS<br>CTRL |

.

.

## MAIN PC BOARD PARTS LIST

| ITEM | P/N   | QTY        | DESCRIPTION                                       | REF                      |
|------|-------|------------|---|--------------------------|
| 110  | 01001 | 5 <b>9</b> | CAP, 0.047uF, CERAMIC DISK                        | *BYPASS,C39,C40,<br>C50  |
| 111  | 01012 | 1          | " 33pF, DIPPED MICA                               | C20                      |
| 112  | 01013 | 2          | " 100pF   | C24,C16                  |
| 113  | 01015 | 2          | " 330pF   | C22, C28                 |
| 114  | 01016 | 2          | " 470pF, DIPPED MICA                              | C15,C19                  |
| 115  | 01018 | 3          | " 0.047uF, DIPPED MYLAR                           | C4,C14,C25               |
| 115  | 01010 | 4          | " 0.01uF, DIPPED MYLAR                            | C17,C23,C26,C27          |
|      |       | 3          |   | C6,C10,C11               |
| 117  | 10300 |            |   |                          |
| 118  | 01039 | 72         | <pre>" 0.01uF,16V,20%, CERAMIC</pre>              | *BYPASS,C7,C9,<br>C43-47 |
| 110  | 01041 | 0          | 2211F.20V. DIPPMED TANTALIM                       |                          |
| 119  | 01041 | 8          | <pre>" 22uF,20V, DIPPMED TANTALUM</pre>           |                          |
| 100  |       | ~          |   | 35,36,41                 |
| 120  | 04043 | 2          | " 2.2uF, 35V                                      | C48,C42                  |
| 121  | 01044 | 1          | " 62pF, 300V, 5%                                  | C13                      |
| 122  | 01045 | 1          | " 0.0033uF,100V,10%                               | C12                      |
| 123  | 01046 | 1          | " 0.015uF,100V,10%                                | C2                       |
| 124  | 01047 | 1          | " 820pF, 300V                                     | C3                       |
| 125  | 01038 | 1          | " 1000uF, 35V                                     | C8                       |
| 126  | 01014 | 2          | " 200pF,15V, 5%, MICA                             | C29,C30                  |
| 127  | 01050 | 2          | " 0.luF, 50V                                      | C1,C5                    |
|      | 01053 | 2<br>1     | " 10pF,50VDC,+/- 0.5pF                            | C38                      |
| 129  | 01056 | ī          | ".47uF,35V, DIPPED TANT.                          | C18                      |
| 130  | 01055 | ī          | ".22uF, 10%,SOLID                                 | C21                      |
| 130  | 01055 | -          | DIELETRIC   | 021                      |
| 131  | 13024 | 1          | SOCKET, IC-8 PIN                                  | 14MB                     |
| 131  | 13024 | 60         |   |                          |
| 122  | 13020 | 00         | " "-16 PIN  | 1F-9F,1G-9G,             |
|      |       |            |   | 1H-9H,1J-9J,             |
|      |       |            |   | 1K-9K,1L-9L,             |
|      |       |            |   | J8,10B,13D,              |
|      |       |            | ·   | 13M,4B,15J,              |
|      |       | _          |   | 16J,1A                   |
| 133  | 13030 | 1          | " -20 PIN   | 17F                      |
| 134  | 13032 | 2<br>2     | " -24 PIN   | 11K,18F                  |
| 135  | 13036 | 2          | SOCKET, IC-40 PIN                                 | 13K,18C                  |
| 136  | 13081 | 1          | CONNECTOR, 34 PIN                                 | J9                       |
| 137  | 13084 | 6          | " EDGE-30 PIN                                     | J1-J6                    |
| 138  | 13094 | 1          | <b>6POST, 1.56CTR, L/R</b>                        | J11                      |
| 139  | 13087 | 9          | " PCB-"MINI JUMPERS"                              | w6-w14                   |
| 140  | 13093 | i          | CONNECTOR, 9POST, 1.56CTR, L/R                    | J10                      |
| 141  | 13091 | 8          | HEADER, SINGLE ROW - 2 PIN                        | W7-W14                   |
| 142  | 13095 | ĩ          | CONNECTOR, 10POST, 0.1CTR, L/R                    | J7                       |
| 143  | 15002 | 1          | CRYSTAL, 8MHZ                                     | Y1                       |
| 143  | 43001 | 2          | IC, 74 LS 00                                      | 10A                      |
|      |       | 2          | $^{1}$ $^{7}$ $^{7}$ $^{4}$ $^{1}$ $^{5}$ $^{00}$ | 14E,4E                   |
| 145  | 43002 | 2          | /4 LO UZ  | T40140                   |

| ITEM       | <u>P/N</u>     | QTY         | DES      | CRIPTION               | REF                   |
|------------|----------------|-------------|----------|------------------------|-----------------------|
| 146        | 43004          | 5           | IC       | 74 LS 04               | 10K,2A,9C,<br>14D,15C |
| 147        | 43006          | 1           | 11       | 74 LS 08               | 12E                   |
| 148        | 43009          | 1           | Ħ        | 74 LS 14               | 16G                   |
| 149        | 43012          | 4           | 11       | 74 LS 32               | 9A,12B,17H,7C         |
| 150        | 43015          | 6           | н        | 74 LS 74               | 3A,7A,14C,            |
|            |                | _           |          |                        | 16B,16C,17C           |
| 151        | 43018          | 1<br>2<br>1 | 11       | 74 LS 123              | 9B                    |
| 152        | 43021          | 2           | 11       | 74 LS 138              | 9,5L,12C              |
| 153<br>154 | 43022<br>43027 | 6           | n        | 74 LS 139<br>74 LS 161 | 6C<br>14H,11C,14G,    |
| T24        | 43027          | U           |          | 14 12 101              | 14J,15G,15H           |
| 155        | 43028          | 1           | 11       | 74 LS 164              | 13G                   |
| 156        | 43031          | 1<br>3<br>4 | 11       | 74 LS 175              | 11B,13E,15A           |
| 157        | 43034          | 4           | 11       | 74 LS 253              | 12H,12J,13H,13J       |
| 158        | 43039          | 1           | 88       | 74 LS 273              | 17G                   |
| 159        | 43043          | 4           | Ħ        | 74 LS 373              | 9D,10D,10F,17E        |
| 160        | 43044          | 2           | 11       | 74 LS 393              | 8B, 14A               |
| 161        | 43045          | 4           | 11       | 74 S 00                | 8A,11H,13A,1E         |
| 162        | 43046          | 1           | 11       | 74 S 08                | 11J                   |
| 163        | 43050          | 6           | 11       | 74 S 74                | 7B,7D,10C,11A,        |
|            |                | -           |          | <b>7</b> 4             | 13B,15B               |
| 164        | 43059          | 1           | ",/      | 74 38                  | 16E,18H,18J,6E        |
| 165        | 43025          | 2           | 11       | 74 LS 157              | 11G,12G               |
| 166        | 43068          | 1<br>1      |          | Z80A<br>LF356          | 13K<br>17a-a          |
| 167<br>168 | 43069<br>43073 | 1           | 11       | CA3080                 | 17A-A<br>17A-B        |
| 169        | 43136          | 1           | ",       | 74L5123 (MFG TI)       | 17B                   |
| 170        | 43079          | 1           | "        | PROM-DWE               | 10B                   |
| 171        | 43106          | ī           | 17       | 74 LS 20               | 8C                    |
|            | 43109          | 3           | n        | LM393N                 | 16D,16L,14MB          |
|            | 43110          | 1           | 88       |                        | 14MA                  |
| 174        | 43112          | 9           | 18       | 74 LS 244              | 10E,10M,11E,          |
|            |                |             |          |                        | 11F,11M,12M,          |
|            |                |             |          |                        | 13F,13K,16F           |
| 175        | 43114          | 1           | Ħ        | 74 LS 279              | 13C                   |
| 176        | 43115          | 3           | 11       | 74 LS 374              | 14F,15F,17F           |
| 177        | 42116          | 1           | 97<br>97 | 74 LS 670              | 13D                   |
| 178        | 43117          | 1           | 11       | 74 S 04                | 6B<br>1K              |
| 179        | 43118          | 1           |          | 74 S 86<br>74 S 139    | 12D,17J               |
| 180<br>181 | 43120<br>42121 | 2<br>2      | 11       | 74 S 139<br>74 S 174   | 12D,175<br>12A,16H    |
| 181        | 42121          | 1           | Ħ        | PROM, 'F-KYBD          | 12A,10H               |
| 183        | 43123          | 1           | 11       | 8035                   | 18C                   |
|            |                |             |          |                        |                       |

| ITEM       | <u>P/N</u>     | QTY                        | DESCRIPTI      | ON                          | REF                   |
|------------|----------------|----------------------------|----------------|-----------------------------|-----------------------|
| 184        | 43124          | 52                         | IC 4116        |                             | lF-9F,1G-9G           |
|            |                |                            |                |                             | 1H-9H,1J-9J,          |
|            |                |                            |                |                             | 2K-9K,2L-9L           |
| 185        | 00117          | 1                          | •              | 2716-1                      | 11K                   |
| 186        | 43139          | 1                          |                | HTIMH                       | 16J                   |
| 187        | 43140          | 1                          | •              | HTIML                       | 15J                   |
| 188        | 43141          | 1                          | •              | IOSEL                       | 13M                   |
| 189        | 43142          | PBO                        |                | VTIM                        | 14B                   |
| 190        | 43143          | PBO                        |                | VTIM50                      | 14B                   |
| 191        | 43144          | 1                          | " 74 LS        |                             | 1M                    |
| 192        | 61002          | 3                          |                | 1K, SIP, 10 PIN             | RN4, RN6, RN6         |
| 193<br>194 | 61003          | 1<br>1                     | 1              | 2.2K, SIP, 6 PIN            | RN3                   |
|            | 61004          | 1<br>4                     | ,              | 2.2K, SIP, 10 PIN           | RN7                   |
| 195        | 61007          | 4                          |                | 47K, DIP, 10 PIN            | RN10G,10H,            |
| 196        | 61000          | ٦                          | DRATOMOD       | 2 2 1/414 59                | 10J,10L<br>R56        |
| 196        | 61009          | 1<br>2                     | RESISTOR,      | 3.3, 1/4W, 5%               |                       |
| 197        | 61010<br>61011 | 10                         | π              | 22, 1/4W, 5%<br>100 " "     | R6,R37<br>R62-65,R11, |
| 190        | 01011          | 10                         |                | 100                         | 78,79,80,81,          |
|            |                |                            |                |                             | 82                    |
| 199        | 61014          | 1                          | n              | 330 " "                     | 82<br>R42             |
| 200        | 61014          | 1                          | 11             | 470 " "                     | R24,39,40,48,53       |
| 200        | 61013          | 13                         |                | 1K " "                      | R38,R69-73,R75,       |
| 201        | 01010          | TO                         |                | TK                          | R76, R92-R95, R97     |
| 202        | 61021          | 2                          | *              | 3.3K " "                    | R52, R88              |
| 202        | 61021          | 1                          | #7             | 3.6K " "                    | R50                   |
| 203        | 61022          | 8                          | H              | <b>4.</b> 7K <sup>"</sup> " | R25,R1,12,21,         |
| 204        | 01024          | 0                          |                | 2./K                        | 34,36,41,45           |
| 205        | 61025          | 2                          |                | 5.6K " "                    | R51,R55               |
| 205        | 61026          | 2                          |                | 6.8K " "                    | R60,R61               |
| 207        | 61027          | ĩ                          | W              | 9.1K " "                    | R43                   |
| 208        | 61028          | 4                          | n              | 10K " 10%                   | R7,R17,R22,R85        |
| 209        | 61029          | 2                          | Ħ              | 13K <b>5</b> %              | R18, R58              |
| 210        | 61030          | 2                          | Π              | 15K " "                     | R10,R23               |
| 211        | 61032          | 5                          | 11             | 27K " " .                   | R86,R46,R49,          |
|            |                | -                          |                |                             | R54,R59               |
| 212        | 61034          | 3                          | n              | 47K <sup>n n</sup>          | R5,R3,R74             |
| 213        | 61038          | 2                          | 51             | 6.19K, 1%, RN55D            | R47,R57               |
| 214        | 61042          | 2                          | 11             | 220K, 1/4W, 5%              | R35, R77              |
| 215        | 61054          | 1                          | 87             | 33 " "                      | R9                    |
| 216        | 61055          | 3<br>2<br>1<br>2<br>1<br>1 | 87             | 120 " "                     | R2,R13                |
| 217        | 61056          | 1                          | <del>8</del> 1 | 2.7K " "                    | R8                    |
| 218        | 61057          |                            | 87             | 30K " "                     | R27                   |
| 219        | 61058          | 2                          | n              | 56K <b>" "</b>              | R29,R84               |
| 220        | 61060          | 2                          | . 11           | 680, 1W, 10%                | R3, R15               |
|            |                |                            |                |                             |                       |

-

| ITEM | <u>P/N</u> | QTY         | DESCRIPTION                   | REF          |
|------|------------|-------------|-------------------------------|--------------|
| 221  | 61061      | 2           | RESISTOR, 3.3 ,1/2W, 10%      | R4,R15       |
| 222  | 61064      | ī           | <b>4.99</b> K, 1%, RN55D      | 420          |
| 223  | 61065      |             | " 6.98K, 1%, RN55D            | R19          |
| 224  | 61067      | 1<br>2      | " 47 , 1/4W, 5%               | R66,R67      |
| 225  | 61068      | ī           | RES NET,150, SIP. 8 PIN       | RN2          |
| 226  | 61073      | 1<br>3<br>2 | RESISTOR, 470K, 1/4W, 5%      | R33,R44.R83  |
| 227  | 61017      | 2           | RESISTOR, 680, 1/4W, 5%       | R68,R101     |
| 228  | 61078      | ī           | RES NET. 1K, SIP. 8 PIN       | RN1          |
| 229  | 61079      | ī           | RESISTOR, 620, 1/4W, 5%       | R28          |
| 230  | 61082      | ī           | " 330K " "                    | R16          |
| 231  | 61059      | ī           | " 360K " "                    | R87          |
| 232  | 61031      | ī           | " 18K " "                     | R89          |
| 233  | 61063      | 1           | " 1.96K,1/8W, 1%              | R90          |
| 234  | 61071      | ī           | " 2.87K, " "                  | R91          |
| 235  | 61088      | ī           | " 22K, 1/4W, 5%               | R30          |
| 236  | 61087      | ī           | " 100, 1/2W, 20%              | R <b>96</b>  |
| 237  | 61085      | ī           | POTENTIOMETER, 5K, MULTI TURN | R26          |
| 238  | 61089      | ī           | RES NET. 100, DIP-16 PIN      | 7E           |
|      |            |             |                               | / 5          |
| 239  | 38002      | 3<br>3      | WASHER, LOCK - #6             |              |
| 240  | 38010      | 3           | NUT, HEX #6-32                |              |
| 241  | 38041      | 2           | HEAT SINK, #6030              |              |
| 242  | 38043      | 1           | HEAD SINK, #6107              |              |
| 243  | 38073      | 3           | SCREW.MACH.#6-32X3/8.PAN HD   |              |
| 244  | 65002      | 1           | REGULATOR, 7805               | VR3          |
| 245  | 65006      | 1           | REGULATOR, 79L05              | VR2          |
| 246  | 65009      | 15          | DIODE, 1N4148                 | CR4.CR5,     |
|      |            |             |                               | CR7-CR19     |
| 247  | 65014      | 5           | TRANSISTOR, 2N2222A           | Q3.07,Q8,    |
|      | -          |             |                               | 010.011      |
| 248  | 65015      | 2           | TRANSISTOR, 2N2907A           | 04,09        |
| 249  | 65018      | 1           | REGULATOR, 7912 (TO-220)      | VR1          |
| 250  | 65020      | 2           | TRANSISTOR, D44H5, GE         | Q1,Q5        |
| 251  | 65021      | 2           | TRANSISTOR, D45C5, GE         | Q2,Q6        |
| 252  | 65022      | 1           | RECTIFIER, C122F, GE SCR      | <b>S</b> CRĨ |
| 253  | 65024      | 2           | DIODE, M4820, 50V, 8A         | CR1,CR3      |
| 254  | 65025      | 2           | DIODE, IN823, 6.2V, ZENER     | CR6,CR2      |
|      |            | _           | 4 · · · ·                     |              |
| 255  | 68004      | 1           | FUSE, 5AMP, FAST-BLOW         | Fl           |
| 256  | 68013      | 2           | CLIP, FUSE-BUSSMAN            |              |
| 257  | 68015      | 1           | SWITCH, PUSH BUTTON TOGGLE    | Sl           |
| 258  | 74007      | 2           | INDUCTOR, 250uH, 10%, 5A      | Ll,L2        |
| 259  | 74009      | 1           | INDUCTOR, 3.3uH, 10%          | L3           |
| 260  | 82017      | 1           | LOUDSPEAKER, MINI             | ISl          |
| 261  | 38081      | 2           | SPACER. NYLON PUSH            |              |
|      |            |             |                               |              |

| ITEM | <u>P/N</u> | <u>QTY</u> | DESCRIPTION                           | REF      |
|------|------------|------------|---------------------------------------|----------|
| 262  | 77046      | 1          | CABLE TIE, 5.5" LONG, 40LBS           |          |
| 263  | 43017      | 1          | IC, 74 LS 109                         | 2 E      |
| 264  | 43040      | 1          | " 74 LS 280                           | 8E       |
| 265  | 43146      | 2          | " 74 LS 166                           | 8D,11D   |
| •    |            |            | (NOTE: 74166 IS ALTERNATE,<br>#43063) |          |
| 266  | 43147      | 1          | IC, 74S124                            | 1A       |
| 267  | 13092-03   | 1          | HEADER.single row-3 pin               | W6       |
| 268  | 01061      | 76         | CAP, 0.luf, 16V,20%, ceramic          | **BYPASS |
| 269  | 01022      | 1          | CAP, 6.8uf, 35V, TANTALUM             | C49      |
| 270  | 68016      | 1          | FUSE,3A,20MM X 5MM                    |          |
| 271  | 68017      | 1          | FUSE,1.5A,20MM X 5MM                  |          |
| 272  | 00364-02   | 1          | LABEL, POWER RATING (115V,60HZ)       |          |
| 273  | 00364-04   | 1          | LABEL, POWER RATING (230V, 50HZ)      |          |
| 274  | 00364-05   | 1          | LABEL, POWER RATING (230V,60HZ)       |          |

SIO BOARD PARTS LIST

| ITEM | <u>P/N</u> | QTY         | DESCRIPTION                       | REF        |
|------|------------|-------------|-----------------------------------|------------|
| 280  | 01001      | 10          | CAP, .047uF - CERAMIC             | * BY PASS  |
| 281  | 01005      | 4           | <pre>" 470pf - CERAMIC</pre>      |            |
| 282  | 01022      | 3           | <pre>" 6.8uF - TANTALUM 35V</pre> | C1.C2.C3   |
| 283  | 13017      | 1           | CONNECTOR, "D" TYPE-RIGHT         | Pl         |
|      |            |             | ANGLE, 25 PIN                     |            |
| 284  | 13025      | 1           | SOCKET, IC - 8 PIN                | 1A         |
| 285  | 13026      | 1<br>1      | " " -14 PIN                       | <b>4</b> A |
| 286  | 13029      |             | " "-16 PIN                        | 3A         |
| 287  | 13034      | 1           | " -28 PIN                         | <b>4</b> E |
| 288  | 13064      | 1           | SHUNT, 16 PIN (CONFIG)            | 3A         |
| 289  | 43001      | 1           | IC, 74 LS 00                      | 3B         |
| 290  | 43003      | ī           | <b>74</b> LS 03                   | 3D         |
| 291  | 43004      |             | 74 LS 04                          | 2B         |
| 292  | 43017      | 1<br>1      | 74 LS 109                         | 3C         |
| 293  | 43021      | ī           | " 74 LS 138                       | 2C         |
| 294  | 43027      | · 3         | " 74 LS 161                       | 1B,1C,1D   |
| 295  | 43030      | 1           | " 74 LS 174                       | 1E         |
| 296  | 43031      | ī           | <b>74</b> LS 175                  | 2D         |
| 297  | 43070      | ī           | " MC 1488                         | 4A         |
| 298  | 43071      | 1<br>1      | " MC 1489                         | 2A         |
| 299  | 43095      | 1           | " 8251, USART                     | <b>4</b> E |
| 300  | 43135      | 2           | " 74 LS 243                       | 2E.3E      |
| 301  | 61013      | 2<br>1      | RESISTOR, 220, 1/4W, 5%           | R3         |
| 302  | 61016      | 1           | " 560 " "                         | R2         |
| 303  | 61019      |             | " 1.2K " "                        | Rl         |
| 304  | 61025      | ī           | " 5.6K " "                        | R5         |
| 305  | 61027      | 1<br>1<br>1 | " 9.1K " "                        | R4         |
| 306  | 61035      | 1           | " 1K , 1/2W, 5%                   | R6         |
| 307  | 61024      | 1           | <b>4.7K</b> , 1/4W, 5%            | R7         |

.


## PIO BOARD PARTS LIST

| ITEM  | <u>P/N</u>   | <u>OTY</u>                           | DESCRIPTION  | REF  |
|---|--|--------------------------------------|--|--|
| 320   | 01001  | 8                                    | CAP, .047uF, CERAMIC-DISK  | *BYPASS  |
| 321   | 01022  | 2                                    | " 6.8uF, TATALUM 35V   | C1.C2  |
| 322   | 13016  | 2                                    | CONNECTOR "D" TYPE - 15 PIN  | P1.P2  |
| 323   | 13029  | 1                                    | SOCKET, IC - 16 PIN  | 1A   |
| 324   | 13064  | 1                                    | SHUNT, 16 PIN  | 1A   |
| 325<br>326<br>327<br>328<br>329<br>330<br>331<br>332<br>331<br>332<br>334 | 43031<br>43065<br>43003<br>43009<br>43012<br>43015<br>43015<br>43021<br>43058<br>61003 | 1<br>1<br>1<br>1<br>1<br>2<br>1<br>1 | IC, 74 LS 175<br>"74367<br>"74 LS 03<br>"74 LS 14<br>"74 LS 32<br>"74 LS 74<br>"74 LS 138<br>"74 LS 373/68 LS 373<br>"7437<br>RESISTOR NETWORK, 2.2K,SIP,<br>6 PIN | 2C<br>1D<br>1C<br>3A<br>2A<br>1B<br>2B<br>3C,3D<br>3B<br>RN1 |
| 335   | 61013  | 2                                    | RESISTOR, 220 -1/4W, 5%  | R1.R3  |
| 336   | 61014  | 2                                    | RESISTOR, 330 -1/4W, 5%  | R2.R4  |


.

•

## FULL ASSEMBLY DRAWINGS




.




.

ADVANTAGE


F-3






,

MAIN PC BOARD ASSEMBLY




ADVANTAGE

F-9



## TECHNICAL/MANUAL

.



I.

F-14

### Z80 MICROPROCESSOR DATA SHEET

.

Reproduced by permission copyright 1979, 1980, 1981 by Zilog, Inc. This material shall not be reproduced without the written consent of Zilog, Inc.

# **Z8400 Z80°CPU** Central Processing Unit



# Product Specification

|          |  | March 1981   |
|----------|--|--|
| Features | The instruction set contains 158 instructions.<br>The 78 instructions of the 8080A are<br>included as a subset; 8080A software com-<br>patibility is maintained.   | may be daisy-chained to allow implemen-<br>tation of a priority interrupt scheme. Little,<br>if any, additional logic is required for<br>daisy-chaining.   |
|          | <ul> <li>Six MHz, 4 MHz and 2.5 MHz clocks for the Z80B, Z80A, and Z80 CPU result in rapid instruction execution with consequent high data throughput.</li> <li>The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers together with indexed and relative addressing result in the most powerful data handling capabilities in the microcomputer industry.</li> <li>The Z80 microprocessors and associated family of peripheral controllers are linked</li> </ul>   | <ul> <li>Duplicate sets of both general-purpose<br/>and flag registers are provided, easing<br/>the design and operation of system soft-<br/>ware through single-context switching,<br/>background-foreground programming, and<br/>single-level interrupt processing. In addi-<br/>tion, two 16-bit index registers facilitate<br/>program processing of tables and arrays.</li> <li>There are three modes of high speed inter-<br/>rupt processing: 8080 compatible, non-280<br/>peripheral device, and 280 Family<br/>peripheral with or without daisy chain.</li> </ul> |
|          | by a vectored interrupt system. This system  | <ul> <li>On-chip dynamic memory refresh counter.</li> </ul>  |
|          | SYSTEM<br>CONTROL  | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$  |
|          | CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>FINT<br>NIGI<br>NIGI<br>NIGI<br>NIGI<br>NIGI<br>NIGI<br>NIGI<br>N  | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   |
|          | CONTROL (<br>SUS CONTROL (<br>SUS C<br>SUS C<br>SUS C<br>SUS C<br>SUS C<br>SUS C<br>CONTROL (<br>SUS C<br>SUS C<br>SUS C<br>CONTROL (<br>SUS C<br>SUS | Dr     13     28     PFSR       D0     14     27     Mi       D1     15     28     RESET       INT     16     25     BUSREG       INTI     17     24     WAIT       HALT     18     23     BUSACK       MREG     19     22     WR       IORG     20     21     RD  |
|          | Figure 1. Pin Functions  | Figure 2. Pin Assignments  |
|          | Figure 1. Fin Functions  | Figure 2. Fin Assignments  |

#### General Description

The Z80, Z80A, and Z80B CPUs are thirdgeneration single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable secondand third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six generalpurpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may

be reserved for very fast interrupt response.

The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power source, all output signals are fully decoded and timed to control standard memory or peripheral circuits, and is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. Z80 CPU Block Diagram

#### Z80 Microprocessor Family

Z80 CPU

Registers

The Zilog Z80 microprocessor is the central element of a comprehensive microprocessor product family. This family works together in most applications with minimum requirements for additional logic, facilitating the design of efficient and cost-effective microcomputerbased systems.

Zilog has designed five components to provide extensive support for the Z80 microprocessor. These are:


- The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be configured to interface with standard parallel peripheral devices such as printers, tape punches, and keyboards.
- The CTC (Counter/Timer Circuit) features four programmable 8-bit counter/timers,

Figure 4 shows three groups of registers within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by '[prime], e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as backgroundeach of which has an 8-bit prescaler. Each of the four channels may be configured to operate in either counter or timer mode.

- The DMA (Direct Memory Access) controller provides dual port data transfer operations and the ability to terminate data transfer as a result of a pattern match.
- The SIO (Serial Input/Output) controller offers two channels. It is capable of operating in a variety of programmable modes for both synchronous and asynchronous communication, including Bi-Synch and SDLC.
- The DART (Dual Asynchronous Receiver/ Transmitter) device provides low cost asynchronous serial communication. It has two channels and a full modem control interface.

foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.

MAIN REGISTER SET ALTERNATE REGISTER SET A ACCUMULATOR F FLAG REGISTER A' ACCUMULATOR F' FLAG REGISTER B GENERAL PURPOSE C GENERAL PURPOSE B' GENERAL PURPOSE C' GENERAL PURPOSE D GENERAL PURPOSE E GENERAL PURPOSE D' GENERAL PURPOSE E' GENERAL PURPOSE L' GENERAL PURPOSE H GENERAL PURPOSE L GENERAL PURPOSE H' GENERAL PURPOSE



| 280 CPU                        | Re   | gister  | Size (Bits)   | Remarks   |
|--------------------------------|--|---|---|---|
| <b>legisters</b><br>Continued) | A, A'  | Accumulator   | 8   | Stores an operand or the results of an operation.   |
| ,                              | F, F'  | Flags   | 8   | See Instruction Set.  |
|                                | B, <b>B'</b>   | General Purpose   | 8   | Can be used separately or as a 16-bit register with C.  |
|                                | C, C'  | General Purpose   | 8   | See B, above.   |
|                                | D, D'  | General Purpose   | 8   | Can be used separately or as a 16-bit register with E.  |
|                                | E, E'  | General Purpose   | 8   | See D, above.   |
|                                | Н, Н'  | General Purpose   | 8   | Can be used separately or as a 16-bit register with L.  |
|                                | L, L'  | General Purpose   | 8   | See H, above.   |
|                                |  |   |   | Note: The (B,C), (D,E), and (H,L) sets are combined as follows:<br>B — High byte C — Low byte<br>D — High byte E — Low byte<br>H — High byte L — Low byte   |
|                                | I  | Interrupt Register  | 8   | Stores upper eight bits of memory address for vectored interrupt processing.  |
|                                | R  | Refresh Register  | 8   | Provides user-transparent dynamic memory refresh. Automatically<br>incremented and placed on the address bus during each<br>instruction fetch cycle.  |
|                                | IX   | Index Register  | 16  | Used for indexed addressing.  |
|                                | IY   | Index Register  | 16  | Same as IX, above.  |
|                                | SP   | Stack Pointer   | 16  | Stores addresses or data temporarily. See Push or Pop in instruc-<br>tion set.  |
|                                | PC   | Program Counter   | 16  | Holds address of next instruction.  |
|                                | IFF <sub>1</sub> -IFF <sub>2</sub>   | Interrupt Enable  | Flip-Flops  | Set or reset to indicate interrupt status (see Figure 4).   |
|                                | IMFa-IMFb  | Interrupt Mode  | Flip-Flops  | Reflect Interrupt mode (see Figure 4).  |
|                                |  |   |   |   |
|                                |  |   | 100   | le 1. Z80 CPU Registers   |
| General<br>Operation           | interrupt a<br>lower prior<br>interrupts<br>operate. E<br>to multiple<br>configurati<br>The Z80<br>interrupt s<br>rupt. The i<br>programm.<br>These are: | has a single respo<br>ervice for the non-<br>maskable interrupt<br>able response mod<br>— compatible with | priority. IN<br>it requires the<br>ware in order<br>an be connect<br>in a wired-<br>nse mode for<br>maskable int<br>, INT, has the<br>es available. | <ul> <li>I is a hat to be the period of the period of</li></ul> |

#### Interrupts: General Operation (Continued)

Non-Maskable Interrupt (NMI). The nonmaskable interrupt cannot be disabled by program control and therefore will be accepted at at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

**Maskable Interrupt (INT).** Regardless of the interrupt mode set by the user, the Z80 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and  $\overline{BUSREQ}$  is not active) a special interrupt processing cycle begins. This is a special fetch ( $\overline{M1}$ ) cycle in which  $\overline{IORQ}$  becomes active rather than  $\overline{MREQ}$ , as in a normal  $\overline{M1}$  cycle. In addition, this special  $\overline{M1}$  cycle is automatically extended by two  $\overline{WAIT}$  states, to allow for the time required to acknowledge the interrupt vector on the bus.

**Mode 0 Interrupt Operation.** This mode is compatible with the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus, which is then acted on six times by the CPU. This is normally a Restart Instruction, which will initiate an unconditional jump to the selected one of eight restart locations in page zero of memory.

**Mode 1 Interrupt Operation.** Mode 1 operation is very similar to that for the  $\overline{NMI}$ . The principal difference is that the Mode 1 interrupt has a vector address of 0038H only.

**Mode 2 Interrupt Operation.** This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit address vector on the data bus during the interrupt acknowledge cycle. The high-order byte of the interrupt service routine address is supplied by the I (Interrupt) register. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 ( $A_0$ ) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwared to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

**Interrupt Enable/Disable Operation.** Two flip-flops, IFF<sub>1</sub> and IFF<sub>2</sub>, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the Z80 CPU Technical Manual and Z80 Assembly Language Manual.

| Action                          | IFF <sub>1</sub> | IFF <sub>2</sub> | Comments  |
|---------------------------------|------------------|------------------|---|
| CPU Reset                       | 0                | 0                | Maskable interrupt  |
| DI instruction<br>execution     | 0                | 0                | Maskable interrupt<br>INT disabled  |
| El instruction<br>execution     | 1                | 1                | Maskable interrupt<br>INT enabled   |
| LD A,I instruction<br>execution | •                | •                | IFF₂ → Parity flag  |
| LD A,R instruction<br>execution | •                | •                | IFF <sub>2</sub> — Parity flag  |
| Accept MMI                      | 0                | IFF1             | IFF <sub>1</sub> → IFF <sub>2</sub><br>(Mas <u>kab</u> le inter-<br>rupt INT disabled)        |
| RETN instruction<br>execution   | IFF <sub>2</sub> | •                | IFF <sub>2</sub> → IFF <sub>1</sub> at<br><u>com</u> pletion of an<br>NMI service<br>routine. |

Table 2. State of Flip-Flops

| Instruction   |   | 0 microproces  |   |                               |                                 |                                    |                         |                            | m   | ost |   | 6-bi  | it arit  | hmetic                                | oper                                      | ations                     | S  |
|---------------|---|--|---|-------------------------------|---------------------------------|------------------------------------|-------------------------|----------------------------|-----|-----|---|---|--|---------------------------------------|---|----------------------------|--|
| Set           | • • • •   | and versatile  |   |                               |                                 |                                    |                         | -                          |     |     |   | Rotat   | es an  | d shift                               | s   |                            |  |
|               |   | in any 8-bit r<br>such unique o  |   | -                             |                                 |                                    |                         |                            | ock |     |   | Bit se  | et, res  | set, an                               | d test                                    | oper                       | ations   |
|               | move for  | fast, efficient  | data  | tr                            | ans                             | sfei                               | s ı                     | wit                        | hin |     | 🗆 J   | ump   | s  |                                       |   |                            |  |
|               | -   | or between me  |   | •                             |                                 |                                    |                         |                            |     |     |   | Calls   | , retu   | irns, a                               | nd res                                    | starts                     |  |
|               | allows op<br>memory.  | erations on ar   | ny bi   | t ii                          | n a                             | ny                                 | 100                     | cat                        | ion | in  | _   |   |  | output                                |   |                            |  |
|               |   | lowing is a su   | mma   | ıry                           | of                              | the                                | ∍Z                      | 80                         |     |     | _   | -   |  |                                       | -   |                            | des are  |
|               | language<br>status, an<br>tion. The<br>(03-0029-<br>Programm<br>significar<br>use.<br>The ins               | n set and sho<br>mnemonic, th<br>d gives comm<br>Z80 CPU Tec<br>01) and Assen<br>ming Manual (<br>thy more deta<br>tructions are of<br>categories: | ne op<br>hents<br>hnic<br>nbly<br>(03-0<br>ils fo | or<br>al<br>La<br>002<br>or p | n ea<br>Ma<br>Ing<br>2-0<br>pro | on<br>act<br>nu<br>ua<br>1)<br>gra | , th<br>al<br>ge<br>com | ne :<br>nstr<br>nta<br>mir | in  |     | imp<br>trar<br>loca<br>add<br>□ I<br>□ I  | oleme<br>nsfer<br>ation<br>ress<br>mme<br>mme | ented<br>betw<br>is, an<br>ing m<br>ediate<br>ediate<br>fied p | to per<br>een va<br>d inpu<br>nodes i | mit el<br>rious<br>t/outp<br>nclud<br>ded | fficien<br>regis<br>out de | nt and fast data<br>sters, memory<br>evices. These |
|               | □ 8-bit lo  | -  |   |                               |                                 |                                    |                         |                            |     |     |   | xter  | nded   |                                       |   |                            |  |
|               | □ 0-bit ic  |  |   |                               |                                 |                                    |                         |                            |     |     |   | ndex  | red  |                                       |   |                            |  |
|               |   |  | ancto   | nc                            | 2-                              | 4                                  |                         |                            | hor | -   | D F   | legis   | ster   |                                       |   |                            |  |
|               | <ul> <li>Exchanges, block transfers, and searches</li> <li>8-bit arithmetic and logic operations</li> </ul> |  |   |                               |                                 |                                    |                         |                            |     |     |   | legis   | ster ir  | direct                                |   |                            |  |
|               | _   |  | -   |                               | -                               |                                    | -                       |                            |     |     |   | mpli  | ed   |                                       |   |                            |  |
|               | control   | al-purpose ari   | (nme  |                               | : ar                            | 10                                 |                         | -0                         |     |     |   | -<br>lit                                      |  |                                       |   |                            |  |
| 3-Bit<br>Load | Mnemonic  | Symbolic<br>Operation  | S   | z                             |                                 | F1<br>H                            | ags                     | P/1                        | N   | с   | Opcode<br>76 543 210  | ) Hex   |  | No.of M<br>Cycles                     |   |                            | Comments   |
| Group         | LD r, r'<br>LD r, n   | $r \leftarrow r'$<br>$r \leftarrow n$  | :   | :                             | X<br>X                          | :                                  | X<br>X                  | :                          | :   | :   | 01 r r'<br>00 r 110   |   | 1<br>2   | 1 2                                   | 4<br>7                                    | <u>r, r'</u><br>000        | Reg.<br>B  |
|               | LD r, (HL)<br>LD r, (I <b>X +</b> d)  | $r \leftarrow (HL)$<br>$r \leftarrow (IX + d)$   | :   | :                             | x<br>x                          | :                                  | X<br>X                  | :                          | :   | :   | - n -<br>01 r 110<br>11 011 10<br>01 r 101  | I DD  | 1<br>3   | 2<br>5                                | 7<br>19                                   | 001<br>010<br>011<br>100   | C<br>D<br>E<br>H                                   |
|               | LD r, (I <b>Y</b> + d)  | r - (IY + d)   | •   | •                             | х                               | •                                  | х                       | •                          | •   | •   | - d →<br>11 111 101<br>01 r 110<br>-∜d →  |   | 3  | 5                                     | 19  | 101<br>111                 | L<br>A   |
|               | LD (HL), r<br>LD (IX + d), r  | (HL) ← r<br>(IX + d) ← r   | :   | :                             | X<br>X                          | :                                  | X<br>X                  | :                          | :   | :   | 01 110 r<br>11 011 101<br>01 110 r  | DD  | 1<br>3   | 2<br>5                                | 7<br>19                                   |                            |  |
|               | LD ( <b>IY + d</b> ), r   | (IY + d) - r   | •   | •                             | х                               | •                                  | х                       | •                          | •   | •   | ← d →<br>11 111 101<br>01 110 r<br>← d →  | FD  | 3  | 5                                     | 19  |                            |  |
|               | LD (HL), n  | (HL) - n   | •   | •                             | Х                               | ٠                                  | х                       | •                          | •   | •   | 00 110 110<br>- n →   | 36  | 2  | 3                                     | 10  |                            |  |
|               | LD (I <b>X</b> + d), n  | (IX + d) - n   | •   | •                             | х                               | •                                  | х                       | •                          | •   | •   | $\begin{array}{c} 11 & 011 & 101 \\ 00 & 110 & 110 \\ - d \rightarrow \\ - n - \end{array}$ |   | 4  | 5                                     | 19  |                            |  |
|               | LD (IY + d), n  | (IY + d) ← n   | •   | •                             | х                               | •                                  | х                       | •                          | •   | •   | 11 111 101<br>00 110 110<br>- d -   |   | 4  | 5                                     | 19  |                            |  |
|               | LD A, (BC)<br>LD A, (DE)<br>LD A, (nn)  |  | •   | •                             | X<br>X<br>X                     | •                                  | X<br>X<br>X             | :                          | :   | :   | 00 001 010<br>00 011 010<br>00 111 010<br>- n -   | 1 <b>A</b>                                    | 1<br>1<br>3  | 2<br>2<br>4                           | 7<br>7<br>13                              |                            |  |
|               | LD (BC), A<br>LD (DE), A<br>LD (nn), A  | (BC) - A<br>(DE) - A<br>(nn) - A   | •   | :                             | X<br>X<br>X                     | •                                  | X<br>X<br>X             | •                          | •   | :   | - n -<br>00 000 010<br>00 010 010<br>00 110 010<br>- n -                                    | 12  | 1<br>1<br>3  | 2<br>2<br>4                           | 7<br>7<br>13                              |                            |  |
|               |   |  |   | 1                             | x                               | 0                                  | х                       | IFF                        | O   |     | - n -<br>11 101 101   | ED  | 2  | 2                                     | 9   |                            |  |
|               | LD A, I   | A – I  | 1   |                               |                                 |                                    |                         |                            | -   |     | 01 010 111  |   | -  | -                                     | -   |                            |  |
|               | LD A, I<br>LD A, R  | A - I<br>A - R   | t<br>1  | :                             |                                 |                                    | х                       | IFF                        | 0   | •   | 11 101 101  |   | 2  | 2                                     | 9   |                            |  |
|               |   |  | 1<br>1<br>•                                       |                               |                                 |                                    | x<br>x                  | IFF                        | •   | •   |   | ED<br>5F                                      | 2<br>2   | 2<br>2                                | 9<br>9                                    |                            |  |

| 6-Bit Load<br>Froup | Mnemonic                   | Symbolic<br>Operation   | s        | z              |        | Fle<br>H | zgs    | P/V      | N     | с     | Opcode<br>76 543 218 Hex                                       | No.of<br>Bytes | No.of M<br>Cycles |         | Comments                               |
|---------------------|----------------------------|---|----------|----------------|--------|----------|--------|----------|-------|-------|--|----------------|-------------------|---------|--|
| noup                | LD dd, nn                  | dd - nn   | •        | •              | X      | •        | X      | •        | •     | •     | 00 dd0 001   | 3              | 3                 | 10      | dd Pair                                |
|                     | 10.18                      | 17  |          |                |        |          | v      |          |       |       | $\leftrightarrow n \rightarrow$<br>$\rightarrow n \rightarrow$ |                |                   |         | 00 BC<br>01 DE                         |
|                     | LD IX, nn                  | IX — nn   | •        | •              | X      | •        | X      | •        | •     | •     | 11 011 101 DD<br>00 100 001 21                                 | 4              | 4                 | 14      | 10 HL<br>11 SP                         |
|                     |                            |   |          |                |        |          |        |          |       |       | - n -<br>- n -   |                |                   |         |  |
|                     | LD IY, nn                  | IY — nn   | •        | •              | X      | •        | х      | •        | •     | •     | 11 111 101 FD<br>00 100 001 21                                 | 4              | 4                 | 14      |  |
|                     |                            |   | •        |                |        |          |        |          |       |       | ⊷ n →<br>⊷ n →   |                |                   |         |  |
|                     | LD HL, (nn)                | $\begin{array}{l} H \leftarrow (nn+1) \\ L \leftarrow (nn) \end{array}$                   | •        | •              | X      | •        | х      | •        | •     | •     | 00 101 010 2A  | 3              | 5                 | 16      |  |
|                     | LD dd, (nn)                | ddH ← (nn+1)  |          | •              | х      |          | x      | •        | •     | •     | - n -<br>11 101 101 ED   | 4              | 6                 | 20      |  |
|                     |                            | $dd_{L} - (nn)$   |          |                |        |          |        |          |       |       | 01 dd1 011<br>← n →  |                |                   |         |  |
|                     | LD IX, (nn)                | $IX_{H} - (nn+1)$   | •        | •              | х      |          | x      | •        | •     |       | - n -<br>11 011 101 DD   | 4              | 6                 | 20      |  |
|                     |                            | $IX_L - (nn)$   |          |                |        |          |        |          |       |       | 00 101 010 2A<br>← n →   |                |                   |         |  |
|                     | LD IY, (nn)                | IYH - (nn+1)  | •        | •              | x      | •        | x      |          | •     | •     | - n -<br>11 111 101 FD   | 4              | 6                 | 20      |  |
|                     |                            | $IY_L - (nn)$   |          |                |        |          |        |          | •     |       | 00 101 010 2A  |                |                   |         |  |
|                     | LD (nn), HL                | (nn+1) - H  |          | •              | х      | •        | x      | •        | •     | •     | - n -<br>00 100 010 22   | 3              | 5                 | 16      |  |
|                     |                            | (nn) - L  |          |                |        |          | -      |          |       |       | - n -<br>- n -   |                |                   |         |  |
|                     | LD (nn), dd                | (nn+1) - ddH<br>(nn) - ddL  | •        | •              | x      | ٠        | x      | ٠        | •     | •     | 11 101 101 ED<br>01 dd0 011                                    | 4              | 6                 | 20      |  |
|                     |                            |   |          |                |        |          |        |          |       |       | - n -<br>- n -   |                |                   |         |  |
|                     | LD (nn), IX                | (nn+1) ← IXH<br>(nn) — iXL  | ٠        | ٠              | х      | •        | x      | •        | •     | •     | 11 011 101 DD<br>00 100 010 22                                 | 4              | 6                 | 20      |  |
|                     |                            |   |          |                |        |          |        |          |       |       | - n -<br>- n -   |                |                   |         |  |
|                     | LD (nn), IY                | $(nn+1) - IY_H$<br>$(nn) - IY_L$  | •        | ٠              | x      | •        | X      | •        | •     | •     | 11 111 101 FD<br>00 100 010 22                                 | 4              | 6                 | 20      |  |
|                     |                            | ·····   |          |                |        |          |        |          |       |       | - n -→<br>- n -→   |                |                   |         |  |
|                     | LD SP, HL<br>LD SP, IX     | SP - HL<br>SP - IX  | •        | :              | X<br>X | :        | X<br>X | :        | •     | :     | 11 111 001 F9<br>11 011 101 DD                                 | 1<br>2         | 1<br>2            | 6<br>10 |  |
|                     | LD SP, IX                  | SP - IX<br>SP - IY  |          | •              | y      |          | x      |          | •     |       | 11 111 001 F9<br>11 111 101 FD                                 | 2              | 2                 | 10      |  |
|                     |                            |   | Ì        |                | ∧<br>v |          |        |          | -     |       | 11 111 001 F9  | 1              | 2<br>3            |         | gq Pair<br>00 BC                       |
|                     | PUSH qq                    | (SP-2) - qqL<br>(SP-1) - qqH<br>SP - SP - 2   | •        | •              | X      | •        | X      | •        | •     | •     | 11 qq0 101   | 1              | 3                 | 11      | 01 DE                                  |
|                     | PUSH IX                    | (SP-2) - IXL  | •        | •              | x      | •        | x      | •        | •     | •     | 11 011 101 DD  | 2              | 4                 | 15      | 10 HL<br>11 AF                         |
|                     | DUCUN                      | $(SP-1) - IX_H$<br>SP - SP - 2<br>$(SP - 2) - IX_H$                                       |          | _              | v      |          |        | _        | _     |       | 11 100 101 E5  |                |                   |         |  |
|                     | PUSH I¥                    | $(SP-2) - IY_L$<br>$(SP-1) - IY_H$  | •        | •              | x      | •        | х      | •        | •     | •     | 11 111 101 FD<br>11 100 101 E5                                 | 2              | 4                 | 15      |  |
|                     | POP qq                     | $SP \rightarrow SP - 2$<br>$qqH \rightarrow (SP + 1)$                                     | •        | •              | x      | •        | X      | •        | •     | •     | 11 qq0 001   | 1              | 3                 | 10      |  |
|                     |                            | $qq_L - (SP)$<br>SP - SP + 2  |          |                |        |          |        |          |       |       |  |                |                   |         |  |
|                     | POP IX                     | $IX_H - (SP+1)$<br>$IX_L - (SP)$<br>SP - SP + 2   | •        | •              | X      | •        | x      | •        | •     | •     | 11 011 101 DD<br>11 100 001 E1                                 | 2              | 4                 | 14      |  |
|                     | POP IY                     | IYH (SP+1)  | . •      | •              | x      | •        | x      | •        | • '   | •     | 11 111 101 FD  | 2              | 4                 | 14      |  |
|                     |                            | $IY_L - (SP)$<br>SP - SP + 2  |          |                |        |          |        |          |       |       | 11 100 001 E1  |                |                   |         |  |
|                     | NOTES: dd is a             | iny of the register pairs BC  | , DE, HI | L, SP          |        |          |        |          |       |       |  |                |                   |         |  |
|                     | qq 18 a<br>(PAIR)<br>e.g., | iny of the register pairs $AF$<br>H, (PAIR) refer to high or<br>$BC_L = C$ , $AF_H = A$ . | der and  | L, HI<br>I low | orde   | r eigh   | t bits | s of the | e reg | nster | pair respectively,   |                |                   |         | ,                                      |
| xchange,            | EX DE, HL                  | DE - HL   | •        | •              | x      |          | x      | ,        |       | •     | 11 101 011 EB  | 1              | 1                 | 4       |  |
| lock                | EX AF, AF'<br>EXX          | AF - AF'<br>BC - BC'  | •        | •              | x      | :        | X<br>X | •        |       |       | 00 001 000 08<br>11 011 001 D9                                 | 1              | 1                 | 4       | Register bank and                      |
| ransfer,            |                            | DE - DE'<br>HL - HL'  | •        | •              | ~      | •        | ~      | •        | -     | -     | 11 911 001 09  |                | 1                 | ٦       | auxiliary register                     |
| lock Search         | EX (SP), HL                | H ↔ (SP + 1)  | •        | ٠              | x      | ٠        | x      | •        | •     | ٠     | 11 100 011 E3  | ł              | 5                 | 19      | bank exchange                          |
| roups               | EX (SP), IX                | $L \rightarrow (SP)$<br>$IX_H \rightarrow (SP+1)$   | •        | •              | x      | •        | x      | •        | •     | •     | 11 011 101 DD  | 2              | 6                 | 23      |  |
|                     | EX (SP), IY                | $IX_L - (SP)$<br>$IY_H - (SP+1)$  | ٠        | •              | x      | •        | x      | •        | •     | ٠     | 11 100 011 E3<br>11 111 101 FD                                 | 2              | 6                 | 23      |  |
|                     |                            | IY <sub>L</sub> - (SP)  |          |                |        |          | _      | 0        | _     |       | 11 100 011 E3  | _              |                   |         |  |
|                     | LDI                        | (DE) - (HL)<br>DE - DE + 1  | •        | ٠              | х      | 0        | х      | 1        | 0     | •     | 11 101 101 ED<br>10 100 000 A0                                 | 2              | 4                 | 16      | Load (HL) into<br>(DE), increment      |
|                     |                            | $HL \leftarrow HL + 1$<br>BC $\leftarrow$ BC - 1  |          |                |        |          |        |          |       |       |  |                |                   |         | the pointers and<br>decrement the byte |
|                     | LDIR                       | (DE) - (HL)   |          |                | x      | D        | x      | 0        | 0     |       | 11 101 101 ED  | 2              | 5                 | 21      | counter (BC)<br>If BC $\neq 0$         |
|                     |                            | DE - DE + 1<br>HL - HL + 1  |          |                |        | •        |        | -        | -     |       | 10 110 000 B0  | 2              | 4                 | 16      | If $BC = 0$                            |
|                     |                            | BC + BC - 1<br>Repeat until   |          |                |        |          |        |          |       |       |  |                |                   |         |  |
|                     |                            |   |          |                |        |          |        |          |       |       |  |                |                   |         |  |

| change.<br>ock                 | Mnemonic  | Symbolic<br>Operation   | s   | z   |   | Flag<br>H   | js<br>P   | /V N   | с  | Opcode<br>76 543 210 Hex   | No.of<br>Bytes                            | No.of M<br>Cycles | No.of T<br>States   | Comments   |
|--------------------------------|---|---|---|---|---|---|---|--|--|--|---|-------------------|---------------------|--|
| ansfer,<br>ock Search<br>roups | LDD   | (DE) - (HL)<br>DE - DE - 1<br>HL - HL - 1<br>BC - BC - 1  | •   | •   | x   | 0   |   | D<br>1 0   | •  | 11 101 101 ED<br>10 101 000 A8   | 2   | 4                 | 16                  |  |
| ontinued)                      | LDDR  | (DE) - (HL) $DE - DE - 1$ $HL - HL - 1$ $BC - BC - 1$ Repeat until  | •   | •   | x   | 0   | x   | 0 0  | •  | 11 101 101 ED<br>10 111 000 B8   | 2<br>2                                    | 5<br>4            | 21<br>16            | If BC $\neq$ 0<br>If BC = 0  |
|                                | CPI   | BC = 0<br>A - (HL)<br>HL ← HL + 1   | 1   | 2<br>1  | х   | ı   |   | D<br>• 1   | •  | 11 101 101 ED<br>10 100 001 A1   | 2   | 4                 | 16                  |  |
|                                | CPIR  | $BC \leftarrow BC - 1$<br>A - (HL)  | ,   | 2   | x   |   |   | D<br>• 1   |  | 11 101 101 ED  | 2   | 5                 | 21                  | If BC ≠ 0 and  |
|                                |   | $HL \leftarrow HL + 1$<br>BC - BC - 1<br>Repeat until<br>A = (HL) or  |   | ·   | ~   | ·   | ~   |  |  | 10 110 001 B1  | 2   | 4                 | 16                  | $A \neq (HL)$<br>If BC = 0 or<br>A = (HL)  |
|                                | CPD   | BC = 0 $A - (HL)$ $HL - HL - 1$ $BC - BC - 1$   | 1   | 2<br>1<br>2   | x   | 1   | X   |  | •  | 11 101 101 ED<br>10 101 001 <b>A</b> 9   | 2   | 4                 | 16                  |  |
|                                | CPDR  | A – (HL)  | 1   |   | Х   | 1   |   | 1 1  | •  | 11 101 101 ED  | 2   | 5                 | 21                  | If BC ≠ 0 and<br>A ≠ (HL)  |
|                                |   | HL - HL - 1<br>BC - BC - 1<br>Repeat until<br>A = (HL) or<br>BC = 0   |   |   |   |   |   |  |  | 10 111 001 B9  | 2   | 4                 | 16                  | If $BC = 0$ or<br>A = (HL)   |
|                                | (2) Z fi.   | ag ıs lifA - (HL), otherw   | vise Z =  | 0   |   |   |   |  |  |  |   |                   |                     |  |
| Bit<br>rithmetic               | ADD A, r<br>ADD A, n  | $A \leftarrow A + r$<br>$A \leftarrow A + n$  | 1<br>1  | 1   |   |   |   | v o<br>v o   |  | 10 000 r<br>11 000 110   | 1<br>2                                    | 1<br>2            | 4<br>7              | <u>r R</u> eg.<br>000 B  |
|                                | ADD A, n<br>ADD A, (HL)   |   |   |   |   | 1   | x   |  | 1  |  | 2   |                   |                     |  |
| rithmetic<br>nd Logical        | ADD A, n<br>ADD A, (HL)<br>ADD A, (IX + c   | A - A + n $A - A + (HL)$  | 1<br>1<br>1   | 1   | x<br>x<br>x   | 1<br>1<br>1   | X<br>X<br>X   | vo<br>vo   | 1<br>1<br>1  | 11 000 110<br>- n -<br>10 0000 110<br>11 011 101 DE<br>10 0000 110<br>- d -<br>11 111 101 FE<br>10 0000 110  | 2<br>1<br>3                               | 2                 | 7                   | 000 B<br>001 C<br>010 D<br>011 E<br>100 H  |
| rithmetic<br>nd Logical        | ADD A, n<br>ADD A, (HL)<br>ADD A, (IX + c   | $A \leftarrow A + n$ $A \leftarrow A + (HL)$ $A \leftarrow A + (IX + d)$  | 1<br>1<br>1   | 1   | x<br>x<br>x   | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>0<br>0                     | x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x |  | 1<br>1<br>1  | $\begin{array}{cccccccccccccccccccccccccccccccccccc$   | 2<br>1<br>3                               | 2<br>2<br>5       | 7<br>7<br>19        | 000 B<br>001 C<br>010 D<br>011 E<br>100 H<br>101 L   |
| rithmetic<br>nd Logical        | ADD A, n<br>ADD A, (HL)<br>ADD A, (IX + o<br>ADD A, (IY + o<br>ADC A, s<br>SUB s<br>SBC A, s<br>AND s<br>OR s<br>XOR s                                    | A - A + n $A - A + (HL)$ $A - A + (IX + d)$ $A - A + s + CY$ $A - A - s$ $A - A - s - CY$ $A - A - s$ $A -$ | 1<br>1<br>1   | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1 | x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>0<br>0<br>1<br>1<br>1      | x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x | V 0<br>V 0<br>V 0<br>V 0<br>V 0<br>V 0<br>V 1<br>V 1<br>P 0<br>P 0<br>V 1  | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>0<br>0<br>0<br>0<br>1<br>1<br>•                     | 11 000 110<br>- n -<br>10 000 110<br>11 011 101 DD<br>10 000 110<br>- d -<br>11 111 101 FE<br>10 000 110<br>- d -<br>001<br>- d -<br>001<br>- 00<br>001<br>- 00<br>001<br>- 00<br>001<br>- 00<br>001<br>- 00<br>001<br>- 00<br>00<br>00<br>00<br>00<br>00<br>00<br>00<br>00<br>00  | 2<br>1<br>3<br>3<br>3<br>1<br>1<br>1      | 2<br>2<br>5       | 7<br>7<br>19        | 000 B<br>001 C<br>010 D<br>011 E<br>100 H<br>101 L<br>111 A<br>s is any of r, n,<br>(HL), (IX+d),<br>(IY+d) as shown<br>for ADD instruction.<br>The indicated bits<br>replace the [000] in |
| rithmetic<br>nd Logical        | ADD A, n<br>ADD A, (HL)<br>ADD A, (IX + o<br>ADD A, (IY + o<br>ADC A, s<br>SUB s<br>SUB s<br>SUB s<br>SUB s<br>SUB s<br>OR s<br>CP s<br>INC r<br>INC (HL) | A - A + n $A - A + (HL)$ $A - A + (IX + d)$ $A - A + (IY + d)$ $A - A + s + CY$ $A - A - s$ $A - s$ $A$ | :<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>:<br>: |   | x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x      | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>0<br>0<br>1<br>1<br>1<br>1 | x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x | V 0<br>V 0<br>V 0<br>V 0<br>V 0<br>V 0<br>V 1<br>P 0<br>P 0<br>V 1<br>V 1<br>V 1<br>V 1<br>V 1<br>V 0<br>V 0<br>V 0<br>V 0<br>V 0<br>V 0<br>V 0<br>V 0<br>V 0<br>V 0 | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>0<br>0<br>0<br>1<br>1<br>•<br>• | 11 000 110<br>- n -<br>10 000 110 DI<br>10 000 110 DI<br>- d -<br>11 111 101 FE<br>10 000 110<br>- d -<br>001<br>000<br>10<br>001<br>100<br>001<br>000<br>100<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>0000<br>000<br>000<br>000<br>0 | 2<br>1<br>3<br>3<br>3<br>1<br>1<br>3<br>3 | 2<br>2<br>5<br>5  | 7<br>19<br>19<br>19 | 000 B<br>001 C<br>010 D<br>011 E<br>100 H<br>101 L<br>111 A<br>s is any of r, n,<br>(HL), (IX+d),<br>(IY+d) as shown<br>for ADD instruction.<br>The indicated bits<br>replace the [000] in |

| leneral-<br>urpose            | Mnemonic           | Symbolic<br>Operation  | s     | z      |             | Flo<br>H |             | P/V | N   | с | Opcode<br>76 543 210 H                       |                    | f No.of M<br>s Cycles | No.of T<br>States | Comments   |
|-------------------------------|--------------------|--|-------|--------|-------------|----------|-------------|-----|-----|---|--|--------------------|-----------------------|-------------------|--|
| rithmetic<br>nd<br>PU Control | DAA                | Converts acc. content<br>into packed BCD<br>following add or<br>subtract with packed                 | 1     | 1      | X           | 1        | X           | Р   | •   | t | 00 100 111 2                                 | 27 1               | 1                     | 4                 | Decimal adjust<br>accumulator.                     |
| roups                         | CPL                | BCD operands.<br>A – Ā   | •     | •      | x           | 1        | x           | •   | 1   | • | 00 101 111 2                                 | 2F 1               | 1                     | 4                 | Complement<br>accumulator (one's                   |
|                               | NEG                | A - 0 - A  | 1     | 1      | x           | 1        | x           | v   | 1   | ł | 11 101 101 E<br>01 000 100 4                 |                    | 2                     | 8                 | complement).<br>Negate acc. (two's<br>complement). |
|                               | CCF                | $CY - \overline{CY}$   | •     | •      | x           | x        | x           | •   | 0   | 1 | 00 111 111 3                                 | 8F 1               | 1                     | 4                 | Complement carry<br>flag.                          |
|                               | SCF<br>NOP<br>HALT | CY - 1<br>No operation<br>CPU halted   | •     |        | X<br>X<br>X | 0        | X<br>X<br>X | :   | 0   | 1 | 00 110 111 3<br>00 000 000 0<br>01 110 110 7 | 0 1                | 1                     | 4<br>4<br>4       | Set carry flag.                                    |
|                               | DI *<br>EI *       | IFF - 0<br>IFF - 1   | :     |        | x           |          | XX          |     | :   | • | 11 110 011 H                                 | F3 1               | 1                     | 4                 |  |
|                               | IM 0               | Set interrupt<br>mode 0  | •     | ·      | Ŷ           | •        | x           | •   | •   | • | 11 101 101 E                                 | D 2                | 2                     | 8                 |  |
|                               | IM 1               | Set interrupt  | ٠     | •      | x           | ٠        | X           | •   | •   | • | 11 101 101 E                                 | D 2                | 2                     | 8                 |  |
|                               | IM 2               | mode 1<br>Set interrupt<br>mode 2  | •     | ٠      | x           | •        | X           | •   | ٠   | • | 01 010 110 5<br>11 101 101 E<br>01 011 110 5 | D 2                | 2                     | 8                 |  |
|                               | -CY inc            | dicates the interrupt enable fli<br>dicates the carry flip-flop.<br>icates interrupts are not samp   |       |        | endo        | of El (  | or Di       |     |     |   |  |                    |                       |                   |  |
| 6-Bit<br>rithmetic            | ADD HL. ss         | HL HL + ss   | •     | ٠      | X           | x        | X           | •   | 0   | : | 00 ssl 001                                   | 1                  | 3                     | 11                | <u>ss Reg.</u><br>00 BC                            |
| roup                          | ADC HL, ss         | HL - HL + ss + CY  | 1     | 4      | х           | X        | х           | v   | 0   | 1 | 11 101 101 1<br>01 ssl 010                   | ED 2               | 4                     | 15                | 01 DE<br>10 HL<br>11 SP                            |
|                               | SBC HL, ss         | HL - HL - ss - CY  | 1     | 4      | X           | X        | X           | v   | 1   | ı | 11 101 101 H<br>01 ss0 010                   | ED 2               | 4                     | 15                |  |
|                               | ADD 1X, pp         | IX – IX + pp   | •     | •      | x           | х        | X           | •   | 0   | : | 11 011 101 I<br>01 ppl 001                   | DD 2               | 4                     | 15                | pp Reg.<br>00 BC<br>01 DE<br>10 IX                 |
|                               | ADD IY, rr         | IY – IY + rr   | •     | •      | x           | x        | x           | •   | 0   | 1 | 11 111 101 F<br>00 rr1 001                   | D 2                | 4                     | 15                | 11 SP<br>rr Reg.<br>00 BC<br>01 DE<br>10 IY        |
|                               | INC ss<br>INC IX   | $ss \leftarrow ss + 1$<br>$IX \leftarrow IX + 1$   | :     | •      | X<br>X      | •        | X<br>X      | :   | :   | : | 00 ss0 011<br>11 011 101 E                   |                    | 1<br>2                | 6<br>10           | 11 SP  |
|                               | INC IY             | IY - IY + 1  | •     | ٠      | x           | •        | x           | •   | • / | • | 00 100 011 2<br>11 111 101 F                 | D 2                | 2                     | 10                |  |
|                               | DEC se             | ss ← ss − l  | •     | •      | x           | •        | x           | •   | •   | • | 00 100 011 2<br>00 ss1 011                   | 1                  | 1                     | 6                 |  |
|                               | DEC IX<br>DEC IY   | IX - IX - I $IY - IY - I$  |       | •      | x<br>x      | •        | x<br>x      | •   | •   | • | 11 011 101 E<br>00 101 011 2<br>11 111 101 F | 2 <b>B</b><br>7D 2 | 2<br>2                | 10<br>· 10        |  |
|                               | pp is a            | ny of the register pairs BC, DI<br>my of the register pairs BC, D<br>ny of the register pairs BC, DI | E. 13 | (, SP. |             |          |             |     |     |   | 00 101 011 2                                 | ·B                 |                       |                   |  |
| lotate and<br>ihift Group     | RLCA               | CY - 7-0-  |       | •      | x           | 0        | x           | •   | 0   | 1 | 00 000 111                                   | 07                 |                       |                   | Rotate left circular                               |
| <b>p</b>                      | rl <b>a</b> [      | A<br>-CY 7 0   | •     | •      | x           | 0        | x           | •   | 0   | 1 | 00 010 111                                   | 17                 | 1                     | 4                 | accumulator.<br>Rotate left                        |
|                               | RRCA               |  | •     | •      | x           | 0        | x           | •   | 0   | 1 | 00 001 111                                   | OF                 | 1 1                   | 4                 | accumulator.<br>Rotate right circular              |
|                               | RRA                |  | •     | •      | x           | 0        | x           | •   | 0   | 1 | 00 011 111                                   | łF                 | 1 1                   | 4                 | accumulator.<br>Rotate right<br>accumulator.       |
|                               | RLC r              |  | 1     | 1      | x           | 0        | x           | P   | 0   | 1 |  | СВ                 | 2 2                   | 8                 | Rotate left circular<br>register r.                |
|                               | RLC (HL)           |  | 1     | 1      | x           | 0        | x           | ₽   | 0   | 1 | 00 000 r<br>11 001 011<br>00 000 110         | СВ                 | 2 4                   | 15                | r Reg.<br>000 B<br>001 C                           |
|                               | RLC (IX + d)       | <b>CY</b><br>r,(HL),(IX + d),(IY + d)  | 1     | 1      | x           | 0        | x           | Ρ   | 0   | 1 | 11 011 101<br>11 001 011<br>- d -            | DD -<br>CB         | 46                    | 23                | 010 D<br>011 E<br>100 H<br>101 L                   |
|                               | RLC (IY + d)       |  | ı     | ŧ      | x           | 0        | x           | Ρ   | 0   | 1 |  | FD 4               | 6                     | 23                | 111 <b>A</b>                                       |
|                               | ,                  |  |       |        |             |          |             |     |     |   | 11 001 011<br>- d -<br>00 000 110            | СВ                 |                       |                   | Instruction format<br>and states are as            |
|                               | Ś                  |  |       |        |             | 0        | v           | Ð   | ~   |   |  |                    |                       |                   |  |
|                               | RLm                | $CY \leftarrow 7 \leftarrow 0 \leftarrow 0$<br>n = r,(HL),(IX + d),(IY + d)                          | t     | 1      | х           | U        | ^           | r   | U   | • | 010  |                    |                       |                   | shown for RLC's.<br>To form new<br>opcode replace  |

| lotate and<br>Shift Group | Mnemonic           | Symbolic<br>Operation  | s    | z      |       | Fle<br>H | rgs | P/V | N      | с   | 7      | Орсо<br>6 543           |                     | Hex      |                | No.of M<br>Cycles |         | Comments  |
|---------------------------|--------------------|--|------|--------|-------|----------|-----|-----|--------|-----|--------|-------------------------|---------------------|----------|----------------|-------------------|---------|---|
| Continued)                | RR m               | $m = r_{1}(HL)_{1}(IX + d)_{1}(IY + d)$  | 1    | ,      | х     | 0        | х   | Ρ   | 0      | ţ   |        | 011                     |                     |          |                |                   |         |   |
|                           | SL <b>A</b> m      |  | 1    | ı      | х     | 0        | х   | P   | 0      | t   |        | 100                     |                     |          |                |                   |         |   |
|                           | SRA m              | $m = r_{1}(HL), (1X + d), (1Y + d)$  | ţ    | 1      | x     | 0        | X   | P   | 0      | t   |        | 101                     |                     |          |                |                   |         |   |
|                           |                    | $0 \rightarrow \boxed{7 \rightarrow 0} \rightarrow \boxed{CY}$<br>m = r,(HL),(IX + d),(IY + d)   | t    | I      | x     | 0        | X   | Ρ   | 0      | ı   |        | 111                     |                     |          |                |                   |         |   |
|                           | RLD                | 7-43-0<br>A (HL)   | 1    | t      | х     | 0        | x   | Р   | 0      | •   | 1<br>0 | 1 101<br>1 101          | 101<br>111          | ED<br>6F | 2              | 5                 | 18      | Rotate digit left and<br>right between  |
|                           | RRD                | 7-43-0<br>A (HL)   | t    | 1      | x     | 0        | x   | Ρ   | 0      | •   |        | 1 101<br>1 100          |                     | ED<br>67 | 2              | 5                 | 18      | the accumulator<br>and location (HL)<br>The content of the<br>upper half of<br>the accumulator is   |
| Bit Set, Reset            | BIT b, r           | Z – ī <sub>b</sub>   | x    |        |       | 1        | x   | x   | 0      |     |        | 001                     | 011                 | CB       | 2              | 2                 | 8       | unattected<br><u>r Reg</u> .  |
| and Test                  |                    | $Z = I_{\rm b}$ ,<br>$Z = (\overline{\rm HL})_{\rm b}$   |      |        |       |          |     |     |        |     | 0      | ь<br>1 р                | r                   |          | 2              | 3                 | 12      | 000 B<br>001 C  |
| Group                     |                    |  |      |        |       |          |     | 01  | ь 1001 | 110 |        | 4                       | 5                   | 20       | 010 D<br>011 E |                   |         |   |
|                           | 5                  | . <u></u> = (  |      | •      |       | •        |     |     | 5      |     | 11     | 001<br>- d              | 011                 |          | -              | -                 |         | 100 H<br>101 L  |
|                           |                    |  |      |        |       |          |     |     |        |     | 01     | ь                       | 110                 |          |                |                   |         | 111 A<br>b Bit Tested   |
|                           | BIT b, (IY + d)    | $D_b Z = (\overline{IY + d})_b$  | х    | t      | x     | 1        | X   | х   | 0      | •   | 11     | 111<br>001<br>- d<br>b  | 011<br>-            |          | 4              | 5                 | 20      | 000         0           001         1           010         2           011         3           100         4           101         5           110         6   |
|                           | SET b, r           | r <sub>b</sub> - 1   |      |        | х     |          | х   |     |        |     | 11     | 001                     | 011                 | СВ       | 2              | 2                 | 8       | 111 7   |
|                           | SET b, (HL)        | (HL) <sub>b</sub> - 1  |      |        |       | •        |     |     |        |     | D      | ]ь<br>001               | r                   |          | 2              | -                 | 15      |   |
|                           |                    | -  |      |        |       |          |     |     |        |     | 11     | Ъ                       | 110                 |          | -              | -                 |         |   |
|                           | ə≞iD,(l⊼+d         | ) $(IX + d)_b - 1$   | •    | •      | х     | •        | v   | •   | •      | •   | 11     | 011<br>001<br>- d       | 011 (               |          | 4              | 6                 | 23      |   |
|                           | SET b, (IY + d     | ) (IY + d) <sub>b</sub> - 1  | •    | •      | x     | •        | x   | •   | •      | •   |        | ]ь<br>111<br>001<br>- d | 110<br>101<br>011 ( |          | 4              | 6                 | 23      |   |
|                           | RES b. m           | $m_b = 0$<br>m = r. (HL),<br>(IX + d),<br>(IY + d)   | •    | •      | x     | •        | x   | •   | •      | •   |        | ь                       | 110                 |          |                |                   |         | To form new<br>opcode replace<br>[1] of SET b, s<br>with [0] Flags<br>and time states for<br>SET instruction  |
|                           | NOTES The r        | notation m <sub>b</sub> indicates bit b (0 to  | 7) c | or loc | ation | m        |     |     |        |     |        |                         |                     |          |                |                   |         |   |
| lump<br>Group             | JP nn              | PC - nn  | •    | •      | х     | •        | х   | •   | •      | •   | •      | 1000<br>- n             |                     | СЗ       | 3              | 3                 | 10      |   |
|                           | JP cc, n <b>n</b>  | If condition cc is<br>true PC – nn,<br>otherwise<br>continue                                     | •    | •      | X     | •        | х   | •   | •      | •   | 1      |                         | 010                 |          | 3              | 3                 | 10      | cc         Condition           000         NZ         non-zero           001         Z         zero           010         NC         non-carry           011         C         carry           100         PO         parity odd           101         PE         parity even           110         P         sign positive |
|                           | JR e               | $PC \leftarrow PC + e$   | •    | •      | Х     | •        | х   | •   | •      | •   |        | 0011<br>- e - 2         |                     | 18       | 2              | 3                 |         | 111 M sign negative   |
|                           | JR C, e            | If $C = 0$ ,<br>continue   | •    | •      | х     | •        | х   | •   | •      | •   | 0      | 0 111<br>- e - 2        | 000                 | 38       | 2              | 2                 | 7       | If condition not met.   |
|                           |                    | $ If C = 1, \\ PC - PC + e $   |      |        |       |          |     |     |        |     |        |                         |                     |          | 2              | 3                 |         | If condition is met.  |
|                           | JR NC, e           | If C = 1,<br>continue  | •    | •      | х     | •        | Х   | •   | •      | •   |        | 0 110<br>- e-2          |                     | 30       | 2              | 2                 |         | If condition not met.   |
|                           |                    | If $C = 0$ ,<br>PC - PC + e  |      |        |       |          | -   |     |        |     |        |                         |                     |          | 2              | 3                 |         | If condition is met.  |
|                           | JPZ, e             | If Z = 0<br>continue   | •    | •      | х     | •        | Х   | •   | •      | •   |        | 0 101<br>• e - 2        |                     | 28       | 2              | 2                 |         | If condition not met.   |
|                           | 10.117             | $\begin{array}{ll} \text{If } Z = 1, \\ \text{PC} \leftarrow \text{PC} + \mathbf{e} \end{array}$ |      |        | v     | _        | v   | _   |        |     |        |                         |                     |          | 2              | 3                 |         | If condition is met.  |
|                           | JR NZ, e           | If $Z = 1$ ,<br>continue   | •    | •      | х     | •        | X   | •   | •      | •   |        | ) 100<br>- e-2          |                     | 20       | 2<br>2         | 2                 |         | If condition not met  |
|                           |                    | If $Z = 0$ ,<br>PC - PC + e<br>PC - HL   |      |        | x     | •        | x   | •   |        |     | 11     | 101                     | 100                 | F9       | 2              | 3<br>1            | 12<br>4 | If condition is met   |
|                           |                    |  | -    | -      | A     | 2        | Λ   | -   | -      | 2   | 11     | 101                     | 501                 | 53       | 1              |                   | -       |   |
|                           | JP (HL)<br>JP (IX) | PC - IX  |      |        | х     | •        | ¥   |     | •      |     |        | 011                     | 101                 | חח       | 2              | 2                 | 8       |   |

| Continued)               | Mnomonic   | Symbolic<br>Operation  | 8                               | z                     |   | Fla<br>H                              | ga   | P/V                             | M                     | с           | Opcode<br>76 543 210 Hex  | No.of<br>Bytes   | No.of M<br>Cycles  | No.of T<br>States  | Comments   |
|--------------------------|--|--|---------------------------------|-----------------------|---|---------------------------------------|--|---------------------------------|-----------------------|-------------|---|--|--|--|--|
| Jonninueu)               | JP (IY)  | PC - IY  | •                               | •                     | X   | •                                     | x  | •.                              | •                     | •           | 11 111 101 FD   | 2  | 2  | 8  |  |
|                          | DINZ, e  | B - B - 1<br>If $B = 0$ ,<br>continue  | •                               | •                     | x   | •                                     | x  | •                               | •                     | •           | $\begin{array}{cccccccccccccccccccccccccccccccccccc$  | 2  | 2  | 8  | If $\mathbf{B} = 0$ .  |
|                          |  | If $B \neq 0$ ,<br>PC - PC+e   |                                 |                       |   |                                       |  |                                 |                       |             |   | 2  | 3  | 13   | If B ≠ 0.  |
|                          | ● is a :<br>● - 2 i:   | esents the extension in the re<br>signed two's complement num<br>in the opcode provides an eff<br>2 prior to the addition of e.  | mber u                          | n the                 | range                                     | • < -                                 | - 126  | , 129<br>PC is                  | >.<br>Incr            | ement       | əd  |  |  |  |  |
| Call and<br>leturn Group | CALL nn  | (SP - 1) - PCH<br>(SP - 2) - PCL<br>PC - nn  | •                               | •                     | x   | •                                     | x  | •                               | •                     | •           | 11 001 101 CD   | 3  | 5  | 17   |  |
|                          | CALL cc, nn  | If condition<br>cc is false<br>continue,<br>otherwise same as<br>CALL nn   | •                               | •                     | x   | •                                     | x  | •                               | •                     | •           | $\begin{array}{c} 11  cc \ 100 \\ -n  - \\ -n  - \end{array}$   | 3<br>3   | 3<br>5   | 10<br>17   | If cc is false.<br>If cc is true.  |
|                          | RET  | $PC_L - (SP)$<br>$PC_H - (SP + 1)$   | • *                             | •                     | x   | •                                     | x  | •                               | •                     | •           | 11 001 001 C9   | 1  | 3  | 10   |  |
|                          | RET cc   | If condition<br>cc is false  | •                               | ٠                     | x   | •                                     | x  | •                               | •                     | •           | 11 cc 000   | 1  | 1  | 5  | If cc is false.  |
|                          |  | continue,<br>otherwise<br>same as<br>RET   |                                 |                       |   |                                       |  |                                 |                       |             |   | 1  | 3  | 11   | If cc is true.<br><u>cc Condition</u><br>000 N2 non-zero<br>001 7 acro   |
|                          | RETI   | Return from  | •                               | . •                   | x   | •                                     | x  | •                               | •                     | •           | 11 101 101 ED   | 2  | 4  | 14   | 001 Z zero<br>010 NC non-carry<br>011 C carry  |
|                          | RETN <sup>1</sup>  | interrupt<br>Return from<br>non-maskable<br>interrupt  | •                               | •                     | x   | •                                     | x  | •                               | •                     | •           | 01 001 101 4D<br>11 101 101 ED<br>01 000 101 45   | 2  | 4  | 14   | 100 PO parity odd<br>101 PE parity even<br>110 P sign positive<br>111 M sign negative  |
|                          | RST p  | $(SP - 1) \leftarrow PC_H$<br>$(SP - 2) \leftarrow PC_L$   | •                               | •                     | x   | ٠                                     | x  | •                               | •                     | •           | 11 t 111  | 1  | 3  | -11  | t p<br>000 00H<br>001 08H  |
|                          |  | PC <sub>H</sub> - 0<br>PC <sub>L</sub> - p   |                                 |                       |   |                                       |  |                                 |                       |             |   |  |  |  | 010 10H<br>011 18H<br>100 20H<br>101 28H   |
|                          | NOTE: IRETN  | PCH - 0<br>PCL - p<br>loads IFF <sub>2</sub> - IFF <sub>1</sub>  |                                 |                       |   |                                       |  |                                 |                       |             |   |  |  |  | 011 18H  |
| nput and                 | IN A, (n)  | PCL – p  | •                               | •                     | x   | •                                     | x  | •                               | •                     | •           | 11 011 011 DB   | 2  | 3  | 11   | 011 18H<br>100 20H<br>101 28H<br>110 30H<br>111 38H  |
| nput and<br>Dutput Group | IN A, (n)  | $PC_L - p$<br>loads IFF <sub>2</sub> - IFF <sub>1</sub>  | •                               | 1                     |   |                                       |  |                                 |                       |             | 11 011 011 DB<br>11 101 101 ED<br>01 r 000  | 2<br>2   | 3<br>3   | 11<br>12   | 011 18H<br>100 20H<br>101 28H<br>110 30H<br>111 38H  |
|                          | IN A, (n)  | $PC_{L} - p$<br>loads IFF <sub>2</sub> - IFF <sub>1</sub><br><b>A</b> - (n)<br>r - (C)<br>if r = 110 only the<br>flags will be affected<br>(HL) - (C)<br><b>B</b> - <b>B</b> - 1   |                                 |                       | x   | 1                                     | x  | P                               | 0                     | •           | - n -<br>11 101 101 ED  |  |  |  | 011 18H<br>100 20H<br>101 28H<br>110 30H<br>111 38H<br>n to A <sub>0</sub> ~ A <sub>7</sub><br>Acc. to A <sub>8</sub> ~ A <sub>15</sub><br>C to A <sub>0</sub> ~ A <sub>7</sub>  |
|                          | IN A, (n)<br>IN r, (C)   | $PC_{L} - p$<br>loads IFF <sub>2</sub> - IFF <sub>1</sub><br><b>A</b> - (n)<br>r - (C)<br>if r = 110 only the<br>flags will be affected<br>(HL) - (C)<br><b>B</b> - <b>B</b> - 1<br>HL - HL + 1<br>(HL) - (C)<br><b>B</b> - <b>B</b> - 1<br>HL - HL + 1<br>Repeat until  | x                               | '<br>0                | x<br>x                                    | ı<br>x                                | x<br>x   | P<br>X                          | 1<br>0                | •           | - n -<br>11 101 101 ED<br>01 r 000<br>11 101 101 ED   | 2  | 3  | 12   | 011 18H<br>100 20H<br>101 28H<br>110 30H<br>111 38H<br>111 38H<br>h<br>$h$ to $A_0 \sim A_7$<br>$A_{CC.}$ to $A_0 \sim A_7$<br>$B$ to $A_0 \sim A_7$<br>$B$ to $A_0 \sim A_7$<br>$B$ to $A_0 \sim A_7$   |
|                          | IN A, (n)<br>IN r, (C)<br>INI  | $PC_{L} - p$ $A - (n)$ $r - (C)$ if $r = 110$ only the<br>flags will be affected<br>(HL) - (C) $B - B - 1$ $HL - HL + 1$ $(HL) - (C)$ $B - B - 1$ $HL - HL + 1$ $Repeat until$ $B = 0$ $(HL) - (C)$  | x<br>x                          | י<br>0<br>י           | x<br>x<br>x                               | ı<br>x<br>x                           | x<br>x<br>x                                    | P<br>X<br>X                     | 0<br>1<br>1           | •           | n n n n n n n n n n n n n n n n n n n   | 2<br>2<br>2  | 3<br>4<br>(If B≠0)<br>4  | 12<br>16<br>21   | 011 18H<br>100 20H<br>101 28H<br>110 30H<br>111 38H<br>111 38H<br>n to $A_0 \sim A_7$<br>Acc. to $A_8 \sim A_{15}$<br>C to $A_0 \sim A_7$<br>B to $A_8 \sim A_{15}$   |
|                          | IN A, (n)<br>IN r. (C)<br>INI<br>INIR  | $PC_{L} - p$ $A - (n)$ $r - (C)$ if $r = 110$ only the<br>flags will be offected<br>(HL) - (C) $B - B - 1$ $HL - HL + 1$ $(HL) - (C)$ $B - B - 1$ $HL - HL + 1$ $Repeat untill$ $B = 0$ $(HL) - (C)$ $B - B - 1$ $HL - HL - 1$ $(HL) - (C)$ $HL - HL - 1$  | x<br>x<br>x                     | 1<br>1<br>1           | x<br>x<br>x<br>x                          | ı<br>x<br>x<br>x                      | x<br>x<br>x                                    | P<br>X<br>X<br>X                | 0                     | •           | n n n n n n n n n n n n n n n n n n n   | 2<br>2<br>2<br>2   | 3<br>4<br>5<br>(If $B \neq 0$ )<br>4<br>(If $B = 0$ )<br>4<br>(If $B \neq 0$ )<br>4                | 12<br>16<br>21<br>16   | 011 18H<br>100 20H<br>101 28H<br>101 28H<br>110 30H<br>111 38H<br>111 38H<br>n to $A_0 \sim A_7$<br>Acc. to $A_8 \sim A_{15}$<br>C to $A_0 \sim A_7$<br>B to $A_8 \sim A_{15}$  |
|                          | IN A, (n)<br>IN r, (C)<br>INI<br>INIR  | $\begin{array}{c} PC_{L} - p \\ \hline \\ \hline \\ \hline \\ A - (n) \\ r - (C) \\ if r = 110 only the flags will be affected \\ (HL) - (C) \\ B - B - 1 \\ HL - HL + 1 \\ (HL) - (C) \\ B - B - 1 \\ HL - HL + 1 \\ Repeat until \\ B = 0 \\ (HL) - (C) \\ B - B - 1 \\ HL - HL - 1 \\ (HL) - (C) \\ B - B - 1 \\ HL - HL - 1 \\ (HL) - (C) \\ B - B - 1 \\ HL - HL - 1 \\ (HL) - (C) \\ B - B - 1 \\ \end{array}$ | x<br>x<br>x                     |                       | x<br>x<br>x<br>x                          | ı<br>x<br>x<br>x                      | x<br>x<br>x                                    | P<br>X<br>X<br>X                | 0                     | •           | n         n | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2                               | 3<br>4<br>5<br>(If $B \neq 0$ )<br>4<br>(If $B = 0$ )<br>4<br>5<br>(If $B \neq 0$ )                | 12<br>16<br>21<br>16<br>16<br>21                               | 011 18H<br>100 20H<br>101 28H<br>101 28H<br>110 30H<br>111 38H<br>111 38H<br>$r to A_0 ~ A_7$<br>$A_{CC. to A_8 ~ A_{15}}$<br>$C to A_0 ~ A_7$<br>$B to A_8 ~ A_{15}$<br>$C to A_0 ~ A_7$<br>$B to A_8 ~ A_{15}$   |
|                          | IN A, (n)<br>IN r, (C)<br>INI<br>INIR<br>IND<br>INDR                             | $PC_{L} - p$ $Ioads IFF_{2} - IFF_{1}$ $A - (n)$ $r - (C)$ $if r = 110 only the flags will be affected$ $(HL) - (C)$ $B - B - 1$ $HL - HL + 1$ $(HL) - (C)$ $B - B - 1$ $HL - HL + 1$ $Repeat until$ $B = 0$ $(HL) - (C)$ $B - B - 1$ $HL - 1$ $Repeat until$ $B = 0$  | x<br>x<br>x                     | 1<br>1<br>1<br>1<br>1 | x<br>x<br>x<br>x                          | ı<br>x<br>x<br>x                      | x<br>x<br>x<br>x<br>x                          | P<br>X<br>X<br>X                | 0                     | •           | n n n n n n n n n n n n n n n n n n n   | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2                          | 3<br>4<br>(If $B \neq 0$ )<br>4<br>(If $B = 0$ )<br>4<br>(If $B \neq 0$ )<br>4<br>(If $B \neq 0$ ) | 12<br>16<br>21<br>16<br>16<br>21<br>21<br>36                   | 011 18H<br>100 20H<br>101 28H<br>110 30H<br>111 38H<br>111 38H<br>n to $A_0 \sim A_7$<br>Acc. to $A_8 \sim A_{15}$<br>C to $A_0 \sim A_7$<br>B to $A_8 \sim A_{15}$  |
|                          | IN A, (n)<br>IN r, (C)<br>INI<br>INIR<br>IND<br>INDR                             | $\begin{array}{c} PC_{L} - p \\ \hline \\$   | x<br>x<br>x<br>x                |                       | x<br>x<br>x<br>x<br>x<br>x                | , x                                   | x<br>x<br>x<br>x<br>x<br>x<br>x                | р<br>х<br>х<br>х<br>х           | 0<br>1<br>1<br>1      | •<br>•<br>• | n         n         n           11         101         101         ED           01         r         000         11         101         ED           11         101         101         ED         10         100         10         A2           11         101         101         ED         10         100         B2           11         101         101         ED         10         100         B3           11         101         101         ED         10         11         101         B3           11         101         011         D3         n         n         11         101         ED  | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2                | 3<br>4<br>(If $B \neq 0$ )<br>4<br>(If $B = 0$ )<br>4<br>(If $B = 0$ )<br>3                        | 12<br>16<br>21<br>16<br>16<br>21<br>16<br>21<br>16<br>11       | 011 18H<br>100 20H<br>101 28H<br>110 30H<br>111 38H<br>111 38H<br>111 38H<br>111 38H<br>C to $A_0 \sim A_7$<br>B to $A_8 \sim A_{15}$<br>C to $A_0 \sim A_7$<br>B to $A_8 \sim A_{15}$ |
|                          | IN A, (n)<br>IN r, (C)<br>INI<br>INIR<br>IND<br>INDR<br>OUT (n), A<br>OUT (C), r | $PC_{L} - p$ $loads IFF_{2} - IFF_{1}$ $A - (n)$ $r - (C)$ if $r = 110$ only the<br>flags will be affected<br>(HL) - (C) $B - B - 1$ $HL - HL + 1$ $(HL) - (C)$ $B - B - 1$ $HL - HL + 1$ $Repeat until$ $B = 0$ $(HL) - (C)$ $B - B - 1$ $HL - HL - 1$ $Repeat until$ $B = 0$ $(n) - A$ $(C) - r$ $(C) - (HL)$  | x<br>x<br>x<br>x<br>x<br>x<br>x |                       | x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x | * * * * * * * * * * * * * * * * * * * | x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x<br>x | р<br>Х<br>Х<br>Х<br>Х<br>Х<br>Х | 0<br>1<br>1<br>1<br>1 | • • • •     | $\begin{array}{cccccccccccccccccccccccccccccccccccc$  | 2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2 | 3<br>4<br>5<br>(If $B \neq 0$ )<br>4<br>(If $B = 0$ )<br>4<br>(If $B = 0$ )<br>3<br>3              | 12<br>16<br>21<br>16<br>16<br>21<br>16<br>21<br>16<br>31<br>12 | 011 18H<br>100 20H<br>101 28H<br>101 28H<br>110 30H<br>111 38H<br>111 38H<br>111 38H<br>111 38H<br>111 38H<br>C to $A_0 ~ A_7$<br>B to $A_8 ~ A_{15}$<br>C to $A_0 ~ A_7$  |

|   | Mnemonic  | Symboli<br>Operatio  |  | s   | 5 Z   |  | FI<br>H   | ags  | P/V  | N  | с   | Opcode<br>76 543 210 Hex   | No.of<br>Bytes  | of No.of M No.of T<br>s Cycles States Comments  |
|---|---|--|--|---|---|--|---|--|--|--|---|--|---|---|
| Output Group<br>(Continued)               | OTDR  | (C) - (HL)<br>B - B - 1<br>HL - HL - 1<br>Repeat until<br>B = 0  |  |   | K 1   | х  | x   | x  | x  | 1  | •   | 11 101 101 ED<br>10 111 011  | 2<br>2  | 5 21 C to A <sub>0</sub> ~ A <sub>7</sub><br>(lí B≠0) B to A <sub>8</sub> ~ A <sub>15</sub><br>4 16<br>(lí B=0)   |
| Summary of                                | Instruction   |  | D7<br>S  | z   |   | н  |   | P/V  | N  | D <sub>0</sub><br>C  |   | Comments   |   |   |
| Flag<br>Operation<br>Symbolic<br>Notation | ADD A, s; J<br>SUB s; SBC<br>AND s<br>OR s, XOR ;<br>INC s<br>DEC s<br>ADD DD, ss<br>RAC, HL, ss<br>SBC HL, ss<br>RLA, RLCA<br>RRC m; S<br>SRA m; S<br>RLD; RRD<br>DAA<br>CPL<br>SCF<br>CCF<br>IN r (C)<br>INI, IND, OI | A, s; CP s; NEG<br>, RRA; RRCA<br>m; RR m;<br>LA m;<br>RL m<br>UTI; OUTD<br>OTIR; OTDR<br>CPD; CPDR<br>A, R<br>Sign flag. S =<br>Zero flag. Z =<br>Parity or overfl<br>(V) share the sa  | i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i<br>i                                | t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t<br>t | resu<br>Par<br>. Lo   | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1   | the<br>P)a<br>il oj   | V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V                        | 0<br>1<br>0<br>0<br>0<br>1<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0      | <pre> t t t t t t t t t t t t t t t t t t t</pre>                            | is (  | 8-bit add or add with<br>8-bit subtract, subtra<br>4-bit subtract, subtra<br>4-bit subtract, subtra<br>4-bit subtract, subtra<br>8-bit decrement.<br>16-bit add.<br>16-bit add.<br>16-bit subtract with c<br>Rotate add shitt local<br>Rotate add shitt local<br>Complement accum<br>Set carry.<br>Complement carry.<br>Input register indirec<br>Block transfer instruct<br>Block transfer instruct<br>1 BC $\pm$ 0 otherwith<br>1 D,<br>4 D | c. twith<br>arry.<br>tions.<br>right<br>nulator.<br>ct.<br>tions. $Z =$<br>thors. $I$<br>toons. $Z$<br>se P'V<br>tocation<br>The f<br>opper<br>The f<br>The f | th carry, compare and negate accumulator.<br>The carry, compare and negate accumulator.<br>The compared of the carry of the c |
|   | H<br>N<br>H & N<br>C  | this flag with th<br>arithmetic oper<br>overflow of the<br>1 if the result of result is odd. If<br>the result of the acci-<br>operation produ-<br>bit 4 of the acci-<br>Add/Subtract fl<br>tion was a subtr<br>H and N flags a<br>decimal adjust<br>rect the result i<br>addition or sub<br>packed BCD fo<br>Carry/Link flag<br>a carry from the | ation<br>result<br>f the<br>P/V<br>e ope<br>H =<br>uceo<br>umu<br>ag.<br>ract.<br>mre u<br>instr<br>nto p<br>tract<br>rmat | ns al<br>ilt. I<br>: operati<br>= 1<br>l a co<br>laton<br>N =<br>ased<br>ion<br>t.<br>= 1   | ffect<br>f P/V<br>eratii<br>dds c<br>on p<br>if the<br>rarry<br>r.<br>: 1 if<br>in c<br>on (.<br>ced 1<br>usin<br>if th | this<br>V ho<br>on i<br>by<br>or<br>or<br>or<br>or<br>or<br>or<br>or<br>or<br>or<br>of<br>the<br>conju<br>DAJ<br>BCD<br>og<br>op<br>he o | fla<br>s fla<br>s ev<br>flow<br>fuce<br>ld c<br>o or<br>unce<br>pr<br>(A) t<br>o per<br>per | g w<br>par<br>yen,<br>, P/<br>ed a<br>pr su<br>r bo<br>r su<br>r bo<br>r su<br>tion<br>o pr<br>rma<br>ands<br>atto | ith t<br>ity,<br>P/V<br>V =<br>n ov<br>ibtra<br>rrow<br>ous a<br>with<br>rope<br>t fol<br>s with | P/V<br>= 1<br>rerfl<br>act<br>v fro<br>oper<br>h the<br>rly o<br>lowing<br>h | 0 i<br>if<br>ow<br>om<br>ra-<br>e<br>cor<br>ing | f P<br>r<br>s<br>ss<br>ii<br>- R<br>n<br>n<br>n  | The f<br>P/V f<br>of the<br>P/V f<br>the o<br>Any<br>allow<br>Any<br>Any<br>Refre<br>8-bit  | flag is set by the operation.<br>flag is a "don't care."<br>flag affected according to the overflow result<br>to operation.<br>that affected according to the parity result of<br>operation.<br>one of the CPU registers A, B, C, D, E, H, I<br>8-bit location for all the addressing modes<br>wed for the particular instruction.<br>16-bit location for all the addressing modes<br>wed for that instruction.<br>one of the two index registers IX or IY.<br>esh counter.<br>t value in range < 0, 255 >.<br>it value in range < 0, 65535 >.  |
|   |   |  |  |   |   |  |   |  |  |  |   |  |   |   |

#### Pin Descriptions

**A<sub>0</sub>-A<sub>15</sub>.** Address Bus (output, active High, 3-state).  $A_0$ - $A_{15}$  form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

**BUSACK.** Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their highimpedance states. The external circuitry can now control these lines.

**BUSREQ.** Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a highimpedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

**D**<sub>0</sub>-**D**<sub>7</sub>. Data Bus (input/output, active High, 3-state).  $D_0-D_7$  constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

**HALT.** Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

**INT.** Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal softwarecontrolled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.

**IORQ.** Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with MI during an interrupt acknowledge cycle to indicate that an interrupt response vector can be

#### placed on the data bus.

**M**. Machine Cycle One (output, active Low).  $\overline{M}$ , together with  $\overline{MREQ}$ , indicates that the current machine cycle is the opcode fetch cycle of an instruction execution.  $\overline{M}$ , together with  $\overline{IORQ}$ , indicates an interrupt acknowledge cycle.

**MREQ.** Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

**NMI.** Non-Maskable Interrupt (input, active Low). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

**RD.** Memory Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

**RESET.** Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

**RFSH.** *Refresh* (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

**WAIT.** Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

**WR.** Memory Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

#### **CPU** Timing


The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

**Instruction Opcode Fetch.** The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later,.<sup>•</sup> MREQ goes active. The falling edge of MREQ can be used directly as a Chip Enable to dynamic memories. When active, RD indicates that the memory data can be enabled onto the CPU The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

#### data bus.

The CPU samples the WAIT input with the rising edge of clock state T3. During clock states T3 and T4 of an M1 cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE:  $\mathrm{T}_{\mathbf{W}}\text{-}\mathsf{W}ait$  cycle added when necessary for slow ancilhary devices.

Figure 5. Instruction Opcode Fetch

#### **CPU Timing** (Continued)

**Memory Read or Write Cycles.** Figure 6 shows the timing of memory read or write cycles other than an opcode fetch  $(\overline{M1})$  cycle. The  $\overline{MREQ}$  and  $\overline{RD}$  signals function exactly as in the fetch cycle. In a memory write cycle,  $\overline{MREQ}$  also becomes active when the address

bus is stable, so that it can be used directly as a Chip Enable for dynamic memories. The  $\overline{WR}$  line is active when the data bus is stable, so that it can be used directly as an  $R/\overline{W}$  pulse to most semiconductor memories.








Figure 6. Memory Read or Write Cycles









| harac- | Number | Symbol                | Parameter  | Min<br>(ns) | Max<br>(ns)                | Min<br>(ns) | Max<br>(ns) | Min<br>(ns) | Max<br>(ns) |
|--------|--------|-----------------------|--|-------------|----------------------------|-------------|-------------|-------------|-------------|
|        | 1      | TcC                   | Clock Cycle Time   | 400*        | سري د ال د د او د د او د ا | 250*        |             | 165*        |             |
|        | 2      | TwCh                  | Clock Pulse Width (High)   | 180*        |                            | 110*        |             | 65*         |             |
|        | - 3    | TwCl                  | Clock Pulse Width (Low)  | 180         | 2000                       | 110         | 2000        | 65          | 2000        |
|        | 4      | TíC                   | Clock Fall Time  | _           | 30                         |             | 30          |             | 20          |
|        | 5      | - TrC                 | Clock Rise Time  |             | 30                         |             | <u> </u>    |             | 20          |
|        | 6      | TdCr(A)               | Clock 1 to Address Valid Delay   |             | 145                        |             | 110         |             | 90          |
|        | 7      | TdA(MREQf)            | Address Valid to MREQ  | 125*        | -                          | 65*         | -           | 35*         |             |
|        | 8      | TdCf(MREQf)           | Clock I to MREQ I Delay  |             | 100                        |             | 85          | _           | 70          |
|        | 9      | TdCr(MREQr)           | Clock 1 to MREQ 1 Delay  | _           | 100                        |             | 85          |             | 70          |
|        | 10     | TwMREQh               | MREQ Pulse Width (High)  | - 170*      | Analyzan A. S              |             |             | 65* -       |             |
|        | 11     | TwMREQ1               | MREQ Pulse Width (Low)   | 360*        |                            | 220*        |             | 135*        |             |
|        | 12     | TdCf(MREQr)           | Clock I to MREQ   Delay  |             | 100                        |             | 85          |             | 70          |
|        | 13     | TdCf(RDf)             | Clock I to RD I Delay  |             | 130                        |             | 95          |             | 80          |
|        | 14     | TdCr(RDr)             | Clock t to RD t Delay  | _           | 100                        |             | 85          | _           | 70          |
|        |        | - TsD(Cr)             | Data Setup Time to Clock 1   | 50          |                            | 35          |             | 30          |             |
|        | 16     | ThD(RDr)              | Data Hold Time to RD 1   |             | 0                          |             | 0           | _           | 0           |
|        | 17     | TsWAIT(Cf)            | WAIT Setup Time to Clock   | 70          |                            | 70          | -           | 60          |             |
|        | 18     | ThWAIT(Cf)            | WAIT Hold Time after Clock   |             | 0                          |             | 0           |             | 0           |
|        | 19     | TdCr(M1f)             | Clock 1 to MI   Delay  |             | 130                        |             | 100         |             | 80          |
|        |        | - TdCr(Mlr)           | Clock † to MI † Delay  | · · · ·     | - 130                      |             | - 100       |             | 80          |
|        | 21     | TdCr(RFSHf)           | Clock 1 to RFSH   Delay  |             | 180                        |             | 130         | _           | 110         |
|        | 22     | TdCr(RFSHr)           | Clock   to RFSH   Delay  |             | 150                        |             | 120         |             | 100         |
|        | 23     | TdCf(RDr)             | Clock I to RD I Delay  |             | 110                        | _           | 85          |             | 70          |
|        | 24     | TdCr(RDf)             | Clock 1 to RD 1 Delay  |             | 100                        |             | 85          |             | 70          |
|        |        | - TsD(Cf)             | <ul> <li>Data Setup to Clock 4 during —<br/>M<sub>2</sub>, M<sub>3</sub>, M<sub>4</sub> or M<sub>5</sub> Cycles</li> </ul> | 60          |                            | 50          | -           | 40          |             |
|        | 26     | TdA(IORQf)            | Address Stable prior to IORQ 1   | 320*        |                            | 180*        |             | 110*        |             |
|        | 27     | TdCr(IORQf)           | Clock   to IORQ   Delay  |             | 90                         |             | 75          |             | 65          |
|        | 28     | TdCf(IORQr)           | Clock   to IORQ   Delay  |             | 110                        |             | 85          |             | 70          |
|        | 29     | TdD(WRf)              | Data Stable prior to $\overline{\mathrm{WR}}$ 1  | 190*        | -                          | 80*         |             | 25*         |             |
|        | 30 —   | - TdCf(WRf)           | Clock   to WR   Delay  |             | - 90 -                     |             | - 80 -      |             | 70          |
|        | 31     | TwWR                  | WR Pulse Width   | 360*        | <b>Wardson</b>             | 220*        |             | 135*        | -           |
|        | 32     | TdCf(WRr)             | Clock I to WR 1 Delay  |             | 100                        | _           | 80          | _           | 70          |
|        | 33     | TdD(WRf)              | Data Stable prior to $\overline{\mathrm{WR}}$ !  | 20*         |                            | -10*        |             | -55*        |             |
|        | 34     | TdCr(WRf)             | Clock † to WR ↓ Delay  |             | 80                         |             | 65          |             | 60          |
|        | 35 —   | - TdWRr(D)            | Data Stable from WR 1  | - 120*      |                            | 60*-        |             | 30* -       |             |
|        | 36     | TdCf(HALT)            | Clock   to HALT   or   |             | 300                        |             | 300         |             | 260         |
|        | 37     | TwNMI                 | NMI Pulse Width  | 80          |                            | 80          | _           | 70          |             |
|        | 38     | TsBUSREQ(Cr)          | BUSREQ Setup Time to Clock 1   | 80          |                            | 50          | _           | 50          |             |
|        |        | arameters using the e | minimums shown in the table,<br>xpressions in the table on the   |             |                            |             |             |             |             |

1

|      |           |          |   | Z80<br>Min | CPU<br>Max | Z80A<br>Min | CPU<br>Max | <b>Z80</b><br>Min |
|------|-----------|----------|---|------------|------------|-------------|------------|-------------------|
| Numl | er Symbol |          | Parameter   | (ns)       | (ns)       | (ns)        | (ns)       | (ns)              |
| 39   | ThBUSR    | EQ(Cr)   | BUSREQ Hold Time after Clock 1  | 0          |            | 0           |            | (                 |
| 40   | - TdCr(Bl | JSACKf)- | Clock 1 to BUSACK   Delay   |            | - 120 -    |             | - 100 -    | ·····             |
| 41   | TdCf(BL   | SACKr)   | Clock   to BUSACK   Delay   |            | 110        |             | 100        |                   |
| 42   | TdCr(Dz   | :)       | Clock † to Data Float Delay   |            | 90         |             | 90         |                   |
| 43   | TdCr(C    | [z)      | Clock 1 to Control Outputs Float<br>Delay (MREQ, IORQ, RD,<br>and WR) | _          | 110        | _           | 80         |                   |
| 44   | TdCr(Az   | :)       | Clock † to Address Float Delay  | _          | 110        | _           | 90         |                   |
| 45   | - TdCTr(A | ()       | Address Stable after MREQ 1,  | 160*       |            | 80*         |            | 35                |
| 46   | TsRESE:   | (Cr)     | RESET to Clock 1 Setup Time   | 90         |            | 60          |            | 60                |
| 47   | ThRESE    | Γ(Cr)    | RESET to Clock † Hold Time  |            | 0          | —           | 0          |                   |
| 48   | TsINTf(C  | Cr)      | INT to Clock † Setup Time   | 80         |            | 80          |            | 7                 |
| 49   | ThINTr(   | Cr)      | INT to Clock † Hold Time  |            | 0          | _           | 0          |                   |
| 50   | — TdM1f(I | ORQf) —  | MI + to IORQ + Delay  | - 920*     | -          | 565*        |            | 36                |
| 51   | TdCf(IC   | RQf)     | Clock   to IORQ   Delay   |            | 110        |             | 85         |                   |
| 52   | TdCf(IC   | RQr)     | Clock † to IORQ † Delay   |            | 100        |             | 85         |                   |
| 53   | TdCf(D)   |          | Clock ‡ to Data Valid Delay   |            | 230        |             | 150        |                   |

For clock periods other than the minimums shown in the table, calculate parameters using the following expressions. Calculated values above assumed TrC = TfC = 20 ns.

### Footnotes to AC Characteristics

| Number | Symbol         | <b>Z8</b> 0  | Z80A   | <b>Z80B</b>  |
|--------|----------------|--|--|--|
| 1      | TcC            | TwCh + TwCl + TrC + TfC  | TwCh + TwCl + TrC + TfC  | TwCh + TwCl + TrC + TfC  |
| 2      | TwCh           | Although static by design,<br>TwCh of greater than 200 µs<br>is not guaranteed | Although static by design,<br>TwCh of greater than 200 µs<br>is not guaranteed | Although static by design,<br>TwCh of greater than 200 µs<br>is not guaranteed |
| 7      | - TdA(MREQf) - | TwCh + TfC - 75  | TwCh + TfC - 65  | TwCh + TfC - 50  |
| 10     | TwMREQh        | TwCh + TfC - 30  | TwCh + TfC - 20  | TwCh + TfC - 20  |
| 11     | TwMREQ1        | TcC - 40   | TcC - 30   | TcC - 30   |
| 26     | TdA(IORQf)     | TcC - 80   | TcC - 70   | TcC - 55   |
| 29     | TdD(WRf)       | TcC - 210  | TcC - 170  | TcC - 140  |
| 31     | - TwWR         | • TcC - 40   | TcC - 30   | TcC - 30   |
| 33     | TdD(WRf)       | TwCl + TrC - 180   | TwCl + TrC - 140   | TwCl + TrC - 140   |
| 35     | TdWRr(D)       | TwCl + TrC - 80  | TwCl + TrC - 70  | TwCl + TrC - 55  |
| 45     | TdCTr(A)       | TwCl + TrC - 40  | TwCl + TrC - 50  | TwCl + TrC - 50  |
| 50     | TdM1f(IORQf)   | 2TcC + TwCh + TfC - 80   | 2TcC + TwCh + TfC - 65   | 2TcC + TwCh + TfC - 50   |

| Test<br>Conditionsfollowing standard test conditions, unless<br>otherwise noted. All voltages are referenced to<br>GND (0 V). Positive current flows into the<br>referenced pin. Available operating<br>temperature ranges are:of 50 pF. Add 10 ns delay for each<br>increase in load up to a maximum<br>for the data bus and 100 pF for a<br>control lines. $0 \circ C$ to $+70 \circ C$ ,<br>$+4.75 V \le V_{CC} \le +5.25 V$ $0 \circ C$ to $+70 \circ C$ ,<br>$+4.75 V \le V_{CC} \le +5.25 V$ $-40 \circ C$ to $+85 \circ C$ ,<br>$+4.5 V \le V_{CC} \le +5.25 V$ $-60 \circ C$ to $+250 \circ C$ ,<br>$+4.5 V \le V_{CC} \le +5.5 V$ DC<br>Character-<br>isticsSymbolParameterMinMaxUnitTestVILC<br>VILCClock Input Low Voltage<br>VILC $-0.3$ $0.45$ VV<br>VILCClock Input High Voltage<br>VILC $-0.3$ $0.8$ VVill<br>UILInput High Voltage<br>Z80A<br>Z80B $2.00 \circ mA$ $2.00 \circ mA$ It<br>IL<br>ILEAKInput Leakage Current<br>Z80A<br>Z80B $100 \ \mu A$ $V_{IN}$ It<br>ILEAKInput Leakage Current<br>I<br>I Typical rate for 2800 in 90 mA. $3. A_{15}-A_0. D_7-D_0. MREQ. FOR. RD. end WCapacitanceSymbolParameterMinMaxUnitCapacitanceSymbolParameterMinMaxUnitCuccClock CapacitanceCurrent35 \ pFUnit$   | Stresses greater than those listed under Absolute Maxi-<br>mum Ratings may cause permanent damage to the device.<br>This is a stress rating only; operation of the device at any<br>condition above those indicated in the operational sections<br>of these specifications is not implied. Exposure to absolute<br>maximum rating conditions for extended periods may affect<br>device reliability. |  |  |  |  |  |
|---|---|--|--|--|--|--|
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | All ac parameters assume a load capacitance<br>of 50 pF. Add 10 ns delay for each 50 pF<br>increase in load up to a maximum of 200 pF<br>for the data bus and 100 pF for address and<br>control lines.  |  |  |  |  |  |
| $ \begin{array}{ c c c c c } \hline & -55^{\circ}C\ to\ +125^{\circ}C\ , \\ & +4.5\ V\ \leq V_{CC}\ \leq +5.5\ V \\ \hline & & \downarrow \\ \hline \\$   | \$ 2.2K   |  |  |  |  |  |
| Character-<br>isticsInternational transmission of the second system of the second sy |   |  |  |  |  |  |
| Istics $V_{ILC}$ Clock Input Low Voltage-0.30.45V $V_{IHC}$ Clock Input High Voltage $V_{CC}$ 6 $V_{CC}$ +.3V $V_{IL}$ Input Low Voltage-0.30.8V $V_{IL}$ Input High Voltage2.0 $V_{CC}$ V $V_{OL}$ Output Low Voltage0.4V $I_{OL}$ $V_{OH}$ Output High Voltage2.4V $I_{OH}$ $I_{CC}$ Power Supply Current280A200 <sup>2</sup> mAZ80A200 <sup>2</sup> mA200 <sup>2</sup> mAZ80B200mAVIIIII_LIInput Leakage Current10 $\mu A$ $V_{IN}$ I_LEAK3-State Output Leakage Current in Float-1010 <sup>3</sup> $\mu A$ $V_{OI}$ 1. For military grade parts. $I_{CC}$ is 200 mA.3. $A_{15}$ - $A_0$ , $D_7$ - $D_0$ , MREQ, IORO, RD, and W2.CapacitanceSymbolParameterMinMaxUnitNot $C_{CLOCK}$ Clock Capacitance35pFUnit $C_{OUT}$ Output Capacitance5pFUnit $C_{OUT}$ Output Capacitance10pFreture   | t Condition   |  |  |  |  |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |   |  |  |  |  |  |
| $V_{IH}$ Input High Voltage2.0 $V_{CC}$ $V$ $V_{OL}$ Output Low Voltage0.4 $V$ $I_{OL}$ $V_{OH}$ Output High Voltage2.4 $V$ $I_{OH}$ $I_{CC}$ Power Supply Current280 $200^2$ mA $Z80A$ 2002mA200mA $I_{LI}$ Input Leakage Current10 $\mu A$ $V_{IN}$ $I_{LEAK}$ 3-State Output Leakage Current in Float-10 $10^3$ $\mu A$ $V_{OI}$ 1. For military grade parts, $I_{CC}$ is 200 mA.3. $A_{15}$ -A0, $D_7$ -D0, MREQ, IORO, RD, and $\overline{W}$ 2. Typical rate for 280A is 90 mA.3. $A_{15}$ -A0, $D_7$ -D0, MREQ, IORO, RD, and $\overline{W}$ Capacitance35pF $C_{IN}$ Input Capacitance5pFUnit $C_{OUT}$ Output Capacitance10pFreturn  |   |  |  |  |  |  |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $  |   |  |  |  |  |  |
| VOHOutput High Voltage2.4VIOHICCPower Supply Current<br>Z80A<br>Z80A<br>Z80B1501mA<br>mA<br>2002mAILIInput Leakage Current10 $\mu A$ VINILEAK3-State Output Leakage Current in Float-10103 $\mu A$ VOI1. For military grade parts. ICC is 200 mA.<br>2. Typical rate for 280A is 90 mA.3. A15-A0, D7-D0, MREQ, IORO, RD, and WNotCapacitanceSymbolParameterMinMaxUnitNotC_ILOCKClock Capacitance<br>C_IN35pF<br>retuUnitNotC_OUTOutput Capacitance10pFreturned  |   |  |  |  |  |  |
| In The Supply Current $I_{CC}$ Power Supply Current $Z80$ $150^1$ $Z80A$ $200^2$ $Z80A$ $200^2$ $Z80B$ $200$ $MA$ $200$ $I_{LI}$ Input Leakage Current $I_{LEAK}$ $3$ -State Output Leakage Current in Float $I_{LEAK}$ $3$ -State Output Leakage Current in Float $I_{LEAK}$ $3$ -State Output Leakage Current in Float $I_{I}$ . For military grade parts, $I_{CC}$ is 200 mA. $2.$ Typical rate for 280A is 90 mA. $2.$ Typical rate for 280A is 90 mA.Capacitance $C_{CLOCK}$ Clock Capacitance $G_{IN}$ Input Capacitance $S$ $O_{UT}$ Output Capacitance $10$ $pF$ $Unt$ $C_{OUT}$ Output Capacitance $10$ $pF$ $PF$ $Unt$ $C_{OUT}$ $Output Capacitance$ $10$ $pF$ <td>= 1.8 mÅ</td>   | = 1.8 mÅ  |  |  |  |  |  |
| $\begin{array}{c ccccc} Z80 & 150^{1} & mA \\ Z80A & 200^{2} & mA \\ Z80B & 200 & mA \\ \hline \\ Z80B & 200 & mA \\ \hline \\ 1Li & Input Leakage Current & 10 & \muA & V_{IN} \\ \hline \\ I_{LEAK} & 3-State Output Leakage Current in Float & -10 & 10^{3} & \muA & V_{OI} \\ \hline \\ \hline \\ 1. & For multary grade parts. I_{CC} is 200 mA. & 3. A_{15}-A_{0}, D_{7}-D_{0}, \overline{MREQ}, \overline{IORQ}, \overline{RD}, and \overline{W} \\ \hline \\ \hline \\ 2. & Typical rate for Z80A is 90 mA. & 3. A_{15}-A_{0}, D_{7}-D_{0}, \overline{MREQ}, \overline{IORQ}, \overline{RD}, and \overline{W} \\ \hline \\ \hline \\ Capacitance & Min & Max & Unit & Not \\ \hline \\ C_{CLOCK} & Clock Capacitance & 35 & pF \\ C_{IN} & Input Capacitance & 5 & pF & Unit \\ \hline \\ C_{OUT} & Output Capacitance & 10 & pF \\ \hline \end{array}$   | = -250 μÅ   |  |  |  |  |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |   |  |  |  |  |  |
| Interview of the symbol $I_{LEAK}$ 3-State Output Leakage Current in Float-10103 $\mu A$ $V_{OI}$ 1. For military grade parts. $I_{CC}$ is 200 mA.3. A <sub>15</sub> -A <sub>0</sub> , D <sub>7</sub> -D <sub>0</sub> , MREQ, IORQ, RD, and W2. Typical rate for Z80A is 90 mA.3. A <sub>15</sub> -A <sub>0</sub> , D <sub>7</sub> -D <sub>0</sub> , MREQ, IORQ, RD, and WCapacitanceMinMaxUnitNot $C_{CLOCK}$ Clock Capacitance35pF $C_{IN}$ Input Capacitance5pFUnit $C_{OUT}$ Output Capacitance10pF   | = 0 to $V_{CC}$   |  |  |  |  |  |
| 1. For military grade parts. I <sub>CC</sub> is 200 mA.     3. A <sub>15</sub> -A <sub>0</sub> , D <sub>7</sub> -D <sub>0</sub> , MREQ, IORQ, RD, and W       2. Typical rate for Z80A is 90 mA.     3. A <sub>15</sub> -A <sub>0</sub> , D <sub>7</sub> -D <sub>0</sub> , MREQ, IORQ, RD, and W       Capacitance     Min     Max     Unit     Not       C <sub>CLOCK</sub> Clock Capacitance     35     pF       C <sub>IN</sub> Input Capacitance     5     pF       C <sub>OUT</sub> Output Capacitance     10     pF   | $J_T = 0.4$ to $V_C$  |  |  |  |  |  |
| CapacitanceSymbolParameterMinMaxUnitNotC_LOCKClock Capacitance35pFC_INInput Capacitance5pFUnrC_OUTOutput Capacitance10pF  |   |  |  |  |  |  |
| CINInput Capacitance5pFUnr<br>retuCOUTOutput Capacitance10pF  | e   |  |  |  |  |  |
| CINInput Capacitance5pFUnr<br>retuCOUTOutput Capacitance10pF  |   |  |  |  |  |  |
| C <sub>OUT</sub> Output Capacitance 10 pF   | neasured pins   |  |  |  |  |  |
|   | rned to ground  |  |  |  |  |  |
| 1 <sub>A</sub> = 25°C, 1 = 1 MHz.   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |
|   |   |  |  |  |  |  |

| Ordering<br>Information | Product<br>Number | Package/<br>Temp | Speed   | Description       | Product<br>Number | Package/<br>Temp | Speed   | Description       |
|-------------------------|-------------------|------------------|---------|-------------------|-------------------|------------------|---------|-------------------|
|                         | Z8400             | CE               | 2.5 MHz | Z80 CPU (40-pin)  | Z8400A            | DE               | 4.0 MHz | Z80A CPU (40-pin) |
|                         | Z8400             | СМ               | 2.5 MHz | Same as above     | Z8400A            | DS               | 4.0 MHz | Same as above     |
|                         | Z8400             | CMB              | 2.5 MHz | Same as above     | Z8400Å            | PE               | 4.0 MHz | Same as above     |
|                         | Z8400             | CS               | 2.5 MHz | Same as above     | Z8400A            | PS               | 4.0 MHz | Same as above     |
|                         | Z8400             | DE               | 2.5 MHz | Same as above     | Z8400B            | CE               | 6.0 MHz | Z80B CPU (40-pin) |
|                         | Z8400             | DS               | 2.5 MHz | Same as above     | Z8400B            | СМ               | 6.0 MHz | Same as above     |
|                         | Z8400             | PE               | 2.5 MHz | Same as above     | Z8400B            | CMB              | 6.0 MHz | Same as above     |
|                         | Z8400             | PS               | 2.5 MHz | Same as above     | Z8400B            | CS               | 6.0 MHz | Same as above     |
|                         | Z8400A            | CE               | 4.0 MHz | Z80A CPU (40-pin) | Z8400B            | DE               | 6.0 MHz | Same as above     |
|                         | Z8400A            | CM               | 4.0 MHz | Same as above     | Z8400B            | DS               | 6.0 MHz | Same as above     |
|                         | Z8400A            | CMB              | 4.0 MHz | Same as above     | Z8400B            | PE               | 6.0 MHz | Same as above     |
|                         | Z8400A            | CS               | 4.0 MHz | Same as above     | Z8400B            | PS               | 6.0 MHz | Same as above     |

NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = -40°C to +85°C, M = -55°C to +125°C, MB = -55°C to +125°C with MIL STD-883 Class B processing, S = 0°C to +70°C.

### ADVANTAGE

8251/8251A USART DATA SHEET

### TECHNICAL MANUAL

1

# **NEC Microcomputers, Inc.**



## PROGRAMMABLE COMMUNICATION INTERFACES

#### DESCRIPTION

The  $\mu$ PD8251 and  $\mu$ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters (USARTs) are designed for microcomputer systems data communications. The USART is used as a peripheral and is programmed by the 8080A or other processor to communicate in commonly used serial data transmission techniques including IBM Bi-Sync. The USART receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the USART will also accept data characters from the processor in parallel format, convert them to serial format and transmit. The USART will signal the processor when it has completely received or transmitted a character and requires service. Complete USART status including data format errors and control signals such as TxE and SYNDET, is available to the processor at any time.

#### FEATURES

- Asynchronous or Synchronous Operation
  - Asynchronous:
    - Five 8-Bit Characters
    - Clock Rate 1, 16 or 64 x Baud Rate
    - **Break Character Generation**
    - Select 1, 1-1/2, or 2 Stop Bits
    - False Start Bit Detector
    - Automatic Break Detect and Handling (µPD8251A)
  - Synchronous:
    - **Five 8-Bit Characters** 
      - Internal or External Character Synchronization **Automatic Sync Insertion**
      - Single or Double Sync Characters
  - Baud Rate (1X Mode) DC to 56K Baud ( $\mu$ PD8251)
    - DC to 64K Baud ( $\mu$ PD8251A)
- Full Duplex, Double Buffered Transmitter and Receiver
- Parity, Overrun and Framing Flags
- Fully Compatible with 8080A/8085/µPD780 (Z80TM)
- All Inputs and Outputs are TTL Compatible
- Single +5 Volt Supply, ±10%
- Separate Device Receive and Transmit TTL Clocks

28 D D1

- 28 Pin Plastic DIP Package
- N-Channel MOS Technology

02

### **PIN CONFIGURATION**

| 03 🗖 .²   |       | 27 D D0                                     |
|---|-------|---|
| в хр 🗖 з  |       | 26 🔁 Vcc                                    |
| GND 🗖 4   |       |   |
| 04 🗖 5  |       |   |
| _D5 🗖 6   | μPD   |   |
| D6 🗖 /  | 8251/ |   |
| D7 🗖 8  | 8251A | 21 RESET                                    |
| TxC 🖸 9   |       | 20 CLK                                      |
| WR 🗖 10   |       | 19 T×D                                      |
| CS 🗖 11   |       | 18 T×E                                      |
| C/D 🗖 12  |       |   |
| RD 🗖 13   |       | 16 SYNDET (µPD8251)<br>SYNDET/BD (µPD8251A) |
| R×RDY 14  |       | 15 TXRDY                                    |
| Concernance of the second s |       |   |

#### Control or Data is to be Written or Read Read Data Command Write Data or Control Command Chip Enable Clock Pulse (TTL) Reset Transmitter Clock (TTL) Transmitter Data Receiver Clock (TTL) **Receiver Data** Receiver Ready (has character for 8080) Transmitter Ready (ready for char. from 8080)

**PIN NAMES** 

Data Bus (8 bits)

Data Set Ready

Sync Detect SYNDET/BD Sync Detect/Break Detect

Data Terminal Ready

Request to Send Data

Clear to Send Data

Transmitter Empty

+5 Volt Supply

Ground

D7-D0 C/D

RD

WR

cs

CLK

TxC

TxD

RxC

RxD

**DSB** 

DTR

RTS

CTS

TxE

Vcc

GND

SYNDET

RXRDY TXRDY

RESET

TM: Z80 is a registered trademark of Zilog.

The  $\mu$ PD8251 and  $\mu$ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters are designed specifically for 8080 microcomputer systems but work with most 8-bit processors. Operation of the  $\mu$ PD8251 and  $\mu$ PD8251A, like other I/O devices in the 8080 family, are programmed by system software for maximum flexibility.

In the receive mode, the  $\mu$ PD8251 or  $\mu$ PD8251A converts incoming serial format data into parallel data and makes certain format checks. In the transmit mode, it formats parallel data into serial form. The device also supplies or removes characters or bits that are unique to the communication format in use. By performing conversion and formatting services automatically, the USART appears to the processor as a simple or "transparent" input or output of byte-oriented parallel data.

The  $\mu$ PD8251A is an advanced design of the industry standard 8251 USART. It operates with a wide range of microprocessors, including the 8080, 8085, and  $\mu$ PD780 (Z80<sup>TM</sup>). The additional features and enhancements of the  $\mu$ PD8251A over the  $\mu$ PD8251 are listed below.

- 1. The data paths are double-buffered with separate I/O registers for control, status, Data In and Data Out. This feature simplifies control programming and minimizes processor overhead.
- 2. The Receiver detects and handles "break" automatically in asynchronous operations, which relieves the processor of this task.
- 3. The Receiver is prevented from starting when in "break" state by a refined Rx initialization. This also prevents a disconnected USART from causing unwanted interrupts.
- 4. When a transmission is concluded the TxD line will always return to the marking state unless SBRK is programmed.
- 5. The Tx Disable command is prevented from halting transmission by the Tx Enable Logic enhancement, until all data previously written has been transmitted. The same logic also prevents the transmitter from turning off in the middle of a word.
- 6. Internal Sync Detect is disabled when External Sync Detect is programmed. An External Sync Detect Status is provided through a flip-flop which clears itself upon a status read.
- 7. The possibility of a false sync detect is minimized by:
  - ensuring that if a double sync character is programmed, the characters be contiguously detected.
  - clearing the Rx register to all Logic 1s (V $_{OH}$ ) whenever the Enter Hunt command is issued in Sync mode.
- 8. The  $\overline{RD}$  and  $\overline{WR}$  do not affect the internal operation of the device as long as the  $\mu PD8251A$  is not selected.
- 9. The  $\mu$ PD8251A Status can be read at any time, however, the status update will be inhibited during status read.
- 10. The  $\mu$ PD8251A has enhanced AC and DC characteristics and is free from extraneous glitches, providing higher speed and improved operating margins.
- 11. Baud rate from DC to 64K.

| C/D | RD | WR | CS |                             |
|-----|----|----|----|-----------------------------|
| 0   | 0  | 1  | 0  | µPD8251/µPD8251A → Data Bus |
| 0   | 1  | 0  | 0  | Data Bus → µPD8251/µPD8251A |
| 1   | 0  | 1  | 0  | Status → Data Bus           |
| 1   | 1  | 0  | 0  | Data Bus → Control          |
| Х   | Х  | Х  | 1  | Data Bus → 3-State          |
| X   | 1  | 1  | 0  |                             |


**BASIC OPERATION** 

#### TM: Z80 is a registered trademark of Zilog.

# FUNCTIONAL DESCRIPTION

### μPD8251A FEATURES AND ENHANCEMENTS

### **BLOCK DIAGRAM**



### ABSOLUTE MAXIMUM RATINGS\*

| Operating Temperature | . −0°C to +70°C  |
|-----------------------|------------------|
| Storage Temperature   | -65°C to +125°C  |
| Ali Output Voltages   |                  |
| All Input Voltages    | -0.5 to +7 Volts |
| Supply Voltages       | -0.5 to +7 Volts |

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### $T_a = 25^{\circ}C$ DC CHARACTERISTICS $T_a = 0^{\circ}C$ to

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V \pm 10\%$ ; GND = 0V.

|                        |        | LIMITS |      |      |          |      |      |   |
|------------------------|--------|--------|------|------|----------|------|------|---|
|                        |        | -      | PD82 | 51   | µPD8251A |      |      |   |
| PARAMETER              | SYMBOL | MIN    | TYP  | MAX  | MIN      | MAX  | UNIT | TEST CONDITIONS                             |
| Input Low Voltage      | VIL    | -0.5   |      | 0.8  | 0.5      | 0.8  | v    |   |
| Input High Voltage     | ⊻ін    | 2.0    |      | Vcc  | 2.0      | Vcc  | v    |   |
| Output Low Voltage     | Voi    |        |      | 0.45 |          | 0.45 | v    | μ <b>PD8251</b> : I <sub>OL</sub> = 1.7 mA  |
| Output Low Voltage     | VOL    |        |      | 0.45 |          | 0.45 | v    | μ <b>ΡΟ825</b> 1Α: I <sub>OL</sub> = 2.2 mA |
| Output High Voltage    | Man    | 2.4    |      |      | 2.4      |      | v    | μ <b>PD825</b> 1: I <sub>OH</sub> = -100 μA |
| Output High Voltage    | ∨он    | 2.4    |      |      | 2.4      |      | v    | <b>μΡD825</b> 1Α: Ι <sub>ΟΗ</sub> = -400 μΑ |
| Data Bus Leakage       | 1      |        |      | -50  |          | -10  |      | VOUT = 0.45V                                |
| Data Bus Leakage       | 'DL    |        |      | 10   |          | 10   | μA   | VOUT = VCC                                  |
| Input Load Current     | ΊL     |        |      | 10   |          | 10   | μA   | At 5.5V                                     |
| Power Supply Current   | 100    |        | 45   | 80   |          | 100  |      | µPD8251A: All Outputs =                     |
| Content Supply Current | 'cc    | 45     |      | 00   |          | 100  | mA   | Logic 1                                     |

### **CAPACITANCE** $T_a = 25^{\circ}C; V_{CC} = GND = 0V$

|                   | [                |     | LIMITS |     |      | TEST                                  |
|-------------------|------------------|-----|--------|-----|------|---------------------------------------|
| PARAMETER         | SYMBOL           | MIN | TYP    | MAX | UNIT | CONDITIONS                            |
| Input Capacitance | CIN              |     |        | 10  | pF   | fc = 1 MHz                            |
| I/O Capacitance   | C <sub>I/O</sub> |     |        | 20  | pF   | Unmeasured<br>pins returned<br>to GND |


 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V + 10\%$ ; GND = 0V

| AC CHARAC | TERISTICS |
|-----------|-----------|
|-----------|-----------|


|   | 1                            | LIMITS  |          |          |          |                 | TEST                                    |
|---|------------------------------|---------|----------|----------|----------|-----------------|---|
|   | SYMBOL                       | μPD8251 |          | µPD8215A |          |                 |   |
| PARAMETER   |                              | MIN     | MAX      | MIN      | MAX      | UNIT            | CONDITIONS                              |
|   |                              | RE      | AD       |          |          |                 |   |
| Address Stable before READ, (CS, C/D)                     | <sup>t</sup> AR              | 50      |          | 0        |          | ns              |   |
| Address Hold Time for READ, (CS, CD)                      | 1RA                          | 5       |          | 0        |          | ns              |   |
| READ Pulse Width  | <sup>1</sup> <sup>1</sup> RR | 430     |          | 250      |          | ns              |   |
| Data Delay from READ                                      | <sup>t</sup> RD              |         | 350      |          | 200      | ns              | μPD8251 CL 100 μF<br>μPD8251A CL 150 μF |
| READ to Data Floating                                     | <sup>1</sup> DF              | 25      | 200      | 10       | 100      | ns              | μPD8251 CL - 100 pF<br>CL - 15 pF       |
|   |                              | WR      | TE       |          |          |                 |   |
| Address Stable before WRITE                               | 'AW                          | 20      | r        | 0        |          | ns              |   |
| Address Hold Time for WRITE                               | 1WA                          | 20      |          | 0        |          | ns              |   |
| WRITE Pulse Width   | tww                          | 400     |          | 250      |          | ns              |   |
| Data Set Up Time for WRITE                                | 1DW                          | 200     |          | 150      |          | ns              |   |
| Data Hold Time for WRITE                                  | 1WD                          | 40      |          | 0        |          | ns              |   |
| Recovery Time Between WRITES 2                            | IRV                          | 6       |          | 6        |          | <sup>t</sup> CY |   |
| ······································                    | 1                            | OTHER ' |          |          | I        |                 | 1                                       |
| Clock Period (3)  | <sup>1</sup> CY              | 0 420   | 1 35     | 0 3 2    | 1 35     |                 |   |
| Clock Pulse Width High                                    |                              | 220     | 0 7tCY   | 120      |          | μs              |   |
| Clack Pulse Width Low                                     | tow                          |         | 0 1104   | 90       | 1CY 90   | ns              |   |
| Clock Rise and Fall Time                                  | <sup>t</sup> ow              | 0       | 50       | 5        | 20       | ns              |   |
| TxD Delay from Falling Edge of TxC                        | tg.tF                        |         | 1        | 5        | 1        | ns              |   |
| Rx Data Set Up Time to Sampling Pulse                     | *DT×                         | 2       |          | 2        | ,        | μs              |   |
| Rx Data Hold Time to Sampling Pulse                       | <sup>t</sup> SR×             | 2       |          |          |          | μs              | μPD8251 CL = 100 pF                     |
| Transmitter Input Clock Frequency                         | tHR×                         |         |          | 2        |          | μs              |   |
| 1X Baud Rate  | 1Tx                          | DC      | 56       |          | 64       | k Hz            |   |
| 16X Baud Rate   |                              | DC      | 520      |          | 310      | kHz             |   |
| 64X Baud Rate   | <b> </b>                     | DC      | 520      |          | 615      | kHz             |   |
| Transinitter Input Clock Pulse Width<br>1X Baud Rate      | TPW                          | 12      |          | 12       |          |                 |   |
| 16X and 64X Baud Rate                                     |                              |         |          | 1        |          | 1 <u>CY</u>     |   |
| Transmitter Input Clock Pulse Delay                       | TPD                          | 1       |          |          |          |                 |   |
| 1X Baud Rate<br>16X and 64X Baud Rate                     |                              | 15      |          | 15       |          | 1CY             |   |
| Receiver Input Clock Frequency                            | +                            | 3       |          | 3        |          | 1C.A            |   |
| 1X Baud Rate  | fRx                          | DC      | 56       |          | 64       | кНz             |   |
| 16X Baud Rate   |                              | DC      | 520      |          | 310      | kHz             |   |
| 64X Baud Rate   |                              | DC      | 520      |          | 615      | kHz             |   |
| Receiver Input Clock Pulse Width<br>1X Baud Rate          | TRPW                         | 12      |          | 12       |          |                 |   |
| 16X and 64X Baud Rate                                     |                              | 1       |          | 1        |          | 1 <u>CY</u>     |   |
| Receiver Input Clock Pulse Delay                          | TRPD                         |         |          |          |          |                 |   |
| 1X Baud Rate<br>16X and 64X Baud Rate                     |                              | 15      |          | 15<br>3  |          | 1CY_            |   |
| TxRDY Delay from Center of Data Bit                       |                              |         | 16       | 3        |          | 104             |   |
| RxRDY Delay from Center of Data Bit                       | 1T x                         |         | 20       |          | 8        | <sup>t</sup> CY | μPD8251 CL 50 pF                        |
| Internal SYNDET Delay from Center<br>of Data Bit          | 18X<br>11S                   |         | 20<br>25 |          | 24<br>24 | 4CY<br>1CY      |   |
| External SYNDET Set-Up Time before<br>Falling Edge of RxC | <sup>t</sup> ES              |         | 16       |          | 16       | ۲CY             |   |
| TXEMPTY Delay from Center of Data Bit                     | 1T×E                         |         | 16       |          | 20       | 1CY             | μPD8251 C <sub>1</sub> 50 pF            |
| Control Delay from Rising Edge of WRITE (TxE, DTR, RTS)   | 1WC                          |         | 16       |          | 8        | 1CY             |   |
| Control to READ Set Up Time (DSR, CTS)                    | <sup>t</sup> CR              | t       | 16       |          | 20       | <sup>1</sup> CY |   |


Notes ① AC timings measured at VOH = 2 0, VOL = 0 8, and with load circuit of Figure 1
 ② This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1

(3) The TxC and RxC frequencies have the following limitations with respect to CLK For 1X Baud Rate,  $f_{TX}$  or  $f_{RX} \in 1/(30 \text{ tcy})$ For 16X and 64X Baud Rate,  $f_{TX}$  or  $f_{RX} \in 1/(45 \text{ tcy})$ (4) Reset Pulse Width = 6 tcy minimum "



TEST LOAD CIRCUIT






TIMING WAVEFORM (CONT.)

TRANSMITTER CONTROL AND FLAG TIMING (ASYNC MODE)

ADVANTAGE



RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)

Notes: ① Internal sync, 2 sync characters, 5 bits, with parity. ② External sync, 5 bits, with parity.

| ſ                        | P                   | IN                             |   |
|--------------------------|---------------------|--------------------------------|---|
| NO.                      | SYMBOL              | NAME                           | FUNCTION  |
| 1, 2,<br>27, 28<br>5 – 8 | D7 – D <sub>0</sub> | Data Bus Buffer                | An 8-bit, 3-state bi-directional buffer used to<br>interface the USART to the processor data<br>bus. Data is transmitted or received by the<br>buffer in response to input/output or Read/<br>Write instructions from the processor. The<br>Data Bus Buffer also transfers Control words,<br>Command words, and Status.   |
| 26                       | V <sub>CC</sub>     | V <sub>CC</sub> Supply Voltage | +5 volt supply  |
| 4                        | GND                 | Ground                         | Ground .  |
|                          | Read/Write          | e Control Logic                | This logic block accepts inputs from the pro-<br>cessor Control Bus and generates control signals<br>for overall USART operation. The Mode<br>Instruction and Command Instruction registers<br>that store the control formats for device func-<br>tional definition are located in the Read/<br>Write Control Logic.  |
| 21                       | RESET               | Reset                          | A "one" on this input forces the USART into the "Idle" mode where it will remain until reinitialized with a new set of control words. Minimum RESET pulse width is 6 $t_{CY}$ .   |
| 20                       | CLK                 | Clock Pulse                    | The CLK input provides for internal device tim-<br>ing and is usually connected to the Phase 2 (TTL)<br>output of the $\mu$ PB8224 Clock Generator.<br>External inputs and outputs are not referenced<br>to CLK, but the CLK frequency must be at<br>least 30 times the Receiver or Transmitter<br>clocks in the synchronous mode and 4.5<br>times for the asynchronous mode. |
| 10                       | WR                  | Write Data                     | A "zero" on this input instructs the USART<br>to accept the data or control word which<br>the processor is writing out on the<br>data bus.  |
| 13                       | RD                  | Read Data                      | A "zero" on this input instructs the USART<br>to place the data or status information<br>onto the Data Bus for the processor to<br>read.  |
| 12                       | С/Б                 | Control/Data                   | . The Control/Data input, in conjunction with the WR and RD inputs, informs the USART to accept or provide either a data character, control word or status information via the Data Bus. 0 = Data; 1 = Control.   |
| 11                       | ĈŜ                  | Chip Select                    | A "zero" on this input enables the USART to read from or write to the processor.  |
|                          | Mode                | m Control                      | The $\mu$ PD8251 and $\mu$ PD8251A have a set of control inputs and outputs which may be used to simplify the interface to a Modem.   |
| 22                       | DSR                 | Data Set Ready                 | The Data Set Ready input can be tested by the processor via Status information. The DSR input is normally used to test Modem Data Set Ready condition.  |
| 24                       | DTR                 | Data Terminal Ready            | The Data Terminal Ready output can be con-<br>trolled via the Command word. The DTR output<br>is normally used to drive Modem Data Terminal<br>Ready or Rate Select lines.  |
| 23                       | RTS                 | Request to Send                | The Request to Send output can be controlled<br>via the Command word. The RTS output is<br>normally used to drive the Modem Request to<br>Send line.  |
| 17                       | ĈŦŜ                 | Clear to Send                  | A "zero" on the Clear to Send input enables the USART to transmit serial data if the TxEN bit in the Command Instruction register is enabled (one).   |


PIN IDENTIFICATION


### TRANSMIT BUFFER

The Transmit Buffer receives parallel data from the Data Bus Buffer via the internal data bus, converts parallel to serial data, inserts the necessary characters or bits needed for the programmed communication format and outputs composite serial data on the TxD pin.

### PIN IDENTIFICATION (CONT.)

|     |        | PIN               |   |
|-----|--------|-------------------|---|
| NO. | SYMBOL | NAME              | FUNCTION  |
|     | Transm | it Control Logic  | The Transmit Control Logic accepts and outputs<br>all external and internal signals necessary for<br>serial data transmission.  |
| 15  | TxRDY  | Transmitter Ready | Transmitter Ready signals the processor that the transmitter is ready to accept a data character.<br>TxRDY can be used as an interrupt or may be tested through the Status information for polled operation. Loading a character from the processor automatically resets TxRDY, on the leading edge.  |
| 18  | ΤxΕ    | Transmitter Empty | The Transmitter Empty output signals the processor that the USART has no further char-<br>acters to transmit. TxE is automatically reset upon receiving a data character from the pro-<br>cessor. In half-duplex, TxE can be used to signal end of a transmission and request the processor to "turn the line around." The TxEn bit in the command instruction does not effect TxE. In the Synchronous mode, a "one" on this out-<br>put indicates that a Sync character or charac-<br>ters are about to be automatically transmitted as "fillers" because the next data character has not been loaded. |
| 9   | TxC    | Transmitter Clock | The Transmitter Clock controls the serial charac-<br>ter transmission rate. In the Asynchronous<br>mode, the TxC frequency is a multiple of the<br>actual Baud Rate. Two bits of the Mode Instruc-<br>tion select the multiple to be 1x, 16x, or 64x<br>the Baud Rate. In the Synchronous mode, the<br>TxC frequency is automatically selected to<br>equal the actual Baud Rate.<br>Note that for both Synchronous and Asynchro-<br>nous modes, serial data is shifted out of the<br>USART by the falling edge of TxC.  |
| 19  | TxD    | Transmitter Data  | The Transmit Control Logic outputs the composite serial data stream on this pin.  |





The Receive Buffer accepts serial data input at the  $\overline{RxD}$  pin and converts the data from serial to parallel format. Bits or characters required for the specific communication technique in use are checked and then an eight-bit "assembled" character is readied for the processor. For communication techniques which require less than eight bits, the  $\mu$ PD8251 and  $\mu$ PD8251A set the extra bits to "zero."

**RECEIVE BUFFER** 

### **PIN IDENTIFICATION** (CONT.)

| PIN         |                         |                              | ELINCTION   |
|-------------|-------------------------|------------------------------|---|
| NO.         | SYMBOL                  | NAME                         | FUNCTION  |
|             | Receiver Control Logic  |                              | This block manages all activities related to incoming data.   |
| 14          | RxRDY                   | Receiver Ready               | The Receiver Ready output indicates that the<br>Receiver Buffer is ready with an "assembled"<br>character for input to the processor. For Polled<br>operation, the processor can check RxRDY<br>using a Status Read or RxRDY can be con-<br>nected to the processor interrupt structure.<br>Note that reading the character to the pro-<br>cessor automatically resets RxRDY.   |
| 25          | <u>R×C</u>              | Receiver Clock               | The Réceiver Clock determines the rate at which<br>the incoming character is received. In the Asyn-<br>chronous mode, the RxC frequency may be 1.16<br>or 64 times the actual Baud Rate but in the Syn-<br>chronous mode the $RxC$ frequency must equal<br>the Baud Rate. Two bits in the mode instruction<br>select Asynchronous at 1x, 16x or 64x or Syn-<br>chronous operation at 1x the Baud Rate.<br>Unlike $TxC$ , data is sampled by the $\mu$ PD8251 and<br>$\mu$ PD8251A on the rising edge of $RxC$ .   |
| 3           | RxD                     | Receiver Data                | A composite serial data stream is received by the Receiver Control Logic on this pin.   |
| 16          | SYNDET<br>(µPD8251)     | Sync Detect                  | The SYNC Detect pin is only used in the<br>Synchronous mode. The $\mu$ PD8251 may be pro-<br>grammed through the Mode Instruction to<br>operate in either the internal or external Sync<br>mode and SYNDET then functions as an output<br>or input respectively. In the internal Sync mode,<br>the SYNDET output will go to a "one" when<br>the $\mu$ PD8251 has located the SYNC character<br>in the Receive mode. If double SYNC<br>character (bi-sync) operation has been pro-<br>grammed, SYNDET will go to "one" in the<br>middle of the last bit of the second SYNC<br>character. SYNDET is automatically reset to<br>"zero" upon a Status Read or RESET. In the<br>external SYNC mode, a "zero" to "one" transi-<br>tion on the SYNDET input will cause the<br>$\mu$ PD8251 to start assembling data character<br>on the next falling edge of RxC. The length of<br>the SYNDET input should be at least one RxC<br>period, but may be removed once the<br>$\mu$ PD8251 is in SYNC. |
| 16<br>Note: | SYNDET/BD<br>(μPD8251A) | Sync Detect/<br>Break Detect | The SYNDET/BD pin is used in both Synchron-<br>ous and Asynchronous modes. When in SYNC<br>mode the features for the SYNDET pin<br>described above apply. When in Asynchron-<br>ous mode, the Break Detect output will go<br>high when an all zero word of the programmed<br>length is received. This word consists of: start<br>bit, data bit, parity bit and one stop bit. Reset<br>only occurs when Rx data returns to a logic<br>one state or upon chip reset. The state of<br>Break Detect can be read as a status bit.  |

D8251 and  $\mu$ PD8251A will frequently be handlin and Note: (1) transmission for a given link, the Receive and Transmit Baud Rates will be same. RxC and TxC then require the same frequency and may be tied together and connected to a single clock source or Baud Rate Generator.

If the Baud Rate equals 110 (Async): Examples: RxC or TxC equals 110 Hz (1x) RxC or TxC equals 1.76 KHz (16x) RxC or TxC equals 7.04 KHz (64x)

If the Baud Rate equals 300:

RxC or TxC equals 300 Hz (1x) A or S RxC or TxC equals 4800 Hz (16x) A only RxC or TxC equals 19.2 KHz (64x) A only

# OPERATIONAL DESCRIPTION

A set of control words must be sent to the  $\mu$ PD8251 and  $\mu$ PD8251A to define the desired mode and communications format. The control words will specify the BAUD rate factor (1x, 16x, 64x), character length (5 to 8), number of STOP bits (1, 1-1/2, 2) Asynchronous or Synchronous mode, SYNDET (IN or OUT), parity, etc.

After receiving the control words, the  $\mu$ PD8251 and  $\mu$ PD8251A are ready to communicate. TxRDY is raised to signal the processor that the USART is ready to receive a character for transmission. When the processor writes a character to the USART, TxRDY is automatically reset.

Concurrently, the  $\mu$ PD8251 and  $\mu$ PD8251A may receive serial data; and after receiving an entire character, the RxRDY output is raised to indicate a completed character is ready for the processor. The processor fetch will automatically reset RxRDY.

Note: The  $\mu$ PD8251 and  $\mu$ PD8251A may provide faulty RxRDY for the first read after power-on or for the first read after receive is re-enabled by a command instruction (RxE). A dummy read is recommended to clear faulty RxRDY. But this is not the case for the first read after hardware or software reset after the device operation has once been established.

The  $\mu$ PD8251 and  $\mu$ PD8251A cannot transmit until the TxEN (Transmitter Enable) bit has been set by a Command Instruction and until the  $\overline{CTS}$  (Clear to Send) input is a "zero". TxD is held in the "marking" state after Reset awaiting new control words.

### **USART PROGRAMMING**

The USART must be loaded with a group of two to four control words provided by the processor before data reception and transmission can begin. A RESET (internal or external) must immediately proceed the control words which are used to program the complete operational description of the communications interface. If an external RESET is not available, three successive 00 Hex or two successive 80 Hex command instructions ( $C/\overline{D} = 1$ ) followed by a software reset command instruction (40 Hex) can be used to initialize the  $\mu$ PD8251 and  $\mu$ PD8251A.

There are two control word formats:


- 1. Mode Instruction
- 2. Command Instruction

### MODE INSTRUCTION

This control word specifies the general characteristics of the interface regarding the Synchronous or Asynchronous mode, BAUD rate factor, character length, parity, and number of stop bits. Once the Mode Instruction has been received, SYNC characters or Command Instructions may be inserted depending on the Mode Instruction content.

COMMAND INSTRUCTION

This control word will be interpreted as a SYNC character definition if immediately preceded by a Mode Instruction which specified a Synchronous format. After the SYNC character(s) are specified or after an Asynchronous Mode Instruction, all subsequent control words will be interpreted as an update to the Command Instruction. Command Instruction updates may occur at any time during the data block. To modify the Mode Instruction, a bit may be set in the Command Instruction which causes an internal Reset which allows a new Mode Instruction to be accepted.



NOTE 1 The second SYNC character is skipped if MODE instruction has programmed the μPD8251 and μPD8251A to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the μPD8251 and μPD8251A to ASYNC mode.

The  $\mu$ PD8251 and  $\mu$ PD8251A can operate in either Asynchronous or Synchronous communication modes. Understanding how the Mode Instruction controls the functional operation of the USART is easiest when the device is considered to be two separate components (one asynchronous and the other synchronous) which share the same support circuits and package. Although the format definition can be changed at will or "on the fly", the two modes will be explained separately for clarity.

When a data character is written into the  $\mu$ PD8251 and  $\mu$ PD8251A, the USART automatically adds a START bit (low level or "space") and the number of STOP bits (high level or "mark") specified by the Mode Instruction. If Parity has been enabled, an odd or even Parity bit is inserted just before the STOP bit(s), as specified by the Mode Instruction. Then, depending on CTS and TxEN, the character may be transmitted as a serial data stream at the TxD output. Data is shifted out by the falling edge of TxC at TxC, TxC/16 or TxC/64, as defined by the Mode Instruction.

If no data characters have been loaded into the  $\mu$ PD8251 and  $\mu$ PD8251A, or if all available characters have been transmitted, the TxD output remains "high" (marking) in preparation for sending the START bit of the next character provided by the processor. TxD may be forced to send a BREAK (continuously low) by setting the correct bit in the Command Instruction.


The RxD input line is normally held "high" (marking) by the transmitting device. A falling edge at RxD signals the possible beginning of a START bit and a new character. The START bit is checked by testing for a "low" at its nominal center as specified by the BAUD RATE. If a "low" is detected again, it is considered valid, and the bit assembling counter starts counting. The bit counter locates the approximate center of the data, parity (if specified), and STOP bits. The parity error flag (PE) is set, if a parity error occurs. Input bits are sampled at the RxD pin with the rising edge of RxC. If a high is not detected for the STOP bit, which normally signals the end of an input character, a framing error (FE) will be set. After a valid STOP bit, the input character is loaded into the parallel Data Bus Buffer of the  $\mu$ PD8251 and  $\mu$ PD8251A and the RxRDY signal is raised to indicate to the processor that a character is ready to be fetched. If the processor has failed to fetch the previous character, the new character replaces the old and the overrun flag (OE) is set. All the error flags can be reset by setting a bit in the Command Instruction. Error flag conditions will not stop subsequent USART operation.

# MODE INSTRUCTION DEFINITION

### ASYNCHRONOUS TRANSMISSION

### ASYNCHRONOUS RECEIVE

## µPD8251/8251A



## μ.PD8251/8251A

As in Asynchronous transmission, the TxD output remains "high" (marking) until the  $\mu$ PD8251 and  $\mu$ PD8251A receive the first character (usually a SYNC character) from the processor. After a Command Instruction has set TxEN and after Clear to Send (CTS) goes low, the first character is serially transmitted. Data is shifted out on the falling edge of TxC and the same rate as TxC.

Once transmission has started, Synchronous Mode format requires that the serial data stream at TxD continue at the TxC rate or SYNC will be lost. If a data character is not provided by the processor before the  $\mu$ PD8251 and  $\mu$ PD8251A Transmit Buffer becomes empty, the SYNC character(s) loaded directly following the Mode Instruction will be automatically inserted in the TxD data stream. The SYNC character(s) are inserted to fill the line and maintain synchronization until new data characters are available for transmission. If the  $\mu$ PD8251 and  $\mu$ PD8251A become empty, and must send the SYNC character(s), the TxEMPTY output is raised to signal the processor that the Transmitter Buffer is empty and SYNC character from the processor.


In Synchronous Receive, character synchronization can be either external or internal. If the internal SYNC mode has been selected, and the Enter HUNT (EH) bit has been set by a Command Instruction, the receiver goes into the HUNT mode.

Incoming data on the RxD input is sampled on the rising edge of  $\overline{RxC}$ , and the Receive Buffer is compared with the first SYNC character after each bit has been loaded until a match is found. If two SYNC characters have been programmed, the next received character is also compared. When the SYNC character(s) programmed have been detected, the  $\mu$ PD8251 and  $\mu$ PD8251A leave the HUNT mode and are in character synchronization. At this time, the SYNDET (output) is set high. SYNDET is automatically reset by a STATUS READ.

If external SYNC has been specified in the Mode Instruction, a "one" applied to the SYNDET (input) for at least one  $\overline{RxC}$  cycle will synchronize the USART.

Parity and Overrun Errors are treated the same in the Synchronous as in the Asynchronous Mode. If not in HUNT, parity will continue to be checked even if the receiver is not enabled. Framing errors do not apply in the Synchronous format.

The processor may command the receiver to enter the HUNT mode with a Command Instruction which sets Enter HUNT (EH) if synchronization is lost.




### SYNCHRONOUS TRANSMISSION

## SYNCHRONOUS RECEIVE


## MODE INSTRUCTION FORMAT SYNCHRONOUS MODE

ADVANTAGE



## TRANSMIT/RECEIVE FORMAT SYNCHRONOUS MODE


.



PROCESSOR BYTES (5-8 BITS CHAR)

| COMMAND INSTRUCTION<br>FORMAT | After the functional definition of the $\mu$ PD8251 and $\mu$ PD8251A has been specified by<br>the Mode Instruction and the SYNC character(s) have been entered (if in SYNC mode),<br>the USART is ready to receive Command Instructions and begin communication. A<br>Command Instruction is used to control the specific operation of the format selected<br>by the Mode Instruction. Enable Transmit, Enable Receive, Error Reset and Modem<br>Controls are controlled by the Command Instruction.<br>After the Mode Instruction and the SYNC character(s) (as needed) are loaded, all<br>subsequent "control writes" (C/ $\overline{D}$ = 1) will load or overwrite the Command Instruction<br>register. A Reset operation (internal via CMD IR or external via the RESET input)<br>will cause the $\mu$ PD8251 and $\mu$ PD8251A to interpret the next "control write", which<br>must immediately follow the reset, as a Mode Instruction. |
|-------------------------------|---|
| STATUS READ FORMAT            | It is frequently necessary for the processor to examine the status of an active interface device to determine if errors have occurred or if there are other conditions which require a response from the processor. The $\mu$ PD8251 and $\mu$ PD8251A have features which allow the processor to read the device status at any time. A data fetch is issued by the processor while holding the C/D input "high" to obtain device Status Information. Many of the bits in the status register are copies of external pins. This dual status arrangement allows the $\mu$ PD8251 and $\mu$ PD8251A to be used in both Polled and interrupt driven environments. Status update can have a maximum delay of 16 clock periods in the $\mu$ PD8251 and 28 clock periods in the $\mu$ PD8251A.  |
| PARITY ERROR                  | When a parity error is detected, the PE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. PE being set does not inhibit USART operation.  |
| OVERRUN ERROR                 | If the processor fails to read a data character before the one following is available,<br>the OE flag is set. It is cleared by setting the ER bit in a subsequent Command<br>Instruction. Although OE being set does not inhibit USART operation, the<br>previously received character is overwritten and lost.   |
| FRAMING ERROR $^{(1)}$        | If a valid STOP bit is not detected at the end of a character, the FE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. FE being set does not inhibit USART operation.  |
|                               | Note: 1 ASYNC mode on!y.  |

## μΡυ8251/8251Α




### COMMAND INSTRUCTION FORMAT

STATUS READ FORMAT


ADVANTAGE

.


## μPD8251/8251A




# ASYNCHRONOUS SERIAL INTERFACE TO CRT TERMINAL, DC to 9600 BAUD



#### ASYNCHRONOUS INTERFACE TO TELEPHONE LINES



## SYNCHRONOUS INTERFACE TO TERMINAL OR PERIPHERAL DEVICE




#### SYNCHRONOUS INTERFACE TO TELEPHONE LINES

## APPLICATION OF THE μPD8251 AND μPD8251A

ADVANTAGE

TECHNICAL MANUAL


# μPD8251/8251A



PACKAGE OUTLINES μPD8251C μPD8251AC

Plastic

| ITEM | MILLIMETERS                    | INCHES                |  |
|------|--------------------------------|-----------------------|--|
| Α    | 38.0 MAX.                      | 1 496 MAX.            |  |
| в    | 2 49                           | 0.098                 |  |
| с    | 2.54                           | 0.10                  |  |
| D    | 05:0.1                         | 0.02 ± 0.004          |  |
| E    | 33.02                          | 13                    |  |
| F    | 1.5                            | 0 059                 |  |
| G    | 2.54 MIN                       | 0.10 MIN.             |  |
| н    | 0.5 MIN.                       | 0.02 MIN.             |  |
| I    | 5.22 MAX.                      | 0.205 MAX.            |  |
| J    | 5.72 MAX.                      | 0 225 MAX.            |  |
| к    | 15.24                          | 0.6                   |  |
| L    | 13.2                           | 0.52                  |  |
| м    | 0.25 <sup>+</sup> 0.10<br>0.05 | 0.01 + 0.004<br>0.002 |  |



μPD8251D μPD8251AD

| Ceramic |             |               |  |  |
|---------|-------------|---------------|--|--|
| ITEM    | MILLIMETERS | INCHES        |  |  |
| А       | 51,5 MAX.   | 2.03 MAX.     |  |  |
| В       | 1.62 MAX.   | 0.06 MAX.     |  |  |
| С       | 2.54 ± 0.1  | 0.1 ± 0.004   |  |  |
| D       | 0.5 ± 0.1   | 0.02 ± 0.004  |  |  |
| E       | 48.26 ± 0.1 | 1.9 ± 0.004   |  |  |
| F       | 1.02 MIN.   | 0.04 MIN.     |  |  |
| G       | 3.2 MIN.    | 0.13 MIN.     |  |  |
| H       | 1.0 MIN.    | 0.04 MIN.     |  |  |
| I       | 3.5 MAX.    | 0.14 MAX.     |  |  |
| J       | 4.5 MAX.    | 0.18 MAX.     |  |  |
| ĸ       | 15.24 TYP.  | 0.6 TYP.      |  |  |
| L       | 14.93 TYP.  | 0.59 TYP.     |  |  |
| м       | 0.25 ± 0.05 | 0.01 ± 0.0019 |  |  |
|         |             |               |  |  |

8251/8251ADS-12-80-CAT


This appendix contains electrical schematics for the following ADVANTAGE PC boards.


- Main Board
   SIO Board
   PIO Board
- 4. Keyboard
- 5. Disk Drive
- 6. Video


The schematic for the Keyboard PC Board is reprinted herein with the permission from the Key Tronics Corporation.


The schematics for the Disk Drive PC Boards are reprinted herein with permission from the Tandon Corporation.


The schematics for the Video PC Board is reprinted herein with permission from the Elston Electronics Corporation.

































KLINGLER K-VEL-H 9/79



#### INDEX

8035, 1-1, 1-2, 1-5, 4-17, 4-18, 4-19, 4-20 8251, 3-42, 3-55, 4-42, see also USART technical data, H-1 Access Time, disk, 1-6 Acquire Mode, disk, 3-11 Acquire Mode, disk, 4-11 ADVANTAGE Cabinet, opening and closing of, 6-28 All Caps Flag, 3-13, 3-16, 3-20, 4-13, 4-20 All Caps Key, 3-13, 4-13 ASCII Code, 4-20 Asynchronous Mode, 3-45 Auto-Repeat Feature, 3-15, 3-21, 4-19 Auto-Repeat Flag, 3-16 Auxiliary Processor, 1-5, 4-3, 4-10, 4-11, 4-21 theory of operation, 4-17 Auxiliary PROM, 4-17 Backspace, 3-27 Baud Rate Register, 3-41, 3-42, 3-44, 3-51, 3-55, 4-44 Baud Rate, programming for asynchronous, 3-51 synchronous, 3-55 Beep, 3-64, 3-65, 4-3, 4-8, 4-22, 4-40, <u>see</u> Speaker BFH Character, 3-31 Board ID, 3-38, 4-42 PIO, 3-60 SIO, 3-41 Boot PROM, 1-5, 3-1, 3-24, 3-26, 3-65, 3-66, 3-67, 4-2, 4-17 Bootstrap Firmware, 3-65 Bootstrap Program, 3-68 Bootstrap Routine, 4-2, 4-17 Bootstrap, use of, 3-65 Bootstrapping, 2-6, 2-8 Brightness Control, 2-4 Buffer Full Signal, 3-50

```
Carriage Return, 3-27
Character Codes, A-1
Central Processor, 4-2, 4-3
Character Overrun keyboard, 3-15, 3-21, 4-19
Character Overrun, Flag, 3-16
Character Templates, 3-26
Checksum, serial port, 3-69
Cleaning Instructions, general, 5-1
Clock Generator, Central Processor, 4-8
Clock Header, SIO, 3-46, 3-53, 3-54, 4-46
Codes, character A-1
Command Acknowledge Bit, 3-13, 3-15, 4-19, 4-20
Command Code, 4-20
Configuration Header
   PIO, 3-59
   SIO, 3-46, 3-47, 3-48, 3-53, 3-54
Control Byte
   SIO, 4-44
Controls, rear panel, 2-4
CPU, 1-5
CRC, 3-66, 3-67
CRT, 1-1, 3-45
   removal and installation of, 6-40
Current Loop, 1-7, 3-47, 3-48, 3-49, 4-42
Cursor, 2-1, 2-2, 3-26
Cursor Lock Key, 3-16, 3-20, 4-12, 4-20
Cursor Lock Flag, 3-13, 4-12
Cursor Template, 3-29
Data Separation Circuitry, 4-21
Dealer Diagnostics Diskette, 6-1 see also Diagnostic
   Diskette
Default Mode, diagnostic programs, 6-1
Diagnosing Hardware Failures, 6-17
Diagnostic Diskette, 2-6 see also Dealer Diagnostic
   Diskette
Diagnostic Programs, 5-2, 6-1
   disk, 6-2
   Display RAM, 6-6
   keyboard, 6-8
   Main RAM, 6-3
   SIO Board, 6-7
   Video Monitor, 6-17
Disk Drives, 1-1
Disk Controller, 4-2, 4-5
   theory of operation, 4-21
```

ADVANTAGE

### INDEX (continued)

```
Disk Drive, 2-4, 2-5, 2-6, 3-14, 3-32, 4-21, 4-23
   removal and installation of, 6-37
Disk Drive Motors, 3-13, 3-33, 4-13
Disk Drives, 1-2, 1-6
   programming the, 3-30
Disk Read, programming for, 3-35
Disk Sector Number, 3-12
Disk Subsystem Test, 6-2
Disk Write, programming for, 3-36
Diskettes, 1-6
   replacement of, 5-1
Display Flag, 3-14, 3-25, 3-26, 4-5, 4-6, 4-7, 4-8
Display Interrupt, 3-11, 4-11
Display Monitor Test, 6-17
Display RAM, 1-1, 1-2, 1-5, 3-1, 3-5, 3-11, 3-22, 3-25,
3-26, 3-66, 4-5, 4-11
   theory of operation, 4-24
Display RAM test, 6-6
DLE Character, 3-69
Drive Control Register, 3-30, 3-31, 3-33, 4-22, 4-23
   Format Of, 3-32
Executable Memory Test, 6-3
FBH character, 3-67
FFH Character, 3-21
Fuse, main, 2-4
Graphics Resolution, 1-5
Home Cursor, 3-27
I/O Address Decoder, 4-8
I/O Addresses B-1
I/O Board Interface, 4-3, 4-11
   theory of operation, 4-35
I/O Board Slots, 1-2
I/O Boards, 2-4, 3-8, 3-11, 3-14, 3-62, 4-6
   programming the, 3-38.
I/O Commands, 3-11, 3-12, 4-11
I/O Control Register, 3-9, 3-12, 4-3, 4-8, 4-10, 4-11
   format of, 3-11
I/O Interface Registers, 3-9, 3-30
I/O Interrupt, 3-14, 4-7
I/O Port Addresses B-1
I/O Reset, 3-11, 3-16, 3-41, 3-59, 4-11
```

#### INDEX (continued)

```
I/O Select PROM, 4-8, 4-9
I/O Status Register 1, 4-3, 4-6, 4-7, 4-8
   format of, 3-14
I/O Status Register 2, 4-8, 4-18, 4-19.
   format of, 3-15
Installation procedures for assemblies, 6-27
Integrity Test, 6-1
Interrupt, 3-7, 3-12, 3-16, 3-17, 3-26, 3-40, 3-42
3-43, 3-45, 3-60, 3-61, 3-62, 3-65, 4-6, 4-7, 4-11,
4-12, 4-15, 4-18, 4-36
   PIO, 3-59, 3-60, 3-61, 3-62, 3-63, 4-48, 4-50
   SIO, 3-41, 3-42, 3-43, 3-44, 3-45, 4-43, 4-44,
   4-45, 4-46
Interrupt Mode, 3-5
Interrupt Service Routine, 3-5
Interrupts
   sources of, 3-7
IPL, see Bootstrapping
Jumper W4, 3-8, 4-6, 4-15
Jumpers, PC board C-1
Keyboard, 1-1, 1-2, 1-5, 3-8, 3-12, 3-17, 3-18, 4-3
4-6, 4-12, 4-20
   removal and installation of, 6-32
   theory of operation, 4-17
   use Of, 2-1
Keyboard Buffer, 3-15, 3-21, 4-19, 4-20
Keyboard Data, 3-18
Keyboard Data Flag, 3-12, 3-15, 3-16, 3-17, 4-12, 4-19
Keyboard Interrupt, 3-14, 4-7
Keyboard Maskable Interrupt Flag, 3-12, 3-16, 4-12
Keyboard Non-maskable Interrupt Flag, 3-13, 4-13
Keyboard Reset Feature, 2-5, 3-8, 3-13, 4-6
Keyboard Test, 6-8
Keyboard, programming the, 3-16
Latency, disk, 1-6
Line Feed, 3-27
Main PC Board, 3-8
   removal and installation of, 6-33, 6-34
   theory of operation, 4-1
Main RAM, 1-2, 1-5, 3-1, 3-6, 3-8, 3-66, 4-6
   Theory Of Operation, 4-14
Main RAM Parity, 4-15
Main RAM test, 6-3
```

### INDEX (continued)

Maintenance, corrective, 5-1 Maintenance, preventive, 6-1 Maskable Interrupt, 4-6 Maskable Interrupts, 3-8 Memory Mapping, 3-1 Memory Mapping Registers, 3-2, 4-8 theory of operation, 4-5 Memory Parity Error, 3-8 Memory Parity, programming for, 3-6 Messages, error D-1 Mini-Monitor, 4-17, 6-1, 6-25 Monitor Routine, 4-2 Non-Maskable Interrupt, 3-14, 4-6, 4-7, 4-8 Non-Maskable Interrupts, 3-8 Numeric Keypad, 1-2 Numeric Pad, 1-5, 2-2 Parity, 4-2, 4-14 Parity Error, 3-8, 4-6, 4-15 programming for, 3-6 Parity Error Flag, 3-6, 4-15 Parts List E-1 Phase Locked Loop, 4-31, 4-42 PIO Board, 1-2 theory of operation, 4-46 programming the, 3-59 Power Consumption, ADVANTAGE, 1-4 Power Reset, 3-8, 3-65, 4-42 Power Supply Components, removal and installation 6-38 Precompensation, disk write, 3-32, 4-23 Preventive Maintenance, 5-1 Printer, 3-45, 3-50, 3-59 Programming Information, 3-1 Refresh Rate video, 1-5 Removal and Installation Procedures CRT, 6-40 disk drive, 6-37 keyboard, 6-32 Main PC Board, 6-33, 6-34 power supply components, 6-38 Video PC Board, 6-40 Removal procedures for assemblies, 6-27 Reset Pushbutton, 2-4, 2-5, 3-8, 3-17, 4-6 RS-232, 1-7, 3-45, 3-47, 4-42

ADVANTAGE

INDEX

Schematics, I-1 Screen Blanking, 3-26 Screen Format, 3-22 Screen Mapping, 3-22 Sector Mark, 3-14, 3-31, 3-35, 4-7 Sector Number, 4-19 Sector Pulse, 4-18, 4-19 Sector Selection, 3-34 Seek, disk head, 3-33 Serial Port, 4-2 Single Block Mode, 6-1 SIO Board, 1-2 programming the, 3-41 theory of operation, 4-42SIO Board Test, 6-7 Speaker, 1-2, 3-11, 4-3, 4-11, 4-22 theory of operation, 4-40 programming the, 3-64 Specifications of the ADVANTAGE, 1-4 Stack Pointer, Z80, 3-65 Start Scan Register, 3-24, 3-25, 4-8, 4-26, 4-31 Status Byte PIO, 3-61, 3-62, 3-63, 4-48, 4-49 SIO, 3-44, 4-45 Status Register 1, 3-9 Status Register 2, 3-9 Step Pulse, disk head, 3-32, 4-23 Sync Byte Disk, 3-31, 3-67 Serial Port, 3-68 Synchronous Mode, 3-53 System Diskette, 2-6 Teletype, 3-45, 3-47 Theory of operation, ADVANTAGE, 4-1 Tone, 3-11, 3-65, 4-40, see also Speaker Tools required for service, 6-27 Track 0, 3-14, 4-7 Troubleshooting, system hardware, 6-17, 6-25

USART, 3-41, 3-42, 3-44, 3-45, 3-51, 3-55, 3-68, 4-42, see also 8251

INDEX

INDEX

```
Video
   blanking, 3-11, 3-26, 4-11, 4-27
   programming the, 3-22
   scan, 3-26
   scrolling, 3-22
Video Characters, standard, 3-24
Video Driver, 3-26, 4-2, 4-17
Video Generator, 4-8
   theory of operation, 4-24
Video Memory Test, 6-6
Video Monitor, 1-2, 4-2, 4-24, 4-27, 4-31
Video PC Board,
   removal and installation of, 6-40
Video Test, 6-17
Voltage Regulators, 4-3
   theory of operation, 4-40
VTM50, 4-31
VTM60, 4-31
Write Protect, disk, 3-14, 4-7
280, 1-1, 1-2, 1-5, 3-1, 3-7, 3-8, 3-65, 4-2, 4-3, 4-6
   technical data, G-1
```

# READER COMMENTS



Please use this mailer to send your comments on this manual and the program it describes. We will carefully consider your suggestions for incorporation in future versions. If you require more space for your comments, please attach a separate sheet.

NAME OF PROGRAM \_\_\_\_\_\_ VERSION NO. \_\_\_\_\_ MANUAL PART NO. \_\_\_\_\_\_ MANUAL SERIAL NO. \_\_\_\_\_

What features of the program do you like?

What features of the program don't you like or what features do you feel are missing?

Are there specific points in the manual that need clarification or correction? Give details with page and paragraph references.

Did you find the manual easy to use and understand? Do you think certain aspects should be organized differently? Was any necessary material omitted or was any material unnecessary?

Did you find sufficient information provided in the manual for proper system set up and installation?

Additional comments: \_\_\_\_\_

NAME \_\_\_\_\_ DATE \_\_\_\_\_

COMPANY OR ORGANIZATION \_\_\_\_\_

TYPE OF BUSINESS \_\_\_\_\_

STREET \_\_\_\_\_

CITY, STATE, ZIP\_\_\_\_\_

If you want a reply, check here



# **BUSINESS REPLY MAIL**

FOLD

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

FIRST CLASS PERMIT NO. 2106 SAN LEANDRO, CA

POSTAGE WILL BE PAID BY ADDRESSEE



North Star Computers, Inc. 1444O Catalina Street San Leandro, CA 94577 USA

ATTENTION: APPLICATION SOFTWARE DEPARTMENT



## North Star Computers, Inc. 14440 Catalina St., San Leandro, CA 94577 USA

 1440 Catalina St., San Leandro, CA 945// USA

 (415) 357-8500
 TWX/Telex (910) 366-7001

