ST6 FAMILY PROGRAMMING MANUAL

Rev. 2.0

October 2004





ST	ST6200/01/03/08/09/10/15/20/25
62xx	ST6218/28
	ST6252/53/55/60/62/63/65

Ceibo Emulator Supporting ST62xx:	EB-ST62 <u>http://ceibo.com/eng/products/ebst62.shtml</u>



PROGRAMMING MANUAL

ST6 FAMILY

INTRODUCTION

This manual deals with the description of the instruction set and addressing modes of ST6 microcontroller series. The manual is divided in two main sections. The first one includes, after a general family description, the addressing modes description. The second section includes the detailed description of ST6 instruction set. Each instruction is described in detail with the differences between each ST6 series.

Table 1. ST6 Series Core Characteristics

	ST6 Series
Stack Levels	6
Interrupt Vectors	5
NMI	YES
Flags Sets	3
Program ROM	2K + 2K*n
	20K Max
Data RAM	64 byte*m
Data ROM	64 byte pages in ROM
Carry Flag SUB	Depet if A > Source
Instruction	
Carry Flag CP Instruction	Set if A < Source

Table of Contents

INTRODU		2
1 PROGR		4
2 ADDRE	SSING MODES	8
3 ST6 INS	STRUCTION SET	9
ADI	D	14
ADI	DI	15
AN	ID	16
AN	IDI	17
CA	LL	18
CLF	R	19
CO	DM	20
CP	,	21
CPI	ข	22
DE	C	23
INC	C	24
JP		25
JRO	C	26
JRI	NC	27
JRI	NZ	28
JRF	R	29
JRS	S	30
JRZ	Ζ	31
LD	•••••••••••••••••••••••••••••••••••••••	32
LDI	1	33
NO)P	34
RE	S	35
RE	ΤΤ	36
RE	ЭТГ	37
RLO	С	38
SE	π	39
SLA	Α	40
STO	OP	41
SUI	IB	42
SUI	IBI	43
WA	AIT	44

1 PROGRAMMING MODEL

It is useful at this stage to outline the programming model of the ST6 series, by which we mean the available memory spaces, their relation to one another, the interrupt philosophy and so on.

Memory Spaces. The ST6 devices have three different memory spaces: data, program and stack. All addressing modes are memory space specific so there is no need for the user to specify which space is being used as in more complex systems. The stack space, which is used automatically with subroutine and interrupt management for program counter storage, is not accessible to the user.

Figure 1. ST6 Family Programming Model



PROGRAMMING MODEL (Cont'd)

Figure 2. ST6 Data Space Example

NOT IMPLEMENTED	000h 03Eh
DATA ROM/EPROM WINDOW 64 BYTE	040h
Y DECISTED	07Fn
	00011
Y REGISTER	0810
VREGISTER	082h
W REGISTER	083h
DATA RAM 60 BYTES	084h
	0BFh
PORT A DATA REGISTER - DRA	0C0h
PORT B DATA REGISTER - DRB	0C1h
PORT C DATA REGISTER - DRC	0C2h
RESERVED	0C3h
PORT A DATA DIRECTION REGISTER - DDRA	0C4h
PORT B DATA DIRECTION REGISTER - DDRB	0C5h
PORT C DATA DIRECTION REGISTER - DDRC	0C6h
RESERVED	0C7h
INTERRUPT OPTION REGISTER - IOR	0C8h
DATA ROM WINDOW REGISTER - DRWR	0C9h
	0CAh
RESERVED	0CBh
PORT A OPTION REGISTER - ORA	0CCh
PORT B OPTION REGISTER -ORB	0CDh
PORT C OPTION REGISTER - ORC	0CEh
RESERVED	0CFh
A/D DATA REGISTER - ADR	0D0h
A/D CONTROL REGISTER - ADCR	0D1h
TIMER PSC REGISTER - PSCR	0D2h
TIMER COUNTER REGISTER - TCR	0D3h
TIMER STATUS CONTROL REGISTER - TSCR	0D4h
	0D5h
RESERVED	0D6h
	0D7h
WATCHDOG REGISTER - WDGR	0D8h
RESERVED	0D9h
-	0FEh

Figure 3.	ST6	Program	Memory	Example
-----------	-----	---------	--------	---------

07	b0
NOT IMPLEMENTED	0000h
	07FFh
RESERVED	0800h
	087Fh
	0880h
USER PROGRAM ROM 1828 BYTES	
	0F9Fh
RESERVED	0FA0h 0FEFh
INTERRUPT VECTOR #4 A/D INTERRUPT	OFF0h OFF1h
INTERRUPT VECTOR #3 TIMER INTERRUPT	0FF2h 0FF3h
INTERRUPT VECTOR #2 PORT B & C INTERRUPT	0FF4h 0FF5h
INTERRUPT VECTOR #1 PORT A INTERRUPT	0FF6h 0FF7h
	0FF8h
RESERVED	
	0FFBh
INTERRUPT VECTOR #0	0FFCh
NMI IN I EKRUPT	0FFDh
USER BESET VECTOR	OFFEh

On EPROM versions there are no re-served areas. These reserved bytes are present on ROM/OTP versions.

Data Memory Space. The following registers in the data space have fixed addresses which are hardware selected so as to decrease access times and reduce addressing requirements and hence program length. The Accumulator is an 8-bit register in location 0FFh. The X, Y, V & W registers have the addresses 80h-83h respectively. These are used for short direct addressing, reducing byte requirements in the program while the first two, X & Y, can also be used as index registers in the indirect addressing mode. These registers are part of the data RAM space. In the ST6 for data space ROM a 6-bit (64 bytes addressing) window multiplexing in program ROM is available through a dedicated data ROM banking register.

PROGRAMMING MODEL (Cont'd)

For data RAM and I/O expansion the lowest 64 bytes of data space (00h-03Fh) are paged through a data RAM banking register.

Self-check Interrupt Vector FF8h & FF9h:jp (self-check interrupt routine)

A jump instruction to the reset and interrupt routines must be written into these locations.

ST6 Program Memory Space. The ST6 devices can directly address up to 4K bytes (program counter is 12 bits wide). A greater ROM size is obtained by paging the lower 2K of the program ROM through a dedicated banking register located in the data space. The higher 2K of the program ROM can be seen as static and contains the reset, NMI and interrupt vectors at the following fixed locations:

Reset Vector	FFEh & FFFh:jp (reset routine)
NMI Interrupt Vector	FFCh & FFDh:jp (NMI routine)
Non user Vector	FFAh & FFBh
Non user Vector	FF8h & FF9h
Interrupt #1 Vector	FF6h & FF7h jp (Int 1 routine)
Interrupt #2 Vector	FF4h & FF5h jp (Int 2 routine)
Interrupt #3 Vector	FF2h & FF3h jp (Int 3 routine)
Interrupt #4 Vector	FF0h & FF1h jp (Int 4 routine)

Program Counter & Stack Area. The program counter is a 12-bit counter register since it has to cover a direct addressing of 4K byte program memory space. When an interrupt or a subroutine occurs the current PC value is forward "pushed" into a deep LIFO stacking area. On the return from the routine the top (last in) PC value is "popped" out and becomes the current PC value. The ST60/61 series offer a 4-word deep stack for program counter storage during interrupt and sub-routines calls. In the ST6 series the stack is 6-word deep.

Status Flags. Three pairs of status flags, each pair consisting of a Zero flag and a Carry flag, are available. In the ST6 an additional third set is available. One pair monitors the normal status while the second monitors the state during interrupts; the third flags set monitors the status during Non Maskable interrupt servicing. The switching from one set to another is automatic as the interrupt requests (or NMI request for ST6 only) are acknowledged and when the program returns after an interrupt service routine. After reset, the NMI set is active, until the first RETI instruction is executed.

ST6 Interrupt Description. The ST6 devices have 5 user interrupt vectors (plus one vector for testing purposes). Interrupt vector #0 is connected to the not maskable interrupt input of the core. Interrupts from #1 to #4 can be connected to different on-chip and external sources (see individual datasheets for detailed information). All interrupts can be globally disabled through the interrupt option register. After the reset ST6 devices are in NMI mode, so no other interrupts can be accepted and the NMI flags set is in use, until the RETI instruction is performed. If an interrupt is detected, a special cycle is executed. During this cycle, the program counter is loaded with the related interrupt vector address. NMI can interrupt other interrupt routines at any time while normal interrupt can't interrupt each other. If more than one interrupt is awaiting service, they will be accepted according to their priority. Interrupt #1 has the highest priority while interrupt #4 the lowest. This priority relationship is fixed.

Figure 4. ST6 Stack Area



2 ADDRESSING MODES

The ST6 core offers nine addressing modes, which are described in the following paragraphs. Three different address spaces are available: Program space, Data space, and Stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains the Accumulator, the X,Y,V and W registers, peripheral and Input/Output registers, the RAM locations and Data ROM locations (for storage of tables and constants). Stack space contains six 12-bit RAM cells used to stack the return addresses for subroutines and interrupts.

Immediate. In the immediate addressing mode, the operand of the instruction follows the opcode location. As the operand is a ROM byte, the immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

Direct. In the direct addressing mode, the address of the byte which is processed by the instruction is stored in the location which follows the opcode. Direct addressing allows the user to directly address the 256 bytes in Data Space memory with a single two-byte instruction.

Short Direct. The core can address the four RAM registers X,Y,V,W (locations 80h, 81h, 82h, 83h) in the short-direct addressing mode. In this case, the instruction is only one byte and the selection of the location to be processed is contained in the opcode. Short direct addressing is a subset of the direct addressing mode. (Note that 80h and 81h are also indirect registers).

Extended. In the extended addressing mode, the 12-bit address needed to define the instruction is obtained by concatenating the four less significant bits of the opcode with the byte following the opcode. The instructions (JP, CALL) which use the extended addressing mode are able to branch to any address of the 4K bytes Program space.

An extended addressing mode instruction is 2-bytes long.

Program Counter Relative. The relative addressing mode is only used in conditional branch instructions. The instruction is used to perform a test and, if the condition is true, a branch with a span of -15 to +16 locations around the address of the relative instruction. If the condition is not true, the instruction which follows the relative instruction is executed. The relative addressing mode instruction is one-byte long. The opcode is obtained by adding the three most significant bits which characterize the kind of the test, one bit which determines whether the branch is a forward (when it is 0) or backward (when it is 1) branch and the four less significant bits which give the span of the branch (0h to Fh) which must be added or subtracted to the address of the relative instruction to obtain the address of the branch.

Bit Direct. In the bit direct addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode points to the address of the byte in which the specified bit must be set or cleared. Thus, any bit in the 256 locations of Data space memory can be set or cleared.

Bit Test & Branch. The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit test and branch instruction is three-byte long. The bit identification and the tested condition are included in the opcode byte. The address of the byte to be tested follows immediately the opcode in the Program space. The third byte is the jump displacement, which is in the range of -127 to +128. This displacement can be determined using a label, which is converted by the assembler.

Indirect. In the indirect addressing mode, the byte processed by the register-indirect instruction is at the address pointed by the content of one of the indirect registers, X or Y (80h,81h). The indirect register is selected by the bit 4 of the opcode. A register indirect instruction is one byte long.

Inherent. In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

47/

3 ST6 INSTRUCTION SET

The ST6 core offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be divided into six different types: load/store, arithmetic/logic, conditional branch, control instructions, jump/call, and bit manipulation. The following paragraphs describe the different types.

All the instructions belonging to a given type are presented in individual tables.

Load & Store. These instructions use one, two or three bytes in relation with the addressing mode. One operand is the Accumulator for LOAD and the other operand is obtained from data memory using one of the addressing modes.

For Load Immediate one operand can be any of the 256 data space bytes while the other is always immediate data.

Instruction	Addressing Mode	Bytec	Cycles	Flags	
manuchom	Addressing Mode	Dytes	yies Cycles		С
LD A, X	Short Direct	1	4	Δ	*
LD A, Y	Short Direct	1	4	Δ	*
LD A, V	Short Direct	1	4	Δ	*
LD A, W	Short Direct	1	4	Δ	*
LD X, A	Short Direct	1	4	Δ	*
LD Y, A	Short Direct	1	4	Δ	*
LD V, A	Short Direct	1	4	Δ	*
LD W, A	Short Direct	1	4	Δ	*
LD A, rr	Direct	2	4	Δ	*
LD rr, A	Direct	2	4	Δ	*
LD A, (X)	Indirect	1	4	Δ	*
LD A, (Y)	Indirect	1	4	Δ	*
LD (X), A	Indirect	1	4	Δ	*
LD (Y), A	Indirect	1	4	Δ	*
LDI A, #N	Immediate	2	4	Δ	*
LDI rr, #N	Immediate	3	4	*	*

Table 2. Load & Store Instructions

Notes:

57/

X,Y. Indirect Register Pointers, V & W Short Direct Registers

- #. Immediate data (stored in ROM memory)
- rr. Data space register
- Δ . Affected
- *. Not Affected

ST6 INSTRUCTION SET (Cont'd)

Arithmetic and Logic. These instructions are used to perform the arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while the other can be either a data space memory content or an immediate value in relation with the addressing mode. In CLR, DEC, INC instructions the operand can be any of the 256 data space addresses. In COM, RLC, SLA the operand is always the accumulator.

Table 3. Arithmetic & Logic Instructions

Instruction	Addressing Mode Byte	Bytes	Cycles	Flags		
instruction	Addressing Mode	Dytes		Z	С	
ADD A, (X)	Indirect	1	4	Δ	Δ	
ADD A, (Y)	Indirect	1	4	Δ	Δ	
ADD A, rr	Direct	2	4	Δ	Δ	
ADDI A, #N	Immediate	2	4	Δ	Δ	
AND A, (X)	Indirect	1	4	Δ	Δ	
AND A, (Y)	Indirect	1	4	Δ	Δ	
AND A, rr	Direct	2	4	Δ	Δ	
ANDI A, #N	Immediate	2	4	Δ	Δ	
CLR A	Short Direct	2	4	Δ	Δ	
CLR r	Direct	3	4	*	*	
COM A	Inherent	1	4	Δ	Δ	
CP A, (X)	Indirect	1	4	Δ	Δ	
CP A, (Y)	Indirect	1	4	Δ	Δ	
CP A, rr	Direct	2	4	Δ	Δ	
CPI A, #N	Immediate	2	4	Δ	Δ	
DEC X	Short Direct	1	4	Δ	*	
DEC Y	Short Direct	1	4	Δ	*	
DEC V	Short Direct	1	4	Δ	*	
DEC W	Short Direct	1	4	Δ	*	
DEC A	Direct	2	4	Δ	*	
DEC rr	Direct	2	4	Δ	*	
DEC (X)	Indirect	1	4	Δ	*	
DEC (Y)	Indirect	1	4	Δ	*	
INC X	Short Direct	1	4	Δ	*	
INC Y	Short Direct	1	4	Δ	*	
INC V	Short Direct	1	4	Δ	*	
INC W	Short Direct	1	4	Δ	*	
INC A	Direct	2	4	Δ	*	
INC rr	Direct	2	4	Δ	*	
INC (X)	Indirect	1	4	Δ	*	
INC (Y)	Indirect	1	4	Δ	*	
RLC A	Inherent	1	4	Δ	Δ	
SLA A	Inherent	2	4	Δ	Δ	
SUB A, (X)	Indirect	1	4	Δ	Δ	
SUB A, (Y)	Indirect	1	4	Δ	Δ	
SUB A, rr	Direct	2	4	Δ	Δ	
SUBI A, #N	Immediate	2	4	Δ	Δ	

Notes:

X,Y. Indirect Register Pointers, V & W Short Direct Registers #. Immediate data (stored in ROM memory)

rr. Data space register Δ . Affected

. Not Affected

۲/

ST6 INSTRUCTION SET (Cont'd)

Conditional Branch. The branch instructions achieve a branch in the program when the selected condition is met.

Bit Manipulation Instructions. These instructions can handle any bit in data space memory. One group either sets or clears. The other group (see Conditional Branch) performs the bit test branch operations.

Control Instructions. The control instructions control the MCU operations during program execution.

Jump and Call. These two instructions are used to perform long (12-bit) jumps or subroutine calls inside the whole program space.

Table 4. Conditional Branch Instructions

Instruction	Instruction Branch If Bytes	Bytes	Cycles	Flags	
mstruction		Cycles	Z	С	
JRC e	C = 1	1	2	*	*
JRNC e	C = 0	1	2	*	*
JRZ e	Z = 1	1	2	*	*
JRNZ e	Z = 0	1	2	*	*
JRR b, rr, ee	Bit = 0	3	5	*	Δ
JRS b, rr, ee	Bit = 1	3	5	*	Δ

Notes:

b. 3-bit address

e. 5-bit signed displacement in the range -15 to +16<F128M>

ee. 8-bit signed displacement in the range -126 to +129

Table 5. Bit Manipulation Instructions

Flags Instruction Addressing Mode **Bytes** Cycles Ζ С SET b.rr Bit Direct 2 4 * RES b,rr 2 Bit Direct 4

Notes:

b. 3-bit addressrr. Data space register

Table 6. Control Instructions

Instruction	Addressing Mode	Bytes	Cycles	Flags	
				Z	С
NOP	Inherent	1	2	*	*
RET	Inherent	1	2	*	*
RETI	Inherent	1	2	Δ	Δ
STOP (1)	Inherent	1	2	*	*
WAIT	Inherent	1	2	*	*

Notes:

This instruction is deactivated and a WAIT is automatically executed instead of a STOP if the watchdog function is selected.
 Δ. Affected

*. Not Affected

Table 7. Jump & Call Instructions

Instruction	Addressing Mede	Puteo	Cycles	Flags			
	Addressing Mode	Byles	Cycles	Z	С		
CALL abc	Extended	2	4	*	*		
JP abc	Extended	2	4	*	*		

Notes:

abc. 12-bit address

* . Not Affected



* . Not Affected

rr. Data space register

. Not Affected

 Δ . Affected. The tested bit is shifted into carry.

							3						-			-	-		-		· , · · · ·
н	LOW		0 0000		1 0001		2 0010		3 0011		4 010	0		5 0101			6 0110	D		7 0111	LOW HI
		2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	LD	
0			е		abc		е		b0,rr,ee		е			#			е			a,(x)	0
000	50	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	0000
		2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4	L.	INC	2		JRC	4	LDI	
1			е		abc		е		b0.rr.ee		е			х			е			a.nn	1
000	51	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	imm	0001
		2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	CP	
2			e		abc		e	-	b4 rr.ee	_	e			#		_	е		-	a.(x)	2
001	10	1	pcr	2	ext	1	pcr	3	bt	1	-	pcr				1	-	prc	1	ind	0010
		2	JRNZ	4	CALL	2	JRNC	5	JBS	2		JRZ	4		ID	2		JRC	4	CPI	
3		-	e		abc	-	ee	Ŭ	b4 rr ee	-		•··-		ах		-	e	00		ann	3
001	11	1	ncr	2	ext	1	ncr	3	b 1,11,00 ht	1		ncr	1	u,x	ba	1	Ŭ	nrc	2	imm	0011
		2	JBNZ	4	CALL	2	JBNC	5	IBB	2		JBZ			ou	2		JRC	4		
4		-	<u>م</u>	•	ahc	-		Ŭ	h2 rr ee	-	۵	0112		#		-	۵	0110		a (x)	4
010	00	1	ncr	2	evt	1	ncr	3	b2,11,00	1	U	ncr		"		1	U	nrc	1	u,(x) ind	0100
		2	JBNZ	4	CALL	2	JBNC	5	JBS	2		JBZ	Δ	L	INC	2		JBC	4		
5		2	۵۳ ۱۹۰۷ ۵	-	ahc	2	011110	0	h2 rr oo	2	<u>م</u>	0112	-	v		-	0	0110	-	2 nn	5
010	D1	1	nor	2	ovt	1	nor	2	b∠,11,66 ht	1	C	nor	1	У	ed	1	C	nrc	2	imm	0101
		2		7	CALL	2		5		י 2		107			30	י 2			1		
6		2	011112	-	abo	2	0	5	b6 rr oo	2	~	0112		#		2	~	0110	-	(v)	6
011	10	1	e nor	2	auc	1	e nor	2	b0,11,66 ht	1	e	nor		#		1	e	nro	1	(^) ind	0110
		2		2	CALL	2		5		י ר			1	1		י ר			1	inu	
7	,	2		4	oho	2		5	be rr oo	2	~	JNZ	4		LD	2	~	JUC		#	7
011	11	4	e	2	auc	-1	e	2	b0,11,ee	1	е	nor	1	a,y	od	4	е	nro		#	0111
		1 0		2	CALL	1		5	טנ	1			1		su	1			4		
8		2		4	OALL	2		5		2		JNZ		щ		2	•	JHC	4		8
100	00	4	e	0	abc	-	e	2	bi,n,ee	4	е	nor		#		4	е		-	(x),a	1000
		1		2	exi	1		3		1			4			1			I	inu	
9		2		4	CALL	2	JUNC	Э		2		JHZ	4	•	INC	2		JHC		щ	9
100	D1		e	~	abc	-	е	~	DI,II,ee	-	е			v	م ما	-	е			#	1001
-		1	pcr	2	exi	1	pcr	3	וט	1		per	1		sa	1		prc	4		
A		2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	_	JRC	4	AND	Α
101	10		е	~	abc		е	_	b5,rr,ee		е			#			е			a,(x)	1010
		1	pcr	2	exi	1	pcr	3		1		per	4			1		prc	1		
в	3	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2	_	JRC	4	ANDI	в
101	11		е	~	abc		е	_	b5,rr,ee		е			a,v	1		е		_	a,nn	1011
		1	pcr	2	ext	1	pcr	3	DT	1		pcr	1		sa	1		prc	2	Imm	
c	;	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	SOB	С
110	00		е	~	abc .		е	_	b3,rr,ee		е			#			е			a,(x)	1100
		1	pcr	2	ext	1	pcr	3	Dt	1		pcr				1		prc	1	ind	
D)	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4	ł	INC	2		JRC	4	SOBI	D
110	D1		е	-	abc		е	_	b3,rr,ee		е			w			е		_	a,nn	1101
		1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	imm	
F		2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	DEC	F
111	10		е	-	abc		е	_	b7,rr,ee		е			#			е			(x)	1110
L		1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	
F		2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4	ł	LD	2		JRC			F
111	11		е		abc		е		b7,rr,ee		е			a,w			е			#	1111
1		1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc			

Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

Abbreviations for Addressing Modes: Legend:

- Direct dir sd Short Direct Immediate imm inh Inherent ext Extended Bit Direct b.d bt Bit Test Program Counter Relative pcr
- ind Indirect

- #
 - Indicates Illegal Instructions 5-Bit Displacement
- е b
- 3-Bit Address rr
- 1 byte dataspace address 1 byte immediate data nn
- 12-bit address abc
- ee 8-bit Displacement



Opcode Map Summary (Continued)

			· ·			-	/			(1		1		T		
LOW		8 1000		9 1001			A 1010		В 1011		C 110	0		D 1101		Е 1110		F 1111	LOW
	2	IDNZ	1		ID	2		1	DES	2		ID7	4		2		4		
0	2		4		JF	2		4		2	_	JUTZ	4		2	300	4		0
0000		е	-	abc			е	_	DU,rr		е		_	rr,nn		е		a,(y)	0000
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	3	ımm	1	prc	1	ind	
	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	LD	4
0001		е		abc			е		b0,rr		е			х		е		a,rr	0001
0001	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	pro	2	dir	0001
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	COM	2	JRC	4	CP	
2		e		abc	-		A		h4 rr		e			а		A		a (v)	2
0010	1	nor	2	abo	ovt	1	ncr	2	b l,ii	1	Ŭ	nor		u	1	nro	1	u,(y)	0010
	י 0		4			-		4	0.0	י ס			4		- -		4		
3	2		4		JF	2		4	0E1	2		JUTZ	4		2	300	4	UF	3
0011		е	-	abc			е	-	b4,rr	е				x,a		е	-	a,rr	0011
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	
4	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RETI	2	JRC	4	ADD	4
0100		е		abc			е		b2,rr		е					е		a,(y)	0100
0100	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	prc	1	ind	0100
	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	ADD	
5		е		abc			е		b2.rr		е			v		е		a.rr	5
0101	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	pro	2	dir	0101
	2	JRNZ	4		JP	2	JRNC	4	BES	2		JBZ	2	STOP	2	JBC	4	INC	
6	-	0	•	abo	0.	-	0	•	h6 rr	-	~	0112	-	0101	-	0	· ·	(1)	6
0110	-	e nor	0	abc	ov#	4	e nor	0	00,11 h.d	-1	e		-	inh	-	C Dro	4	(y)	0110
	1	pu	2		ext	-		2	0.0	-			1		1		1		
7	2	JRINZ	4		JP	2	JRINC	4	SEI	2		JRZ	4	LD	2	JRC	4	INC	7
0111		е	_	abc			е	-	b6,rr		е			y,a		е	-	rr	0111
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ			2	JRC	4	LD	0
1000		е		abc			е		b1,rr		е			#		е		(y),a	1000
1000	1	pcr	2		ext	1	pcr	2	b.d	1		pcr			1	prc	1	ind	
_	2	RNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	LD	_
9		е		abc			е		b1,rr		е			v		е		rr.a	9
1001	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	1001
	2	JRNZ	4		JP	2	JRNC	4	BES	2		JR7	4	BCI	2	JBC	4	AND	
Α	-	<u>م</u>	•	ahc	0.	-	۵e		h5 rr	-	۵	•••=		a	-	۵e		a (v)	Α
1010	1	nor	2	ubu	ovt	1	nor	2	bo,n h d	1	U	nor	1	inh	1	nro	1	u,(y) ind	1010
	' 0		4			- 0		4	D.U OFT	- 0			4		-		4		
В	2		4		JF	2	JUNIO	4	0E1	2		JNZ	4		2	JULO	4	AND	В
1011		е	~	abc			е	~	bo,rr		е			v,a		е	_	a,rr	1011
	I	pcr	2		ext	I	pcr	2	D.0	I		pcr	1	sa	1	prc	2	dir	
C	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RET	2	JRC	4	SUB	C
1100		е		abc			е		b3,rr		е					е		a,(y)	1100
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	prc	1	ind	
_	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	SUB	-
1101		е		abc			е		b3,rr		е			w		е		a,rr	1101
1101	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	1101
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	WAIT	2	JRC	4	DEC	
E		e		abc	-		e		b7.rr		е	. –				e		(v)	E
1110	1	nor	2	400	evt	1	nor	2	~,,, hd	1	Ŭ	per	1	inh	1	nro	1	ind	1110
	2		1		ID	2		1	0.U 9ET	2		107	1	<u>חו</u>	2		1		
F	2		4	ohc	υĽ	2		4	5⊑1 h7 #	2	~		4		2	JULC	4	DEC	F
1111		е	_	abc			е	_	υ/,rr		e			w,a		е		rr 	1111
		pcr	2		ext		pcr	2	b.d	1		pcr	1	sd		prc	12	air	

Abbreviations for Addressing Modes: Legend: dir Direct # Inc

- sd Short Direct Immediate imm inh Inherent ext Extended b.d Bit Direct bt Bit Test Program Counter Relative pcr ind
 - Indirect

- - Indicates Illegal Instructions
- 5-Bit Displacement 3-Bit Address е b
- rr
- 1 byte dataspace address 1 byte immediate data nn
- abc 12-bit address
- ee 8-bit Displacement



ADD

Addition

ADD

Mnemonic:	ADD
Function:	Addition
Description:	The contents of the source byte is added to the accumulator leaving the result in the accumulator. The source register remains unaltered.
Operation:	dst \leftarrow dst + src The destination must be the accumulator.

Instruction Format	Oneodo (Hov)	Butoo	Civalaa	Flags		
ADD dst,src	Opcode (nex)	Byles	Cycles	Z	С	
ADD A,A	5F FF	2	4	Δ	Δ	
ADD A,X	5F 80	2	4	Δ	Δ	
ADD A,Y	5F 81	2	4	Δ	Δ	
ADD A,V	5F 82	2	4	Δ	Δ	
ADD A,W	5F 83	2	4	Δ	Δ	
ADD A,(X)	47	1	4	Δ	Δ	
ADD A,(Y)	4F	1	4	Δ	Δ	
ADD A,rr	5F rr	2	4	Δ	Δ	

Notes:

- rr. 1 Byte dataspace address.
- Δ : Z is set if the result is zero. Cleared otherwise.
 - C is cleared before the operation and than set if there is an overflow from the 8-bit result.

Example:

If data space register 22h contains the value 33h and the accumulator holds the value 20h then the instruction,

ADD A,22h

will cause the accumulator to hold 53h (i.e. 33+20).

Addressing Modes: Source: Direct, Indirect

Destination: Accumulator



ADDI	Addition Immediate	ADDI
Mnemonic:	ADDI	
Function:	Addition Immediate	
Description :	The immediately addressed data (source) is added to the ac result in the accumulator.	cumulator leaving the
Operation:	dst ← dst + src	

The destination must be the accumulator.

Instruction Format	Oneede (Hev)	Butee	Civalaa	Flags		
ADDI dst,src	Opcode (nex)	Byles	Cycles	Z	С	
ADDI A,nn	57 nn	2	4	Δ	Δ	

Notes:

- nn. 1 Byte immediate data
- Δ : Z is set if result is zero. Cleared otherwise C is cleared before the operation and than set if there is an overflow from the 8-bit result

Example:	If the accumulator holds the value 20h then the instruction,								
	ADDI A,22h								
	will cause the accumulator to hold 42h (i.e. 22+20).								
Addressing Modes:	Source:	Immediate							
	Destination:	Accumulator							

AND

Logical AND



۲/

Mnemonic:	AND
Function:	Logical AND
Description:	This instruction logically ANDs the source register and the accumulator. The result is left in the destination register and the source is unaltered.
Operation:	dst ← src AND dst
	The destination must be the accumulator.

Instruction Format	Ornee de (Ulau)	Durtes	Qualas	Flags		
AND dst,src	Opcode (Hex)	Bytes	Cycles	Z	С	
AND A,A	BF FF	2	4	Δ	*	
AND A,X	BF 80	2	4	Δ	*	
AND A,Y	BF 81	2	4	Δ	*	
AND A,V	BF 82	2	4	Δ	*	
AND A,W	BF 83	2	4	Δ	*	
AND A,(X)	A7	1	4	Δ	*	
AND A,(Y)	AF	1	4	Δ	*	
AND A,rr	BF rr	2	4	Δ	*	

Notes:

- rr. 1 Byte dataspace address
- *. C is unaffected
- Δ . Z is set if the result is zero. Cleared otherwise.

Example:

If data space register 54h contains the binary value 11110000 and the accumulator contains the binary value 11001100 then the instruction,

AND A,54h

will cause the accumulator to be altered to 11000000.

Addressing Modes: Source: Direct, Indirect.

Destination: Accumulator

ANDI	Logical AND Immediate	ANDI
Mnemonic:	ANDI	
Function:	Logical AND Immediate	
Description :	This instruction logically ANDs the immediate data byte and The result is left in the accumulator.	the accumulator.
Operation:	dst ← src AND dst	
	The source is immediate data and the destination must be t	he accumulator.

Instruction Format	Oneede (Hev)	Butes	Civalaa	Flags		
ANDI dst,src	Opcode (nex)	Byles	Cycles	Z	С	
ANDI A,nn	B7 nn	2	4	Δ	*	

- nn. 1 Byte immediate data
- *. C is unaffected
- Δ . Z is set if the result is zero. Cleared otherwise.

Example:	If the accumulator contains the binary value 00001111 then the instruction,				
	ANDI A,33h				
	will cause the a	accumulator to hold the value 00000011.			
Addressing Modes:	Source:	Immediate			
	Destination:	Accumulator			

CALL	Call Subroutine	CALL
Mnemonic:		
Description:	The CALL instruction is used to call a subroutine. It "pu of the program counter (PC) onto the top of the stack address is then loaded into the PC and points to procedure. At the end of the procedure a RETurn instru- to the original program flow. RET pops the top of th Because the ST6 stack is 4 levels deep (ST60) and 6 a maximum of four/six calls or interrupts may be neste the latest stacked PC values will be lost. In this case re values stacked first.	ushes" the current contents c. The specified destination the first instruction of a uction can be used to return the stack back into the PC. b levels deep (ST62,ST63), ed. If more calls are nested, returns will return to the PC
Operation:	PC 🗲 dst; Top of stack 🗲 PC	

Instruction Format	Opcode (Hex)	Bytes	Cycles	Flags	
CALL dst				Z	С
CALL abc	c0001 ab	2	4	*	*

abc. the three half bytes of a 12-bit address, the start location of the subroutine.

*. C,Z not affected

Example:

If the current PC is 345h then the instruction,

CALL 8DCh

The current PC 345h is pushed onto the top of the stack and the PC will be loaded with the value 8DCh. The next instruction to be executed will be the instruction at 8DCh, the first instruction of the called subroutine.

Addressing Modes: Extended



CLR

Clear

CLR

CLR
Clear
The destination register is cleared to 00h
dst ← 0

Instruction Format	Opende (Hex)	Durtee	Cycles	Flags	
CLR dst	Opcode (Hex)	Bytes		Z	С
CLR A	DF FF	2	4	Δ	Δ
CLR X	0D 80 00	3	4	*	*
CLR Y	0D 81 00	3	4	*	*
CLR V	0D 82 00	3	4	*	*
CLR W	0D 83 00	3	4	*	*
CLR rr	0D rr 00	3	4	*	*

Notes:

- rr. 1 Byte dataspace address
- Δ . Z set, Δ . C reset
- *. C,Z unaffected

Example:

57

If data space register 22h contains the value 33h, CLR 22h

0LR 221

will cause register 22h to hold 00h.

Addressing Modes: Direct

COM

Complement

COM

Mnemonic:	СОМ
Function:	Complement
Description:	This instruction complements each bit of the accumulator; all bits which are set to 1 are cleared to 0 and vice-versa.
Operation:	dst ← NOT dst
	The destination must be the accumulator.

Instruction Format	Opcode (Hex)	Bytes	Cycles	Flags	
COM dst				Z	С
COM A	2D	1	4	Δ	Δ

Note:

 Δ : Z is set if the result is zero. Cleared otherwise. C will contain the value of the MSB before the operation.

Example: If the accumulator contains the binary value 10111001 then the instruction

COM A

will cause the accumulator to be changed to 01000110 and the carry flag to be set (since the original MSB was 1).

Addressing Modes: Inherent



CP	Compare	CP
Mnemonic:	CP	
Function:	Compare	
Description:	This instruction compares the source byte (subtracted from) with the des byte, which must be the accumulator. The carry and zero flags record the this comparison.	tination result of
Operation:	dst - src	

The destination must be the accumulator, but it will not be changed.

Instruction Format	Opende (Hey)	Butee	Civalaa	Flags	
CP dst,src	Opcode (nex)	Bytes	Cycles	Z	С
CP A,A	3F FF	2	4	Δ	Δ
CP A,X	3F 80	2	4	Δ	Δ
CP A,Y	3F 81	2	4	Δ	Δ
CP A,V	3F 82	2	4	Δ	Δ
CP A,W	3F 83	2	4	Δ	Δ
CP A,(X)	27	1	4	Δ	Δ
CP A,(Y)	2F	1	4	Δ	Δ
CP A,rr	3F rr	2	4	Δ	Δ

Note:

57

rr. 1 Byte dataspace address

ST60	Δ : Z is set if the result is zero. Cleared otherwise.			
	C is set if $Acc \ge src$, cleared if $Acc < src$.			
ST62/63	Δ : Z is set if the result is zero. Cleared otherwise.			
	C is set if Acc < src, cleared if Acc \geq src.			
Example:	If the accumulator contains the value 11111000 and the register 34h contains th value 00011100 then the instruction,			
	CP A,34h			
	will clear the Zero flag Z and set the Carry flag C, indicating that Acc \geq sro ST60)			
Addressing Modes:	Source: Destination:	Direct, Indirect Accumulator		

CPI	Compare Immediate	CPI
Mnemonic:	CPI	
Function:	Compare Immediate	
Description:	This instruction compares the immediately addressed source from) with the destination byte, which must be the accumulato zero flags record the result of this comparison.	byte (subtracted r. The carry and
Operation:	dst - src	
	The source must be the immediately addressed data and the deather the accumulator, that will not be changed.	stination must be

Instruction Format	Oneede (Hex)	Bytes	Cycles	Flags	
CPI dst,src	Opcode (Hex)			Z	С
CPI A,nn	37 nn	2	4	Δ	Δ

nn. 1 Byte immediate data.

ST60	Δ : Z is set if the result is zero. Cleared otherwise.			
	C is set if /	Acc \geq src, cleared if Acc < src.		
ST62/63	Δ : Z is set if the result is zero. Cleared otherwise.			
	C is set if A	Acc < src, cleared if Acc \ge src.		
Example:	If the accumulator contains the value 11111000 then the instruction,			
	CPI A,00011100B			
	will clear th ST60).	he Zero flag Z and set the Carry flag C indicating that $Acc \ge src$ (on		
Addressing Modes:	Source:	Immediate		
	Destination:	Accumulator		

DEC

Decrement

DEC

DEC
Decrement
The destination register's contents are decremented by one.
dst ← dst - 1

Instruction Format	Oraca da (llavi)	Bytee	Qualas	Flags	
DEC dst	Opcode (nex)	Bytes	Cycles	Z	С
DEC A	FF FF	2	4	Δ	*
DEC X	1D	1	4	Δ	*
DEC Y	5D	1	4	Δ	*
DEC V	9D	1	4	Δ	*
DEC W	DD	1	4	Δ	*
DEC (X)	E7	1	4	Δ	*
DEC (Y)	EF	1	4	Δ	*
DEC rr	FF rr	2	4	Δ	*

Notes:

57

- rr. 1 Byte dataspace address
- *. C is unaffected
- Δ . Z is set if the result is zero. Cleared otherwise.

Example: If the X register contains the value 45h and the data space register 45h contains the value 16h then the instruction,

DEC (X)

will cause data space register 45h to contain the value 15h.

Addressing Modes: Short direct, Direct, Indirect.

INC

Increment

Mnemonic:	INC
Function:	Increment
Description:	The destination register's contents are incremented by one.
Operation:	dst ← dst + 1

Instruction Format	Oracida (Havi)	Butes	Cycles	Flags	
INC dst	Opcode (nex)	Byles		Z	С
INC A	7F FF	2	4	Δ	*
INC X	15	1	4	Δ	*
INC Y	55	1	4	Δ	*
INC V	95	1	4	Δ	*
INC W	D5	1	4	Δ	*
INC (X)	67	1	4	Δ	*
INC (Y)	6F	1	4	Δ	*
INC rr	7F rr	2	4	Δ	*

Notes:

- rr. 1 Byte dataspace address
- *. C is unaffected
- Δ . Z is set if the result is zero. Cleared otherwise.

Example: If the X register contains the value 45h and the data space register 45h contains the value 16h then the instruction INC (X)

will cause data space register 45h to contain the value 17h.

Addressing Modes: Short direct, Direct, Indirect.



JP	Jump	JP
Mnemonic:	JP	
Function:	Jump (Unconditional)	
Description:	The JP instruction replaces the PC value with a 12-bit value thus jump to another location in the program memory. The previous I not stacked.	causing a simple ^{>} C value is lost,
Operation:	PC 🗲 dst	

Instruction Format	Oneode (Hev)	Byteo Cycleo		Orecode (Hey) Bytes Cycles Flags		igs
JP dst	Opcode (Hex)	Bytes C	Cycles	Z	С	
JP abc	c1001 ab	2	4	*	*	

57

abc. the three half bytes of a 12-bit address.

- *. C,Z not affected
- **Example**: The instruction,

JP 5CDh

will cause the PC to be loaded with 5CDh and the program will continue from that location.

Addressing Modes: Extended

JRC	Jump Relative on Carry Flag	JRC
Mnemonic:	JRC	
Function:	Jump Relative on Carry Flag	
Description:	This instruction causes the carry (C) flag to be tested and if jump is performed within the program memory. This jump i +16 and is relative to the PC value. The displacement e is of the next instruction is executed.	this flag is set then a s in the range -15 to f five bits. If C=0 then
Operation:	lf C=1, PC ← PC + e	
	where e= 5-bit displacement	

Instruction Format	Opcode (Hex)	Bytes	Cycles	Flags	
Instruction Format				Z	С
JRC e	e110	1	2	*	*

- e. 5-bit displacement in the range -15 to +16
- *. C,Z not affected
- **Example**: If the carry flag is set then the instruction,

JRC \$+8

will cause a branch forward to PC+8. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16.

57

JRNC	Jump Relative on Non Carry Flag	JRNC	
Mnemonic:	JRNC		
Function:	Jump Relative on Non Carry Flag		
Description:	This instruction causes the carry (C) flag to be tested and if this flag is cleared to zero then a jump is performed within the program memory. This jump is in the range -15 to +16 and is relative to the PC value. The displacement is of five bits. If C=1 then the next instruction is executed.		
Operation:	lf C=0, PC ← PC + e		
	where e= 5-bit displacement		

Instruction Format	Opcode (Hex)	Bytes	Cycles	Flags	
				Z	С
JRNC e	e010	1	2	*	*

57

- e: 5-bit displacement in the range -15 to +16
- *: C,Z not affected
- **Example**: If the carry flag is cleared then the instruction,

JRNC \$-5

will cause a branch backward to PC-5. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16.

JRNZ	Jump Relative on Non Zero Flag	JRNZ
Mnemonic:	JRNZ	
Function:	Jump Relative on Non Zero Flag	
Description:	This instruction causes the zero (Z) flag to be tested and if zero then a jump is performed within the program memor range -15 to +16 and is relative to the PC value. The displa If Z=1 then the next instruction is executed.	this flag is cleared to y. This jump is in the acement is of five bits.
Operation :	If Z=0, PC ← PC + e	
	where e= 5-bit displacement	

Instruction Format	Oneodo (Hov)	Butes	Bytes Cycles	Flags		
	Opcode (nex)	Dytes		Z	С	
JRNZ e	e000	1	2	*	*	

- e. 5-bit displacement in the range -15 to +16.
- *. C,Z not affected

Example: If the zero flag is cleared then the instruction,

JRNZ \$-5

will cause a branch backward to PC-5. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16.

57

JRR	Jump Relative if Reset	JRR
Mnemonic:	JRR	
Function:	Jump Relative if RESET	
Description:	This instruction causes a specified bit in a given dataspace register to If this bit is reset (=0) then the PC value will be changed and a relative be performed within the program. The relative jump range is -126 to tested bit is not reset then the next instruction is executed.	b be tested. ve jump will +129. If the
Operation:	If bit=0, PC ← PC + ee	
	where ee= 8-bit displacement	

Instruction Format	Oneode (Hey)	Butes	Civalaa	Flags	
	Opcode (nex)	Byles Cycli	Cycles	Z	С
JRR b,rr,ee	b00011 rr ee	3	5	*	Δ

- b. 3-bit address
- rr. 1 Byte dataspace address
- ee. 8-bit displacement in the range -126 to +129
- *. Z is not affected
- Δ . The tested bit is shifted into carry.

Example: If bit 4 of dataspace register 70h is reset and the PC=110 then the instruction,

JRR 4, 70h, \$-20

will cause the PC to be changed to 90 (110-20) and the instruction starting at that address in the program memory to be the next instruction executed.

The user is advised to use labels for conditional jumps. The relative jump will be calculated by the assembler. The jump must be in the range -126 to +129.

Addressing Modes: Bit Test

JRS	Jump Relative if Set	JRS
Mnemonic:	JRS	
Function:	Jump Relative if set	
Description:	This instruction causes a specified bit in a given dataspace If this bit is set (=1) then the PC value will be changed and performed within the program. The relative jump range is tested bit is not set then the next instruction is executed.	register to be tested. a relative jump will be s -126 to +129. If the
Operation:	If bit=1, PC ← PC + ee	
	where ee= 8-bit displacement	

Instruction Format	Oneodo (Hox)	Butoo	Civalaa	Flags	
	Opcode (nex)	Byles Cycl	Cycles	Z	С
JRS b,rr,ee	b10011 rr ee	3	5	*	Δ

- b. 3-bit address
- rr. 1 Byte dataspace address
- ee. 8-bit displacement in the range -126 to +129
- *. Z is not affected
- Δ . The tested bit is shifted into carry.

Example: If bit 7 of dataspace register AFh is set and the PC=123 then the instruction,

JRS 7,AFh,\$+25

will cause the PC to be changed to 148 (123+25) and the instruction starting at that address in the program memory to be the next instruction executed.

The user is advised to use labels for conditional jumps. The relative jump will be calculated by the assembler. The jump must be in the range -126 to +129.

Addressing Modes: Bit Test



JRZ	Jump Relative on Zero Flag	JRZ
Mnemonic:	JRZ	
Function:	Jump Relative on Zero Flag	
Description:	This instruction causes the zero (Z) flag to be tested and if then a jump is performed within the program memory. This -15 to +16 and is relative to the PC value. The displacement then next instruction is executed.	this flag is set to one jump is in the range t is of five bits. If Z=0
Operation :	If Z=1, PC ← PC + e	
	where e= 5-bit displacement	

Instruction Format	Opende (Hex)	Bytec	Cycles	Flags	
	Opcode (Hex)	Dytes	Cycles	Z	С
JRZ e	e100	1	2	*	*

57

- e. 5-bit displacement in the range -15 to +16.
- *. C,Z not affected
- **Example**: If the zero flag is set then the instruction,

JRZ \$+8

will cause a branch forward to PC+8. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16.

LD	Load	LD
Mnemonic:	LD	
Function:	Load	
Description:	The contents of the source register are loaded into the dest source register remains unaltered and the previous conten register are lost.	ination register. The ts of the destination
Operation:	dst ← src	
	Either the source or the destination must be the accumulato	r.

Instruction Format	Oracada (Ilaw)	Durtes	Qualas	Fla	igs
LD dst,src	Opcode (nex)	Bytes	Cycles	Z	С
LD A,X	35	1	4	Δ	*
LD A,Y	75	1	4	Δ	*
LD A,V	B5	1	4	Δ	*
LD A,W	F5	1	4	Δ	*
LD X,A	3D	1	4	Δ	*
LD Y,A	7D	1	4	Δ	*
LD V,A	BD	1	4	Δ	*
LD W,A	FD	1	4	Δ	*
LD A,(X)	07	1	4	Δ	*
LD (X), A	87	1	4	Δ	*
LD A,(Y)	0F	1	4	Δ	*
LD (Y),A	8F	1	4	Δ	*
LD A,rr	1F rr	2	4	Δ	*
LD rr,A	9F rr	2	4	Δ	*

- rr. 1 Byte dataspace address
- *. C not affected
- Δ . Z is set if the result is zero. Cleared otherwise.

Example: If data space register 34h contains the value 45h then the instruction;

LD A,34h

will cause the accumulator to be loaded with the value 45h. Register 34h will keep the value 45h.

67/

Addressing Modes: Source: Direct, Short Direct, Indirect

Destination: Direct, Short Direct, Indirect

LDI

Load Immediate

LDI

Mnemonic:	LDI
Function:	Load Immediate
Description	The immediately addressed data (source) is loaded into the destination data space register.
Operation:	dst ← src
	The source is always an immediate data while the destination can be the accumulator, one of the X,Y,V,W registers or one of the available data space registers.

Instruction Format	Opcode (Hex) Bytes Cycles	Flags			
LDI dst,src		Byles	Cycles	Z	С
LDI A,nn	17 nn	2	4	Δ	*
LDI X,nn	0D 80 nn	3	4	*	*
LDI Y,nn	0D 81 nn	3	4	*	*
LDI V,nn	0D 82 nn	3	4	*	*
LDI W,nn	0D 83 nn	3	4	*	*
LDI rr,nn	0D rr nn	3	4	*	*

Notes:

- rr. 1 Byte dataspace address
- nn. 1 Byte immediate value
- *. Z, C not affected
- Δ . Z is set if the result is zero. Cleared otherwise.
- **Example**: The instruction

LDI 34h, 45h

will cause the value 45h to be loaded into data register at location 34h.

Addressing Modes: Source: Immediate

Destination: Direct

NOP	No Operation	NOP
Mnemonic:	NOP	
Function:	No Operation	
Description:	No action is performed by this instruction. It is typically used for	r timing delay.
Operation:	No Operation	

In administry Format	Oracida (Illevi)	Durte e	Ovelas	Fla	ags
Instruction Format	Opcode (Hex)	Bytes	Cycles	Z	С
NOP	04	1	2	*	*

*. C,Z not affected



RES

Reset Bit



Mnemonic:	RES
Function:	Reset Bit
Description :	The RESET instruction is used to reset a specified bit in a given register in the dataspace.
Operation:	dst (n) $0, 0 \le n \le 7$

Instruction Format	Oneede (Hev)	Bytes Cycles	Flags		
RES bit,dst	Opcode (nex)		Cycles	Z	С
RES b,A	b01011 FF	2	4	*	*
RES b,rr	b01011 rr	2	4	*	*

Notes:

57

- b. 3-bit address
- rr. 1 Byte dataspace address
- *. C,Z not affected

Example: If register 23h of the dataspace contains 11111111 then the instruction,

RES 4,23h

will cause register 23h to hold 11101111.

Addressing Modes: Bit Direct

RET	Return from Subroutine	RET
Mnemonic:	RET	
Function:	Return From Subroutine	
Description:	This instruction is normally used at the end of a subrour previously executed procedure. The previously stacke (stacked during CALL) is popped back from the stack. executed is that addressed by the new contents of the PC. If t reached its highest level (no more PC stacked) before th program execution will be continued at the next instruction a	tine to return to the d program counter The next statement the stack had already the RET is executed, after the RET.
Operation:	PC 🗲 Stacked PC	

Instruction FormatOpcode (Hex)BytesCyclesFlagsRETCD12**

Note:

*. C,Z not affected

If the current PC value is 456h and the PC value at the top of the stack is 3DFh then the instruction,
RET
will cause the PC value 456h to be lost and the current PC value to be 3DFh.
Inherent

RETI	Return from Interrupt	RETI
Mnemonic:	RETI	
Function:	Return from Interrupt	
Description:	This instruction marks the end of the interrupt service routine an ST60/62/63 to the state it was in before the interrupt. It "pops" the to value from the stack into the current PC. This instruction also cause 62/63 to switch from the interrupt flags to the normal flags. The RE also applies to the end of NMI routine for ST62/63 devices; in instruction causes the switch from NMI flags to normal flags acknowledged inside a normal routine) or to standard interrupt flags acknowledged inside a standard interrupt service routine).	d returns the pp (last in) PC ses the ST60/ TI instruction this case the (if NMI was gs (if NMI was
	In addition the RETI instruction also clears the interrupt mask (also ST62/63) which was set when the interrupt occurred. If the stack reached its highest level (no more PC stacked) before the RETI program execution will be continued with the next instruction affections are structured to switch to normal flags and enable interrupts the starting routine. If no call was executed during the starting rout execution will continue with the instruction after the RETI (suppose is active).	NMI mask for c had already is executed, ter the RETI. Γ62/63), RETI at the end of tine, program ed no interrupt
Operation:	Actual Flags Normal Flags (1)	

PC 🗲 Stacked PC

IM 🗲 0

(1) Standard Interrupt flags if NMI was acknowledged inside a standard interrupt service (ST62/63 only).

Instruction Format	Instruction Format Oncode (Ilary) Britan Oralas	Fla	igs		
Instruction Format	Opcode (nex)	Byles	Cycles	Z	С
RETI	4D	1	2	Δ	Δ

Note:

 Δ C,Z normal flag will be used from now on.

Example: If the current PC value is 456h and the PC value at the top of the stack is 3DFh then the instruction

RETI

will cause the value 456h to be lost and the current PC value to be 3DFh. The ST6 will switch from interrupt flags to normal flags and the interrupt mask is cleared.

Addressing Modes: Inherent

RLC	Rotate Left Through Carry	RLC
Mnemonic:	RLC	
Function:	Rotate Left through Carry	
Description:	This instruction moves each bit in the accumulator one towards the MSBit. The MSBit (bit 7) is moved into the car 00000000000000000000000000000000000	place to the left (i.e. rry flag and the carry accumulator.
Operation:		
	dst(0)	
	C ← dst(7)	
	$dst(n+1) \leftarrow dst(n), 0 \le n \le 6$	
	This instruction can only be performed on the accumula	ator.

Instruction Format	Orecede (Hey) Dutes Ovelas	Oneede (Hex)	Civalaa	Fla	igs
instruction Format	Opcode (nex)	bytes	Cycles	Z	С
RLC A	AD	1	4	Δ	Δ

Example: If the accumulator contains the binary value 10001001 and the carry flag is set to 0 then the instruction,

RLC A

will cause the accumulator to have the binary value 00010010 and the carry flag to be set to 1.

Addressing Modes: Inherent



SET

Set Bit

SET

Mnemonic:	SET
Function:	Set Bit
Description:	The SET instruction is used to set a specified bit in a given register in the data space.
Operation:	dst (n)

Instruction Format	Orecede (Hey) Butes Oveles	on Format Oncode (Hex) Buten Cueles		Fla	igs
SET bit,dst	Opcode (nex)	Bytes Cyc	Cycles	Z	С
SET b,A	b11011 FF	2	4	*	*
SET b,rr	b11011 rr	2	4	*	*

Notes:

57

- b. 3-bit address
- rr. 1 Byte dataspace address
- *. C,Z not affected

Example: If register 23h of the dataspace contains 00000000 then the instruction,

SET 4,23h

will cause register 23h to hold 00010000.

Addressing Modes: Bit Direct

SLA	Shift Left Accumulator	SLA
Mnemonic:	SLA	
Function:	Shift Left Accumulator	
Description :	This instruction implements an addition of the accumulator to of the accumulator) causing an arithmetic left shift of the value	itself (i.e a doubling le in the register.
Operation :	ADD A,FFh	
	This instruction can only be performed on the accumulator.	

Instruction Connet	Oneede (Hev)	Opcode (Hex) Bytes Cycles	Cycles	Fla	igs
Instruction Format	Opcode (nex)		Z	С	
SLA A	5F FF	2	4	Δ	Δ

Δ: Z is set if the result is zero. Cleared otherwise.
 C will contain the value of the MSB before the operation.

Example:

If the accumulator contains the binary value 11001101 then the instruction,

SLA A

will cause the accumulator to have the binary value 10011010 and the carry flag to be set to 1.

Addressing Modes: Inherent



STOP	Stop Operation	STOP
Mnemonic:	STOP	
Function:	Stop operation	
Description:	This instruction is used for putting the ST60/62/63 into the power consumption is reduced to a minimum. All t oscillator are stopped (for some peripherals, A/D for individually turn-off the macrocell before entering t restart the processor an external interrupt or a reset is	b a stand-by mode in which the on-chip peripherals and example, it is necessary to the STOP instruction). To s needed.
Operation:	Stop Processor	

Instruction Format	Opende (Hex)	Bytec	Bytes Cycles		(Hey) Buten Cyclen		Fla	igs
instruction Format	Opcode (Hex)	Dytes	Cycles	Z	С			
STOP	6D	1	2	*	*			

57

*: C,Z not affected

Addressing Mode: Inherent

SUB

Subtraction

SUB

57

Mnemonic:	SUB
Function:	Subtraction
Description:	This instruction subtracts the source value from the destination value.
Operation:	dst ← dst-src
	The destination must be the accumulator.

Instruction Format	Opcode (Hex)	Oncodo (Hox) Buton Cuolos		Civalaa	Flags	
SUB dst,src	Opcode (nex)	Byles	Cycles	Fla Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ	С	
SUB A,A	DF FF	2	4	Δ	Δ	
SUB A,X	DF 80	2	4	Δ	Δ	
SUB A,Y	DF 81	2	4	Δ	Δ	
SUB A,V	DF 82	2	4	Δ	Δ	
SUB A,W	DF 83	2	4	Δ	Δ	
SUB A,(X)	C7	1	4	Δ	Δ	
SUB A,(Y)	CF	1	4	Δ	Δ	
SUB A,rr	DF rr	2	4	Δ	Δ	

Note:

rr. 1 Byte dataspace address

ST60	$\begin{array}{llllllllllllllllllllllllllllllllllll$	he result is zero. Cleared otherwise. LCc \geq src, cleared if Acc < src.		
ST62/63	∆: Z is set if thC is set if A	the result is zero. Cleared otherwise. LCC < src, cleared if Acc \geq src.		
Example:	If the Y register contains the value 23h, dataspace register 23h contai 53h and the accumulator contains the value 78h then the instruction			
	SUB A,(Y)			
	will cause the a cleared and the	accumulator to hold the value 25h (i.e. 78-53). The zero flag is a carry flag is set (on ST60), indicating that result is > 0 .		
Addressing Modes:	Source:	Indirect, Direct		
	Destination:	Accumulator		

С

Δ

Δ

SUBI	Subtraction Immediate	SUBI
Mnemonic:	SUBI	
Function:	Subtraction Immediate	
Description :	This instruction causes the immediately addressed source from the accumulator.	ce data to be subtracted
Operation:	dst ← dst - src	
	The destination must be the accumulator.	

Instruction Format	One ada (Ulav)	Durtes	Ovelaa	FI	ags
SUBI dst,src	Opcode (Hex)	Bytes	Cycles	Z	

D7 nn

SUBI A,nn

Note:

57

nn. 1 Byte of immedi	ate data			
ST60	Δ : Z is set if the result is zero. Cleared otherwise. C is set if Acc ≥ src, cleared if Acc < src.			
ST62/63	Δ : Z is set if the result is zero. Cleared otherwise. C is set if Acc < src, cleared if Acc ≥ src.			
Example:	If the accumulator contains the value 56h then the instruction,			
	SUBI A,25			
	will cause the accumulator to contain the value 31h. The zero flag is cleared at the carry flag is set (on ST60), indicating that the result is > 0 .			
Addressing Modes:	Source: Immediate			
	Destination: Accumulator			

2

WAIT	Wait Processor	WAIT
Mnemonic:	WAIT	
Function:	Wait Processor	
Description:	This instruction is used for putting the ST60/62/63 into the power consumption is reduced to a minimum stopped, but the oscillator and some on-chip periphe restart the processor an interrupt from an active on-chip external interrupt or reset is needed. For on-chip peri see ST60/62/63 data sheets.	a stand-by mode in which Instruction execution is erals continue to work. To p peripheral (e.g. timer), an pherals active during wait,
Operation:	Put ST6 in stand-by mode	

Instruction Format	Oneodo (Hox) Byteo Cycl	Civalaa	Fla	ags	
Instruction Format	Opcode (nex)	Byles	Cycles	Z	С
WAIT	ED	1	2	*	*

*. C,Z not affected

Addressing Modes: Inherent



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners © 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com