# ST6 FAMILY PROGRAMMING MANUAL 

Rev. 2.0
October 2004


|  |  |
| :--- | :--- |
| ST | ST6200/01/03/08/09/10/15/20/25 |
| 62x | ST6218/28 |
|  | ST6252/53/55/60/62/63/65 |


| Ceibo Emulator <br> Supporting <br> ST62xx: | EB-ST62 |
| :--- | :--- |
|  | http://ceibo.com/eng/products/ebst62.shtml |

## PROGRAMMING MANUAL

ST6 FAMILY

## INTRODUCTION

This manual deals with the description of the instruction set and addressing modes of ST6 microcontroller series. The manual is divided in two main sections. The first one includes, after a general family description, the addressing modes description. The second section includes the detailed description of ST6 instruction set. Each instruction is described in detail with the differences between each ST6 series.
Table 1. ST6 Series Core Characteristics

|  | ST6 Series |
| :--- | :---: |
| Stack Levels | 6 |
| Interrupt Vectors | 5 |
| NMI | YES |
| Flags Sets | 3 |
| Program ROM | $2 \mathrm{~K}+2 \mathrm{~K} * \mathrm{n}$ |
|  | 20 K Max |
| Data RAM | 64 byte*m |
| Data ROM | 64 byte pages in ROM |
| Carry Flag SUB <br> Instruction | Reset if A > Source |
| Carry Flag CP Instruction | Set if A < Source |

INTRODUCTION ..... 2
1 PROGRAMMING MODEL ..... 4
2 ADDRESSING MODES ..... 8
3 ST6 INSTRUCTION SET ..... 9
ADD ..... 14
ADDI ..... 15
AND ..... 16
ANDI ..... 17
CALL ..... 18
CLR ..... 19
COM ..... 20
CP ..... 21
CPI ..... 22
DEC ..... 23
INC ..... 24
JP ..... 25
JRC ..... 26
JRNC ..... 27
JRNZ ..... 28
JRR ..... 29
JRS ..... 30
JRZ ..... 31
LD ..... 32
LDI ..... 33
NOP ..... 34
RES ..... 35
RET ..... 36
RETI ..... 37
RLC ..... 38
SET ..... 39
SLA ..... 40
STOP ..... 41
SUB ..... 42
SUBI ..... 43
WAIT ..... 44

## 1 PROGRAMMING MODEL

It is useful at this stage to outline the programming model of the ST6 series, by which we mean the available memory spaces, their relation to one another, the interrupt philosophy and so on.
Memory Spaces. The ST6 devices have three different memory spaces: data, program and stack. All addressing modes are memory space specific so there is no need for the user to specify which space is being used as in more complex systems. The stack space, which is used automatically with subroutine and interrupt management for program counter storage, is not accessible to the user.

Figure 1. ST6 Family Programming Model


## PROGRAMMING MODEL (Cont'd)

Figure 2. ST6 Data Space Example

| b7 |  |  |
| :---: | :---: | :---: |
| NOT IMPLEMENTED |  | $\begin{aligned} & \text { 000h } \\ & \text { 03Fh } \end{aligned}$ |
| DATA ROM/EPROM WINDOW 64 BYTE |  | $\begin{aligned} & \text { 040h } \\ & 07 \mathrm{Fh} \end{aligned}$ |
| X REGISTER |  | 080h |
| Y REGISTER |  | 081h |
| V REGISTER |  | 082h |
| W REGISTER |  | 083h |
| DATA RAM 60 BYTES |  | 084h |
| PORT A DATA REGISTER - DRA |  | OCOh |
| PORT B DATA REGISTER - DRB |  | 0C1h |
| PORT C DATA REGISTER - DRC |  | 0C2h |
| RESERVED |  | 0C3h |
| PORT A DATA DIRECTION REGISTER - DDRA |  | 0C4h |
| PORT B DATA DIRECTION REGISTER - DDRB |  | 0C5h |
| PORT C DATA DIRECTION REGISTER - DDRC |  | 0C6h |
| RESERVED |  | 0C7h |
| INTERRUPT OPTION REGISTER - IOR |  | 0C8h |
| DATA ROM WINDOW REGISTER - DRWR |  | 0C9h |
| RESERVED |  | OCAh |
| PORT A OPTION REGISTER - ORA |  | occh |
| PORT B OPTION REGISTER -ORB |  | OCDh |
| PORT C OPTION REGISTER - ORC |  | OCEh |
| RESERVED |  | OCFh |
| A/D DATA REGISTER - ADR |  | ODOh |
| A/D CONTROL REGISTER - ADCR |  | 0D1h |
| TIMER PSC REGISTER - PSCR |  | OD2h |
| TIMER COUNTER REGISTER - TCR |  | 0D3h |
| TIMER STATUS CONTROL REGISTER - TSCR |  | 0D4h |
| RESERVED |  | 0D5h |
|  |  | 0D7h |
| WATCHDOG REGISTER - WDGR |  | 0D8h |
| RESERVED |  |  |
|  |  | OFEh |
| ACCUMULATOR |  | OFFh |

Figure 3. ST6 Program Memory Example


Data Memory Space. The following registers in the data space have fixed addresses which are hardware selected so as to decrease access times and reduce addressing requirements and hence program length. The Accumulator is an 8-bit register in location 0FFh. The X, Y, V \& W registers have the addresses 80h83h respectively. These are used for short direct addressing, reducing byte requirements in the program while the first two, X \& Y , can also be used as index registers in the indirect addressing mode. These registers are part of the data RAM space. In the ST6 for data space ROM a 6-bit (64 bytes addressing) window multiplexing in program ROM is available through a dedicated data ROM banking register.

## PROGRAMMING MODEL (Cont'd)

For data RAM and I/O expansion the lowest 64 bytes of data space (00h-03Fh) are paged through a data RAM banking register.
Self-check Interrupt Vector FF8h \& FF9h:jp (self-check interrupt routine)
A jump instruction to the reset and interrupt routines must be written into these locations.
ST6 Program Memory Space. The ST6 devices can directly address up to 4 K bytes (program counter is 12 bits wide). A greater ROM size is obtained by paging the lower 2 K of the program ROM through a dedicated banking register located in the data space. The higher 2 K of the program ROM can be seen as static and contains the reset, NMI and interrupt vectors at the following fixed locations:

| Reset Vector | FFEh \& FFFh:jp (reset routine) |
| :---: | :---: |
| NMI Interrupt Vector | FFCh \& FFDh:jp (NMI routine) |
| Non user Vector | FFAh \& FFBh |
| Non user Vector | FF8h \& FF9h |
| Interrupt \#1 Vector | FF6h \& FF7h jp (Int 1 routine) |
| Interrupt \#2 Vector | FF4h \& FF5h jp (Int 2 routine) |
| Interrupt \#3 Vector | FF2h \& FF3h jp (Int 3 routine) |
| Interrupt \#4 Vector | FF0h \& FF1h jp (Int 4 routine) |

Program Counter \& Stack Area. The program counter is a 12-bit counter register since it has to cover a direct addressing of 4 K byte program memory space. When an interrupt or a subroutine occurs the current PC value is forward "pushed" into a deep LIFO stacking area. On the return from the routine the top (last in) PC value is "popped" out and becomes the current PC value. The ST60/61 series offer a 4 -word deep stack for program counter storage during interrupt and sub-routines calls. In the ST6 series the stack is 6word deep.
Status Flags. Three pairs of status flags, each pair consisting of a Zero flag and a Carry flag, are available. In the ST6 an additional third set is available. One pair monitors the normal status while the second monitors the state during interrupts; the third flags set monitors the status during Non Maskable interrupt servicing. The switching from one set to another is automatic as the interrupt requests (or NMI request for ST6 only) are acknowledged and when the program returns after an interrupt service routine. After reset, the NMI set is active, until the first RETI instruction is executed.
ST6 Interrupt Description. The ST6 devices have 5 user interrupt vectors (plus one vector for testing purposes). Interrupt vector \#O is connected to the not maskable interrupt input of the core. Interrupts from \#1 to \#4 can be connected to different on-chip and external sources (see individual datasheets for detailed information). All interrupts can be globally disabled through the interrupt option register. After the reset ST6 devices are in NMI mode, so no other interrupts can be accepted and the NMI flags set is in use, until the RETI instruction is performed. If an interrupt is detected, a special cycle is executed. During this cycle, the program counter is loaded with the related interrupt vector address. NMI can interrupt other interrupt routines at any time while normal interrupt can't interrupt each other. If more than one interrupt is awaiting service, they will be accepted according to their priority. Interrupt \#1 has the highest priority while interrupt \#4 the lowest. This priority relationship is fixed.

Figure 4. ST6 Stack Area


## 2 ADDRESSING MODES

The ST6 core offers nine addressing modes, which are described in the following paragraphs. Three different address spaces are available: Program space, Data space, and Stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains the Accumulator, the $\mathrm{X}, \mathrm{Y}, \mathrm{V}$ and W registers, peripheral and Input/Output registers, the RAM Iocations and Data ROM locations (for storage of tables and constants). Stack space contains six 12-bit RAM cells used to stack the return addresses for subroutines and interrupts.

Immediate. In the immediate addressing mode, the operand of the instruction follows the opcode location. As the operand is a ROM byte, the immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).
Direct. In the direct addressing mode, the address of the byte which is processed by the instruction is stored in the location which follows the opcode. Direct addressing allows the user to directly address the 256 bytes in Data Space memory with a single two-byte instruction.

Short Direct. The core can address the four RAM registers X,Y,V,W (locations 80h, 81h, 82h, 83h) in the short-direct addressing mode. In this case, the instruction is only one byte and the selection of the location to be processed is contained in the opcode. Short direct addressing is a subset of the direct addressing mode. (Note that 80h and 81h are also indirect registers).

Extended. In the extended addressing mode, the 12-bit address needed to define the instruction is obtained by concatenating the four less significant bits of the opcode with the byte following the opcode. The instructions (JP, CALL) which use the extended addressing mode are able to branch to any address of the 4K bytes Program space.

An extended addressing mode instruction is 2-bytes long.
Program Counter Relative. The relative addressing mode is only used in conditional branch instructions. The instruction is used to perform a test and, if the condition is true, a branch with a span of -15 to +16 locations around the address of the relative instruction. If the condition is not true, the instruction which follows the relative instruction is executed. The relative addressing mode instruction is one-byte long. The opcode is obtained by adding the three most significant bits which characterize the kind of the test, one bit which determines whether the branch is a forward (when it is 0 ) or backward (when it is 1 ) branch and the four less significant bits which give the span of the branch ( 0 Oh to Fh ) which must be added or subtracted to the address of the relative instruction to obtain the address of the branch.

Bit Direct. In the bit direct addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode points to the address of the byte in which the specified bit must be set or cleared. Thus, any bit in the 256 locations of Data space memory can be set or cleared.

Bit Test \& Branch. The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit test and branch instruction is three-byte long. The bit identification and the tested condition are included in the opcode byte. The address of the byte to be tested follows immediately the opcode in the Program space. The third byte is the jump displacement, which is in the range of -127 to +128 . This displacement can be determined using a label, which is converted by the assembler.
Indirect. In the indirect addressing mode, the byte processed by the register-indirect instruction is at the address pointed by the content of one of the indirect registers, X or $\mathrm{Y}(80 \mathrm{~h}, 81 \mathrm{~h})$. The indirect register is selected by the bit 4 of the opcode. A register indirect instruction is one byte long.

Inherent. In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

## 3 ST6 INSTRUCTION SET

The ST6 core offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be divided into six different types: load/store, arithmetic/logic, conditional branch, control instructions, jump/call, and bit manipulation. The following paragraphs describe the different types.
All the instructions belonging to a given type are presented in individual tables.
Load \& Store. These instructions use one, two or three bytes in relation with the addressing mode. One operand is the Accumulator for LOAD and the other operand is obtained from data memory using one of the addressing modes.

For Load Immediate one operand can be any of the 256 data space bytes while the other is always immediate data.
Table 2. Load \& Store Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| LD A, X | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, Y | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, V | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, W | Short Direct | 1 | 4 | $\Delta$ | * |
| LD X, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD Y, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD V, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD W, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, rr | Direct | 2 | 4 | $\Delta$ | * |
| LD rr, A | Direct | 2 | 4 | $\Delta$ | * |
| LD A, (X) | Indirect | 1 | 4 | $\Delta$ | * |
| LD A, (Y) | Indirect | 1 | 4 | $\Delta$ | * |
| LD (X), A | Indirect | 1 | 4 | $\Delta$ | * |
| LD (Y), A | Indirect | 1 | 4 | $\Delta$ | * |
| LDI A, \#N | Immediate | 2 | 4 | $\Delta$ | * |
| LDI rr, \#N | Immediate | 3 | 4 | * | * |

## Notes:

X,Y. Indirect Register Pointers, V \& W Short Direct Registers
\# . Immediate data (stored in ROM memory)
rr. Data space register
$\Delta$. Affected

* . Not Affected


## ST6 INSTRUCTION SET (Cont'd)

Arithmetic and Logic. These instructions are used to perform the arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while the other can be either a data space memory content or an immediate value in relation with the addressing mode. In CLR, DEC, INC instructions the operand can be any of the 256 data space addresses. In COM, RLC, SLA the operand is always the accumulator.
Table 3. Arithmetic \& Logic Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| ADD A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| ADDI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |
| AND A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| AND A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| AND A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| ANDI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |
| CLR A | Short Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| CLR r | Direct | 3 | 4 | * | * |
| COM A | Inherent | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| CPI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |
| DEC X | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC Y | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC V | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC W | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC A | Direct | 2 | 4 | $\Delta$ | * |
| DEC rr | Direct | 2 | 4 | $\Delta$ | * |
| DEC (X) | Indirect | 1 | 4 | $\Delta$ | * |
| DEC (Y) | Indirect | 1 | 4 | $\Delta$ | * |
| INC X | Short Direct | 1 | 4 | $\Delta$ | * |
| INC Y | Short Direct | 1 | 4 | $\Delta$ | * |
| INC V | Short Direct | 1 | 4 | $\Delta$ | * |
| INC W | Short Direct | 1 | 4 | $\Delta$ | * |
| INC A | Direct | 2 | 4 | $\Delta$ | * |
| INC rr | Direct | 2 | 4 | $\Delta$ | * |
| INC (X) | Indirect | 1 | 4 | $\Delta$ | * |
| INC (Y) | Indirect | 1 | 4 | $\Delta$ | * |
| RLC A | Inherent | 1 | 4 | $\Delta$ | $\Delta$ |
| SLA A | Inherent | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| SUBI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |

## Notes:

X,Y. Indirect Register Pointers, V \& W Short Direct Registers
\# . Immediate data (stored in ROM memory)
rr. Data space register
$\Delta$. Affected
*. Not Affected

## ST6 INSTRUCTION SET (Cont'd)

Conditional Branch. The branch instructions achieve a branch in the program when the selected condition is met.

Bit Manipulation Instructions. These instructions can handle any bit in data space memory. One group either sets or clears. The other group (see Conditional Branch) performs the bit test branch operations.

Control Instructions. The control instructions control the MCU operations during program execution.
Jump and Call. These two instructions are used to perform long (12-bit) jumps or subroutine calls inside the whole program space.
Table 4. Conditional Branch Instructions

| Instruction | Branch If | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| JRC e |  | 1 | 2 | $*$ | $*$ |
| JRNC e | $\mathrm{C}=0$ | 1 | 2 | $*$ | $*$ |
| JRZ e | $\mathrm{Z}=1$ | 1 | 2 | $*$ | $*$ |
| JRNZ e | $\mathrm{Z}=0$ | 3 | 2 | $*$ | $\Delta$ |
| JRR b, rr, ee | Bit $=0$ | 3 | 5 | $*$ | $\Delta$ |
| JRS b, rr, ee | Bit $=1$ |  |  |  |  |

Notes:
b. 3-bit address
e. 5 -bit signed displacement in the range -15 to $+16<$ F128M $>$
ee. 8 -bit signed displacement in the range -126 to +129
rr. Data space register
$\Delta$. Affected. The tested bit is shifted into carry
*. Not Affected

## Table 5. Bit Manipulation Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| SET b,rr | Bit Direct | 2 | 4 | $*$ | $*$ |
| RES b,rr | Bit Direct | 2 | 4 | $*$ | $*$ |

## Notes:

b. 3-bit address *. Not Affected
rr. Data space register

## Table 6. Control Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| NOP | Inherent | 1 | 2 | $*$ | $*$ |
| RET | Inherent | 1 | 2 | $*$ | $\Delta$ |
| RETI | Inherent | 1 | 2 | $*$ | $*$ |
| STOP (1) | Inherent | 1 | 2 | $*$ | $*$ |
| WAIT | Inherent | 1 | 2 | $*$ |  |

Notes:

1. This instruction is deactivated and a WAIT is automatically executed instead of a STOP if the watchdog function is selected.
$\Delta$. Affected
*. Not Affected

## Table 7. Jump \& Call Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| CALL abc | Extended | 2 | 4 | $*$ | $*$ |
| JP abc | Extended | 2 | 4 | $*$ | $*$ |

## Notes:

abc. 12-bit address

* Not Affected

Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

| LOW | $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ | $\underset{0010}{2}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ | $\begin{gathered} 6 \\ 0110 \end{gathered}$ | $\begin{gathered} 7 \\ 0111 \end{gathered}$ | LOW $\begin{array}{ll} \\ & \\ & \mathrm{HI}\end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ 0000 \end{gathered}$ | 2 JRNZ <br> 1 $e \mathrm{pcr}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \hline \end{array}$ | 2 JRNC  <br> 1 $e$  <br> 1 pcr  | $\begin{array}{\|cc\|} \hline 5 & \text { JRR } \\ 3 & \mathrm{b0}, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}$ | 2   <br>  JRZ  <br> 1  pcr | \# | $\left.\begin{array}{\|lll\|} \hline 2 & & \mathrm{JRC} \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array} \right\rvert\,$ | $\begin{array}{\|ccc} \hline 4 & & \text { LD } \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \end{array}$ | $\begin{gathered} 0 \\ 0000 \end{gathered}$ |
| $\begin{gathered} 1 \\ 0001 \end{gathered}$ | 2 JRNZ <br> 1 $e^{\text {pcr }}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \hline \end{array}$ | 2 JRNC  <br> 1 $e$  <br> 1 pcr  | $\begin{array}{\|cc} \hline 5 & \text { JRS } \\ 3 & \mathrm{b0}, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}$ | 2  JRZ <br> 1   <br> 1  pcr | 4  INC <br>  $x$  <br> 1  sd | $\left\|\begin{array}{lll} \hline 2 & & \mathrm{JRC} \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array}\right\|$ | $\begin{array}{\|cc\|} \hline 4 & \text { LDI } \\ & \mathrm{a}, \mathrm{nn} \\ 2 & \text { imm } \end{array}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ |
| $\stackrel{2}{0010}$ | 2 JRNZ <br> 1 pcr | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \hline \end{array}$ | 2  <br>  $\mathrm{e}^{\mathrm{JRNC}}$ <br> 1 pcr | $\begin{array}{\|ll\|} \hline 5 & \text { JRR } \\ 3 & \mathrm{~b} 4, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}$ | 2 JRZ  <br> 1  e | \# | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ | $\left.\begin{array}{\|ccc} \hline 4 & & C P \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \end{array} \right\rvert\,$ | $\underset{0010}{2}$ |
| $\begin{gathered} 3 \\ 0011 \end{gathered}$ | 2 JRNZ <br> 1 $e^{\text {pcr }}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ & \text { ext } \end{array}$ | 2 JRNC  <br> 1 $e$  <br> 1 pcr  | $\begin{array}{\|cc\|} \hline 5 & \mathrm{JRS} \\ 3 & \mathrm{~b} 4, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}$ | 2 $J R Z$ <br> $e$  <br> 1 pcr | $\begin{array}{ccc} \hline 4 & & \text { LD } \\ & \mathrm{a}, \mathrm{x} & \\ 1 & & \mathrm{sd} \end{array}$ | 2  JRC <br> 1   <br> 1  prc | $\begin{array}{\|cc} \hline 4 & \mathrm{CPI} \\ & \mathrm{a}, \mathrm{nn} \\ 2 & \text { imm } \end{array}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ |
| $\begin{gathered} 4 \\ 0100 \end{gathered}$ | 2 JRNZ | 4 CALL <br>  abc | $2 \mathrm{e}^{\text {JRNC }}$ | $5 \quad$ JRR $3 \quad$ bt $\mathrm{rr}, \mathrm{ee}$ bt | 2   <br> 1   <br>   JRZ | \# | 2 ( $\begin{array}{lll} & \text { JRC } \\ 1 & & \text { prc }\end{array}$ | $\begin{array}{\|lr\|} \hline 4 & \text { ADD } \\ & \mathrm{a},(\mathrm{x}) \\ 1 & \text { ind } \end{array}$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ |
| $\begin{gathered} 5 \\ 0101 \end{gathered}$ | 2 JRNZ <br> 1 $e^{\text {pcr }}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \hline \end{array}$ | 2 JRNC  <br> 1 $e$ pcr | $\begin{array}{\|ll} \hline 5 & \text { JRS } \\ 3 & \text { b2,rr,ee } \\ 3 & b t \end{array}$ | 2  JRZ <br> 1   <br>   pcr | 4  INC <br>  $y$  <br> 1  sd | 2  JRC <br>  e  <br> 1  prc | $\begin{array}{\|cc} \hline 4 & \text { ADDI } \\ & \mathrm{a}, \mathrm{nn} \\ 2 & \text { imm } \end{array}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ |
| $\begin{gathered} 6 \\ 0110 \end{gathered}$ | 2 JRNZ <br> 1 $e^{\text {pcr }}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ & \text { ext } \end{array}$ | 2 JRNC  <br> 1 $e$  <br> 1 pcr  | $\begin{array}{\|cc\|} \hline 5 & \text { JRR } \\ 3 & \mathrm{~b} 6, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}$ | 2   <br>  JRZ  <br> 1  pcr | \# | $\left.\begin{array}{\|lll\|} \hline 2 & & \mathrm{JRC} \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array} \right\rvert\,$ | 4  INC <br>  (x) ind <br> 1   | $\begin{gathered} 6 \\ 0110 \end{gathered}$ |
| $\begin{gathered} 7 \\ 0111 \end{gathered}$ | 2 JRNZ <br> 1 $e^{\text {pcr }}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \text { ext } \end{array}$ | 2 JRNC <br> 1 $e^{-1}$ <br> 1  <br> pcr  | $\begin{array}{\|cc} \hline 5 & \mathrm{JRS} \\ 3^{\mathrm{b}} \mathrm{~b}, \mathrm{rr}, \mathrm{ee} \\ \hline \end{array}$ | $\begin{array}{lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \mathrm{a}, \mathrm{y} & \\ 1 & & \mathrm{sd} \end{array}$ | $\left\|\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \text { prc } \end{array}\right\|$ | \# | $\begin{gathered} 7 \\ 0111 \end{gathered}$ |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | 2 JRNZ <br> 1 $e^{\text {pcr }}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ & \text { ext } \end{array}$ | 2 JRNC  <br> 1 $e$  <br> 1 pcr  | $\left\|\begin{array}{ll} \hline 5 & \text { JRR } \\ 3 & \mathrm{~b} 1, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}\right\|$ | 2   <br>  JRZ  <br> 1  pcr | \# | $\left.\begin{array}{\|lll} \hline 2 & & \mathrm{JRC} \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array} \right\rvert\,$ | $\begin{array}{\|lll\|} \hline 4 & & \text { LD } \\ & (x), a & \\ 1 & & \text { ind } \end{array}$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ |
| $\begin{gathered} 9 \\ 1001 \end{gathered}$ | $\begin{array}{\|lll} \hline 2 & \text { RNZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \hline \end{array}$ |  | $\begin{array}{\|ll\|} \hline 5 & \text { JRS } \\ 3 & \mathrm{~b} 1, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}$ | 2 JRZ  <br> 1  pcr | 4  INC <br> 1   <br> 1  sd | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ | \# | $\begin{gathered} 9 \\ 1001 \end{gathered}$ |
| $\underset{1010}{A}$ | 2 JRNZ <br> 1 $e^{\text {pcr }}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \hline \end{array}$ | 2 JRNC  <br> 1  pcr | $\left\|\begin{array}{ll} \hline 5 & \text { JRR } \\ 3 & \text { b5,rr,ee } \\ 3 & b t \end{array}\right\|$ | 2   <br>  JRZ  <br> 1  pcr | \# | $\left.\begin{array}{\|lll} \hline 2 & & \mathrm{JRC} \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array} \right\rvert\,$ | $\begin{array}{\|ccc} \hline 4 & \text { AND } \\ & \text { a, }(x) & \\ 1 & & \text { ind } \end{array}$ | $\underset{1010}{A}$ |
| $\begin{gathered} B \\ 1011 \end{gathered}$ | 2 er JRNZ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \text { ext } \end{array}$ | 2 JRNC <br> 1 $e^{\text {pcr }}$ | $\left.\begin{array}{\|cc\|} \hline 5 & \text { JRS } \\ 3 & \mathrm{~b} 5, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array} \right\rvert\,$ | $\begin{array}{\|lll} \hline 2 & & J R Z \\ & e & \\ 1 & & \mathrm{pcr} \end{array}$ | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \text { a,v } & \\ 1 & & s d \end{array}$ | $\left\|\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array}\right\|$ | $\begin{array}{\|cc\|} \hline 4 & \text { ANDI } \\ & \text { a,nn } \\ 2 & \text { imm } \end{array}$ | $\begin{gathered} B \\ 1011 \end{gathered}$ |
| $\underset{1100}{C}$ | $\begin{array}{ll} \hline 2 & \mathrm{JRNZ}^{\prime} \\ & \mathrm{e}^{2} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | $\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & e^{\prime} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 5 & \text { JRR } \\ 3 & \text { b3, rr,ee } \\ 3 & b t \end{array}$ | 2  JRZ <br> 1   <br> 1  pcr | \# | $\begin{array}{\|lll\|} \hline 2 & & \mathrm{JRC} \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|ccc} \hline 4 & \text { SUB } \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \end{array}$ | $\begin{gathered} \text { C } \\ 1100 \end{gathered}$ |
| $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ | 2 JRNZ <br> 1 pcr | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \hline \end{array}$ | 2 JRNC  <br> 1 $e^{2}$ pcr | $\begin{array}{\|cc} \hline 5 & \text { JRS } \\ 3 & \text { b3,rr,ee } \\ 3 \end{array}$ | 2  JRZ <br> 1  e <br> 1  pcr | 4  INC <br>  $w$  <br> 1  sd | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array}$ | $\left.\begin{array}{\|cc} \hline 4 & \text { SUBI } \\ & \mathrm{a}, \mathrm{nn} \\ 2 & \text { imm } \end{array} \right\rvert\,$ | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ |
| $\begin{gathered} E \\ 1110 \end{gathered}$ | 2 JRNZ <br> 1  <br> err  | $\begin{array}{ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1 $e$ pcr | $\left\|\begin{array}{cc} \hline 5 & \text { JRR } \\ 3 & \text { b7,rr,ee } \\ 3 & b t \end{array}\right\|$ | 2   <br>  JRZ  <br> 1   | \# | $\left\|\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \text { prc } \end{array}\right\|$ | $\begin{array}{\|lll} \hline 4 & & \text { DEC } \\ & \text { (x) } & \\ 1 & & \text { ind } \end{array}$ | $\underset{1110}{E}$ |
| $\underset{1111}{F}$ | 2 JRNZ <br> 1 $e \mathrm{pcr}$ | $\begin{array}{cc} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ & \text { ext } \end{array}$ | 2 JRNC  <br> 1 $e$  <br> 1  pcr | $\left.\begin{array}{\|cc\|} \hline 5 & \text { JRS } \\ 3 & \mathrm{~b} 7, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array} \right\rvert\,$ | 2  JRZ <br> 1   <br>   pcr | $\begin{array}{ccc} \hline 4 & & \text { LD } \\ & \mathrm{a}, \mathrm{w} & \\ 1 & & \mathrm{sd} \end{array}$ | $\left.\begin{array}{\|lll} \hline 2 & & \mathrm{JRC} \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array} \right\rvert\,$ | \# | $\underset{1111}{F}$ |

Abbreviations for Addressing Modes: Legend:

| dir | Direct |
| :--- | :--- |
| sd | Short Direct |
| imm | Immediate |
| inh | Inherent |
| ext | Extended |
| b.d | Bit Direct |
| bt | Bit Test |
| pcr | Program Counter Relative |
| ind | Indirect |

\# Indicates Illegal Instructions
e 5-Bit Displacement
b 3-Bit Address
byte dataspace address
12-bit address
ee 8 -bit Displacemen


Opcode Map Summary (Continued)

| LOW | $\begin{gathered} 8 \\ 1000 \end{gathered}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ | $\begin{gathered} \text { B } \\ 1011 \end{gathered}$ | $\underset{1100}{C}$ |  | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ |  | $\underset{1110}{E}$ |  | $\underset{1111}{F}$ | LOW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\begin{array}{lll} \hline 2 & \text { JRNZ } \\ & e^{\prime} & \mathrm{pcr} \end{array}$ | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC <br> 1  <br>   | $\begin{array}{\|lr} \hline 4 & \text { RES } \\ & \text { bo,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | $\begin{array}{lr} \hline 4 & \text { LDI } \\ & \mathrm{rr}, \mathrm{nn} \\ 3 & \mathrm{imm} \end{array}$ |  | $\begin{array}{ccc} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \mathrm{a},(\mathrm{y}) & \\ 1^{2} & & \text { ind } \end{array}$ | $\begin{gathered} 0 \\ 0000 \end{gathered}$ |
| $\begin{gathered} 1 \\ 0001 \end{gathered}$ | 2 $e^{\text {JRNZ }}$ <br> 1  <br> pcr  | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC <br> 1  <br>   <br>   | $\begin{array}{\|lr} \hline 4 & \text { SET } \\ & \text { bo,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | $\begin{array}{ll} \hline 4 & \text { DEC } \\ & \times \\ 1 & \\ \hline \end{array}$ |  | $\begin{array}{ccc} 2 & & \\ & \text { JRC } \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ |  | $\begin{array}{ll} \hline 4 & \text { LD } \\ & \text { a,rr } \\ 2 & \\ \hline \end{array}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ |
| $\stackrel{2}{0010}$ | $2 \mathrm{e}^{2} \mathrm{JRNZ}$ | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  $e^{2 c r}$ <br> 1  $p c r$ | $\begin{array}{\|lr} \hline 4 & \text { RES } \\ & \text { b4,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \mathrm{JRZ} \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ |  | $a^{\text {COM }}$ |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \end{array}$ |  | $\begin{array}{lll} \hline 4 & & C P \\ & \text { a,(y) } & \\ 1 & & \text { ind } \end{array}$ | $\stackrel{2}{0010}$ |
| $\begin{gathered} 3 \\ 0011 \end{gathered}$ | $2 \mathrm{e}^{2} \mathrm{JRNZ}$ | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  $e^{2}$ <br> 1  $p c r$ | $\begin{array}{\|lll} \hline 4 & \text { SET } \\ & \text { b4,rr } & \\ 2 & \text { b.d } \end{array}$ | 2 JRZ <br> $e$  <br> 1 pcr |  | $\begin{array}{ccc} \hline 4 & & \text { LD } \\ & \mathrm{x}, \mathrm{a} & \\ 1 & & \mathrm{sd} \end{array}$ |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \end{array}$ |  | $\begin{array}{lll} \hline 4 & & C P \\ & \text { a,rr } & \\ 2 & & \operatorname{dir} \end{array}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ |
| $\begin{gathered} 4 \\ 0100 \end{gathered}$ | $2 \mathrm{e}^{2} \mathrm{JRNZ}$ | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  $e^{2}$ <br> 1  $p r r$ | $\begin{array}{\|lll\|} \hline 4 & \text { RES } \\ & \text { b2,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ |  | 2 RETI <br> 1 inh |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \end{array}$ |  | $\begin{array}{ll} \hline 4 & \text { ADD } \\ & \mathrm{a},(\mathrm{y}) \\ 1_{1} & \\ \hline \end{array}$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ |
| $\begin{gathered} 5 \\ 0101 \end{gathered}$ | 2 JRNZ <br> 1 $\mathrm{e}^{\mathrm{J}}$ <br> pcr  | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC  <br>  e  <br> 1  pcr | $\begin{array}{\|lll\|} \hline 4 & \text { SET } \\ & \text { b2,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { DEC } \\ & y & \\ 1 & & \mathrm{sd} \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 2 & & \\ & \text { JRC } \\ 1 & & \\ \hline \end{array}$ |  | $\begin{array}{ll} 4 & \\ \hline & \text { ADD } \\ & \text { a,rr } \\ 2 & \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ |
| $\begin{gathered} 6 \\ 0110 \end{gathered}$ | 2 $e^{\text {JRNZ }}$ <br> 1  <br> pcr  | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC <br> 1  <br>   <br>   | $\begin{array}{\|lll\|} \hline 4 & \text { RES } \\ & \text { b6,rr } & \\ 2 & & \text { b.d } \\ \hline \end{array}$ | 2 JRZ  <br> 1 $e$ pcr |  | 2 STOP <br> 1 inh |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ |  | 4 INC <br> (y) ind <br> ind | $\begin{gathered} 6 \\ 0110 \end{gathered}$ |
| $\stackrel{7}{0111}$ | $\begin{array}{ll} \hline 2 & \text { JRNZ } \\ & e^{\text {JRN }} \end{array}$ | $\left.\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array} \right\rvert\,$ | 2 JRNC  <br>  e  <br> 1  $p c r$ | $\begin{array}{\|lrl} \hline 4 & \text { SET } \\ & \text { b6,rr } & \\ 2 & & \text { b.d } \end{array}$ | $\left\lvert\, \begin{array}{lll} 2 & & J R Z \\ & e & \\ 1 & & \mathrm{pcr} \end{array}\right.$ |  | $\begin{array}{ccc} \hline 4 & & \text { LD } \\ & \mathrm{y}, \mathrm{a} & \\ 1 & & \mathrm{sd} \end{array}$ |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \end{array}$ |  | $\begin{array}{lrr} \hline 4 & & \text { INC } \\ & \text { rr } & \\ 2 & & \text { dir } \end{array}$ | $\begin{gathered} 7 \\ 0111 \end{gathered}$ |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | 2 $e^{\text {JRNZ }}$ <br> 1 pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  $e^{2}$ <br> 1  $p c r$ | $\begin{array}{\|lll\|} \hline 4 & \text { RES } \\ & \text { b1,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ |  | \# |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \text { (y), } & \\ 1 & & \text { ind } \end{array}$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ |
| $\begin{gathered} 9 \\ 1001 \end{gathered}$ | 2 RNZ <br> 1 $\mathrm{e}^{\mathrm{e}}$ <br> 1 pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  $e^{2}$ <br> 1  $p r r$ | $\begin{array}{\|lll\|} \hline 4 & \text { SET } \\ & \text { b1,rr } & \\ 2 & & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \mathrm{JRZ} \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | $\begin{array}{ll} 4 & \mathrm{DEC} \\ & \mathrm{v} \\ 1 & \\ \hline \end{array}$ |  | $\begin{array}{lll} 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ |  | $\begin{array}{ccc} \hline 4 & & \text { LD } \\ & \text { rr,a } & \\ 2 & & \operatorname{dir} \end{array}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ |
| $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ | 2  <br>  $\mathrm{e}^{\mathrm{JRNZ}}$ <br> 1 pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br>  e  <br> 1  pcr | $\begin{array}{\|lll} \hline 4 & \text { RES } \\ & \text { b5,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | 1 | $\begin{array}{lll} \hline 4 & & \mathrm{RCL} \\ & \text { a } & \\ 1 & & \text { inh } \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \end{array}$ |  | $\begin{array}{ll} 4 & \text { AND } \\ & \text { a,(y) } \\ 1 & \\ 1 & \text { ind } \end{array}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ |
| $\begin{gathered} B \\ 1011 \end{gathered}$ | 2 JRNZ <br> 1 pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  $e^{2}$ <br>    | $\begin{array}{\|lll\|} \hline 4 & \text { SET } \\ & \text { b5,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | $\begin{array}{ccc} \hline 4 & & \text { LD } \\ & \mathrm{v}, \mathrm{a} & \\ 1 & & \mathrm{sd} \end{array}$ |  | 2 JRC <br> 1 prc |  | $\begin{array}{lr} 4 & \\ \hline & \text { AND } \\ & \text { a,rr } \\ 2 & \\ \hline \end{array}$ | $\begin{gathered} B \\ 1011 \end{gathered}$ |
| $\underset{1100}{C}$ | $\begin{array}{lll} \hline 2 & \text { JRNZ } \\ & e^{\prime} & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 4 & & J P \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | $\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & e^{\prime} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|lrl\|} \hline 4 & \text { RES } \\ & \text { b3,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | RET inh |  | $\begin{array}{ccc} \hline 2 & & \\ & \text { JRC } \\ 1 & & \\ \hline \end{array}$ |  | $\begin{array}{lr} \hline 4 & \text { SUB } \\ & \mathrm{a},(\mathrm{y}) \\ 1 & \\ 1 & \text { ind } \end{array}$ | $\underset{1100}{C}$ |
| $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ | 2 JRNZ <br> 1 pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1   <br> 1  $p c r$ | $\begin{array}{\|lll} \hline 4 & \text { SET } \\ & \text { b3,rr } & \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ | 1 | $\begin{array}{cc}  & \\ \hline & \\ \text { wEC } & \\ & \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 2 & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \end{array}$ |  | $\begin{array}{cc} 4 & \text { SUB } \\ & \text { a,rr } \\ 2 & \\ 2 \end{array}$ | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ |
| $\underset{1110}{E}$ | 2 JRNZ <br> 1 pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  $e^{2}$ <br> 1  $p c r$ | $\begin{array}{\|lrl} \hline 4 & \text { RES } \\ & \text { b7,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ |  | WAIT inh |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \end{array}$ |  | $\begin{array}{lrr} 4 & \text { DEC } \\ & (y) & \\ 1 & & \text { ind } \end{array}$ | $\underset{1110}{E}$ |
| $\stackrel{F}{F}$ | 2 $e^{\text {JRNZ }}$ <br> 1 pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1 $e$  <br> 1  $p c r$ | $\begin{array}{\|lrr\|} \hline 4 & \text { SET } \\ & \text { b7,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ | 4 | $\begin{array}{lll} 4 & & \text { LD } \\ & \mathrm{w}, \mathrm{a} & \\ 1 & & \mathrm{sd} \end{array}$ |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \end{array}$ |  | $\begin{array}{lrr} \hline 4 & & \text { DEC } \\ & \text { rr } & \\ 2 & & \operatorname{dir} \end{array}$ | $\underset{1111}{F}$ |

Abbreviations for Addressing Modes: Legend:

| dir | Direct |
| :--- | :--- |
| sd | Short Direct |
| imm | Immediate |
| inh | Inherent |
| ext | Extended |
| b.d | Bit Direct |
| bt | Bit Test |
| pcr | Program Counter Relative |
| ind | Indirect |



## ADD

Addition
ADD

Mnemonic: ADD
Function:
Description:

Operation:

Addition
The contents of the source byte is added to the accumulator leaving the result in the accumulator. The source register remains unaltered.
dst $\leftarrow$ dst + src
The destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADD dst,src |  |  |  | Z | C |
| ADD A,A | 5F FF | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A, X | 5F 80 | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A, Y | 5F 81 | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A,V | 5F 82 | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A,W | 5F 83 | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A,(X) | 47 | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A,(Y) | 4F | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A,rr | 5F rr | 2 | 4 | $\Delta$ | $\Delta$ |

## Notes:

rr. 1 Byte dataspace address.
$\Delta: \quad \mathrm{Z}$ is set if the result is zero. Cleared otherwise.
C is cleared before the operation and than set if there is an overflow from the 8 -bit result.
Example: If data space register 22 h contains the value 33 h and the accumulator holds the value 20h then the instruction,

ADD A,22h
will cause the accumulator to hold 53 (i.e. $33+20$ ).
Addressing Modes: Source: Direct, Indirect
Destination: Accumulator

Addition Immediate

## Mnemonic: ADDI

Function:
Description:

Operation:

Addition Immediate
The immediately addressed data (source) is added to the accumulator leaving the result in the accumulator.
dst $\Leftarrow$ dst + src
The destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| ADDI A,nn | 57 nn | 2 | 4 | $\Delta$ | $\Delta$ |

## Notes:

nn. 1 Byte immediate data
$\Delta$ : $\quad \mathrm{Z}$ is set if result is zero. Cleared otherwise
C is cleared before the operation and than set if there is an overflow from the 8-bit result
Example: If the accumulator holds the value 20h then the instruction,
ADDI A,22h
will cause the accumulator to hold 42h (i.e. 22+20).
Addressing Modes: Source: Immediate
Destination: Accumulator

## AND

Mnemonic:
Function:
Description:

Operation:

## Logical AND

AND

AND
Logical AND
This instruction logically ANDs the source register and the accumulator. The result is left in the destination register and the source is unaltered.
dst $\leftarrow \operatorname{src}$ AND dst
The destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| AND A,A | BF FF | 2 | 4 | $\Delta$ | $*$ |
| AND A,X | BF 80 | 2 | 4 | $\Delta$ | $*$ |
| AND A,Y | BF 81 | 2 | 4 | $\Delta$ | $*$ |
| AND A,V | BF 82 | 2 | 4 | $\Delta$ | $*$ |
| AND A,W | BF 83 | 2 | 4 | $\Delta$ | $*$ |
| AND A,(X) | A7 | 1 | 4 | $\Delta$ | $*$ |
| AND A,(Y) | AF | 1 | 4 | $\Delta$ | $*$ |
| AND A,rr | BF rr | 2 | 4 | $\Delta$ | $*$ |

## Notes:

rr. 1 Byte dataspace address
*. $\quad \mathrm{C}$ is unaffected
$\Delta$. $\quad \mathrm{Z}$ is set if the result is zero. Cleared otherwise.
Example: If data space register 54h contains the binary value 11110000 and the accumulator contains the binary value 11001100 then the instruction,

AND A,54h
will cause the accumulator to be altered to 11000000 .
Addressing Modes: Source: Direct, Indirect.
Destination: Accumulator

## ANDI

## Logical AND Immediate

ANDI
Mnemonic: ANDI
Function:
Description:

Operation:

Logical AND Immediate
This instruction logically ANDs the immediate data byte and the accumulator. The result is left in the accumulator.

The source is immediate data and the destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| ANDI A,nn | B7 nn | 2 | 4 | $\Delta$ | $*$ |

## Notes:

nn. 1 Byte immediate data
*. $\quad \mathrm{C}$ is unaffected
$\Delta$. $\quad \mathrm{Z}$ is set if the result is zero. Cleared otherwise.

Example: If the accumulator contains the binary value 00001111 then the instruction, ANDI A,33h
will cause the accumulator to hold the value 00000011.
Addressing Modes: Source: Immediate
Destination: Accumulator

## CALL

Mnemonic: CALL
Function:
Description:

Operation:

## CALL

Call Subroutine
The CALL instruction is used to call a subroutine. It "pushes" the current contents of the program counter (PC) onto the top of the stack. The specified destination address is then loaded into the PC and points to the first instruction of a procedure. At the end of the procedure a RETurn instruction can be used to return to the original program flow. RET pops the top of the stack back into the PC. Because the ST6 stack is 4 levels deep (ST60) and 6 levels deep (ST62,ST63), a maximum of four/six calls or interrupts may be nested. If more calls are nested, the latest stacked PC values will be lost. In this case returns will return to the PC values stacked first.

$$
\text { PC } \leftarrow \text { dst; Top of stack } \leftarrow \text { PC }
$$

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| CALL abc | c0001 ab | 2 | 4 | $*$ | $*$ |

## Notes:

abc. the three half bytes of a 12-bit address, the start location of the subroutine.
*. C,Z not affected
Example: If the current PC is 345 h then the instruction,
CALL 8DCh
The current PC 345h is pushed onto the top of the stack and the PC will be loaded with the value 8DCh. The next instruction to be executed will be the instruction at 8DCh, the first instruction of the called subroutine.

Addressing Modes: Extended

## CLR

## Clear

CLR
Mnemonic:
CLR
Function:
Description:
Clear

Operation:
The destination register is cleared to 00 h . dst $\leftarrow 0$

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR dst |  |  |  | C |  |
| CLR A | DF FF | 2 | 4 | $\Delta$ | $\Delta$ |
| CLR X | OD 80 00 | 3 | 4 | $*$ | $*$ |
| CLR Y | 0D 81 00 | 3 | 4 | $*$ | $*$ |
| CLR V | 0D 82 00 | 3 | 4 | $*$ | $*$ |
| CLR W | OD 83 00 | 3 | 4 | $*$ | $*$ |
| CLR rr | 0D rr 00 | 3 | 4 | $*$ | $*$ |

## Notes:

rr. 1 Byte dataspace address
a. $Z$ set, $\Delta$. C reset
*. C,Z unaffected
Example: If data space register 22h contains the value 33h, CLR 22h
will cause register 22h to hold 00h.
Addressing Modes: Direct

Mnemonic:
Function:
Description:

Operation:

COM
Complement
This instruction complements each bit of the accumulator; all bits which are set to 1 are cleared to 0 and vice-versa.
dst $\leftarrow$ NOT dst
The destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| COM A | $2 D$ | 1 | 4 | $\Delta$ | $\Delta$ |

## Note:

$\Delta$ : $\quad \mathrm{Z}$ is set if the result is zero. Cleared otherwise.
C will contain the value of the MSB before the operation.
Example: If the accumulator contains the binary value 10111001 then the instruction
COM A
will cause the accumulator to be changed to 01000110 and the carry flag to be set (since the original MSB was 1 ).
Addressing Modes: Inherent

Mnemonic: CP

Function:
Description:

Operation:

Compare
This instruction compares the source byte (subtracted from) with the destination byte, which must be the accumulator. The carry and zero flags record the result of this comparison.
dst - src
The destination must be the accumulator, but it will not be changed.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CP dst,src |  |  |  | C |  |
| CP A,A | 3F FF | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A,X | 3F 80 | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A,Y | 3F 81 | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A,V | 3F 82 | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A,W | 3F 83 | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A,(X) | 27 | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A,(Y) | $2 F$ | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A,rr | 3F rr | 2 | 4 | $\Delta$ | $\Delta$ |

## Note:

rr. 1 Byte dataspace address
ST60 $\Delta: Z$ is set if the result is zero. Cleared otherwise.
$C$ is set if Acc $\geq$ src, cleared if Acc $<$ src.

## ST62/63

$\Delta: Z$ is set if the result is zero. Cleared otherwise.
$C$ is set if Acc $<\mathrm{src}$, cleared if Acc $\geq$ src.
Example: If the accumulator contains the value 11111000 and the register 34h contains the value 00011100 then the instruction,

CP A,34h
will clear the Zero flag $Z$ and set the Carry flag $C$, indicating that $A c c \geq s r c$ (on ST60)

Addressing Modes: Source: Direct, Indirect
Destination: Accumulator

## CPI

Mnemonic:
Function:
Description:

## Operation: dst - src

The source must be the immediately addressed data and the destination must be the accumulator, that will not be changed.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CPI dst,src |  |  |  | C |  |
| CPI A,nn | 37 nn | 2 | 4 | $\Delta$ | $\Delta$ |

## Note:

nn. 1 Byte immediate data.

ST60

ST62/63

Example:
If the accumulator contains the value 11111000 then the instruction,
CPI A,00011100B
will clear the Zero flag $Z$ and set the Carry flag $C$ indicating that $A c c \geq \operatorname{src}$ (on ST60).

Addressing Modes: Source: Immediate
Destination: Accumulator

## DEC

Mnemonic:
Function:
Description:

## Operation:

DEC
Decrement
The destination register's contents are decremented by one.
dst $\leftarrow$ dst - 1

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| DEC dst | FF FF | 2 | 4 | $\Delta$ | $*$ |
| DEC A | 1D | 1 | 4 | $\Delta$ | $*$ |
| DEC X | 5D | 1 | 4 | $\Delta$ | $*$ |
| DEC Y | 9D | 1 | 4 | $\Delta$ | $*$ |
| DEC $V$ | DD | 1 | 4 | $\Delta$ | $*$ |
| DEC W | E7 | 1 | 4 | $\Delta$ | $*$ |
| DEC (X) | EF | 1 | 4 | $\Delta$ | $*$ |
| DEC (Y) | FF rr | 2 | 4 | $\Delta$ | $*$ |
| DEC rr |  |  |  | $*$ |  |

## Notes:

rr. 1 Byte dataspace address
*. $\quad \mathrm{C}$ is unaffected
$\Delta$. $\quad \mathrm{Z}$ is set if the result is zero. Cleared otherwise.
Example: If the X register contains the value 45h and the data space register 45h contains the value 16 h then the instruction,

DEC (X)
will cause data space register 45 h to contain the value 15 h .
Addressing Modes: Short direct, Direct, Indirect.

INC
Mnemonic:
INC
Function:
Description:

## Operation:

## Increment

INC Increment
The destination register's contents are incremented by one.
$\mathrm{dst} \leftarrow \mathrm{dst}+1$

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| INC A | 7F FF | 2 | 4 | $\Delta$ | $*$ |
| INC X | 15 | 1 | 4 | $\Delta$ | $*$ |
| INC Y | 55 | 1 | 4 | $\Delta$ | $*$ |
| INC V | 95 | 1 | 4 | $\Delta$ | $*$ |
| INC W | D5 | 1 | 4 | $\Delta$ | $*$ |
| INC (X) | 67 | 1 | 4 | $\Delta$ | $*$ |
| INC (Y) | $6 F$ | 1 | 4 | $\Delta$ | $*$ |
| INC rr | $7 F ~ r r$ | 2 | 4 | $\Delta$ | $*$ |

## Notes:

rr. 1 Byte dataspace address
*. $\quad \mathrm{C}$ is unaffected
$\Delta$. Z is set if the result is zero. Cleared otherwise.
Example: If the $X$ register contains the value 45h and the data space register 45h contains the value 16 h then the instruction
INC (X)
will cause data space register 45 h to contain the value 17 h .
Addressing Modes: Short direct, Direct, Indirect.

Mnemonic: JP
Function: Jump (Unconditional)
Description: The JP instruction replaces the PC value with a 12-bit value thus causing a simple jump to another location in the program memory. The previous PC value is lost, not stacked.

## Operation: $\quad$ PC $\leftarrow$ dst

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| JP abc | c1001 ab | 2 | 4 | $*$ | $*$ |

## Notes:

abc. the three half bytes of a 12-bit address.
*. C,Z not affected
Example:
The instruction, JP 5CDh
will cause the PC to be loaded with 5CDh and the program will continue from that location.

Addressing Modes: Extended

Mnemonic: JRC
Function: Jump Relative on Carry Flag
Description: This instruction causes the carry (C) flag to be tested and if this flag is set then a jump is performed within the program memory. This jump is in the range -15 to +16 and is relative to the PC value. The displacement $e$ is of five bits. If $\mathrm{C}=0$ then the next instruction is executed.

## Operation: <br> If $C=1, P C \leftarrow P C+e$

where $\mathrm{e}=5$-bit displacement

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| JRC e | e110 | 1 | 2 | $*$ | $*$ |

## Notes:

e. 5-bit displacement in the range -15 to +16
*. C,Z not affected
Example: If the carry flag is set then the instruction,
JRC \$+8
will cause a branch forward to PC+8. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16 .
Addressing Modes: Program Counter Relative

## JRNC

Mnemonic:
Function:
Description:

Operation:

JRNC
Jump Relative on Non Carry Flag
This instruction causes the carry (C) flag to be tested and if this flag is cleared to zero then a jump is performed within the program memory. This jump is in the range -15 to +16 and is relative to the PC value. The displacement is of five bits. If $\mathrm{C}=1$ then the next instruction is executed.

If $C=0, P C \leftarrow P C+e$
where $\mathrm{e}=5$-bit displacement

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| JRNC e | e010 | 1 | 2 | $*$ | $*$ |

## Notes:

e: $\quad 5$-bit displacement in the range -15 to +16
*: C,Z not affected
Example: If the carry flag is cleared then the instruction,
JRNC \$-5
will cause a branch backward to PC-5. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16 .

Addressing Modes: Program Counter Relative

## JRNZ

Mnemonic: JRNZ
Function:
Description:

Operation:

Jump Relative on Non Zero Flag

## JRNZ

Jump Relative on Non Zero Flag
This instruction causes the zero ( $Z$ ) flag to be tested and if this flag is cleared to zero then a jump is performed within the program memory. This jump is in the range -15 to +16 and is relative to the PC value. The displacement is of five bits. If $Z=1$ then the next instruction is executed.

If $Z=0, P C \leftarrow P C+e$
where $\mathrm{e}=5$-bit displacement

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| JRNZ e | e000 | 1 | 2 | $*$ | $*$ |

Notes:
e. 5 -bit displacement in the range -15 to +16 .
*. C,Z not affected
Example: If the zero flag is cleared then the instruction,
JRNZ \$-5
will cause a branch backward to PC-5. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16 .

Addressing Modes: Program Counter Relative

## JRR

Mnemonic: JRR
Function: Jump Relative if RESET
Description: This instruction causes a specified bit in a given dataspace register to be tested. If this bit is reset $(=0)$ then the PC value will be changed and a relative jump will be performed within the program. The relative jump range is -126 to +129 . If the tested bit is not reset then the next instruction is executed.
Operation: If bit=0, $P C \leftarrow P C+$ ee
where ee=8-bit displacement

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| JRR b,rr,ee | b00011 rr ee | 3 | 5 | $*$ | $\Delta$ |

## Notes:

b. 3-bit address
rr. 1 Byte dataspace address
ee. 8 -bit displacement in the range -126 to +129
*. $\quad \mathrm{Z}$ is not affected
$\Delta$. The tested bit is shifted into carry.
Example: If bit 4 of dataspace register 70 h is reset and the $\mathrm{PC=110}$ then the instruction, JRR 4, 70h, \$-20
will cause the PC to be changed to 90 (110-20) and the instruction starting at that address in the program memory to be the next instruction executed.
The user is advised to use labels for conditional jumps. The relative jump will be calculated by the assembler. The jump must be in the range -126 to +129 .
Addressing Modes: Bit Test

## JRS

Mnemonic: JRS
Function: Jump Relative if set
Description: This instruction causes a specified bit in a given dataspace register to be tested. If this bit is set (=1) then the PC value will be changed and a relative jump will be performed within the program. The relative jump range is -126 to +129 . If the tested bit is not set then the next instruction is executed.

Operation: $\quad$ If bit=1, $P C \leftarrow P C+$ ee
where ee= 8 -bit displacement

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| JRS b,rr,ee | b10011 rr ee | 3 | 5 | $*$ | $\Delta$ |

## Notes:

b. 3-bit address
rr. 1 Byte dataspace address
ee. 8-bit displacement in the range -126 to +129
*. $\quad \mathrm{Z}$ is not affected
$\Delta$. The tested bit is shifted into carry.
Example: If bit 7 of dataspace register AFh is set and the $\mathrm{PC}=123$ then the instruction, JRS 7,AFh,\$+25
will cause the PC to be changed to $148(123+25)$ and the instruction starting at that address in the program memory to be the next instruction executed.
The user is advised to use labels for conditional jumps. The relative jump will be calculated by the assembler. The jump must be in the range -126 to +129 .
Addressing Modes: Bit Test

## JRZ

Mnemonic: JRZ
Function:
Description:

Operation:

Jump Relative on Zero Flag
This instruction causes the zero (Z) flag to be tested and if this flag is set to one then a jump is performed within the program memory. This jump is in the range -15 to +16 and is relative to the PC value. The displacement is of five bits. If $\mathrm{Z}=0$ then next instruction is executed.

If $Z=1, P C \leftarrow P C+e$
where $e=5$-bit displacement

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| JRZ e | e100 | 1 | 2 | $*$ | $*$ |

## Notes:

e. 5 -bit displacement in the range -15 to +16 .
*. C,Z not affected
Example: If the zero flag is set then the instruction,
JRZ \$+8
will cause a branch forward to PC+8. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16 .

Addressing Modes: Program Counter Relative

LD
Mnemonic: LD
Function:
Description:

Operation:
Load

Load
LD

The contents of the source register are loaded into the destination register. The source register remains unaltered and the previous contents of the destination register are lost.
dst $\leftarrow$ src
Either the source or the destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD dst,src |  |  |  | C |  |
| LD A, X | 35 | 1 | 4 | $\Delta$ | $*$ |
| LD A,Y | 75 | 1 | 4 | $\Delta$ | $*$ |
| LD A,V | B5 | 1 | 4 | $\Delta$ | $*$ |
| LD A,W | F5 | 1 | 4 | $\Delta$ | $*$ |
| LD X,A | 3D | 1 | 4 | $\Delta$ | $*$ |
| LD Y,A | $7 D$ | 1 | 4 | $\Delta$ | $*$ |
| LD V,A | BD | 1 | 4 | $\Delta$ | $*$ |
| LD W,A | FD | 1 | 4 | $\Delta$ | $*$ |
| LD A,(X) | 07 | 1 | 4 | $\Delta$ | $*$ |
| LD (X), A | 87 | 1 | 4 | $\Delta$ | $*$ |
| LD A,(Y) | 0F | 1 | 4 | $\Delta$ | $*$ |
| LD (Y),A | 8F | 1 | 4 | $\Delta$ | $*$ |
| LD A,rr | F rr | 2 | 4 | $\Delta$ | $*$ |
| LD rr,A | 9F rr | 2 | 4 | $\Delta$ | $*$ |

## Notes:

rr. 1 Byte dataspace address
*. C not affected
$\Delta$. $\quad \mathrm{Z}$ is set if the result is zero. Cleared otherwise.
Example:
If data space register 34 h contains the value 45 h then the instruction;
LD A,34h
will cause the accumulator to be loaded with the value 45 h. Register 34 h will keep the value 45 h .
Addressing Modes: Source: Direct, Short Direct, Indirect
Destination: Direct, Short Direct, Indirect

Load Immediate
LDI
Mnemonic: LDI
Function:
Description:

## Operation:

Load Immediate
The immediately addressed data (source) is loaded into the destination data space register.

## dst $\leftarrow$ src

The source is always an immediate data while the destination can be the accumulator, one of the $\mathrm{X}, \mathrm{Y}, \mathrm{V}, \mathrm{W}$ registers or one of the available data space registers.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDI dst,src |  |  |  | C |  |
| LDI A,nn | 17 nn | 2 | 4 | $\Delta$ | $*$ |
| LDI X,nn | OD 80 nn | 3 | 4 | $*$ | $*$ |
| LDI Y,nn | OD 81 nn | 3 | 4 | $*$ | $*$ |
| LDI V,nn | 0D 82 nn | 3 | 4 | $*$ | $*$ |
| LDI W,nn | OD 83 nn | 3 | 4 | $*$ | $*$ |
| LDI rr,nn | 0D rrnn | 3 | 4 | $*$ | $*$ |

## Notes:

rr. 1 Byte dataspace address
nn. 1 Byte immediate value
*. Z, C not affected
$\Delta$. Z is set if the result is zero. Cleared otherwise.
Example: The instruction
LDI 34h, 45h
will cause the value 45 h to be loaded into data register at location 34 h .
Addressing Modes: Source: Immediate
Destination: Direct

Mnemonic: NOP
Function:
No Operation
Description:
No action is performed by this instruction. It is typically used for timing delay.

## Operation:

No Operation

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| NOP | 04 | 1 | 2 | $*$ | $*$ |

Note:
*. C,Z not affected
Addressing Modes: Program Counter Relative

## RES

Reset Bit
RES

## Mnemonic:

RES

Function:
Description:

Operation:

Reset Bit
The RESET instruction is used to reset a specified bit in a given register in the dataspace.
dst (n) $0,0 \leq n \leq 7$

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| RES b,A | b01011 FF | 2 | 4 | $*$ | $*$ |
| RES b,rr | b01011 rr | 2 | 4 | $*$ | $*$ |

## Notes:

b. 3-bit address
rr. 1 Byte dataspace address
*. C,Z not affected

## Example:

If register 23h of the dataspace contains 11111111 then the instruction,
RES 4,23h
will cause register 23h to hold 11101111.
Addressing Modes: Bit Direct

## RET

Return from Subroutine

## RET

Mnemonic:
RET
Function:
Description:
Return From Subroutine
This instruction is normally used at the end of a subroutine to return to the previously executed procedure. The previously stacked program counter (stacked during CALL) is popped back from the stack. The next statement executed is that addressed by the new contents of the PC. If the stack had already reached its highest level (no more PC stacked) before the RET is executed, program execution will be continued at the next instruction after the RET.
Operation: $\quad P C \leftarrow$ Stacked $P C$

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 2 | Z |
|  |  | C |  |  |

## Note:

*. C,Z not affected
Example: If the current PC value is 456h and the PC value at the top of the stack is 3DFh then the instruction,

RET
will cause the PC value 456h to be lost and the current PC value to be 3DFh.
Addressing Modes: Inherent

## RETI

Return from Interrupt
RETI
Mnemonic:
RETI
Function:
Description:

Operation:
Actual Flags Normal Flags (1)
$P C \leftarrow$ Stacked PC
$\mathrm{IM} \leftarrow 0$
(1) Standard Interrupt flags if NMI was acknowledged inside a standard interrupt service (ST62/63 only).

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| RETI | $4 D$ | 1 | 2 | $\Delta$ |  |

## Note:

$\Delta \quad$ C,Z normal flag will be used from now on.
Example: If the current PC value is 456 h and the PC value at the top of the stack is 3DFh then the instruction

RETI
will cause the value 456h to be lost and the current PC value to be 3DFh. The ST6 will switch from interrupt flags to normal flags and the interrupt mask is cleared.

Addressing Modes: Inherent

## RLC

Rotate Left Through Carry
Mnemonic:
Function:
Description:

## RLC

Rotate Left through Carry
This instruction moves each bit in the accumulator one place to the left (i.e. towards the MSBit. The MSBit (bit 7) is moved into the carry flag and the carry 00000000000000 flag is moved into the LSBit (bit0) of the accumulator.

## Operation:

$$
\begin{aligned}
& \operatorname{dst}(0) \leftarrow \mathrm{C} \\
& \mathrm{C} \leftarrow \operatorname{dst}(7) \\
& \operatorname{dst}(\mathrm{n}+1) \leftarrow \operatorname{dst}(\mathrm{n}), 0 \leq \mathrm{n} \leq 6
\end{aligned}
$$

This instruction can only be performed on the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| RLC A | AD | 1 | 4 | $\Delta$ | $\Delta$ |

## Note:

$\Delta: \quad \mathrm{Z}$ is set if the result is zero. Cleared otherwise.
C will contain the value of the MSB before the operation.
Example: If the accumulator contains the binary value 10001001 and the carry flag is set to 0 then the instruction,
RLC A
will cause the accumulator to have the binary value 00010010 and the carry flag to be set to 1 .
Addressing Modes: Inherent

## SET

Set Bit

Mnemonic:
Function:
Description:

Operation:

## SET

Set Bit
The SET instruction is used to set a specified bit in a given register in the data space.
dst ( n ) $\leftarrow 1,0 \leq \mathrm{n} \leq 7$

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| SET b,A | b11011 FF | 2 | 4 | $*$ | $*$ |
| SET b,rr | b11011 rr | 2 | 4 | $*$ | $*$ |

## Notes:

b. 3-bit address
rr. 1 Byte dataspace address
*. C,Z not affected

## Example:

If register 23 h of the dataspace contains 00000000 then the instruction,
SET 4,23h
will cause register 23h to hold 00010000.
Addressing Modes: Bit Direct

## SLA

Mnemonic:
Function:
Description:

## Operation:

Shift Left Accumulator
SLA

SLA
Shift Left Accumulator
This instruction implements an addition of the accumulator to itself (i.e a doubling of the accumulator) causing an arithmetic left shift of the value in the register.

ADD A,FFh
This instruction can only be performed on the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| SLA A | $5 F$ FF | 2 | 4 | $\Delta$ | $\Delta$ |

## Note:

$\Delta: \quad \mathrm{Z}$ is set if the result is zero. Cleared otherwise.
C will contain the value of the MSB before the operation.
Example: If the accumulator contains the binary value 11001101 then the instruction, SLA A
will cause the accumulator to have the binary value 10011010 and the carry flag to be set to 1 .

Addressing Modes: Inherent

## STOP

Stop Operation
STOP
Mnemonic:
Function:
Description:
STOP
Stop operation
This instruction is used for putting the ST60/62/63 into a stand-by mode in which
the power consumption is reduced to a minimum. All the on-chip peripherals and oscillator are stopped (for some peripherals, A/D for example, it is necessary to individually turn-off the macrocell before entering the STOP instruction). To restart the processor an external interrupt or a reset is needed.
Operation: Stop Processor

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| STOP | $6 D$ | 1 | 2 | $*$ | $*$ |

## Note:

*: C,Z not affected
Addressing Mode: Inherent

## SUB

Mnemonic:
Function:
Description:
Operation:

Subtraction
SUB

Subtraction
This instruction subtracts the source value from the destination value.
dst $\leftarrow$ dst-src
The destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUB dst,src |  |  |  | C |  |
| SUB A,A | DF FF | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A,X | DF 80 | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A,Y | DF 81 | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A,V | DF 82 | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A,W | DF 83 | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A,(X) | C7 | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A,(Y) | CF | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A,rr | DF rr | 2 | 4 | $\Delta$ | $\Delta$ |

## Note:

rr. 1 Byte dataspace address

| ST60 | $\Delta: \quad \mathrm{Z}$ is set if the result is zero. $C$ is set if Acc $\geq$ src, cleared |
| :---: | :---: |
| ST62/63 | $\Delta: \quad \mathrm{Z}$ is set if the result is zero. C is set if Acc < src, cleared |
| Example: | If the Y register contains the valu 53 h and the accumulator contai SUB A,(Y) <br> will cause the accumulator to cleared and the carry flag is set |
| Addressing Modes: | Source: Indirect,Direct <br> Destination: Accumulator |

## SUBI

Mnemonic:
Function:
Description:

Operation:

SUBI
Subtraction Immediate
This instruction causes the immediately addressed source data to be subtracted from the accumulator.
dst $\leftarrow$ dst - src
The destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| SUBI A,nn | D7 nn | 2 | 4 | $\Delta$ | $\Delta$ |

Note:
nn. 1 Byte of immediate data

| ST60 | $\Delta: Z$ is set if the result is zero. Cleared otherwise. C is set if Acc $\geq \mathrm{src}$, cleared if Acc < src. |
| :---: | :---: |
| ST62/63 | $\Delta: \mathrm{Z}$ is set if the result is zero. Cleared otherwise. $C$ is set if Acc $<\operatorname{src}$, cleared if Acc $\geq$ src. |
| Example: | If the accumulator contains the value 56 h then the instruction, |
|  | SUBI A,25 |
|  | will cause the accumulator to contain the value 31 h . The zero flag is cleared and the carry flag is set (on ST60), indicating that the result is $>0$. |

Addressing Modes: Source: Immediate
Destination: Accumulator

## WAIT

Mnemonic: WAIT

Function:
Description:

Operation: Put ST6 in stand-by mode

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 2 | Z |
| * | * |  |  |

## Note:

*. C,Z not affected
Addressing Modes: Inherent

## Notes

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners © 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

