
## Disk Control Products Specification Booklet





# Table of Contents

Am9580 Hard Disk Controller (HDC)

Am9581 Floppy/Hard Disk Data Separator

© 1984 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The company assumes no responsibility for the use of any circuits described herein.

901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

Printed in U.S.A.

## Am9580

Hard Disk Controller (HDC)

#### ADVANCED INFORMATION

#### DISTINCTIVE CHARACTERISTICS

- · Linked list command and data structure
- Controls up to 4 drives, any combination of hard or floppy disk drives
- ST506/412 and user defined disk interface options supported
- Two on-chip sector buffers are programmable for sector sizes of 128, 256, and 512 bytes
- Error checking algorithms supported include
  - CRC/CCITT
  - Single burst Reed-Solomon
  - Double burst Reed-Solomon
  - External ECC (Error Correcting Code)
- On-chip DMA capability supports 32-bit addressing in 8/16-bit systems

#### GENERAL DESCRIPTION

The Am9580 Hard Disk Controller (HDC) is a single chip solution to the problems encountered in designing Data Formatters and Disk System Controllers. Together with its companion part, the Am9581 Disk Data Separator (DDS), the Am9580 provides all the functions which until now have been found only on sophisticated board-level products.

The Am9580 has been designed with the necessary flexibility to cope with the differing requirements of today's broad marketplace while still retaining the advanced technology and innovative features that tomorrow's market will demand.

The Am9580 supports both Rigid and Flexible Disk Drives and their accompanying Data Formats. The Am9580 can control up to four drives, allowing any mix of Rigid and Flexible drives. As the characteristics of each drive are independently user-programmable, the system designer is provided with the flexibility needed to control any disk drive.

A sophisticated on-chip DMA Controller fetches the commands, writes status information, fetches data to be written on disk and writes data read from disk. The DMA operation is programmable to adjust the bus occupancy, data bus width (8-bit or 16-bit), and wait state insertion. Two sector buffers allow zero sector interleaving to access data on physically contiquous sectors, improving both file access


time and system throughput. The buffers are programmable for sector sizes of 128, 256, and 512 bytes.

The Am9580 insures data integrity by selecting one error detecting code (CRC-CCITT), or one of two error correcting codes (single and double burst Reed-Solomon). Additionally, the HDC provides handshake signals to control external ECC circuitry to implement any ECC algorithm.

The Am9580 provides signals which are necessary to control external Encode/Decode and Address Mark circuitry such as found on the Am9581. By partitioning the Disk Control System in this way, future developments in the field of Data Encoding can still take advantage of the HDC's advanced Data Formatting and Control capabilities.

The flexible, user programmable disk interface can be configured to control ST506 or standard Floppy Disk interfaces with only a few buffers required and can easily be adapted to other interface standards.


The Am9580 provides a comprehensive, high level command set for multi-sector disk I/O, marginal data recovery, diagnostics and error recovery. Commands may be linked together to be executed sequentially by the Am9580 without any host intervention. This linked list command structure also simplifies command insertion, deletion, or rearrangement.



This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

Order # 05308A

## **HDC Logic Symbol**



05308A-26

HDC Connection Diagram (not yet available)

## **FUNCTIONAL OVERVIEW**

#### HARDWARE ARCHITECTURE

The HDC supports two interfaces as shown in the block diagram in Figure 2; the system interface communicates with the host CPU and system memory, and the disk interface controls the data separator and the disk drives.

#### System Interface

The HDC is designed for easy interfacing to most 8-bit or 16-bit, multiplexed or demultiplexed, synchronous or asynchronous microprocessor buses. A strap pin programs the system interface for either byte (8-bit) or word (16-bit) mode. In Slave Mode, the host CPU can access the internal registers of the HDC. In Master Mode, the on-chip DMA controller controls the system bus.

#### **DMA Controller**

The on-chip DMA controller provides the HDC with the ability to execute complex disk I/O operations without intervention by the host CPU. The DMA controller scans the command chain stored in system memory, updates the Status Result Area when errors occur, and transfers the data between the internal sector buffers and system memory. Data may optionally be stored in noncontiguous memory to support linked-list data storage in word processing systems.

The DMA controller generates 32-bit linear addresses to access system memory of up to 4 GBytes directly. For multiple bus master systems, the DMA transfers can be throttled to dedicate only a certain share of the system bus bandwidth to the HDC. The Mode Register specifies the DMA burst length and dwell time. DMA bursts can be preempted by removing Bus Acknowledge (BACK). The HDC can insert a programmable number of software Wait States into DMA bus cycles. Additionally, hardware Wait States can be added via the  $\overline{\text{READY}}$  input. The HDC updates the upper address word (A $_{16}$  to A $_{31}$ ) when a carry out of the lower 16 bits indicates it is necessary.

#### **User Registers**

The Mode Register defines the operation of the DMA controller. The Status/Command Register controls the basic operation of the HDC itself. The Next Block Pointer (NBP) Register links to the first Input/Output Parameter Block (IOPB) of the command chain. The Status Result Pointer Register and the Status Result Length Register define the Status Result Area.

#### Main Sequencer

The main sequencer translates the high-level system commands into the control signals for the various independent functional sections of the HDC. The power of this 16-bit processor is used to ease the complex data manipulation burden of the system CPU.

#### **Drive Parameter RAMs**

The Drive Parameter RAMs store the specification parameters for individual drives that adapt the HDC to any combination of disk recording schemes. The contents can be altered

at any time with a single IOPB. Once loaded these parameters allow disk commands to be independent of the drive format. For example, the write command is the same whether it is for a single-density floppy disk drive or a Winchester hard disk drive.

#### **Error Checking**

The HDC features two powerful Reed-Solomon errorcorrecting codes, as well as the industry-standard errordetection code, CRC-CCITT. It also supports user-definable, external error-correction schemes. These, along with the programmable retry and and correction attempt policy, allow maximum control of data integrity.

#### Sector Buffers

The HDC transfers data to or from disk without adding time constraints on the system bus bandwidth. The two internal sector buffers can be filled or emptied at any speed without interfering with the data transfer between the sector buffers and the disk. The two internal sector buffers can be toggled for zero sector interleave disk data operations. While one sector buffer is filled with data from disk, the other buffer is emptied by the DMA controller. Physically contiguous sectors on a track can thus be read or written on the fly.

#### **Disk Control Interface**


The lines of the Disk Control Interface conform to the ST506 disk drive interface standard. Other drive interface standards can be supported with some external circuitry. The ST506 interface selects one of the four disk drives and one of up to 16 heads. Any combination of floppy disk and hard disk drives can be connected. The Drive Parameter Blocks specify the seek dwell, seek pulse width, and head settle timing.

The HDC can perform implied and overlapped seeks. When the implied seek option is selected, the HDC automatically causes the appropriate seeks when issuing a read or write command. If this option is disabled, then the HDC should be issued separate seek commands before executing read or write commands.


When the overlapped seek option is selected, drives can seek in parallel, thus minimizing the seek overhead in multiple disk drive systems. After the HDC has issued a seek command to one drive and while this drive performs the seek, the HDC scans subsequent IOPBs for commands requiring seeks on other drives. If the HDC finds such commands, it issues seek commands to these drives to make them seek in parallel. On receiving a "Seek Complete" from the first drive, the HDC resumes execution of the command chain.

#### **Disk Data Interface**

The Disk Data Interface controls the Address Mark handshake with the data separator, controls the optional external ECC logic, and handles the serial data input and output. Operating asynchronously to the other blocks of the device, the Disk Data Interface is driven by the Read/Reference Clock (RD/REF CLK) generated by the data separator. The Disk Data Interface converts the data stored in the sector







The IOPB chain in Figure 3 copies the data of a floppy disk to a hard disk, verifies the data, and, when the verification is successful, formats the floppy disk. First it reads the data from the floppy disk into a temporary buffer in system memory. The data-mapping option lets the system use any free memory space. The subsequent write command uses the same data map to transfer data to the hard disk. The verify command ensures that data was written correctly by performing a byte-by-byte comparison of the data on the hard disk with the data in the temporary buffer. Optionally, the chain execution may be stopped in the event of an error in the write or verify command. If there was no problem with the data transfer, the HDC will perform the restore and for-

mat commands. Optionally, the system can be informed that the disk copy has been completed and that the memory space allocated for the temporary buffer of the disk data is free to be reused.

The seek-lookahead mechanism of the HDC will move forward through the IOPB chain to see where it can overlap head seeks. In this example, the HDC will move the head on the hard disk into position for the write command while the read command is still executing. When the HDC starts executing the write command, it will look ahead in the chain and start executing the restore command on the floppy drive to move the head back to track zero. If possible, the HDC will do additional head positioning for commands further down the IOPB chain.

buffer into a serial bit stream for the disk or it de-serializes the incoming bit stream to be loaded into one of the sector buffers. Non-data information, such as the header, pads, gaps, preambles, and postambles, is conditioned according to the parameters stored in the Drive Parameter RAMs to meet the defined recording standard.

#### SOFTWARE ARCHITECTURE

#### **IOPB Command Structure**

The HDC features a high-level data and command structure. The basic unit of a command structure is the Input/ Output Parameter Block (IOPB). The host CPU creates IOPBs in system memory to pass control and status information to the HDC. The HDC fetches these IOPBs using its on-chip DMA controller. Each IOPB specifies one disk command and contains all parameters needed to execute it. To start execution of an IOPB, the host CPU loads the address of the first IOPB into the Next Block Pointer Register and issues the command "Start Chain" by programming the Status/Command Register. After the IOPB is executed the HDC reports the status information and waits for further instructions. The host CPU can examine the Status/ Command Register for information about the command termination. The CPU can also get status from the Status Result Block in memory if an error occurs.

Optionally, IOPBs may be connected in a linked-list format which the HDC can interpret sequentially. With this structure, a complex list of disk commands can be set up and executed by the HDC without CPU intervention. The CPU is then totally free from any processing for disk control. For example, the host CPU can set up a list of commands to copy an entire floppy disk to a hard disk, verify that the data was copied correctly, and, if so, reformat the floppy disk—all without host CPU intervention.

An IOPB command chain is basically a queue of jobs waiting for execution by the HDC. This offers a pre-defined and efficient structure for the operating system to handle its disk I/O. The ID field of the IOPB allows the operating system to link a particular disk command to the user process that made the disk request. The jobs can thus be placed in the HDC job queue and then forgotten by the operating system unless an error occurs. All the information required to retrace an error is provided by the HDC Status Result Block.

Since the HDC manages the disk job queue, it can look ahead in the queue to overlap some time-consuming operations. Head movement (seeking) can require a major portion of the disk access time. Since the HDC controls up to four drives, it can perform an IOPB operation on one drive while it is executing seeks for future IOPBs on the other drives. This can eliminate the seek-time overhead when those subsequent IOPBs are finally executed.

#### **Data Mapping**

Sector data to be transferred to or from the disk may be stored in noncontiguous system memory using the data mapping option. Definable portions of a disk file can be written to or read from separate areas of memory on a byte-bybyte basis. Word processing systems can employ this feature to save text arranged in a linked-list directly on disk and eliminate the time-consuming task of converting the linked-list into a linear list. The Data Map defines the linked-

list data structure. The Data Map option is processed by the HDC while the disk is in operation, so that data maps can be handled without affecting data transfer rate.

#### Status Result Blocks

When the HDC finds that an IOPB has caused an error, it writes a Status Result Block (SRB). Errors can be caused by invalid command codes, disk read and write errors, and seek or memory time-outs. Since the SRB contains the ID number for the IOPB which caused the error, the operating system can determine which disk I/O job caused the error and report this to the user. Depending upon the type of error and what policy has been selected, the HDC may continue with the IOPB chain automatically or wait for the host processor to tell it whether to start over or continue. The SRBs contain all the specific information required to find the exact location of the error and to make recovery as complete as possible.

#### Registers

When the IOPB command chain has been set up, the Next Block Pointer Register of the HDC should be set to point to the first IOPB in the chain. Writing a Start Chain command to the Status/Command Register causes the HDC to copy the first IOPB into its internal memory. It starts executing the IOPB after updating the Next Block Pointer to the next command in the IOPB chain. The Status/Command Register also reports HDC error and status codes (such as memory time-outs, IOPB option results, and other information related to the internal operation of the HDC).

The Status Result Pointer points to an area of memory reserved for Status Result Blocks (SRBs). The length of this memory block is defined by the Status Result Length Register, which specifies the number of SRBs. (Each SRB is 10 bytes.) The error-handling scheme of the operating system can manipulate this as needed to coordinate disk use.

The Mode Register controls the HDC's share of the system bus bandwidth to adapt the HDC to the system performance requirements.

### REGISTER DESCRIPTION

Four registers control the operation of the HDC. These registers can be accessed directly by the host CPU. The addresses are shown in Figure 4.

#### MODE REGISTER

Bit assignments of this 16-bit read/write register are shown in Figure 6. This register may be read or written at any time. A hardware or software reset initializes all bits in this register to zero. DMA Burst Length and DMA Dwell Time control the share of the system bus bandwidth allocated to the HDC. DMA Burst Length defines the maximum length of a DMA burst in bytes and DMA Dwell Time specifies the minimum time between DMA bursts that the HDC must stay off the system bus.

Wait Select (WS) defines the number of software Wait States that are inserted into bus transactions. The HDC inserts this number of Wait States and then waits until the READY line is activated (hardware Wait States). If no acknowledge is received within 2<sup>16</sup> clock periods, a time-out error is generated.


Figure 4. Register Addresses

cs	Аз	A <sub>2</sub>	A <sub>1</sub>	Register Accessed
L	L	L	L	Status/Command Register
L	L	L	Н	Mode Register
L	L	Н	L	Next Block Pointer (low word)
L	L	Н	н	Next Block Pointer (high word)
L	Н	L	L	Status Result Pointer (low word)
L	Н	L	н	Status Result Pointer (high word)
L	Н	Н	L	Status Result Length
L	Н	н	н	Reserved
Н	х	X	Х	No Register Accessed


Figure 5. Data Bus Assignment for Byte/Word Transfers

MODE	B/W	BHE	A <sub>0</sub>	AD (15 : 8)	AD (7:0)
	L	L	L	HIGH	LOW
Word Access	L	н	L	_	LOW
	L	L	н	HIGH	-
Puta Assess	н	Н	L	-	LOW
Byte Access	Н	Н	Н	_	HIGH





## Figure 7. Status/Command Register



The two seek bits control the seek mode. When the Implied Seek option is enabled, the HDC automatically positions the head to the desired track when executing disk commands. This means that explicit seek commands need not precede disk read and write commands. Overlapped seeks are seeks on multiple drives in parallel. In Restricted Mode, seek operations are controlled by external logic. Therefore STEP, DIRIN, and RTZ should not be connected. In Buffered Mode, seek operations and drive selection are handled externally. Therefore, all disk control lines should not be connected. In Buffered Mode the HDC controls only the data transfer (RDDAT, WRDAT, RD/REF CLK and WG), the data separator handshake and ECC operation (AMC, AMF, INDEX, FAM/ECC(1:0), and FAMD/ECCERR).

When the Lock-out bit is set, the HDC does not read or modify internal registers. It also keeps the DMA off the system bus. However, dependent on the time this bit is being set, it may execute further DMA bursts to finish the current sector transfer

The Interrupt Mask enables and disables the interrupts output pin.

#### STATUS/COMMAND REGISTER

The host CPU can access the Status/Command Register any time (Figure 7). The execution of some commands modify the content of this register. A hardware or software reset initializes all bits of the Status/Command Register to zero.

#### Command

When the command field is written by the host CPU, it causes the HDC to enter the programmed state. By reading this field, the host CPU can determine the state of the HDC.

Idle The HDC is not performing any action.
If CF (Controller Fault) is asserted, then

CFT (Controller Fault Type) gives the result of the last known action performed. Any command might be written to this command field while the HDC is

idle.

Reset The software reset is immediately executed. On completion of reset, the HDC goes to the idle state. Any access of a register while in the reset of the state.

of a register while in the reset state holds READY inactive until the reset is completed, causing the CPU to wait. A software reset is equivalent to a

hardware reset.

Resume Chain The HDC resumes execution of the

IOPB chain where it was interrupted due to a Status Result Area overflow. When receiving the Idle command, the HDC completes the current IOPB and

then enters the Idle state.

Start The IOPB chain pointed to by the Next Block Pointer is executed. When receiv-

ing the Idle command, the HDC completes the current IOPB and then

enters the Idle state.

#### **Controller Fault**

When this bit is set, the Controller Fault Type field is valid. The CF-bit is set by the HDC when entering the Idle state and reset when leaving the Idle state.

#### **Controller Fault Type**

The Controller Fault Type indicates the status of the HDC upon entering the Idle state. Whenever the Controller Fault Type is updated, the HDC issues an interrupt.

Normal Complete — Execution of the IOPB chain terminated without fault.

Null NBP — A Resume or Start Chain command was given with NBP zero.

SRA Overflow — The HDC filled the Status Result Area (SRA).

Wait Stop — An IOPB was completed with the

option Wait Stop set.
Forced Idle — An Idle command was given while

executing the Resume or Start Chain command.

Stop on Error — Non-recoverable disk error in conjunction with the SE-bit set caused the HDC to terminate chain execu-

tion.

Illegal IOPB — The HDC attempted to execute an

undefined IOPB.

SRB Error — A Status Result Block (SRB) was written when executing an IOPB with the Stop on SRB (SSRB) option set.

Data Time Out — Memory Time Out when transferring data.

IOPB Time Out — Memory Time Out when reading an

DM Time Out — Memory Time Out when reading the

Data Map.

SRB Time Out — Memory Time Out when writing a

Status Result Block.
Write Protected — WRPROT line was asserted when

executing a Disk Write command.

Reset — Hardware or software reset has been

Hardware or software reset has been executed.

#### **NEXT BLOCK POINTER**

The Next Block Pointer Register is a 32-bit register pointing to the IOPB currently being executed. The HDC updates it on IOPB completion.

#### STATUS RESULT POINTER

The 32-bit Status Result Pointer Register points to the system memory location where the next Status Result Block can be written. This pointer is updated after adding a new Status Result Block to the Status Result Area.

#### STATUS RESULT LENGTH

The 16-bit Status Result Length Register defines the size of the Status Result Area in terms of the number of Status Result Blocks. Therefore, the maximum size of the Status Result Area is 65536 Status Result Blocks. The Next Block Pointer, the Status Result Pointer, and the Status Result Length should only be updated while the HDC is in the Idle state.

#### COMMAND DESCRIPTION

All operations of the HDC result from commands. Commands are set up in system memory in IOPBs (I/O Parameter Blocks) (Figures 8 and 9). The HDC starts interpreting the command list after receiving the "Resume Chain" or "Start Chain" command from the host CPU (see Status/Command Register description). Errors and warnings on command execution are reported by adding Status Result Blocks (SRB) to the Status Result Area.

## NORMAL DISK I/O COMMANDS

The HDC supports three normal disk I/O commands: READ, WRITE, and VERIFY. The multi-sector operation is performed on DRIVE starting at the desired TRACK, HEAD and SECTOR. RECORD COUNT defines the number of sectors. The General Select Byte in the Drive Parameter Block specifies whether the track number or the head number is to be incremented on sector overflow. SOURCE/DESTINATION ADDRESS is the starting address of the data block in sys-. tem memory (DME Low) or the address of the first Data Map Entry (DME High). These commands verify the head position before attempting the data transfer and hence verify seeks implicitly. The Data Mark option allows the DATA MARK parameter to be used instead of F8H. On singledensity floppy disks, the Data Mark option also causes the search for a deleted data mark. (See Section "HDC/Data Separator Handshaking.")

#### READ

READ performs a multi-sector data transfer from disk to system memory.

## WRITE

WRITE performs a multi-sector data transfer from system memory to the disk.

#### **VERIFY**

VERIFY compares multi-sector data on disk with data stored in system memory. It reports any mismatches or data read errors by updating the Status Result Area.

#### **INITIALIZATION COMMANDS**

#### **FORMAT**

The HDC formats the number of tracks specified by TRACK COUNT starting at HEAD and TRACK. The head and track number are incremented according to the General Select Byte in the Drive Parameter Block. The sectors are numbered as per the order given in the sector map, which is sequentially loaded from system memory starting at MAP POINTER. The number of sectors per track is specified in the Drive Parameter Block of this DRIVE. The data field of each sector is filled with PATTERN.

#### RELOCATE TRACK

A relocation vector is written to all data fields of a bad track. The relocation vector consists of the new track number (ALTERNATE TRACK) and the new head number (ALTERNATE HEAD) (i.e., the track's relocated location). Also, the address mark is changed from FE $_{\rm H}$  to FD $_{\rm H}$  to mark that this track is relocated. Thus, when the HDC encounters three consecutive sectors with an FD $_{\rm H}$  data mark, it assumes the track has been relocated. This command is illegal for single-density floppy disk drives.

#### LOAD DRIVE PARAMETER BLOCK

This command loads the Drive Parameter Block (DPB) for the selected DRIVE into the internal Drive Parameter RAM (see "Drive Parameters").

#### DUMP DRIVE PARAMETER BLOCK

The Drive Parameter Block for the selected DRIVE is transferred from the internal Drive Parameter RAM to the DESTINATION ADDRESS.

#### MARGINAL DATA RECOVERY COMMANDS

#### READ PHYSICAL SECTOR

This command lets the user recover a marginal data field which is unrecoverable by normal disk error recovery procedures. First it seeks to the desired track. If TRACK VERIFY is selected, the HDC reads ID fields until three consecutive sector headers show the right track number. This verifies it is on the right track. Beginning with the next index mark, the HDC starts counting the PHYSICAL SECTOR number of IDs specified by "PHYSICAL SECTOR" to locate the desired sector. It reads the data field while disregarding the ID field. The user can thus possibly recover data where headers and/or data marks have been rendered unreadable. PHYSICAL SECTOR specifies the absolute location of the sector. No retries are performed.

#### READ ID

READ ID attempts to recover the header ID information of a marginal sector. If LOCATOR DUMP is selected, then the first valid ID read is transferred to the DESTINATION ADDRESS. If LOCATOR DUMP is not selected, then the ID of the absolute sector specified by PHYSICAL SECTOR is transferred to DESTINATION ADDRESS. If this command is successfully executed, it updates the HDC's track position.

#### LOAD BUFFER

The data pointed to by the SOURCE ADDRESS is transferred to the internal sector buffer. The number of bytes transferred is determined by the sector size for the selected DRIVE.

## DUMP BUFFER

The data in the internal sector buffer is transferred to system memory starting at DESTINATION ADDRESS. The number of bytes transferred is specified by the sector size for the selected DRIVE.

Figure 8. IOPB Structure

D <sub>C</sub>
OINTER (15 : 0)
DINTER (31 : 16)
ID
OPTIONS
BYTE 8
BYTE 10
BYTE 12
BYTE 14
BYTE 16
BYTE 18

(1) Not yet defined.

05308A-6

Figure 9. IOPB Parameters

				Options	 S									l	1		T			
Command	7	6	5	4	3	2	1	0	Byte 9	Byte 8	Byte 11	Byte 10	Byte 13	Byte 12	Byte 15	Byte 14	Byte 17	Byte 16	Byte 19	Byte 18
Read	w	SE	SSRB		DME	DM				Drive	Tra	nck	Head	Sector	Data Mark	Record Count		nation : 0)	Destir (31	
Write	w	SE	SSRB		DME	DM				Drive	Tra	ick	Head	Sector	Data Mark	Record Count		rce : 0)	Sou (31	rce : 16)
Verify	w	SE	SSRB		DME	DM				Drive	Tra	ack	Head	Sector	Data Mark	Record Count		rce : 0)	Sou (31	
Format	w	SE	SSRB						Pattern	Drive	Tra	ıck	Head		Track	Count	Map F (15	ointer : 0)	Map P (31	ointer : 16)
Relocate Track	w	SE	SSRB							Drive	Tra	ack	Head		Alter Tra		Alternate Head			
Load Drive Parameter Block	w	SE	SSRB							Drive								ırce : 0)	Sou (31	rce : 16)
Dump Drive Parameter Block	w	SE	SSRB							Drive								nation : 0)	Destir (31 :	nation : 16)
Read Physical Sector	w	SE	SSRB		τv					Drive	Tra	ick	Head	Physical Sector			Desti	nation : 0)	Destir (31	
Read ID	w	SE	SSRB		L					Drive	Tra	ıck	Head	Physical Sector				nation : 0)	Destir (31	
Load Buffer	w	SE	SSRB		DME					Drive								rce : 0)	Sou (31	rce : 16)
Dump Buffer	w	SE	SSRB		DME					Drive							Desti (15	nation : 0)	Destir (31	
Load Syndrome	w	SE	SSRB							Drive								rce : 0)	Sou (31	rce : 16)
Dump Syndrome	w	SE	SSRB							Drive								nation : 0)	Destir (31	nation : 16)
Correct Buffer	w	SE	SSRB		LD					Drive								nation : 0)	Destir (31	
Seek	w	SE	SSRB		ΤV					Drive	Tra	ick	Head							
Restore	w	SE	SSRB		TV					Drive										

#### LOAD SYNDROME

The Reed-Solomon check bytes are transferred from SOURCE ADDRESS to the internal Syndrome RAM. This command generates an error if the Drive Parameter Block of the selected DRIVE specifies CRC or external ECC error-checking.

#### DUMP SYNDROME

The Reed-Solomon check bytes are dumped to the DES-TINATION ADDRESS.

## CORRECT BUFFER

This command uses the contents of the Syndrome RAM to correct the data in the internal sector buffer. It generates an error if the Drive Parameter Block of the selected DRIVE specifies CRC or external ECC error-checking. If the LOCATOR DUMP option is selected, the HDC additionally writes the location and values of errors sequentially to DESTINATION ADDRESS. If the buffer address is greater than the sector size and the error pattern is non-zero, then the error is uncorrectable for that locator. If the error pattern and the buffer address both are zero, then no error was detected by that locator. If the error pattern is zero and the buffer address is greater than the sector size, then the error occurred in the check bytes.

#### **HEAD MOVEMENT COMMANDS**

#### SEEK

The HEAD of the selected DRIVE is moved to the desired TRACK. If TRACK VERIFY is selected, the HDC looks at the first encountered header to determine whether it is on the right track. If the track numbers mismatch, the HDC reports an error. Usually, this command is issued only if implied and overlapped seeks are disabled.

#### RESTORE

RESTORE moves the heads of the selected DRIVE to track 0. This command synchronizes the HDC and the drives or recovers seek errors. The HDC supports two restore options. It can restore drives by issuing step-out pulses until the drive reaches track 0 and asserts TRK0. Optionally, drives with built-in restore logic may be restored by a pulse on the RTZ (Return To Zero) line. If TRACK VERIFY is selected, the HDC will also scan the header IDs in order to verify that the restore was successful.

#### **OPTION BYTE**

One byte in each IOPB contains a set of options applicable to the particular command.

W --- WAIT

Ater execution of current IOPB, continue with next IOPB.

 Stop IOPB execution after terminating current IOPB.

SE - TOP ON ERROR

0 - Option disabled.

 Stop IOPB chain execution if current IOPB causes a Status Result block to be witten. SSRB - STOP ON STATUS RESULT BLOCK

0 — Option disabled.

 Stop IOPB chain execution if current IOPB causes a Status Result block to be written.

DME - DATA MAP ENABLE

0 - Data Mapping disabled.

 Data Mapping enabled. Source/ Destination Address links to first Data Map Entry.

DM - DATA MARK

0 - Data Mark disabled.

Data Mark enabled (see Normal Disk I/O Commands).

TV - TRACK VERIFY

0 - Track Verify disabled.

 Track Verify enappled (see Read Physical Sector and Seek).

L — LOCATOR DUMP

0 — Locator Dump disabled.

1 — Locator Dump enabled (see Read ID).

#### **DATA MAPPING OPTIONS**

The Data Mapping option lets the HDC process data stored in noncontiguous system memory. This option is available to five commands: Read, Write, Verify, Load Buffer, and Dump Buffer. It is enabled by setting the Data Map Enable bit (DME-bit) in the IOPB.

The last two words of the IOPB (Source/Destination Address) link to the first Data Map Entry (Figures 10 and 11). If this pointer is zero, then the Data Map does not exist and the HDC does not transfer data. Data Map Entries are linked together via the Data Map Pointer. The Data Map linked-list is terminated if the Data Map Pointer is set to zero. Each Data Map Entry defines a data buffer in system memory starting at the address defined by Data Source/Destination Address. The size of this buffer is defined by Byte Count. When Byte Count is set to zero, the HDC assumes a size of 2<sup>15</sup> bytes. When the Load Enable (LE-bit) is reset to zero, the HDC masks off a data block with the size specified by Byte Count (Figure 12).

#### STATUS RESULT BLOCK (SRB)

The host CPU reserves a Status Result Area defined by the 32-bit Status Result Pointer register and the 16-bit Status Result Length Register. Whenever the HDC terminates a command and an error occurred, it adds a Status Result Block (Figures 13 and 14) to the Status Result Area. A Status Result Block carries the same unique ID number of the IOPB where the error occurred.

## **Multi-record Command Terminated**

This SRB indicates that a Multi-record command has been terminated due to an error condition at the specified TRACK, HEAD, SECTOR, and RECORD COUNT.

#### No IDs Found On Track

A given Track was searched for an ID and none was found.






Figure 11. Data Map Entry Linked List



05308A-8

Figure 12. Data Mapping



05308A-9

Figure 13. Layout of Status Result Blocks

D <sub>15</sub>	Do
Byte 1	Byte 0
Byte 3	Byte 2
Byte 5	Byte 4
Byte 7	Byte 6
Byte 9	Byte 8

Figure 14. Status Result Blocks

Status Result Block	Byte 1	Byte 0	Byte 3	Byte 2	Byte 5	Byte 4	Byte 7	Byte 6	Byte 9	Byte 8
Multirecord Command Terminated	IC	)	Record Count	Code <sup>(1)</sup>	Tra	ack	Head	Sector		
No IDs Found on Track	IC	)		Code	Tra	ack	Head			
Format Error	IC	)		Code	Tra	ack	Head			
Seek Error	IC	)		Code	Currer	t Track	Desire	d Track	Current Head	Desired Head
Fatal Seek Error	IC	)		Code	Currer	t Track	Desire	d Track	Current Head	Desired Head
Relocated Track	IC	)		Code	Currer	t Track	New	Track	Current Head	New Head
Relocated Track (No Vector)	IC	)		Code	Tra	ack	Head			
Record Not Found	IC			Code	Tra	ack	Head	Sector		
Record Not Found (ID Errors)	IC	)		Code	Tra	ack	Head	Sector		
Multirecord Overflow	IC	)		Code	Tra	ack	Head	Sector		
Data Not Recovered	IC	)		Code	Tra	ack	Head	Sector		
Data Not Recovered with Retries	IC	)	Retry Count	Code	Tra	ack	Head	Sector		
Data Not Recovered with ECC	IC	)	Retry Count	Code	Tra	ack	Head	Sector		
Data SYNC Fault	11	)		Code	Tr	ack	Head	Sector		
Data Mark Error	. 10	)	Data Mark	Code	Tr	ack	Head	Sector		
Sector Size Mismatch	IC	)	Sector Size	Code						
Data Non-Verify	I	)		Code	Tr	ack	Head	Sector		
Physical Data Recovered with ECC	IC	)		Code						
ECC Error Not Corrected	10	)		Code						
ECC Not Selected	10	)		Code						
ECC Error in Data Field	10	)		Code						
Data Mark Physical Error	II	ס	Data Mark	Code						
ID CRC Error	IE	)		Code						
Fault While Seeking	10	)		Code	Tr	ack				
Restore Fault	10	D	Drive Status	Code	Tr	ack				
Fault While Head Select	10	D		Code			Head			
Drive Selection Fault	10	D	Drive Status	Code		-				
Drive Status Trap	11	D	Drive Status	Code						
Data Timeout	li li	D		Code	Byte	Count	Block Add	ress (15 : 0)	Block Addr	ess (31 : 16)
No Single Density Floppy Relocation	II	D		Code						
End of Data Map	II	D .		Code						

<sup>(1)</sup> Not yet defined.

#### **Format Error**

When reading or writing, it indicates that an Index Pulse occurred when not expected. When formatting, it indicates that the Index Pulse occurred before the format was completed. This means the number of sectors times the sector size is too large for the track.

#### Seek Error

The HDC has read a valid ID showing that the current TRACK/HEAD differs from the expected TRACK/HEAD.

#### Fatal Seek Error

After a seek error the HDC has performed a restore and a second seek, but the seek error still persists. The IOPB is aborted

#### **Relocated Track**

A track was read as relocated and the HDC auto-vectored to the new track.

#### Relocated Track (No Vector)

A track was read as relocated, but the HDC could not find a valid data field to read the vector. The IOPB is aborted.

#### Record Not Found

No ID was found corresponding to the desired sector number.

#### Record Not Found (ID Errors)

Sector was not found, but one or more IDs had CRC errors.

#### **Multi-record Overflow**

The HDC aborted a Multi-record command because the last sector of a track was read and the programmed Multi-Record Policy prohibits a track/head increment.

#### **Data Not Recovered**

The HDC could not recover a sector requested by a read command.

#### **Data Recovered with Retries**

Data was recovered using read retries (RETRY COUNT).

#### **Data Recovered with ECC**

The Reed-Solomon successfully corrected a read error. Retry Count specifies the number of retries performed before the error was corrected.

#### **Data Sync Fault**

The HDC successfully read the ID for the desired sector, but could not find an Address Mark for the data field.

#### Data Mark Error

The Data Mark read did not correspond to the Data Mark specified by the Drive Parameter Block.

#### Sector Size Mismatch

Sector Size read from the Header field does not match the Sector Size defined in the Drive Parameter Block (floppy formats only).

#### Data Non-Verify

The Verify command detected a mismatch between disk and memory data.

#### **Physical Data Recovered with ECC**

The Read Physical Sector command had to use ECC to correct the data field

#### **ECC Error Not Corrected**

The data transferred to system memory by Read Physical Sector contained uncorrected errors.

#### **FCC Not Selected**

Error correction attempted when ECC was not selected internally.

#### **ECC Error In Data Field**

An error was detected in the data field of a sector.

#### **Data Mark Physical Error**

The Data Mark read by Read Physical Sector did not correspond to programmed Data Mark.

#### **ID CRC Error**

A CRC error was detected when reading the ID field by the Read ID command.

#### Fault While Seeking

While seeking, the FAULT line was asserted or the SEEKCOM line was not asserted.

#### **Restore Fault**

The HDC could not restore the drive.

## **Fault While Head Select**

The HDC could not select the specified head. The FAULT line was asserted or SEEKCOM was not asserted (for floppy disk drives only).

#### **Drive Selection Fault**

A fault occurred when selecting a drive. The Drive Status byte latches the levels of the status lines when the fault occurred:

 $D_9 = DREADY$ 

 $D_{10} = FAULT$ 

 $D_{11} = SEEKCOM$ 

 $D_{12} = WRPROT$ 

 $D_{13} = TRK0$ 

#### **Drive Status Trap**

An unexpected change in state of one or more drive status lines occurred while the drive was selected. The Drive Status byte latches the status lines. The IOPB is aborted.

#### **Data Time-out**

A memory time-out occurred while accessing the system memory. The Block Address defines the starting location of a block of system memory where the time-out occurred. Byte Count defines the length of the block.

#### No Single-Density Floppy Relocation

A Relocate Track command was attempted on a single-density floppy disk drive.

#### **End Of Data Map**

Unexpected end of Data Map encountered.

## DISK DATA I/O SECTOR FORMATS

Data is stored on the disk in sectors. Each sector consists of two fundamental parts: the header and the data field. The sizes of all pads, gaps, preambles, postambles, and data fields are programmable in the Drive Parameter Block. Floppy disk formats also have an Index field at the beginning of each track.

#### Header

The header contains the Address Mark, the track number, the head number, and the sector number (Figure 16). Two trailing CRC check bytes protect the header. The beginning of the header is marked by an ID Address Mark (IDAM). The single-density floppy format requires a single-byte address mark while the double-density floppy and hard disk formats use a two-byte address mark. The first byte (the only byte for single-density floppy formats) of the address mark is a unique clock/data pattern written and detected by the data separator. Since the unique clock/data pattern is written by the disk data separator, its length and layout are transparent to the HDC. The second byte, which is processed by the HDC, specifies that this is a normal (FE<sub>H</sub>) or a relocated (FD<sub>H</sub>) track. This byte is not present for single-density floppy formats. A preamble and a postamble compensate for speed and mechanical variations of the disk system. The length of both fields is user-programmable.

## Data Field

A Data Mark similar to the header's ID Address Mark marks the beginning of the data field (Figure 17). The single-density floppy format uses a single-byte Data Mark which is different from the Address Mark. The data field can be marked by two types of data marks to specify either a normal data field or a deleted data field. The double-density floppy and the hard disk formats have a two-byte Data Mark consisting of a unique clock/data pattern similar to the Address Mark and a user-programmable Data Mark byte.

The data field has a user-programmable length of 128, 256, or 512 bytes. It is protected by one of three user-selectable data protection algorithms: CRC-CCITT (error detection), Single-Burst or Double-Burst Reed-Solomon (error detection and correction). Optionally, external error processing logic can be interfaced for hard disk format to implement any user-designed algorithm. The check bytes are stored in the ECC field. For external error processing, the user-designed external error processing logic reads and writes the ECC field. The number of ECC bytes appended varies from 2 to 15 bytes for the internal ECC options and 1 to 256 bytes (determined by the drive parameter block) for external ECC.

#### DATA SEPARATOR INTERFACE SIGNALS

The data lines (RDDAT and WRDAT) transfer the data to and from the disk. The transfer is controlled by five signals: INDEX, AMC, AMF, RG, and WG. The FAM/ECC(1:0) and FAMD/ECCERR lines interface with external hardware to allow user-definable error-detection/correction. For floppy formats, these lines interface with the data separator to allow address/data mark detection and generation.

#### **Header Search Mechanism**

The unique clock/data patterns of the address/data marks are written and detected by the data separator only. When the HDC attempts to read a header or to access a data field, it activates Address Mark Control (AMC).


For floppy formats, the FAM/ECC(1:0) outputs differentiate between the various index, address, and data marks defined by the IBM Single- and Double-density Format. Whenever the HDC activates the AMC line to read or write a special mark from a floppy disk, the data separator should use the FAM/ECC(1:0) to determine the unique clock/data pattern to read or write. Additionally, for single-density floppy formats, the FAMD/ECCERR pin indicates that a deleted data address mark should be written or read.

Next, the HDC activates Read Gate (RG) and waits for the data separator acknowledge. The data separator should assert Address Mark Found (AMF) when it detects an address/data mark. The rising edge of AMF indicates that valid data will be on the RDDAT pin on the next rising edge of the RD/REF CLK (see Figure 23). For double-density floppy and hard disk formats, the HDC checks the next eight bits for an FD<sub>H</sub> or FE<sub>H</sub>. If the check fails, a data address mark was found; the HDC deactivates AMC and RG. After AMF becomes inactive, AMC is reasserted followed by RG and the whole procedure is repeated until a header is found or it is determined that no header can be found (indicated by three index pulses). For single-density floppy formats, the rising edge of AMF indicates that a header address mark has been found.


After finding a valid header address mark, the HDC compares the next 48 bits (6 bytes) of serial data with the track, head, and sector number of the desired sector (and sector size for floppy formats) to determine if the right header has been found. A CRC check ensures the correctness of the header information. If the track or the head numbers recovered from the header do not match the desired track or head number, an error is flagged and the command is aborted. For floppy formats, sector size is also checked against the sector size defined for the current drive. The sector number is checked to see if this is the desired sector.

If the correct sector number was not found, then the process is started all over again until either the desired sector is found or the HDC determines that the sector cannot be found on the current track. If three index pulses are detected (indicating 2+ disk revolutions), the Sector Not Found error is flagged.

If the correct sector number was found, the search for the data mark begins.










05308A-14

Figure 20. Write Sector Control Sequence (For Single Density Floppies)



05308A-15





#### **Data Field Read**

The HDC uses the same handshake procedure outlined above to search for the data address mark. For double-density floppy and hard disk formats, the HDC compares the byte following the data address mark to the programmed data mark to confirm that the data field has been found. The HDC reads the data field into the sector buffer and the ECC bytes into the error logic. For hard disk formats, the HDC ignores the ECC field if external ECC is selected. The external error processing logic should read the ECC field to verify the integrity of the data field. FAM/ ECC(1:0) and FAMD/ECCERR control the external error logic handshake. Immediately after the ECC field has been read, RG is turned off and the sector-read operation is terminated.

#### **Data Field Write**

Sector-write commands proceed similarly to sector-reads while searching for the desired sector. After finding the desired sector header, the subsequent data field and ECC field, including pad, preamble2, data address mark and postamble2 is overwritten. The HDC activates Write Gate (WG) at the beginning of the pad. Write Data on WRDAT line is valid with the next rising edge of the clock. First the HDC writes the pad and preamble2 fields. On completion of preamble2, AMC is activated. For floppy formats, FAM/ ECC(1:0) indicate to the data separator the data address mark to write. The data separator should assert AMF after writing the last data address mark bit. The HDC resumes data output with the next clock. For double-density floppy and hard disk formats, the HDC writes a userprogrammable data mark first. Next the data field is output on the WRDAT line. Depending on the selected ECC mode, either the HDC or the external error logic appends the check bytes to the data field. FAM/ECC(1:0) and FAMD/ECCERR control the external error logic handshake. WG is turned off after the postamble2 field is written. This completes the write-sector sequence.

#### **Format Track**

Format Track always writes the entire track. It is the only command that writes the sector header. Beginning with the rising edge of the INDEX pulse, the HDC asserts WG and outputs the pattern for the delay field (Figure 18). Note that disk drives require that the delay field be wider than the INDEX pulse width. For floppy formats, an Index Address Mark (IAM) field follows the delay field. Then the HDC starts writing sectors.

For writing the headers, the HDC uses the track, head and sector size information supplied by the format IOPB. A sector map in the system memory supplies the logical sector number sequence. The first byte of the sector map is written in the sector number field of the first physical sector. The second byte is written in the second physical sector. This process continues until the required number of sectors have been formatted. For multiple track format commands, the sector maps for the tracks to be formatted are organized in a linear list in the system memory. The Map Pointer of format IOPB points to the beginning of this sector map list.

For writing address/data marks, the HDC proceeds as described in the section "Data Field Write". The data field is

filled with the user-supplied pattern byte in the format IOPB. The gap between the end of the last sector and the rising edge of the index pulse is filled by the gap pattern. The length of this gap field depends on the track capacity and the number of sectors/track. It is different from the intersector gap which has a user-definable length. The patterns written for all fields are shown in the table below.

Field	Single-density floppy formats	Double-density floppy and hard disk formats
Delay	FF <sub>H</sub>	4E <sub>H</sub>
Preamble1	00 <sub>H</sub>	00 <sub>H</sub>
Postamble1	FF <sub>H</sub>	4E <sub>H</sub>
Pad	00 <sub>H</sub>	00 <sub>H</sub>
Preamble2	00 <sub>H</sub>	00 <sub>H</sub>
Postamble2	FF <sub>H</sub>	4E <sub>H</sub>
Gap	FF <sub>H</sub>	4E <sub>H</sub>

#### **DRIVE PARAMETER PROGRAMMING** (Figure 27)

The HDC contains one set of Drive Parameter Registers for each drive. The system can only access this register set indirectly by either of the following commands: Load Drive Parameter Block and Dump Drive Parameter Block. The block is set up in contiguous system memory. Byte values in this table, when set to zero, represent the value 256.

#### General Select Byte (Figure 28)

The EDCP field determines which of the error-checking algorithms the HDC should use to recover marginal data. The Auto Vector Enable bit (AVE) allows the HDC to vector automatically to the new track if a given track is found to be relocated. This bit is ignored for single-density floppy formats. The Multi-Record Policy (MRP) field determines the policy followed for multiple sector transfers. Multi- record commands may require that the HDC select a new track to access subsequent sectors. One option is to increment the head number. If the head number overflows, the HDC resets it to zero and increments the track number. If the track number overflows, it is reset to zero. The second option allows the track number to be incremented first. On overflow, the head number is incremented. The RTZEN bit defines the recalibration mode (move head to track 0). The HDC can either assert the RTZ pin (16 clock cycles active) or issue STEP pulses until TRK0 becomes active. The maximum number of STEP pulses for recalibration is 65535.


#### Data Select Byte (Figure 29)

The DSZE field defines the size of the data field for a particular drive.

#### Retry Policy Byte (Figure 30)

The most significant three bits define the error-checking policy. These bits are ignored if CRC or external ECC is used. If ECC Before Retry is selected, the HDC uses ECC even when retry attempts are disabled. The RE-bit enables the number of retry attempts defined by Retry Count (RC).

Figure 27. Drive Parameter Block



05308A-22

Figure 28. General Select Byte






Figure 29. Data Select Byte



05308A-24

Figure 30. Retry Policy Byte



05308A-25

#### **Drive Parameters**

Tracks/Surface specifies the number of cylinders (tracks) in the range from 0 to 65536. Head/Drive specifies the number of moving heads (1 to 256). However, only the four least significant bits are output at the head select pins. Sectors/ Track defines the number of sectors per track (1 to 256). Heads/Drive and Sectors/Track are only needed for multirecord IOPBs to allow the HDC to determine the new track number. RWC Track specifies the track number where the Reduced Write Current pin should be activated (only for ST506 and floppy formats). If the current track number is greater than RWC Track, the pin (RWC) is activated. Precompensation Track specifies the track where the precompensation starts.

#### Seek Timing

Step Width (8-bit) determines the width of step pulses in increments of 12 clock cycles. Seek Dwell (16-bit) sets the delay between the falling edge and the rising edge of step pulses in increments of 12 clock cycles. Head Settle defines the time to allow the heads of the selected drive to settle, after the head select lines change, in increments of 4 clock cycles.

#### **Sector Format**

The sector format parameters specify the sizes of particular sector header and data fields.

#### **DISK DATA PROTECTION**

All data stored on disk is protected by error-checking algorithms. The HDC supports four modes:

- 16-bit CRC-CCITT (error detection)
- Single-Burst Reed-Solomon (single-burst correction)
- Double-Burst Reed-Solomon (double-burst correction)
- External ECC

The error-checking scheme for each drive is defined by the EDCP field in the General Select Byte of the Drive Parameter Block. It is possible to use a different ECC for each sector or track provided that the Drive Parameter Block is constantly changed. However, this is not a recommended procedure.

#### **CRC-CCITT**

The CRC-CCITT code is a cyclic-based, error-detecting/ non-correcting code. It is the industry standard error checking code for magnetic disk systems. CRC-CCITT is mandatory for the protection of the sector ID field, but the data field can be protected by any of the four modes mentioned above. The CRC generator polynomial is:

$$X^{16} + X^{12} + X^{5} + 1$$

The guaranteed capabilities of the code are listed below:

- · Detects all odd number bit errors
- · Detects all single-burst errors of 16 bits or less
- · Detects all single, double, and triple bit errors

#### Single-Burst Reed-Solomon

The HDC supports two error correction codes, Single-Burst Reed-Solomon and Double-Burst Reed-Solomon. Single-Burst Reed-Solomon corrects single-burst errors and detects double-burst and some triple-burst errors. A single burst of errors is defined as any number of bit errors (contiguous or noncontiguous) where the distance between the first and the last bit error does not exceed the burst length given in the table below. The ECC code protects the check bytes as well as the data. The guaranteed performance of the Single-Burst Reed-Solomon code is shown below.

Sector Size (# of bytes)	Capa	ection ability bits)	Capa	Correction Capability (# of bits)			
	Single Bursts	Double Bursts	Single Bursts	Double Bursts			
128	33	9	9	0	6		
256	33	9	9	0	6		
512	57	17	18	0	9		

This table shows, for instance, that in a sector of 256 bytes any single burst of errors with a length of up to 33 bits will be detected. Note, that two single bit errors separated by more than 32 bits will count as a double-burst error. Alternatively, any two random single-bursts (double-burst) of up to 9 bits each will be detected also. In this example, this code can correct a single burst of errors up to 9 bits and cannot correct double-burst errors. The table presents the guaranteed capabilities of this code. Under certain circumstances the code is capable of detecting longer bursts or even triple-burst errors.

#### **Double-Burst Reed-Solomon**

Double-Burst Reed-Solomon is an enhanced version of Single-Burst Reed-Solomon. This code can detect and correct single- and double-burst errors of the maximum size listed below:

Sector Size (# of bytes)	Capa	ection ability bits)	Corre Capa (# of	# of Check Bytes	
	Single Bursts	Double Bursts	Single Bursts	Double Bursts	
128	49	16	25	9	10
256	49	16	25	9	10
512	81	24	41	17	15

#### External ECC

The HDC features external ECC to allow schemes other than CRC-CCITT or Reed-Solomon. External ECC can only be used for the protection of data fields. Three lines (ECC < 1:0 > and ECCERR) simplify interfacing the external ECC hardware. ECC < 1:0 > present the status of the HDC to allow the external ECC to run synchronously. The status is coded in Gray code; only one bit changes when going from one state to the next (Figure 26).

In the IDLE state, no data field of a sector is written or read. The external ECC should be inactive.

RESET should reset the external ECC to prepare itself for an ECC process. At the end of the data mark, while reading or writing the last bit, the status lines change into the GENERATE state.

On the next rising edge of the RD/REF CLK, the external ECC must be prepared to receive valid data on either the RDDAT or WTDAT lines (depending on whether RG or WG is asserted). The external ECC must generate the check bytes. When reading or writing the last bit of the data field, the lines change to the CHECK state.

CHECK enables the external ECC either to multiplex the check bytes on WRDAT (WG active) or to compare the generated check bytes with the bytes read from RDDAT (RG active). With the external ECC, a programmable number of check bytes can be added to the data field of a sector (1 to 256 bytes).

On completion of the check byte field, at the last bit of the last check byte, the status lines change back to the IDLE state. On the next rising edge of the RD/REF CLK, the IDLE state will be in effect. During the Postamble2 section following the check bytes, the ECCERR pin will be sampled by the HDC for an "Error Found" signal from the external ECC. If the ECCERR pin remains inactive throughout the Postamble2 field, then the HDC assumes that the data is valid. If the ECCERR line is activated at any time during the Postamble2 field, then the HDC assumes that an error occurred in the data field.

#### INTERFACING

#### SYSTEM INTERFACE

For both Slave Mode and Master Mode the system bus interface can be programmed for byte ( $B\overline{W}$  High) or word ( $B\overline{W}$  Low) transfers as shown in Figure 5.

#### Slave Mode

In Slave Mode, the host CPU can access the five internal registers of the HDC.  $A_0$  to  $A_3$  indicate the address of the internal register (Figure 4). In Byte Mode, the High byte is accessed if  $A_0$  is High and the Low byte is accessed if  $A_0$  is Hold and the Low byte is accessed if  $A_0$  is High and the Low byte is accessed if  $A_0$  is READY to indicate that it is ready to complete the access.

#### Master Mode

The HDC is in Master Mode when it controls the system bus. To request the mastership on the system bus, the HDC asserts Bus Request (BREQ). The bus is granted to the HDC when Bus Acknowledge (BACK) is active. The HDC keeps BREQ asserted until it releases the bus after finishing a DMA burst of programmable length or when the burst is preempted by removing BACK.

A Byte transfer occurs in Word Mode when only one byte remains to be transferred or when the system address is odd. The throttling of DMA transfers on the system bus is controlled by the Mode Register. The HDC inserts a programmable number of software Wait States into the DMA bus cycle. Additionally, it inserts hardware Wait States until the memory asserts READY.

Upper Address Latch Enable (ALEN) may latch the upper address word (A $_{16}$  to A31) in an external address latch. The upper address is only updated if a change demands this update.

#### Interrupts

The HDC interrupts the host CPU when it has completed the initialization procedure executed after a hardware or software reset or when it has completed a command chain. The initialization interrupt cannot be disabled. The interrupt on command chain completion can be enabled or disabled by the Interrupt Mask bit in the Mode Register.

#### **DISK CONTROL INTERFACE**

The Disk Control Interface selects drives and heads and controls the head positioning. It is programmable either to provide a floppy disk type of interface or to conform with the ST506 drive interface standard.

#### **Drive Selection**

Drives are de-selected when SELEN is High. The two bits DRIVE <1:0> select one of up to four drives. DRIVE <1:0> are valid when SELEN is Low. SELEN remains Low as long as the drive is selected. The selected drive acknowledges the selection by activating DREADY. If SELEN is not acknowledged within 2<sup>16</sup> clocks, then the HDC assumes that the selected drive is not present and generates a time-out error. If FAULT is asserted after activating DREADY, then the HDC de-selects the drive and generates a fault error.

#### **Head Positioning**

Seek operations are performed via the lines STEP, DIRIN, SEEKCOM, RTZ, and TRK0. Normal seeks pulse the STEP line to move the head to the desired track. Restore may pulse the STEP or RTZ line to move the head to track 0. DIRIN specifies the direction in which the head should move on SEEK pulses.

SEEKCOM is asserted by the drive to indicate that the head has moved to the desired track. Once the drive has acknowledged the completion of a seek by activating SEEKCOM, it must keep SEEKCOM active as long as it is selected or until it receives another seek command; otherwise the HDC issues a drive fault error. When executing the restore or seek commands, the drive must acknowledge the first STEP pulse or the RTZ pulse (SEEKCOM pulsed Low) within 2<sup>16</sup> clocks or the HDC will generate a seek error.

#### Write Protect

The Write Protect line is sampled just prior to execution of a WRITE or FORMAT command. If the line is High, the command is aborted.

#### INTERFACE SIGNALS

 $m V_{CC1}, V_{CC2} - + 5V$  Power Supply  $m V_{SS1}, V_{SS2} - Ground$ 

#### SYSTEM INTERFACE LINES

#### CLK — System Clock (Input)

CLK is a TTL-compatible clock input to time DMA transfers and disk control operations (seeks).

#### RD — Read (Input/Output, Active Low)

Read is a bidirectional, active Low, three-state signal. A Low on this line indicates that the CPU or HDC is performing an I/O or memory read cycle. When the HDC is in Slave Mode, this is an input signal used by the CPU to read the internal registers of the HDC. When the HDC is the bus master, this signal is an output used by the HDC to access data from memory.  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  must not be active simultaneously.

#### WR — Write (Input/Output, Active Low)

Write is a bidirectional, active Low, three-state signal. A Low indicates that the CPU or HDC is performing an I/O or memory write cycle. When the HDC is in Slave Mode, it is an input signal used by the CPU to load the internal registers of the HDC. When the HDC is Bus Master, this signal is an output used by the HDC to write data into system memory.  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  must not be active simultaneously.

#### ALE — Address Latch Enable (Output, Active High)

The trailing edge of ALE latches the lower address word ( $A_0$  to  $A_{15}$ ) into the external address latch.

## ALEN — Upper Address Latch Enable (Output, Active High)

The trailing edge of ALEN latches the upper address word ( $A_{16}$ to  $A_{31}$ ) into the external address latch. The HDC executes Upper Address latch cycles as necessary to minimize bus occupancy. The address is updated when a new command is executing or whenever the upper address for the current bus cycle differs from the address of the previous bus cycle.

### DT/R — Data Transmit/Receive (Output, Three-State)

When the HDC is bus master, a High on this output indicates that data is being transmitted from the HDC. A Low on this output indicates that data is being transferred into the HDC. This output is three- stated when the HDC is not in control of the system bus.

## DEN — Data Enable (Output, Active Low, Three-State)

When the HDC is bus master, a Low on this output indicates that data is driven on the Address/Data bus or the Address/Data bus is three-stated for receiving data. This output is three-stated when the HDC is not in control of the system bus.

#### BHE — Byte High Enable (Input/Output, Active Low)

BHE is a bidirectional, active Low signal to enable data onto the most significant byte of the data bus (AD<sub>15</sub>–AD<sub>8</sub>). BHE is Low when data is to be accessed on the high portion of the bus.

BHE	Α0	Size
L	L	Whole word
L	Н	Upper byte
Н	L	Lower byte
Н	Н	Reserved

When the HDC is a bus master, this pin is an output. It is an input when the HDC is in Slave Mode.  $\overline{BHE}$  is disabled and ignored when the HDC is strapped to a byte interface.

## AD < 15:0 > — Address/Data Bus (Input/Output, Active High)

The Address/Data Bus is a time-multiplexed, bidirectional, three- state, 16-bit bus used for all system transactions. A logic High on the bus corresponds to a "1" and a logic Low corresponds to a "0". AD $_0$ is the least significant bit. The presence of an address is defined by ALE or ALEN. When ALE is High, the bus contains the Lower Address bits  $A_0$  to  $A_{15}$ . When ALEN is High, the bus contains Upper Address bits  $A_{16}$  to  $A_{31}$ . The 32-bit address allows the HDC to direct linear addressing of 4 GBytes.

The presence of data is indicated by  $\overline{RD}$  and  $\overline{WR}$ . When the HDC is in Slave Mode  $\overline{RD}$  and  $\overline{WR}$  may be asynchronous to the system clock (CLK). In Master Mode the Address/Data Bus is driven synchronously using a four-cycle bus transfer.

#### A<sub>0</sub> — Address Line 0 (Input, Active High)

This pin selects between the odd byte (High) and the even byte (Low) of the internal registers. It is used only when the HDC is in Slave Mode.

### A<3:1> — Address Line 1 to 3 (Input, Active High)

When the HDC is in Slave Mode, these lines are the address inputs selecting one of the internal registers. These lines are ignored when the HDC is bus master.

#### READY — Ready (Input/Output, Open Drain, Active Low)

When the HDC is bus master, this is an input to extend the bus cycle for slow memories and peripheral devices. When the HDC is in Slave Mode, this is an output indicating that the HDC is ready to complete the bus transfer. The READY input may be synchronous or asynchronous depending on the programming of the A/S strap.

#### BREQ — Bus Request (Output, Active High)

The HDC activates BREQ to request the control of the system bus.

## BACK — Bus Acknowledge (Input, Active High)

BACK acknowledges the bus request of the HDC, indicating that the CPU has relinquished the system bus to the HDC. Since BACK is internally synchronized, transitions on BACK do not have to be synchronous with the HDC clock. BACK may be removed at any time to make the HDC release the bus. If the HDC DMA is preempted by removing BACK, the HDC will release BREQ for two clock cycles so that external devices may gain the mastership on the system bus.

#### INTR — Interrupt Request (Output, Active High)

INTR is activated when the HDC requires service by the CPU. Interrupt Request is reset whenever the status half of the Status/Command Register (SCR) is accessed.

#### CS — Chip Select (Input, Active Low)

The host processor activates  $\overline{\text{CS}}$  to enable a Slave Mode access, to read or write the internal registers of the HDC. This pin is ignored when the HDC is bus master.

#### B/W - Byte/Word Strap (Input)

This pin selects either a byte (8-bit) or word (16-bit) interface. When a byte interface is selected, only AD < 7:0 > are used for data transfers and all operations are then byte operations. This pin must be strapped to either  $V_{CC}$  or  $V_{SS}$ .

 $V_{CC}$  = byte interface  $V_{SS}$  = word interface

VSS = Word Interface

## A/S — Asynchronous/Synchronous Ready Strap (Input)

This line determines whether the  $\overline{\text{READY}}$  input is synchronous or asynchronous. When this line is strapped High, the HDC internally synchronizes the  $\overline{\text{READY}}$  line to the system clock. When the line is strapped Low, the HDC does not synchronize  $\overline{\text{READY}}$ . It must be synchronized to the system clock externally.

 $V_{CC}$  = asynchronous  $\overline{READY}$  $V_{SS}$  = synchronous  $\overline{READY}$ 

#### RESET — Reset (Input, Active High)

When RESET is active all outputs lines are inactive. Threestate outputs are floating. Inputs are ignored. A RESET pulse makes the chip enter the initialization procedure. Upon completion of initialization, an interrupt request will be issued. INTR will go High. If the user attempts to read from or write to the HDC prior to completion of reset, the ready line will remain inactive until the reset is completed, causing the CPU to wait.

## **DISK INTERFACE LINES**

#### SELEN — Select Enable (Output, Active Low)

SELEN enables the drive specified by DRIVE <1:0>. When Low, DRIVE <1:0> are valid. When High, no drive is selected. A selected drive should respond with DREADY.

#### DRIVE<1:0> — Drive Address (Output, Active High)

These two lines in conjunction with SELEN determine the drive to be selected. The drive numbers are encoded as follows:

DRIVE < 1 >	DRIVE<0>	Drive Selected
L	L	Drive 0
L	Н	Drive 1
Н	L	Drive 2
Н	Н	Drive 3

## PCEN/S/D — Pre-compensation Enable/Single/Double (Output, Active High)

For all drive formats, this line signals when precompensation should be used. It enables pre-compensation if High and disables pre-compensation if Low. In addition, for floppy formats it selects either the single or double density recording formats. The falling edge of SELEN may be used to latch Single/Double. A latched Low indicates double-density and a latched High single-density.

#### DREADY — Drive Ready (Input, Active Low)

Drive Ready indicates that the currently selected drive is ready to Read, Write, or Seek. It must be asserted within 217 clocks after SELEN is asserted by the HDC. Once asserted by the selected drive, any negation of this line causes the current IOPB to be aborted. DREADY is ignored while SELEN is High.

#### FAULT — Fault (Input, Active High)

FAULT indicates a fault of the selected drive. Fault must be inactive as long as DREADY is active. If it is ever asserted by the selected drive, the current IOPB is aborted and the drive de-selected.

### WRPROT - Write Protect (Input, Active High)

WRPROT is sampled after receipt of DREADY during any IOPB command which involves a write to the disk. It is ignored during "Read Only"-type commands.

## SEEKCOM — Seek Complete (Input, Active High)

SEEKCOM indicates that the drive is on track and that the heads have settled (head settling applies only to floppy disk drives). This line is sampled and verified High before any seek is issued. A High indicates "Seek Complete." It is also used as an indication of head load completion for floppy drives.

#### STEP — Step (Output, Active High)

The HDC pulses the STEP line to move the head from one track to the next track. The width and spacing of pulses is programmable. This allows easy upgrades to higher performance drives.

### DIRIN — Direction In (Output, Active High)

DIRIN indicates the direction the head should move on STEP pulses. When High, the head should move toward higher track numbers (In, or towards the disk spindle). When Low, it should move towards lower track numbers (Out).

#### RTZ — Return to Zero (Output, Active High)

A pulse on the RTZ output should recalibrate the head to track 0. Optionally, the HDC may recalibrate the drive by issuing STEP pulses until track 0 is reached (TRK0 becomes active). The RTZ pulse has the same width as the STEP pulse. The drive should assert SEEKCOM as an indication of the completion of the requested recalibration.

#### TRK0 — Track 0 (Input, Active High)

The selected drive should assert TRK0 whenever the head is positioned over track 0.

## HLD/HEADSEL<3> — Head Load/Head Select<3> (Output, Active High)

For floppy drives, this line functions as a head load signal. It is active as long as the head should be loaded. SEEKCOM is sampled eight clocks after the assertion of HLD. If Low, the HDC will then wait for it to go High. If High, the HDC assumes that the heads are already loaded. For hard disk drives, this line is the most significant bit of the head number.

### HEADSEL < 2:0 > - Head Select (Output, Active High)

These lines output the lower three bits of the head number. The encoding is standard binary as follows:

## RWC — Reduced Write Current (Output, Active High)

When the drive currently selected is configured for a floppy disk or ST506 interface, this line indicates that the head is positioned over an inner track where the Write Current should be reduced.

#### INDEX — Index (Input, Active High)

INDEX marks each revolution of the disk. The HDC only notes the Low to High transition. INDEX should be valid as long as  $\overline{\text{DREADY}}$  is asserted.

#### AMC — Address Mark Control (Output, Active High)

The HDC asserts AMC in conjunction with RG or WG to command the data separator to write or detect address marks. When RG is asserted, the HDC wants the data separator to search for the next address/data mark. When WG is asserted, the HDC wants the data separator to write an address mark. In both cases, the data separator should acknowledge completion by asserting AMF.

## AMF — Address Mark Found (Input, Active High)

The data separator asserts AMF to response to AMC.

#### RG - Read Gate (Output, Active High)

RG indicates that a disk read is in progress. It commands the Phase Locked Loop (PLL) of the data separator to lock the RD/REF CLK to the serial data from disk. This output changes synchronously with the RD/REF CLK.

#### WG - Write Gate (Output, Active High)

WG indicates that the HDC is writing to the disk. When WG is asserted disk data is strobed out synchronously with RD/ REF CLK.

#### RD/REF CLK — Read/Reference Clock (Input)

RD/REF CLK is the data clock for sampling read data and strobing out write data. It is assumed valid if the following conditions are met: SELEN = Low, DREADY = Low, SEEKCOM = High, and FAULT = Low. While valid, this clock should be free from any glitches.

#### RDDAT — Read Data (Input)

RDDAT is the NRZ data input from the disk. The HDC samples RDDAT with the rising edges of RD/REF CLK. Therefore, the data should be set up by the data separator at the falling edge of RD/REF CLK.

#### WRDAT — Write Data (Output)

WRDAT is the NRZ data output to the disk. Transitions occur on the falling edge of RD/REF CLK.

## FAMD/ECCERR — Floppy Address Mark Detect/ECC Error (Input, Active High)

This signal indicates a data read error when external ECC is used. For single-density floppy formats, it indicates detection of a deleted data mark.

## FAM <1:0 > /ECC <1:0 > — Floppy Address Mark/ECC Control (Output, Active High)

These dual-function lines either control external ECC (hard disk format, external ECC enabled) or indicate the type of address/data mark to be used (single- and double-density floopy formats. AMC High).

## ECC Control:

00 = Idle
No operation in the external ECC.
01 = Reset
External ECC should reset and to

External ECC should reset and prepare itself for an operation.

11 = Generate Whether reading or writing, the external ECC should strobe data in

and generate a check sum.

10 = Check When reading, this state indicates that the ECC should accept the check sum

from the disk. When writing, it should gate the check sum to the disk.

These states always proceed in the Gray code progression shown above: 00-01-11-10-00. The nominal state of the HDC is 00:Idle.

Floppy Addess Mark:

Double-Density 00 = Index Address Mark (IAM)

XX = Data or Header Address Mark

(DAM, IDA)

Single Density 00 = Index Address Mark (IAM)

01 = ID Address Mark (IDAM)

10 = Data Address Mark (DAM)

11 = Deleted Data Address Mark

(DDAM)

Floppy Address Mark takes precedence over ECC Control.


## MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65 to +150°C
Temperature Ambient Under Bias	−55 to +125°C
Supply Voltage to Ground Potential Continuous	-0.5 to +7.0V
DC Voltage Applied to Outputs for High Output State	$-0.5V$ to $+V_{CC}$
DC Input Voltage	-0.5 to +7.0V

## **DC CHARACTERISTICS**


 $T_{\mbox{\scriptsize A}}=0$  to +70°C,  $V_{\mbox{\scriptsize CC}}=5V\pm5\%$ 


Parameters	Description	escription Test Conditions		Max	Units	
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> +0.5	٧	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 3.2mA		0.4	٧	
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -250\mu A$	2.4		V	
lı	Input Leakage Current	$V_{SS} \leq V_{I} \leq V_{CC}$		±10	μΑ	
loz	Output Leakage Current	V <sub>CC</sub> ≤ V <sub>O</sub> ≤ V <sub>SS</sub> + .40		±10	μΑ	
Icc	Supply Current				mA	
C <sub>IN</sub>	Input Capacitance	Unmeasured Pins Returned			pF	
C <sub>OUT</sub>	Output Capacitance	to Ground. f = 1MHz Over			pF	
C <sub>I/O</sub>	Bidirectional Capacitance	Specified Temperature Range			pF	



## SYSTEM CLOCK AND RD/REFCLK


Number	Parameter	Description	Min	Max
1	t <sub>CPH</sub>	System Clock High Time		
2	t <sub>CPL</sub>	System Clock Low Time		
3	tCPC	System Clock Cycle Time		
6	t <sub>DCPH</sub>	Disk Clock High Time		
7	<sup>†</sup> DCPL	Disk Clock Low Time		
8	†DCPC	Disk Clock Cycle Time		






## **DISK DATA READ**

Number	Parameter	Description	Min	Max
21	<sup>t</sup> DRGA	RD/REFCLK to RG Active		
22	t <sub>DRGI</sub>	RD/REFCLK to RG Inactive		
23	tRGDW	RG Dwell		
24	t <sub>AMCRG</sub>	AMC to RG		
25	†DAMCA	RD/REFCLK to AMC Active		
26	†DAMCI	RD/REFCLK to AMC Inactive		
27	t <sub>AMCAMF</sub>	AMC Active to AMF Active		
28	<sup>t</sup> SUAMF	AMF Setup to RD/REFCLK		
29	<sup>†</sup> DAMCAMF	AMC Inactive to AMF Inactive		
30	†DATSCC	Data Setup to RD/REFCLK		
31	<sup>t</sup> DATHD	Data Hold to RD/REFCLK		
32	<sup>t</sup> SUFAM	FAM (1:0) Setup to AMC Active		
33	<sup>t</sup> HDFAM	FAM (1: 0) Hold to RD/REFCLK		
34	tHDFAMD	FAM (1:0) Change to FAMD Inactive		
35	<sup>†</sup> DFAMDI	RD/REFCLK to FAMD Inactive		
36	t <sub>AMCDW</sub>	AMC Dwell		
37	tsubcc	ECC (1:0) Change to RD/REFCLK Setup		
38	tHDECC	RD/REFCLK to ECC (1:0) Hold		
39	<sup>t</sup> SUFAMD	FAMD Setup to RD/REFCLK		




## **DISK DATA WRITE**

Number	Parameter	Description	Min	Max
40	t <sub>DWG</sub>	RD/REFCLK to WG Active		
41	twgpw	WG Dwell		
42	†DWGAMC	WG Active to AMC Active		
43	tsuwd	Write Data Setup to RD/REFCLK		
44	tHDWD	Write Data Hold from RD/REFCLK		
45	<sup>t</sup> SUFAM	FAM (1:0) Setup to AMC		
46	<sup>t</sup> HDFAM	FAM (1:0) Hold to AMC Inactive		
47	<sup>†</sup> HDECC	RD/REFCLK to ECC (0:1) Hold		
48	tsubcc	ECC (1:0) Setup to RD/REFCLK		




## **EXTERNAL ECC INTERFACE**

Number	Parameter	Description	Min	Max
55	t <sub>ECCHD</sub>	ECC (1:0) Hold to RD/REFCLK		
56	t <sub>ECCSU</sub>	ECC (1:0) Setup to RD/REFCLK		
57	t <sub>ERRSU</sub>	ERR Setup to Last RD/REFCLK (In Post 2)		
58	terrho	ERR Hold to Last RD/REFCLK (In Post 2)		




## **DISK INTERFACE**

Number	Parameter	Description	Min	Max
60	t <sub>DRSU</sub>	DRIVESEL (1 : 0) Setup to SELEN Active		
61	t <sub>PCSU</sub>	PCEN/SD Setup to SELEN Active		
62	<sup>t</sup> SELDRDY	SELEN Active to DREADY Active		
63	t <sub>FLTSU</sub>	Fault to DREADY Setup		
64	twpsu	WRITEPROT to DREADY Setup		
65	t <sub>DSHD</sub>	SELEN Inactive to DRIVESEL (1 : 0) Hold		
66	t <sub>DRDYHD</sub>	SELEN Inactive to DREADY Hold		
67	t <sub>FLTHD</sub>	SELEN Inactive to FAULT Hold		
68	twphd	SELEN Inactive to WRITEPROT Hold		
69	tPCHD	PCEN/SD Hold		




## DISK INTERFACE


Number	Parameter	Description	Min	Max
75	t <sub>DIRSU</sub>	DIRIN Setup		
76	t <sub>STPWD</sub>	STEP High Width	User Progra	ammable
77	t <sub>STLW</sub>	STEP Low Width	User Progra	ammable
78	tsksu	SEEKCOM Setup to STEP		
79	<sup>t</sup> STPSK	STEP Low to SEEKCOM Low		
80	t <sub>TRKSK</sub>	TRK0 to SEEKCOM Setup		
81	<sup>t</sup> SKDIRI	SEEKCOM to DIRIN Inactive Hold		
82	t <sub>RTZSK</sub>	RTZ Low to SEEKCOM Low		
83	<sup>t</sup> RTZTRKI	RTZ Active to TRK0 Invalid		
84	t <sub>RTZWD</sub>	RTZ Pulse Width	User Progra	ammable
85	<sup>t</sup> SELSKI	SELEN Invalid to SEEKCOM Invalid		
86	<sup>t</sup> SELTRKI	SELEN Invalid to TRK0 Invalid		



## **BUS SLAVE READ/WRITE**

Number	Parameter	Description	Min	Max
100	thhrw	BHE to RD, WR Hold		
101	thadd	Address Hold		
102	thcs	CS Hold Time		
103	tsuadd	Address Setup		
104	tNRDY	READY Negate Time		
105	tcsrd	CS, BHE, to RD Setup		
106	t <sub>RRDY</sub>	READY Response Time		
107	tнsтв	Strobe Hold		
108	t <sub>RRCV</sub>	Read Recovery		
109	t <sub>DATON</sub>	Data Turn On		
110	<sup>t</sup> SUDAT	Data Setup		
111	†DATOFF	Data Turn-Off		
112	tcswr	CS, BHE, to WR Setup		
113	t <sub>STBWR</sub>	WR Strobe Width		
114	twrcv	Write Recovery		
115	<sup>t</sup> SUDATW	Data Write Setup		
116	tHDDATW	Data Write Hold		





### **BUS MASTER READ**

Number	Parameter	Description	Min	Max
120	tDALE	CLK to ALE Active		
121	tWALE	ALE Pulse Width		
122	t <sub>ADDHD</sub>	Address (15:0) Hold Time		
123	t <sub>DADD</sub>	CLK to Address (15 : 0) Valid		
124	t <sub>SUADD</sub>	Address (15 : 0) Setup		
125	t <sub>IADD</sub>	CLK to Address (15 : 0) Invalid		
126	t <sub>DRD</sub>	CLK to RD Active		
127	tVCNTL	CLK to BHE, DT/R Valid		
128	t <sub>DDEN</sub>	CLK to DEN Active		
129	t <sub>IDEN</sub>	CLK to DEN Inactive		
130	<sup>t</sup> SUDAT	Data In Setup		
131	tHDDAT	Data In Hold		
132	t <sub>IRD</sub>	CLK to RD Negate		
133	<sup>†</sup> ICNTL	BHE, DT/R Negate		
134	tsurby	SREADY Setup		
135	t <sub>HDRDY</sub>	SREADY Hold		

### **BUS MASTER WRITE**


Number	Parameter	Description	Min	Max
136	t <sub>IDO</sub>	Data Out Invalid		
137	tsudt	Data Out Setup		
138	t <sub>DWR</sub>	CLK to WR Active		
139	t <sub>HDWR</sub>	CLK to WR Inactive		

## AREADY

Number	Parameter	Description	Min	Max
140	tarsu	AREADY Setup to CLK Low		
141	t <sub>ARHD</sub>	AREADY Hold to CLK Low		


### **BUS REQUEST**


Number	Parameter	Description	Min	Max	
150	t <sub>DBR</sub>	CLK to BREQ Active			
151	t <sub>DBA</sub>	BACK to CLK Setup			
152	t <sub>DDTR</sub>	CLK to DT/R Valid			
153	†DCNTL	CLK to BHE, RD and DEN Valid			
154	t <sub>DWR</sub>	CLK to WR Valid			



#### **BUS RELEASE**


Number	Parameter	Description	Min	Max	
155	t <sub>IBREQ</sub>	CLK to BREQ Inactive			
156	t <sub>IDTR</sub>	CLK to DT/R Invalid			
157	<sup>t</sup> ICNTL	CLK to BHE, RD, and DEN Invalid			
158	t <sub>IWR</sub>	CLK to WR Invalid			
159	<sup>t</sup> SBA	BACK to CLK Setup			





#### **UPPER ADDRESS LATCH**

Number Parameter Description		Description	Min	Max	
160	†DALEN	CLK to ALEN Active	CLK to ALEN Active		
161	twalen	ALEN Pulse Width			
162	t <sub>DADDH</sub>	AD (15:0) Hold Time			
163	t <sub>DADD</sub>	CLK to AD (15:0) Valid			
164	tSUADD	AD (15:0) Setup Time			
165	tIADD	CLK to AD (15:0) Invalid			



# Am9581

## Floppy/Hard Disk Data Separator ADVANCED INFORMATION

#### DISTINCTIVE CHARACTERISTICS

- On-chip Phase-Locked-Loop (PLL)
- On-chip MFM/FM Encoder/Decoder
- Supports: 4 to 16Mbits/sec MFM data rates for Hard Disks
  - 125 to 500Kbits/sec Single Density (FM) and 250K to 1Mbit/sec Double Density (MFM) for Floppy Disks
- On-chip Write Pre-compensation
- On-chip Address Mark Generation/Detector
- Provides Clock extracted from the input data for Run-Length-Limited codes

#### GENERAL DESCRIPTION

The Am9581 Floppy/Hard Disk Data Separator (DDS) is a single-chip solution to several functions associated with reading and writing information to disk drive memory systems. The Am9581 is divided into three sections: read, write, and control.

The read section contains an on-board Phase-Locked-Loop (PLL) to provide a clock signal that tracks the FM/ MFM serial data read off the disk. This data is then fed into the MFM/FM decoder to be converted into NRZ data. Also in this section is the Address Mark Detector for both floppy and hard disks.


The write section contains an encoder to serialize NRZ data and its reference clock into a single bit stream of data (MFM


or FM) to store on the disk. Also in the write section are the Address Mark Generation and the Write Pre-compensation sections. Each sector on a disk contains several Address Marks. These enable the controller to identify sector types, sector numbers and data fields. The Write Precompensation section is used to overcome the problem of bit-shifting caused by the method of storage on the media.

The control section handles mainly the drive select and also the head loading logic for floppy disks.

Used in conjuction with the Am9580 Hard Disk Controller (HDC) the chip set provides the total solution for ST-506 and ST-412HP disk interface.

# CONNECTION DIAGRAM Top View 48-Pin





#### PIN DESCRIPTION

WRITE SECTION

#### PCEN/S(D)

## Pre-Compensation Enable/Single (Double) Density (Input)

This pin has two functions which are multiplexed. When a drive is selected ( $\overline{\text{SELEN}}$  going from HIGH to LOW) the logic level on PCEN/S( $\overline{\text{D}}$ ) is stored internally. A HIGH causes single density operation. A LOW causes double density operation. If the F/H pin is LOW, then double density or RLL hard disk operation occurs depending on FAM0 and FAM1.

During a Write operation a HIGH causes data pre-compensation to take place; otherwise the data is uncompensated. If single density has been selected when SELEN goes LOW, then PCEN has no effect and the data is always uncompensated.

#### PCDLY1 PCDLY2

#### Pre-Compensation Delay (Inputs)

The ratio of resistors (R<sub>PC1</sub>, R<sub>PC2</sub>) connected between PCDLY1 and PCDLY2 pins and V<sub>CC</sub> sets the pre-compensation delay. The range of pre-compensation delay can be set by the user from 1% to 20% of the bit cell time with an accuracy of  $\pm 5\%$  of the chosen value or 1ns, whichever is greater using 1% resistors. The minimum precomp delay that can be set is 2ns.

#### WTDATA

#### Write Data (Input)

NRZ data is applied to this input pin for FM or MFM encoding.

#### WTCLK

#### Write Clock (Input)

Write Clock is used to synchronize the NRZ write data for magnetic recording. This pin is normally connected to the RD/REFCLK output pin. The user should note that the NRZ input data must meet setup and hold requirements to the write clock. Skew may be compensated by connecting the write clock to the delayed RD/REFCLK.

#### WG

#### Write Gate (Input)

When HIGH, this line enables the WRITE CHANNEL so that writing data onto the disk is made possible. When both WG and RG (Read Gate) are HIGH, a fault condition is generated causing the FLTOUT line to go to HIGH.

#### FAM<sub>1</sub>, FAM<sub>0</sub>

#### Floppy Address Mark Select Bits (Inputs)

These two input bits are used to select the desired Address Mark related to floppies. These bits are further qualified by  $F/\overline{H}$  (Floppy/Hard Disk input select bit) and  $S/(\overline{D})$  inputs. These lines are also used to setup the chip for use with RLL codes as shown in Table 1 (see page 10).

#### F/H

#### Floppy/Hard Disk Select (Input)

When this pin is tied HIGH, the DDS chip is selected for use with single or double density floppies. When tied LOW, the DDS is selected for hard disks. This input line is also used to select the Address Marks for floppies or hard disks. The selection criteria is listed in Table 1.

#### MFM/FM WRITE DATA

#### Write Data (Output, 3-State)

Encoded output data used for the actual recording process. MFM format is used for most hard disk and double density floppies and FM is used for single density floppies. This line is 3-stated when none of the drives connected to the DDS are selected.

#### READ SECTION

#### RG

#### Read Gate (Input)

A HIGH on this pin enables the READ CHANNEL so that processing of the read back data using the data Phase-Locked-Loop (PLL) can proceed. If both RG and WG are active, a fault condition is generated, causing FLTOUT to go HIGH.

#### MFM/FM READ DATA

#### Read Data (Input)

The input to this pin is the MFM/FM encoded information read back from the disk. The Data Separator chip separates the clock and the data information from this MFM/FM data and restores it to the original NRZ format.

#### X1, X2

#### Reference Frequency (Inputs)

These two input pins are for connections to an external crystal. An external TTL level clock source can be used instead and tied to the  $X_1$  pin. The frequency of the crystal to be used for various modes of operation is shown in Table 1. The XTAL frequency is divided down internally to produce the necessary 1f and 2f frequencies. (The 2f reference clock is used internally only for FM encoding.)

#### AMC

#### Address Mark Control (Input)

This control input line is used to generate and write the Address Marks during a WRITE operation (with WG) and detect the Address Marks during a READ operation (with RG).

#### AMF

#### Address Mark Found (Output, 3-State)

Becomes active in response to an active AMC to indicate that the selected type of Address Marks specified in Table 1 have been found during a read and that an Address Mark of appropriate type has been written during a write. The line is 3-stated when none of the drives connected to the DDS are selected.

#### **FDDAM**

## Floppy Deleted Data Address Mark (Output, 3-State)

For single density floppies, this output pin indicates the detection of a deleted Data Address Mark. During Read operations, this status signal is generated by the Am9581 only when a request is made by the HDC. For MFM hard disks and double density floppies, this pin will always be LOW when the DDS is selected. This pin is 3-stated when none of the drives connected to DDS are selected. In RLL hard disk mode, this pin is used to output 2f clock synchronous with RDDATA.

#### RDDATA

#### NRZ Read Data (Output, 3-State)

This line contains the binary NRZ data decoded from the MFM/FM READ DATA. In RLL mode, the input data on the MFM/FM READDATA pin is passed directly out to the RDDATA output without any decoding taking place.

#### RD/REFCLK

Read/Reference Clock (Output, 3-State) Read/Reference clock is synchronously multiplexed such that during a READ operation,

tipiesed such that during a HEAD operation, the clock source is the RDCLK which is derived from the MFM/FM READ DATA bit stream. When not doing a valid READ operation, the clock source is derived from the input to pins  $X_1$  and  $X_2$ . The switching from RDCLK to REFCLK is a glitch-free operation. The pin is 3-stated when none of the drives connected to DDS are selected. For RLL hard disks, this pin always outputs REFCLK.

CFIL

#### Filter Capacitor (Input)

The filter capacitor for the reference PLL is connected between this pin and ground.

#### CONTROL SECTION

HDLD

#### Head Load (Input)

This input pin is applicable to floppies only and is used for controlling the head loading (when HIGH) and unloading (when LOW) mechanism.

**HDLDOUT** 

#### Head Load to Drive (Output, 3-State)

This is the Head Load signal to the floppy drive. When HDLD from the controller chip goes HIGH, HDLDOUT goes HIGH immediately. When HDLD goes LOW, there is a delay (set by HDLDDLY) before HDLDOUT goes LOW. Refer to the timing diagram of Figure 3 for the different cases involving the HDLDOUT signal.

**HDLDDLY** 

#### Head Load Delay (Input)

A resistor  $R_X$  connected between this input pin and  $V_{CC}$ , and a capacitor  $C_X$  connected between this input pin and ground establish a time delay (selected by user) associated with the unloading of the head in floppies. This time delay is necessary so that a drive may be deselected and selected again without unloading and reloading the head. The user may set the time delay from a minimum of 5ms to a maximum of 500ms with a maximum tolerance of 0.5ms or  $\pm 5\%$ , whichever is larger.

SELEN

#### Select Enable (Input)

An active LOW signal to this pin enables the drive specified by the drive select bits  $DS_1$ ,  $DS_0$ . The falling edge of  $\overline{SELEN}$  along with the status of the  $PCEN/S(\overline{D})$  pin determines single or double density operation for floppies.

DS<sub>0</sub>, DS<sub>1</sub>

#### Drive Select (Inputs)

These two pins specify the selection of up to four drives, as indicated below:

		SEL PIN
DS <sub>1</sub>	DS <sub>0</sub>	ACTIVATED
LOW	LOW	SEL <sub>0</sub>
LOW	HIGH	SEL <sub>1</sub>
HIGH	LOW	SEL <sub>2</sub>
HIGH	HIGH	SEL <sub>3</sub>

SEL<sub>0</sub>-SEL<sub>3</sub>

#### Select<sub>0-3</sub> (Bidirectional, Resistor Pull Up) These four output lines are the decoded DS<sub>1</sub>.

DS<sub>0</sub> bits used to select up to four drives. When a particular SEL pin is grounded the DDS will not acknowledge a request for this drive from the HDC (all interface lines to the HDC will be tri-stated). In a typical floppy/Winchester disk

drive system with 2 DDS's each attached to 2 drives, the two remaining  $\overline{SEL}$  lines are grounded. In the example on page 17, one DDS interfaces with drives 2 and 3 and has  $\overline{SEL}_0$  and  $\overline{SEL}_1$  grounded. Grounding the 2  $\overline{SEL}$  lines prevents this DDS from acknowledging requests for drives 0 and 1.

DACK<sub>0</sub>-

## Drive Acknowledge (Schmitt Trigger Inputs)

These input pins reflect the response of an individual drive, acknowledging that it has been selected. Therefore these inputs are used with the  $\overline{SEL_0} - \overline{SEL_3}$  status to test whether the drive that acknowledged is the one being selected; otherwise, a fault condition will be detected.

READY

#### Ready (Schmitt Trigger Input)

This input pin indicates that the drive selected is ready to READ, WRITE, or SEEK (access a track).

а таск)

DREADY I

#### Drive Ready (Output, 3-State)

This status output pin is used to indicate that the selected drive is ready to READ, WRITE or SEEK. When a fault condition is sensed by the F/HDDS this line is set LOW so that the controller can detect the fault by sensing FLTOUT. The line is 3-stated if none of the drives connected to F/HDDS are selected.

FAULT

#### Fault (Schmitt Trigger Input)

This pin indicates a fault condition when selecting a drive or in the drive itself. An active FAULT is considered only after the Drive Acknowledge bit corresponding to the drive selected is active LOW.

**FLTOUT** 

#### Fault Out (Output, 3-State)

This output pin is a status output of the fault detection logic. The fault conditions detected are:

- 1. WG and RG both active.
- 2. Active FAULT from the selected drive.
- Unselected drives acknowledging drive selection.
- 4. More than one drive acknowledge in response to a drive selection.

The pin is 3-stated when none of the drives connected to F/HDDS are selected.

SEEKCOMP

#### Seek Complete (Schmitt Trigger Input)

This input line indicates that a SEEK operation has successfully been completed and that the head has settled on the desired track. This signal is generated by the drive.

SEEKCOMP

#### Seek Complete (Output, 3-State)

This status output line is the same as SEEKCOMP for Hard Disk mode. In Floppy mode this output is driven by the Head Load Delay logic (see functional description for details). The line is 3-stated if none of the drives connected to F/HDDS are selected.

GND<sub>1</sub> – GND<sub>3</sub>

Ground

VCC<sub>1</sub>-VCC<sub>3</sub> Power Supply (±5V)

(Inputs)

TEST CLK,

These two lines are used to test the chip logic independent of the PLL.

#### **FUNCTIONAL DESCRIPTION**

The Am9581 simplified block diagram shown in Figure 2 is divided into three sections — (1) the CONTROL section, (2) the WRITE section, and (3) the READ section. The WRITE section and the READ sections are independent of each other and under the supervision of the CONTROL section. The functions of each section are described below.

#### CONTROL SECTION

This section consists of the HEAD LOAD LOGIC, DRIVE SELECT DECODER, and the FAULT DETECT LOGIC. The HEAD LOAD LOGIC is enabled only if the DDS is to be used in floppy disk drives. The HEAD LOAD LOGIC block controls the loading and unloading of the floppy disk drive head as specified in the timing diagram of Figure 3. Each of the three operations is described below.

#### **Normal Operation**

The controller selects a drive by asserting  $\overline{SELENLOW}$ , causing one of the  $\overline{SEL_0}{-3}$  lines to be asserted. Once the drive is selected, the controller can request the DDS to load the head by asserting HDLD. The DDS responds with HDLDOUT going HIGH and asserts SEEKCOMP after a time delay (t\_{HDLDDLY}) set by the resistor R\_X and the capacitor C\_X at the HDLDDLY pin. This time delay set by the user is to accommodate the settling time associated with the head loading and unloading: t\_{HDLDDLY} can be calculated as (1.1 R\_X C\_X)  $\pm$  5%.

To deselect the drive, the controller drives SELEN HIGH and HDLD LOW. The actual deselection of the drive and the unloading of the head do not occur until after thou DDLY.

#### Same Drive Reselected

The selection of the drive and the loading of the head is the same as described in the normal operation. However, if the same drive (DRIVE 0) is deselected and selected again within the time interval defined by though the the head can remain loaded (HDLDOUT remaining HIGH). In this case, a different track can be accessed while the head remains loaded.

#### Different Drive Selected

When a drive (DRIVE 0 for example) is deselected and then a different drive (DRIVE 1) is selected during the time interval tholds. This means that the head of the newly selected drive will be loaded automatically as shown in Figure 3.

Hard disk drives do not have head loading/unloading mechanism since the heads are basically floating when the drive is running. (When a hard disk drive is not running, the heads are in contact with the disk in a specified area called the landing zone.) Each time a different track is to be accessed, a hard disk drive is said to be in SEEK mode. When the desired track is found, the drive issues an active SEEKCOMP. This status is indicated to the controller by the Am9581 as an active SEEKCOMP.

#### WRITE SECTION

#### FM/MFM Encoding

The serial NRZ data pattern is transformed into pulses that occur in a time window specified as the bit cell time. The bit cell time is derived from a very stable reference frequency which can be labeled as the WTCLK. The encoding process takes place during a write operation – i.e., WG is HIGH and RG is LOW. The result of the encoding process is the transformation of the NRZ data and its reference clock into a single bit stream consisting of a CLOCK and/or a DATA pulse for each bit cell depending upon the NRZ value within the bit cell time.

For FM encoding, a CLOCK pulse is always inserted at the beginning of the bit cell. When NRZ data is "1" during the bit cell time, a DATA pulse is inserted in the middle of the bit cell; otherwise no DATA pulse is inserted. Therefore, for FM encoding a CLOCK pulse and a DATA pulse can both be present within the bit cell time (which is  $4\mu s$  for single density floppies running at 250Kbit/sec).

In MFM encoding, when the NRZ data is "1" during the bit cell time, a data pulse is inserted in the middle of the bit cell. If the NRZ data is "0" during the bit cell time, no data pulse is inserted. However, unlike FM, the clock pulses are not automatically inserted at the beginning of each bit cell. The clock pulses are inserted at the beginning of a bit cell if and only if the NRZ data is "0" during the current bit cell as well as the previous bit cell. Otherwise, no clock pulses are written (see Figure 4). Therefore, in MFM, only a CLOCK pulse or a DATA pulse can be present within the bit cell time (which is  $2\mu s$  for a 500Kbit/sec double density floppy and 200ns for a 5Mbit/sec hard disk drive). FM and MFM encoding are shown in Figure 4.

#### Address Mark Generation

Each sector on the disk contains several Address Marks. These enable the controller to identify sector types, sector numbers, and data fields. So that the Address Marks are unique and always distinguishable from all possible data patterns, the encoding rules (either for FM or MFM) are deliberately violated when an Address Mark is written. This is done by deleting some of the clock bits in the encoded clock/data pattern. When a sector is read back from the disk, these missing clocks are identified, and then the controller is assured that correct synchronization has taken place. The F/HDDS will generate all the standard IBM Address Marks for floppy (IBM format) and Winchester (ST506/SA1000 formats). AMC (ADDRESS MARK CONTROL) is sampled on the rising edge of WTCLK when a WRITE operation is taking place. An Address Mark is then inserted, AMF (ADDRESS MARK FOUND) is brought HIGH in acknowledgement

The type of Address Mark generated is dependent on  $\mathsf{FAM}_0$ ,  $\mathsf{FAM}_1$ , and the operating mode, i.e., floppy or hard, and single or double density. The type of Address Mark selected is listed in Table 1






Figure 4. FM vs MFM Encoding – MFM encoding doubles the bit density on the disk by replacing clock bits (C) used in FM encoding with data bits (D). MFM encoding reduces the bit cell by 1/2.

#### **FM ENCODING**



05309A-3

#### MFM ENCODING



05309A-4

The different Address Marks listed below are formed by combinations of the Hexadecimal Data and Clock Patterns.

#### SINGLE DENSITY FLOPPY

Туре	Data Pattern	Clock Pattern	Number of Bytes
IXAM	FC	D7	1
IDAM	FE	C7	1
DAM	FB	C7	1 1
DDAM	F8	Ċ7	1 1

#### **DOUBLE DENSITY FLOPPY\***

Туре	Data Pattern	Clock Pattern	Number of Bytes
IXAM DAM and IDAM	C2 A1	14 0A	3

#### HARD DISK\*

Туре	Data Pattern	Clock Pattern	Number of Bytes
DAM and IDAM	A1	0A	1

\*Note: The ID Address Marks and Data Address mark for double density floppy and hard disks are normally qualified by an extra byte following the Address Mark. However, these extra bytes are normally encoded (no missing clocks), which the controller can easily detect during a READ operation.

#### Write Pre-Compensation

Bit shifting is a phenomenon caused by the flux changes stored on the disk interacting with each other. Its effect is to make nearby flux changes move away from each other creating a timing uncertainty which can cause errors when data is read. This phenomenon is much worse on the inside tracks of a disk, because the flux changes are closer together. To overcome this data interaction, the WRITE DATA stream is pre-compensated, i.e., the direction of each bit shift is anticipated and the bit is moved in the other direction by the Am9581 before being written. When PCEN is HIGH, pre-compensation is enabled and each bit will be made either EARLY, NOMINAL, or LATE, depending on its interaction with its neighbors. (In FM mode PCEN has no effect). The amount of time shift between NOMINAL and LATE is set by two external resistors on the PCDLY pins. The pre-compensation is shown in Figure 5.

For RLL codes, NRZ to RLL encoding, write pre-compensation and address mark detection have to be performed by an external circuit.

#### Read Section

The read section of Am9581 consists of a data Phase-Locked-Loop (PLL), Window Logic, Sync Field Detector, Address Mark Detector, MFM/FM Decoder, Synchronized Multiplexer, crystal controlled oscillator, a reference PLL, and a divide by N counter as shown in Figure 2.

#### Data Phase-Locked-Loop (PLL)

The main function of the data PLL is to provide a clock signal (shown as 2f in Figure 2) that closely tracks the FM/MFM serial

data read off the disk. The 2f signal is then used by the window logic to generate clock and data windows.

When the chip is in the write mode (WG active), the data PLL is synchronized to the REFCLK derived from the XTAL oscillator and the reference PLL. When the data is read from the disk (RG active), the data PLL is locked to the data stream from the disk.

#### The Window Logic

The main function of the window logic is to generate clock and data windows using the 2f signal provided by the data PLL. When the Read Gate (RG) is asserted, the window logic assigns clock and data windows arbitrarily.

#### The Sync Field Detector

The sync field detector looks for the sync field consisting of 8 consecutive pulses in clock windows. When this pattern is detected, the COUNT 8 signal is activated, freezing the window polarity. If the sync pattern is not found, the window logic flips the window polarities so that the sync detector can continue to look for the sync pattern. The apparent sync field ending is seen as a pulse in the data window. This action arms an address mark timeout, i.e., after 8 bit cells (or 24 for double density floppy) an address mark must be found or the state machine is reset back to the lowest level of search — looking for 8 apparent zeros.

#### Address Mark Detector

The detection of various address marks for floppies and hard disks is performed by this section. The type of address mark to be detected is determined by the signals S/D, F/H, FAM $_0$  and FAM $_1$  as shown in Table 1. In response to an active AMC, AMF will be asserted to indicate that the desired address mark has been found during a read or an appropriate address mark has been written during a write. FDDAM is asserted in the FM floppy mode upon detection of a floppy deleted data address mark during a read.

#### MFM/FM Decoder

The MFM/FM decoder converts the incoming MFM/FM data to NRZ data. If an MFM/FM pulse occurs in a data window, the NRZ data is decoded as a "1." If no pulse occurs in the data window, the NRZ data is decoded as a "0."

#### SYNC MUX

The SYNC MUX is a synchronized multiplexer that outputs either the REFCLK derived from the XTAL oscillator and the reference PLL or the RDCLK derived from disk data. The multiplexer outputs REFCLK while writing and also while reading until a sync field has been detected. Once the sync is detected, it switches over to RDCLK without any glitches. For RLL hard disks, the output is always REFCLK.

#### XTAL Oscillator, Reference PLL and Divide by N Counter


The XTAL oscillator, the reference PLL and the divide by N counter provide REFCLK to the SYNC MUX. This clock is also used in the data PLL to prevent VCO from drifting off from the center of its tuning range while it is not reading data off the disk. The appropriate divide ratio is selected internally as shown in Table 1.

#### Figure 5.


#### WRITE PRE-COMPENSATION

Pre-compensation is for the MFM case only. FM does not require pre-compensation. The bit to be written is shifted early or

late with respect to a nominal delay. The nominal delay is selected when data is to be written on time. Action to be taken is made by examining a 7-bit register.



05309A-5



05309A-6


<sup>\*</sup> $T_{\rm L}$  =  $T_{\rm E}$  = 1% - 20% bit cell time \*Nominal delay =  $T_{\rm N}$ 

TABLE 1.

F/H	$PCEN/S(\overline{D})$	FAM <sub>1</sub>	FAM <sub>0</sub>	Address Mark Selected	Mode	XTAL FREQ
1	1	0	0	Index (IXAM)	FM Floppy	
1	1	0	1	ID (IDAM)	FM Floppy	32 x Bit Rate FREQ
1	1	1	0	Data (DAM)	FM Floppy	32 X DIL HAIE FREQ
1	1	1	1	Deleted Data (DDAM)	FM Floppy	
1	0	0	0	Index (IXAM)	MFM Floppy	16 x Bit Rate FREQ
1	0	1	0	ID or Data	MFM Floppy	10 X Bit hate FREQ
0	x	0	0	Normal A1 Address Mark	MFM Hard Disk	Bit Rate FREQ
0	X	1	1	Any Apparent Address Mark	Dump Clock** - Hard Disk	Bit Rate FREQ
0	×	1	0	None	RLL Hard Disk	Code Rate FREQ*
0	×	0	1	Any Apparent Address Mark	Dump Data - Hard Disk	Bit Rate FREQ
1	0	0	1	Any Apparent Address Mark	Dump Data - Floppy Disk	16 x Bit Rate FREQ
1	0	1	1	Any Apparent Address Mark	Dump Clock - Floppy Disk	16 x Bit Rate FREQ

<sup>\*</sup>Code Rate Frequency = "2F" frequency of PLL.

DUMP MODE



(OR CLOCK) BIT

1st AM DATA / (OR CLOCK) BIT


TABLE 2.

#### DATA PHASE-LOCKED-LOOP SPECIFICATIONS

Supply Voltage	+5V ±10%	
Operating Temperature Range	0 to 70°C (Plastic DIP) -55 to +125°C (Ceramic DIP)	
Acquisition Time*	16 x 1/f <sub>D</sub> seconds MAX	
Capture Range*	±6% of f <sub>D</sub> MIN	
Decode Window Error*	$\pm 2.5$ ns or $\pm 2\%$ of 1/f <sub>D</sub> , MAX whichever larger	

 $f_D = bit rate frequency$ 

#### TABLE 3.



#### **DECODE WINDOW ERROR**

\*Note: f<sub>D</sub> = bit rate frequency

<sup>\*\*</sup>Dump is a mode whereby data (or clock) is passed to the HDC on an apparent START of Address Mark (end of apparent SYNC field). This is to enable the recovery of sectors which could not otherwise be read due to corruption of the Address Mark.

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	−65 to +150°C
Supply Voltage to Ground Potential Continuous	-0.5 to +7.0V
DC Voltage Applied to Outputs for High Output State	-0.5V to +V <sub>CC</sub>
DC Input Voltage	-0.5 to +7.0V
DC Output Current into Outputs	30mA
DC Input Current	-30 to +5.0mA

#### Am9581

#### **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise specified:

 $T_A = 0 \text{ to } +70^{\circ}C$ 

 $V_{CC} = 5.0V \pm 10\%$  (MIN = 4.50V, MAX = 5.50V)

MIL

 $T_C = -55 \text{ to } + 125^{\circ}\text{C}$   $V_{CC} = 5.0\text{V} \pm 10\%$  (MIN = 4.50V, MAX = 5.50V)

#### DC CHARACTERISTICS OVER OPERATING RANGE


Parameters	Description	Tes	st Conditions (Note 1)	Min	Typ (Note 2)	Max	Units
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = MIN,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -1mA (Note 6)	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = MIN,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 4mA (Mil), 8mA (Com'l) (Note 6) I <sub>OL</sub> = 48mA (Note 5)			0.5	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input HIGH Vo	oltage for All Inputs	2.0			Volts
VIL	Input LOW Level	Guaranteed Input LOW Vo	ltage for All Inputs			0.8	Volts
VI	Input Clamp Voltage	$V_{CC} = MIN, I_{IN} = -18mA$				-1.2	Volts
I <sub>IL</sub>	Input LOW Current	$V_{CC} = MAX, V_{IN} = 0.5V$	(Note 7)			-0.4	mA
I <sub>IH</sub>	Input HIGH Current	$V_{CC} = MAX, V_{IN} = 2.4V$	(Note 7)			20	μΑ
l <sub>l</sub>	Input HIGH Current	$V_{CC} = MAX, V_{IN} = 5.5V$				1.0	mA
lo	Off-State (High-Impedance) Output Current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V			-50	
			$V_O = 2.4V$			50	- μΑ
I <sub>SC</sub>	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX	(Note 6)	-15		-50	mA
			0 to +70°C		TBD	TBD	
lcc	Power Supply Current (Note 4)	V <sub>CC</sub> = MAX	+70°C			TBD	4
			-55 to +125°C		TBD	TBD m/	
			+125°C			TBD	

Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.

- 2. Typical limits are at  $V_{CC} = 5.0V$ , 25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
- 4. All three-state outputs are in the HIGH impedance state.
- 5. SEL<sub>0</sub> SEL<sub>3</sub> outputs only. These have resistor pullups.
   6. All outputs except SEL<sub>0</sub> SEL<sub>3</sub>.
- 7. All logic inputs. (Does not include X<sub>1</sub>, X<sub>2</sub>, PCDLY1, PCDLY2, CFIL, HDLDDLY).


#### **AC CHARACTERISTICS**

#### THREE-STATE OUTPUTS




 $C_L$ ,  $R_1$ ,  $R_2$  to be determined. All diodes IN916 or IN3064.

### SEL<sub>0</sub>-SEL<sub>3</sub> OUTPUTS




R<sub>L</sub>, C<sub>L</sub> to be determined.

#### **ENABLE AND DISABLE TIMES**




S<sub>1</sub> and S<sub>2</sub> of load circuit are closed except where shown.

#### SETUP AND HOLD TIME MEASUREMENTS




Notes: 1. Diagram shown for input control Enable-Low and input control Disable-High.

#### PROPAGATION DELAY MEASURMENTS




#### **PULSE WIDTH MEASUREMENTS**



### Am9581 DDS CONTROL SECTION TIMING

No.	Parameter	Description	Min	Тур	Max	Units
34	t <sub>DSSU</sub>	DS Valid to SELEN LOW Setup		20		ns
35	t <sub>DSH</sub>	SELEN HIGH to DS Valid Hold		5		ns
36	t <sub>S/DSU</sub>	S/D to SELEN LOW Setup		20		ns
37	t <sub>S/DH</sub>	SELEN LOW to S/D Hold		20		ns
38	t <sub>SEDR</sub>	SELEN LOW to DREADY HIGH		50		ns
39	t <sub>SESCZ</sub>	SELEN HIGH to SEEKCOMP High-Z		50		ns
40	t <sub>DRD</sub>	READY LOW to DREADY LOW Delay		15		ns
41	t <sub>SEDRZ</sub>	SELEN HIGH to DREADY High-Z		50		ns
42	t <sub>SEFL</sub>	SELEN LOW to FLTOUT LOW Delay		50		ns
43	t <sub>FLFHD</sub>	FAULT LOW to FLTOUT HIGH Delay		10		ns
44	t <sub>FFD</sub>	FAULT HIGH to FLTOUT LOW Delay		10		ns
45	t <sub>SEFZ</sub>	SELEN HIGH to FLTOUT High-Z		50		ns
46	t <sub>SCLD</sub>	SEEKCOMP HIGH to SEEKCOMP LOW Delay		10		ns
47	t <sub>SCD</sub>	SELEN LOW to SEEKCOMP LOW		50		ns
48	t <sub>SCHD</sub>	SEEKCOMP LOW to SEEKCOMP HIGH Delay		10		ns



### Am9581 DDS READ/WRITE SECTION TIMING


No.	Name	Description	Min	Тур	Max	Units
READ						
1	t <sub>RRH</sub>	RD/REFCLK HIGH Time*		0.5T		ns
2	t <sub>RRL</sub>	RD/REFCLK LOW Time*		0.5T		ns
3	t <sub>RRC</sub>	RD/REFCLK Cycle Time*		Т		ns
4	tRGDW	RG ↓ to RG ↑ DWELL Time*		2T		ns
5	t <sub>RRAMF</sub>	RD/REFCLK ↑ to AMF ↑ Delay		10		ns
6	†AMCAMFL	AMC ↓ to AMF ↑ Delay		25		ns
7	t <sub>RRRD</sub>	RD/REFCLK ↑ to Read Data Delay		15		ns
8	<sup>t</sup> FAMSU	Valid FAM to AMC ↑ Setup		20		ns
9	t <sub>FAMH</sub>	AMC ↑ to Valid FAM Hold		0		ns
10	<sup>†</sup> FDDAMD	RD/REFCLK ↑ to Valid FDDAM Delay		15		ns
WRITE						
11	twch	WTCLK HIGH Time*		0.5T		ns
12	twcL	WTCLK LOW Time*		0.5T		ns
13	twcc	WTCLK Cycle Time*		Т		ns
14	tRGWGDW	RG ↓ to WG ↑ DWELL*		2T		ns
15	twgpw	WG ↓ to WG ↑ DWELL*		2T		ns
16	tAMCWC	AMC ↑ to WTCLK ↑ Setup		20		ns
17	t <sub>AMCDW</sub>	AMC ↓ to AMC ↑ DWELL*		2T		ns
18	t <sub>AMFWC</sub>	WTCLK ↑ to AMF Delay		20		ns
19	†AMCAMFL	AMC ↓ to AMF ↓ Delay		25		ns
20	twosu	WTDATA to WTCLK ↑ Setup		20		ns
21	t <sub>WDH</sub>	WTCLK ↑ to WTDATA Hold		0		ns
22	t <sub>FAMSU</sub>	Valid FAM to AMC ↑ Setup		20		ns
23	t <sub>FAMH</sub>	AMC ↑ to Valid FAM Hold		0		ns
24	t <sub>X1D</sub>	X <sub>1</sub> to RD/REF CLK Delay			TBD	ns
25	twghwc	WG ↑ to WTCLK ↑ Setup		20		ns
26	twgrwc	WG ↓ to WTCLK ↑ Hold		20		ns
27	tpcwcsu	PCEN to WTCLK ↑ Setup		-1T		ns
28**	t <sub>PCWCH</sub>	PCEN to WTCLK↑ Hold		6T		ns

<sup>\*</sup>T = 1/Nominal Data Rate


## Am9581 DDS SELECT TIMING

No.	Name	Description	Min	Тур	Max	Units
30	tSELSU	SEL to SELEN ↓ Setup		0		ns
31	tSEHH	SEL ↑ to SELEN ↑ Hold		0		ns
32	tSELD	SELEN ↓ to SEL ↓ Delay		50		ns
33	tSEHD	SELEN ↑ to SEL ↑ Delay		50		ns


<sup>\*\*</sup>If the data pattern remaining in the write pipeline after WG goes LOW does not need precompensation, PCEN can go LOW at the same time as WG.




\*Note: During write operation, WTCLK is used which could be asynchronous relative to the RD/REFCLK.



Here a  $\overline{\text{SEL}}$  line is used as an input and is held LOW. Whenever the HDC addresses the drive corresponding to this  $\overline{\text{SEL}}$  pin, the DDS will tri-state all its output lines on the HDC interface.



#### TYPICAL FLOPPY/WINCHESTER DISK DRIVE SYSTEM



05309A-16

Advanced Micro Devices



Advanced Micro Devices maintains a network of representatives and distributors in the U.S. and around the world. Consult the listings on the following four pages for an address nearest you.

#### U.S. AND CANADIAN SALES OFFICES

#### NORTHEAST AREA

**Advanced Micro Devices** 6 New England Executive Park Burlington, Massachusetts 01803 Tel: (617) 273-3970

Advanced Micro Devices (Canada) Ltd.

2 Sheppard Avenue East Suite 1610 Willowdale, Ontario Canada M2N5Y7 Tel: (416) 224-5193

**Advanced Micro Devices** (Canada) Ltd.

4019 Carling # 301 Kanata, Ottawa Canada K2K2A3

Advanced Micro Devices 290 Elwood Davis Road Suite 316 Liverpool, New York 13088 Tel: (315) 457-5400

#### MID-ATLANTIC AREA

**Advanced Micro Devices** 40 Crossways Park Way Woodbury, New York 11797 Tel: (516) 364-8020

**Advanced Micro Devices** Waterview Plaza, Suite 303 2001 U.S. Route #46 Parsippany, New Jersey 07054 Tel: (201) 299-0002

**Advanced Micro Devices** 110 Gibralter Road #110 Horsham, Pennsylvania 19044 Tel: (215) 441-8210 TWX: 510-665-7572

Advanced Micro Devices

Advanced micro Devices Commerce Plaza 5100 Tilghman Street, Suite 320 Allentown, Pennsylvania 18104 Tel: (215) 398-8006 FAX: 215-398-8090

Advanced Micro Devices 205 South Avenue Poughkeepsie, New York 12601 Tel: (914) 471-8180 TWX: 510-248-4219

Advanced Micro Devices 10 Main Street South Southbury, Connecticut 06488 Tel: (203) 264-7800

Advanced Micro Devices 7223 Parkway Drive #203 Dorsey, Maryland 21076 Tel: (301) 796-9310 FAX: 796-2040

#### SOUTHEAST AREA

Advanced Micro Devices 4740 North State Road #7 Suite 202

Ft. Lauderdale, Florida 33319 Tel: (305) 484-8600

Advanced Micro Devices Tel: (813) 530-9971

**Advanced Micro Devices** 478 Ballard Drive #14 Melbourne, Florida 32935 Tel: (305) 254-2915 FAX: 305-254-2993

Advanced Micro Devices 701 East Altamonte Drive Altamonte Springs, Florida 32701 Tel: (305) 834-3333

Advanced Micro Devices 15 Technology Parkway #200 Norcross, Georgia 30092 Tel: (404) 449-7920

Advanced Micro Devices 8 Woodlawn Green, Suite 220 Woodlawn Road Charlotte, North Carolina 28210 Tel: (704) 525-1875

Advanced Micro Devices 303 Williams Avenue Southwest Suite 118 Huntsville, Alabama 35801 Tel: (205) 536-5505

Advanced Micro Devices 6501 Six Forks, Suite 150 Raleigh, North Carolina 27609 Tel: (919) 847-8471

#### MID-AMERICA AREA

Advanced Micro Devices 500 Park Boulevard, Suite 940 Itasca, Illinois 60143 Tel: (312) 773-4422

**Advanced Micro Devices** 5726 Professional Circle #205G Indianapolis, Indiana 46241 Tel: (317) 244-7207

Advanced Micro Devices 9900 Bren Road East, Suite 601 Minnetonka, Minnesota 55343 Tel: (612) 938-0001

**Advanced Micro Devices** 3592 Corporate Drive, Suite 108 Columbus, Ohio 43229 Tel: (614) 891-6455

**Advanced Micro Devices** 16985 West Blue Mound Road, Suite 201 Brookfield, Wisconsin 53005 Tel: (414) 782-7748 FAX: (414) 782-8041

#### NORTHWEST AREA

**Advanced Micro Devices** 1245 Oakmead Parkway Suite 2900 Sunnyvale, California 94086 Tel: (408) 720-8811

Advanced Micro Devices One Lincoln Center, Suite 230 10300 Southwest Greenburg Road Portland, Oregon 97223 Tel: (503) 245-0080

Advanced Micro Devices Honeywell Ctr., Suite 1002 600 108th Avenue N.E. Bellevue, Washington 98004 Tel: (206) 455-3600

#### MID-CALIF AREA

**Advanced Micro Devices** 360 N. Sepulveda, Suite 2075 El Segundo, California 90245 Tel: (213) 640-3210

**Advanced Micro Devices** 21600 Oxnard Street, Suite 675 Woodland Hills, California 91367 Tel: (213) 992-4155

#### SOUTHERN CALIF AREA

Advanced Micro Devices 5000 Birch Street Suite 6000 Newport Beach, California 92660 Tel: (714) 752-6262

Advanced Micro Devices 9619 Chesapeake Drive #210 San Diego, California 92123 Tel: (619) 560-7030

#### MOUNTAIN WEST AREA

Advanced Micro Devices 14755 Preston Road, Suite 700 Dallas, Texas 75240 Tel: (214) 934-9099

Advanced Micro Devices 8240 MoPac Expressway Two Park North, Suite 385 Austin, Texas 78759 Tel: (512) 346-7830

Advanced Micro Devices 2925 Briar Park #410 Houston, Texas 77042 Tel: (713) 785-9001

Advanced Micro Devices 1873 South Bellaire Street Suite 920 Denver, Colorado 80222 Tel: (303) 691-5100

Advanced Micro Devices 40 W. Baseline Road # 206 Tempe, Arizona 85283 Tel: (602) 242-4400

Advanced Micro Devices 1955 W. Grant Road # 125 Tucson, Arizona 85745 Tel: (602) 792-1200

#### INTERNATIONAL SALES OFFICES

BELGIUM Advanced Micro Devices Advanced where Devices
Belgium S.A. – N.V.
Avenue de Tervueren, 412, bte 9
B-1150 Bruxelles

Tel: (02) 771 99 93 TELEX: 61028 FAX: 7623712

FRANCE Advanced Micro Devices, S.A. Silic 314, Immeuble Helsinki 74, rue d'Arcueil F-94588 Rungis Cedex Tél: (01) 687.36.66 TELEX: 202053 FAX: 686.21.85

Advanced Micro Devices GmbH Rosenheimer Strasse 143B 8000 Munchen 80, West Germany Tel: 49 89 41140 TELEX: 05-23883 FAX: 406 490

GERMANY Advanced Micro Devices GmbH

Feuerseeplatz 4/5 D-7000 Stuttgart 1 Tel: (0711) 62 33 77 TELEX: 07-21882 FAX: 625 187

FAX: 5553

Advanced Micro Devices GmbH Zur Worth 6 D-3108 Winsen/Aller Tel: (05143) 53 62 TELEX: 925287

Advanced Micro Devices
Room 1602 World Finance Centre
South Tower Harbour City 17 Canton Road Tsimshatsui, Kowloon Tel: (852) 3 695377 TELEX: 50426

FAX: (852) 123 4276

ITALY Advanced Micro Devices S.R.L. Centro Direzionale Via Novara, 570 I-20153 Milano

Tel: (02) 3533241 TELEX: 315286 FAX: (39) 349 8000

FAX: (03) 326 0262

JAPAN Advanced Micro Devices, K.K. Dai 3 Hoya Building 8-17, Kamitakaido 1 chome Suginami-ku, Tokyo 168 Tel: (03) 329-2751 TELEX: 2324064

SWEDEN Advanced Micro Devices AB Box 7013 Rissneleden 144, 5tr S-172 07 Sundbyberg Tel: (08) 7330350 TELEX: 11602 FAX: 7332285

UNITED KINGDOM Advanced Micro Devices (U.K.) Ltd. A.M.D. House, Goldsworth Road

Woking, Surrey GU21 1JT Tel: Woking (04862) 22121 TELEX: 859103 FAX: 22179

Advanced Micro Devices (U.K.) Ltd. The Genesis Centre Garrett Field Science Park South Birchwood Warrington WA3 7BH
Tel: Warrington (0925) 828008
TELEX: 628524 FAX: 827693

#### U.S. AND CANADIAN SALES REPRESENTATIVES

CALIFORNIA (Northern)

CALIFORNIA (NOTINEIT)

2 Incorporated
3350 Scott Boulevard
Suite 1001, Bildg. 10
Santa Clara, California 95050
Tel: (408) 988-3400
TWX: 910-338-0192

CANADA (Eastern) Vitel Electronics 3300 Cote Vertu, Suite 203

3300 Cote Vertu, Sur St. Laurent, Quebec, Canada H4R 2B7 Tel: (514) 331-7393 TWX: 610-421-3124 TELEX: 05-821762 Vitel Electronics 5945 Airport Road, Suite 180 Mississauga, Ontario Canada L4V 1R9

Tel: (416) 676-9720 TWX: 610-492-2528 Vitel Electronics 4019 Carling #301 Kanata, Ottawa Canada K2K 2A3 Tel: (613) 836-1776

CONNECTICUT Scientific Components 1185 South Main Street

Cheshire, Connecticut 06410 Tel: (203) 272-2963 TWX: 710-455-2078

IDAHO

Intermountain Technology 1106 N. Cole Road # C Boise, Idaho 83704 Tel: (208) 888-5708

S.A.I. Marketing Corp. 2441 Production Drive Indianapolis, Indiana 46241 Tel: (317) 241-9276 TWX: 810-341-3309

IOWA Lorenz Sales, Inc. 5270 N. Park Place, N.E. Cedar Rapids, Iowa 52402 Tel: (319) 377-4666

KANSAS

KANSAS Kebco Inc., c/o Doug Phillips 524 Deveron Drive Wichita, Kansas 67230 Tel: (316) 733-2117 (316) 733-1301

10111 Santa Fe Avenue, Suite 13 Overland Park, Kansas 66212 Tel: (913) 541-8431

MICHIGAN

MICHIGAN S.A.I. Marketing Corp. P.O. Box 929 9880 E. Grand River Road #109 Brighton, Michigan 48116 Tel: (313) 227-1786 TWX: 810-242-1518

MISSOURI

Kebco Inc. 75 Worthington, Suite 101 Maryland Heights, Missouri 63043 Tel: (314) 576-4111

Lorenz Sales, Inc. 2809 Garfield Lincoln, Nebraska 68502 Tel: (402) 475-4660

NEW JERSEY T.A.I. Corp. 12 S. Black Horse Pike Bellmawr, New Jersey 08031 Tel: (609) 933-2600 TWX: 710-639-1810

NEW MEXICO Thorson Desert States 9301 Indian School, Suite 112 Albuquerque, New Mexico 87112 Tel: (505) 293-8555 TWX: 910-989-1174

NEW YORK

NEW YOHK Nycom, Inc. 10 Adler Drive East Syracuse, New York 13057 Tel: (315) 437-8343 TWX: 710-541-1506

оню

Dolfuss-Root & Co. 13477 Prospect Road Strongsville, Ohio 44136 Tel: (216) 238-0300 TWX: 810-427-9148

Dolfuss-Root & Co. 683 Miamisburg-Centerville Road Suite 202 Centerville, Ohio 45459 Tel: (513) 433-6776

PENNSYLVANIA Dolfuss-Root & Co. United Industrial Park Suite 203A, Building A 98 Vanadium Road Bridgeville, Pennsylvania 15017 Tel: (412) 221-4420 TWX: 510-697-3233

UTAH

R2 940 North 400 East North Salt Lake, Utah 84054 Tel: (801) 298-2631 TWX: 910-925-5607

#### U.S. AND CANADIAN STOCKING DISTRIBUTORS

Hall-Mark Electronics 4900 Bradford Boulevard Huntsville, Alabama 35807 Tel: (205) 837-8700 TWX: 810-726-2187

Hamilton/Avnet Electronics 4812 Commercial Drive Huntsville, Alabama 35805 Tel: (205) 837-7210 TWX: 810-726-2162

Schweber Electronics 2227 Drake Avenue S.W. Suite #14 Huntville, Alabama 35805 Tel: (205) 882-2200

#### ARIZONA

Arrow Electronics 2127 W. 5th Place Tempe, Arizona 85281 Tel: (602) 968-4800

Schweber Electronics 11049 North 23rd Drive Phoenix, Arizona 85029 Tel: (602) 997-4874

Hamilton/Avnet Electronics 505 South Madison Drive Tempe, Arizona 85281 Tel: (602) 231-5100 TWX: 910-951-1535

Kierulff Electronics 4134 Fast Wood Street Phoenix, Arizona 85040 Tel: (602) 243-4101 TWX: 910-951-1550

Wyle Labs/EMG 8155 North 24th Avenue Phoenix, Arizona 85021 Tel: (602) 249-2232 TWX: 910-951-4282

#### CALIFORNIA

Arrow Electronics 2961 Dow Avenue Tustin, California 92680 Tel: (714) 838-5422 TWX: 910-595-2861

Arrow Electronics 9511 Ridgehaven Court San Diego, California 92123 Tel: (714) 565-480 TWX: 910-335-1195

Arrow Electronics 19748 Dearborn Street Chatsworth, California 91311 Tel: (213) 701-7500 TWX: 910-493-2086

Arrow Electronics 521 Weddell Drive Sunnyvale, California 94086 Tel: (408) 745-6600 TWX: 910-339-9371

Avnet Electronics 350 McCormick Avenue Irvine Industrial Complex Costa Mesa, California 92626 Tel: (714) 754-6111 (213) 558-2345 TWX: 910-595-1928

Avnet Electronics Co. #71 20501 Plummer Street Chatsworth, California 91311 Tel: (213) 700-2600

Arrow Electronics 1502 Crocker Avenue Hayward, California 94544 Tel: (415) 487-4600

Hamilton/Avnet Electronics 3170 Pullman Costa Mesa, California 92626 Tel: (714) 641-4100 TWX: 910-595-2638

Hamilton/Avnet Electronics 3002 East G Street Ontario, California 91764 Tel: (714) 989-9411

Hamilton Electro Sales 9650 Desoto Avenue Chatsworth, California 91311 Tel: (818) 700-6500

Hamilton/Avnet Electronics 4103 Northgate Boulevard Sacramento, California 95834 Tel: (916) 920-3150

Hamilton/Avnet Electronics Hamilton/Avnet Electronics 4545 View Ridge Road San Diego, California 92123 Tel: (714) 571-7500 TWX: 910-335-1216

Hamilton/Avnet Electronics 1175 Bordeaux Sunnyvale, California 94086 Tel: (408) 743-3300 TWX: 910-339-9332

Hamilton Electro Sales Hamilton Electro Sales 10950 West Washington Boulevard Culver City, California 90230 Tel: (213) 558-2121 TWX: 910-340-6364 910-340-7073 TELEX: 66-43-29 66-43-31

Kierulff Electronics 5650 Jillson Commerce, California 90040 Tel: (213) 725-0325

Kierulff Electronics 21053 Devonshire #203 Chatsworth, California Tel: (818) 341-2211

Kierulff Electronics 10824 Hope Street Cypress, California 90630

Kierulff Electronics 1180 Murphy Road San Jose, CA 95131 Tel: (408) 751-6262

Kierulff Electronics 8797 Balboa Avenue San Diego, California 92123 Tel: (714) 278-2112 TWX: 910-335-1182

Schweber Electronics 17811 Gillette Irvine, California 92714 Tel: (213) 537-4320 (714) 556-3880 TWX: 910-595-1720

Schweber Electronics 3110 Patrick Henry Drive Santa Clara, California 95050 Tel: (408) 748-4700 TWX: 910-338-2043

Schweber Electronics 21139 Victory Boulevard Canoga Park, California 91303 Tel: (213) 999-4702

Wyle Labs/EMG 124 Maryland Avenue El Segundo, California 90245 Tel: (213) 322-8100 TWX: 910-348-7140

Wyle Labs/FMG Wyle Labs/EMG Orange County Division 17872 Cowan Irvine, California 92714 Tel: (714) 641-1600 TWX: 910-595-1572

Wyle Labs/EMG 11151 Sun Center Drive Rancho Cordova, California 95670 Tel: (916) 638-5282

Wyle Labs/EMG 11151 Sun Center Drive Rancho Cordova, California 95670 Tel: (916) 638-5282

Wyle Labs/EMG 9525 Chesapeake Drive San Diego, California 92123 Tel: (714) 565-9171 TWX: 910-335-1590

Wyle Labs/EMG 3000 Bowers Avenue Santa Clara, California 95052 Tel: (408) 727-2500 TWX: 910-338-0296

Canadian General Electric 189 Dufferin Street Toronto, Ontario, Canada M6K 1Y9 Tel: (416) 537-4481 TELEX: 06-232-38

Future Electronics 82 St. Regis Crescent North Downsview, Ontario Canada M3J 1Z3 Tel: (416) 663-5563 TWX: 610-491-1470

Future Electronics Baxter Centre 1050 Baxter Road Ottawa, Ontario Canada K2C 3P2 Tel: (613) 820-8313 TWX: 610-563-1697

Future Electronics 237 Hymus Boulevard Pointe Claire, Quebec, Canada H9R 5C7 Tel: (514) 694-7710 TWX: 610-421-3251 TELEX: 82-3554 05-823555

Future Electronics Vancouver, British Columbia Canada V5R 5J7 Tel: (604) 438-5545 TWX: 610-922-1668

Hamilton/Avnet Electronics 6845 Rexwood Road, Units 3-5 Mississauga, Ontario, Canada L4V 1M5 Tel: (416) 677-7432 TWX: 610-492-8867

Hamilton/Avnet Electronics Neaton, Ontario, Canada K2E 7L5 Tel: (613) 226-1700 TWX: 610-562-1906 210 Colonnade

Hamilton/Avnet Electronics 2816 21st Street, N.E. Calgary, Alberta, Canada T2E 6Z2 Tel: (403) 230-3586 TWX: 610-821-2286

Hamilton/Avnet Electronics 2670 Sabourin St. Laurent, Quebec, Canada H4S 1M2 Tel: (514) 331-6443 TWX: 610-421-3731 RAE Industrial Electronics, Ltd. 11680 170th Street Edmonton, Alberta Canada T5S 1J7 Tel: (403) 451-4001 TELEX: 037-2653

RAE Industrial Electronics, Ltd. RAE Industrial Electronics, 3455 Gardner Court Burnaby, British Columbia Canada V5G 4J7 Tel: (604) 291-8866 TWX: 610-929-3065 TELEX: 04-356533

#### COLORADO

Arrow Electronics 1390 South Potomac Street Suite 136 Aurora, Colorado 80012 Tel: (303) 696-1111 TWX: 910-932-2999

Hamilton/Avnet Electronics 8765 East Orchard Road Suite 708 Englewood, Colorado 80111 Tel: (303) 740-1000 TWX: 910-935-0787

Kierulff Electronics 7060 South Tuscon Way Englewood, Colorado 80112 Tel: (303) 790-4444 TWX: 910-931-2626

Wyle Labs/EMG 451 East 124th Avenue Thornton, Colorado 80241 Tel: (303) 457-9953 TWX: 910-936-0770

#### CONNECTICUT

Arrow Electronics 12 Beaumont Road Wallingford, Connecticut 06492 Tel: (203) 265-7741 TWX: 710-476-0162

Hamilton/Aynet Electronics Hamilton/Avnet Electronics Commerce Park Commerce Drive Danbury, Connecticut 06810 Tel: (203) 797-2800 TWX: 710-456-9974

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: (203) 792-3500 TWX: 710-456-9405

#### FLORIDA

Arrow Electronics 1001 N.W. 62nd Street, Suite 108 Ft. Lauderdale, Florida 33309 Tel: (305) 776-7790 TWX: 510-955-9456

Arrow Electronics 50 Woodlake Drive, West Bldg, B Palm Bay, Florida 32905 Tel: (305) 725-1480 TWX: 510-959-6337

Hall-Mark Electronics Suite 303 Clearmont, Florida 33520 Tel: (813) 530-4543 Hall-Mark Electronics 1671 West McNabb Road Ft. Lauderdale, Florida 33309 Tel: (305) 971-9280 TWX: 510-956-9720

Hall-Mark Electronics 7233 Lake Ellenor Drive Orlando, Florida 32809 Tel: (305) 855-4020 TWX: 810-850-0183

Hamilton/Avnet Electronics 6801 N.W. 15th Way Ft. Lauderdale, Florida 33309 Tel: (305) 971-2900 TWX: 510-956-3097

Hamilton/Avnet Electronics 3197 Tech Drive North St. Petersburg, Florida 33702 Tel: (813) 576-3930 TWX: 810-863-0374

Kierulff Electronics 3247 Tech Drive St. Petersburg, Florida 33702 Tel: (813) 576-1966 TWX: 810-863-5625

#### GEORGIA

Arrow Electronics 2979 Pacific Drive Norcross, Georgia 30071 Tel: (404) 449-8252 TWX: 810-766-0439

Hall-Mark Electronics 6410 Atlantic Boulevard, Suite 115 Norcross, Georgia 30071 Tel: (404) 447-8000 TWX: 810-766-4510

Hamilton/Avnet Electronics 5825-D Peachtree Crossing Norcross, Georgia 30092 Tel: (404) 447-7500 TWX: 810-766-0432

Schweber Electronics 303 Research Drive Suite 210 Suite 210 Norcross, Georgia 30092 Tel: (404) 449-9170 TWX: 810-766-1592

#### ILLINOIS

Arrow Electronics 2000 Algonquin Schaumburg, Illinois 60195 Tel: (312) 397-3440

Hall-Mark Electronics Tary Industrial Drive
Bensenville, Illinois 60106
Tel: (312) 860-3800
TWX: 910-222-1815

Hamilton/Aynet Electronics 1130 Thorndale Avenue Bensenville, Illinois 60106 Tel: (312) 860-7780 TWX: 910-227-0060

#### **U.S. AND CANADIAN STOCKING DISTRIBUTORS**

Kierulff Electronics Tisas Landmeir Road Elk Grove Village, Illinois 60007 Tel: (312) 640-0200 TWX: 910-222-0351

Schweber Electronics 904 Cambridge 904 Cambridge Elk Grove Village, Illinois 60007 Tel: (312) 364-3750 TWX: 910-222-3453

#### INDIANA

Arrow Electronics 2718 Rand Road Indianapolis, Indiana 46241 Tel: (317) 243-9353 TWX: 810-341-3119

Hamilton/Avnet Electronics 485 Gradle Drive Carmel, Indiana 46032 Tel: (317) 844-9333 TWX: (810) 260-3966

Hamilton/Aynet Electronics 915 33rd Avenue S.W. Cedar Rapids, Iowa 52404 Tel: (319) 362-4757

Schweber Electronics 5270 N. Park Place N.E. Cedar Rapids, Iowa 52402 Tel: (319) 373-1417

#### KANSAS

Hall-Mark Electronics 10815 Lakeview Drive Lenexa, Kansas 66215 Tel: (913) 888-4747 TWX: 510-928-1831

Hamilton/Avnet Electronics 9219 Quivira Road Overland Park, Kansas 66215 Tel: (913) 888-8900 TWX: 910-743-0005

Schweber Electronics 10300 W. 103rd Street 10300 W. 103rd Street Suite #200 Overland Park, Kansas 66214 Tel: (913) 492-2921

#### MARYLAND

Arrow Electronics 4801 Benson Avenue Baltimore, Maryland 21227 Tel: (301) 247-5200 TWX: 710-236-9005

Hall-Mark Electronics Hall-Mark Electronics 6655 Amberton Drive Baltimore, Maryland 21227 Tel: (301) 796-9300 TWX: 710-862-1942

Hamilton/Aynet Electronics Hamilton/Avnet Electronics 6822 Oak Hill Lane Columbia, Maryland 21045 Tel: (301) 995-3500 TWX: 710-862-1861 TELEX: 8-79-68

Schweber Electronics 9218 Gaither Road Gaithersburg, Maryland 20877 Tel: (301) 840-5900 TWX: 710-831-9089

#### MASSACHUSETTS Arrow Electronics

Arrow Electronics Arrow Drive Woburn, Massachusetts 01801 Tel: (617) 933-8130 TWX: 510-224-6494

Hamilton/Avnet Electronics 50 Tower Office Park Woburn, Massachusetts 01801 Tel: (617) 935-970 TWX: 710-393-0382 Kierulff Electronics

Ta Fortune Drive
Billerica, Massachusetts 01821
Tel: (617) 667-8331
TWX: 710-390-1449 Schweber Electronics

25 Wiggins Road Bedford, Massachusetts 01730 Tel: (617) 275-5100 TWX: 710-326-0268

#### MICHIGAN

Arrow Electronics 3810 Varsity Drive Ann Arbor, Michigan 48104 Tel: (313) 971-8220 TWX: 810-223-6020

Arrow Electronics 3510 Roger B Chaffee Drive Grand Rapids, Michigan 49508 Tel: (616) 243-0912 Hamilton/Avnet Electronics 32487 Schoolcraft Livonia, Michigan 48150 Tel: (313) 522-4700 TWX: 810-242-8775

Hamilton/Aynet Electronics 2215 29th Street, S.E. Z210 23 milet, 3.L. Space A-5 Grand Rapids, Michigan 49508 Tel: (616) 243-8805 TWX: 810-273-6921

#### MINNESOTA

Arrow Electronics 5230 West 73rd Street Edina, Minnesota 55435 Tel: (612) 830-1800 TWX: 910-576-3125

Hall-Mark Electronics 7838 12th Avenue South Bloomington, Minnesota 55420 Tel: (612) 854-3223 TWX: 910-576-3187

Hamilton/Avnet Electronics 10300 Bren Road, E. Minnetonka, Minnesota 55343 Tel: (612) 932-060 TWX: 910-576-2720

Kierulff Electronics Technical Electronics 7667 Cahill Road Edina, Minnesota 55435 Tel: (612) 941-7500 TWX: 910-576-2721

Arrow Electronics Arrow Electronics 2380 Schuetz Road St. Louis, Missouri 63141 Tel: (314) 567-6888 TWX: 910-764-0882

Hall-Mark Electronics 2662 Metro Boulevard Maryland Heights, Missouri 63043 Tel: (314) 291-5350 TWX: 910-760-0671

Hamilton/Avnet Electronics 13743 Shoreline Court Earth City, Missouri 63045 Tel: (314) 344-1200 TWX: 910-762-0684

Schweher Electronics Schweber Electronics 502 Earth City Expressway Suite #203 Earth City, Missouri 63045 Tel: (314) 739-0526

#### NEW HAMPSHIRE

Arrow Electronics 1 Perimeter Drive Manchester, New Hampshire 03103 Tel: (603) 668-6968 TWX: 710-220-1684

#### NEW JERSEY

Arrow Electronics 6000 Lincoln Drive E. Marlton, New Jersey 08053 Tel: (609) 596-8000 TWX: 710-897-0829

Arrow Electronics Arrow Electronics 2 Industrial Road Fairfield, New Jersey 07006 Tel: (201) 575-5300 TWX: 710-734-4403

Hall-Mark Electronics Hall-Mark Electronics 2901 Springdale Road Springdale Business Center Cherry Hill, New Jersey 08003 Tel: (215) 355-730 TWX: 510-667-1750

Hall-Mark Electronics 107 Fairfield Road Fairfield, New Jersey 07006 Tel: (201) 575-4415 TWX: 710-734-4409

Hamilton/Avnet Electronics 1 Keystone Avenue, Bldg, 36 Cherry Hill, New Jersey 08003 Tel: (609) 424-0100 TWX: 710-940-0262

Hamilton/Avnet Electronics 10 Industrial Road Fairfield, New Jersey 07006 Tel: (201) 575-3390 TWX: 710-734-4388

Schweber Electronics Talk Madison Road Fairfield, New Jersey 07006 Tel: (201) 227-7880 TWX: 710-480-4733

#### NEW MEXICO

Arrow Flectronics Arrow Electronics 2460 Alamo Avenue, S.E. Albuquerque, New Mexico 87016 Tel: (505) 243-4566 TWX: 910-989-1679

Electronic Devices Inc. 3411 Bryn Mawr, N.E. Albuquerque, New Mexico 87107 Tel: (505) 884-2950

Hamilton/Aynet Electronics Hamilton/Avnet Electronics 2524 Baylor Drive, S.E. Albuquerque, New Mexico 87106 Tel: (505) 765-1500 TWX: 910-989-0614

#### NEW YORK

Arrow Electronics Arrow Electronics 25 Hub Drive Melville, New York 11747 Tel: (516) 694-6800 TWX: 510-224-6155

Arrow Electronics 7705 Maltage Drive Liverpool, New York 13088 Tel: (315) 652-1000 TWX: 710-545-0230

Arrow Electronics 20 Oser Avenue 20 Oser Avenue Hauppauge, New York 11787 Tel: (516) 231-1000 TWX: 510-227-6623

Arrow Electronics Arrow Electronics 3000 South Winton Road Rochester, New York 14623 Tel: (716) 275-0300 TWX: 510-253-4766

Hamilton/Avnet Electronics Tallinion/Arter Electronics
16 Corporate Circle
East Syracuse, New York 13057
Tel: (315) 437-2642
TWX: 710-541-0959

Hamilton/Avnet Electronics Hamillon/Avnet Electronics 933 Motor Parkway Haupauge, New York 11788 Tel: (516) 454-6000 TWX: 510-224-6166

Hamilton/Avnet Electronics 333 Metro Park Rochester, New York 14623 Tel: (716) 475-9130 TWX: 510-253-5470

Schweber Electronics 3 Town Line Circle Rochester, New York 14623 Tel: (716) 424-2222

Schweber Electronics Schweber Electronics
Jericho Turnpike
Westbury, New York 11590
Tel: (516) 334-7474
TWX: 510-222-9470
510-222-3660

#### NORTH CAROLINA

Arrow Electronics 5240 Greens Dairy Road Raleigh, North Carolina 27604 Tel: (919) 876-3132 TWX: 510-928-1856

Arrow Electronics Winston-Salem, North Carolina 27101 Tel: (919) 725-8711 TWX: 510-931-3169

Hall-Mark Electronics Fall-Wark Lead of March School S

Hamilton/Avnet Electronics 73510 Spring Forrest Road Raleigh, North Carolina 27604 Tel: (919) 878-0819 TWX: 510-928-1836

Schweber Electronics 1 Commerce Center 5285 North Boulevard Raleigh, North Carolina 27604 Tel: (919) 876-0000

Arrow Electronics 7620 McEwen Road Centerville, Ohio 45459 Tel: (513) 435-5563 TWX: 810-459-1611

Arrow Electronics 6238 Cochran Solon, Ohio 44139 Tel: (216) 248-3990 TWX: 810-427-9408 Hamilton/Avnet Electronics 4588 Emery Industrial Parkway Cleveland, Ohio 44128 Tel: (216) 831-3500 TWX: 810-427-9452

Hamilton/Avnet Electronics 954 Senate Drive Dayton, Ohio 45459 Tel: (513) 433-0610 TWX: 810-450-2531

Hamilton/Avnet Electronics 777 Brooksedge Boulevard Westerville, Ohio 43081 Tel: (614) 822-7004

#### OKLAHOMA

Hall-Mark Electronics Tali-Walk Electronics 5460 South 103rd East Avenue Tulsa, Oklahoma 74145 Tel: (918) 665-3200 TWX: 910-845-2290

Kierulff Electronics Metro Park 12318 E. 60th Street Tulsa, Oklahoma 74145 Tel: (918) 252-7537

Schweber Electronics Schweber Electronics 4815 South Sheridan Fountain Plaza Suite #109 Tulsa, Oklahoma 74145 Tel: (918) 622-8000

#### OREGON

Almac Electronics 8022 Southwest Nimbus, Bldg. 7 Koll Business Park Beaverton, Oregon 97005 Tel: (503) 641-9070 TWX: 910-467-8743

Arrow Electronics 10260 S.W. Nimbus Avenue Suite M3 Portland, Oregon 97223 Tel: (503) 684-1690

Hamilton/Aynet Electronics Hamilton/Avnet Electronics 6024 S.W. Jean Road Bldg. C, Suite 10 Lake Oswego, Oregon 97034 Tel: (503) 635-8831 TWX: 910-455-8179

Wyle Labs/EMG 5289 N.E. Elam Young Parkway Building E-100 Hillsboro, Oregon 97123 Tel: (503) 640-6000 TWX: 910-460-2203

#### PENNSYLVANIA

Arrow Electronics Mrow Electronics 650 Seco Road Monroeville, Pennsylvania 15146 Tel: (412) 856-7000 TWX: 710-797-3894

Schweber Electronics Schweber Electronics Prudential Business Campus 231 Gibraltar Road Horsham, Pennsylvania 19044 Tel: (215) 441-0600 TWX: 510-665-6540

Electronic Devices Inc. 1251 S. Cedar Crest Boulevard #208B Allentown, Pennsylvania 18103 Tel: (215) 432-5005

#### TEXAS

Arrow Electronics 10125 Metropolitan Drive Austin, Texas 78758 Tel: (512) 835-4180 TWX: 910-874-1348

Arrow Electronics 13715 Gamma Road Dallas, Texas 75234 Tel: (214) 386-7500 TWX: 910-860-5377

Arrow Electronics 10899 Kinghurst Drive, Suite 100 Houston, Texas 77099 Tel: (713) 530-4700 TWX: 910-880-4439

Hall-Mark Electronics 12211 Technology Boulevard Austin, Texas 78759 Tel: (512) 258-8848 TWX: 910-874-2031

Hall-Mark Electronics P.O. Box 222035 11333 Page Mill Road Dallas, Texas 75222 Tel: (214) 343-5000 TWX: 910-867-4721

Hall-Mark Electronics 8000 Westglen Houston, Texas 77063 Tel: (713) 781-6100 TWX: 910-881-2711 Hamilton/Avnet Electronics 2401 Rutland Drive Austin, Texas 78758 Tel: (512) 837-8911 TWX: 910-874-1319

Hamilton/Avnet Electronics 8750 Westpark Drive Houston, Texas 77063 Tel: (713) 780-1771 TWX: 910-881-5523

Hamilton/Avnet Electronics 2111 West Walnut Hill Lane Irving, Texas 75062 Tel: (214) 659-4111 TWX: 910-860-5929 TELEX: 73-05-11

Kierulff Electronics 3007 Longhorn Boulevard Suite 105 Austin, Texas 78758 Tel: (512) 835-2090

Kierulff Electronics 9610 Skillman Avenu Dallas, Texas 75243 Tel: (214) 343-2400

Kierulff Electronics 10415 Landsbury Drive Suite 210 Houston, Texas 77099 Tel: (713) 530-7030

Schweber Electronics 6300 La Calma #240 Austin, Texas 78752 Tel: (512) 458-8253

Schweber Electronics 4202 Beltway Drive Dallas, Texas 75234 Tel: (214) 661-5010 TWX: 910-860-5493

Schweber Electronics 10625 Richmond Avenue, Suite 100 Houston, Texas 77042 Tel: (713) 784-3600 TWX: 910-881-4836

#### ПТАН

Hamilton/Avnet Electronics 1585 West 2100 South Salt Lake City, Utah 84119 Tel: (801) 972-2800 TWX: 910-925-4018

Kierulff Electronics 2121 S. 3600 West Street Salt Lake City, Utah 84119 Tel: (801) 973-6913 TWX: 910-925-4072

Wyle Labs/EMG 1959 South 4130 West Salt Lake City, Utah 84104 Tel: (801) 974-9953 TWX: 910-917-4040

#### WASHINGTON

Almac Electronics 14360 S.E. Eastgate Way Bellevue, Washington 98007 Tel: (206) 643-9992 TWX: 910-444-2067

Arrow Electronics 14320 N.E. 21st Street Bellevue, Washington 98005 Tel: (206) 643-4800 TWX: 910-443-3033

Hamilton/Avnet Electronics 14212 N.E. 21st Street
Bellevue, Washington 98005
Tel: (206) 453-5844
TWX: 910-443-2469

Wyle Labs/EMG 1750 132nd Avenue, N.E. Bellevue, Washington 98005 Tel: (206) 453-8300 TWX: 910-443-2526

#### WISCONSIN

Arrow Electronics 434 West Rawson Avenue Oak Creek, Wisconsin 53154 Tel: (414) 764-6600 TWX: 910-262-1193

Hall-Mark Electronics 9657 South 20th Street Oak Creek, Wisconsin 53154 Tel: (414) 761-3000

Hamilton/Avnet Electronics Parhillon/Avnet Electronics 2975 Moorland Road New Berlin, Wisconsin 53151 Tel: (414) 784-4510 TWX: 910-262-1182

Kierulff Electronics 2236 W. Bluemont Road Unit G Waukesha, Wisconsin 53186 Tel: (414) 784-8160

Schweber Electronics Schweber Electronics 150 Sunnyslope Road Suite # 120 Brookfield, Wisconsin 53005 Tel: (414) 784-9020

#### INTERNATIONAL SALES REPRESENTATIVES AND DISTRIBUTORS

R and D Electronics P.O. Box 206 Burwood 3125 Victoria Tel: (03) 288-8232/62 TELEX: AA33288

R and D Electronics P.O. Box 57 Crows Nest N.S.W. 2065 Sydney Tel: (61) 439-5488 TELEX: (790) 25468

AUSTRIA Kontron Ges.m.b.H. Eisgrubengasse 6 (Kontron Haus) A-2334 Voesendorf-Wien Tel: (0222) 67 06 31 TELEX: 131699

BELGIUM Arcobel NV Terlindenhofstraat 36, Bus 7 P.O. Box 110 P.O. Box 110 2060 Antwerpen-Merksem Tel: (03) 640.70.48 TELEX: 73026

DENMARK DENMARK
Advanced Electronic APS
Mariendalsvej 55
DK-2000 Copenhagen F
Tel: (01) 19 44 33
TELEX: 22 431

FINLAND Telercas OY Tuusulantie 1B P.O. Box 33 SF-04201 Kerava Tel: 358 (0) 248055 TELEX: 12 1111

FRANCE A2M 6, Avenue du Général De Gaulle Hall A F-78150 Le Chesnay Tel: (03) 954.91.13 TELEX: 698 376

3 Ter rue de la Haye F-38290 St. Quentin Fallavier Lyon Tel: (74) 94.43.33 TELEX: 900738

A2M
Parce D Activite Cadera
Avenue J. F. Kennedy
Bat. E
F-33700 Merignac
Bordeaux
Tel: (56) 34.10.97

A2M Residence du Ponant Place du Général De Gaulle F-22220 Treguier Tel: (96) 92.23.66 TELEX: 950313

A2M La Rivaliere St. Romain Lachalme F-43600 Sainte Cigolene Tel: (71) 61.17.26 RTF

9, rue d'Arcueil F-94250 Gentilly Tel: (01) 664.11.01 TELEX: 201 069

Le Latay F-44390 Nort Sur Erdre Tel: (40) 72.27.98 TELEX: 711087

RTF Avenue du Parc Escalquens F-31320 Castanet-Tolosan Tel: (61) 81.53.65 TELEX: 520927 RTF St. Mury Le Vaucansson F-38240 Meylan Grenoble Tel: (76) 90.11.88 TELEX: 980796

Sonepar Electronique Quest 6, Bld Adolphe Billault 44200 Nantes Tel: (40) 20.04.81 TELEX: 711660

GERMANY Astronic GmbH Winzererstrasse 47D D-8000 Muenchen 40 Tel: (089) 30 90 31 TELEX: 0-5216187

EBV-Elektronik Vertriebs GmbH Oberweg 6 D-8025 Unterhaching b. Muenchen Tel: (089) 6 11 05-1 TELEX: 0-524535

EBV-Elektronik Vertriebs GmbH Oststr. 129 D-4000 Duesseldorf Tel: (0211) 8 48 46/7 TELEX: 0-8587267

EBV-Elektronik Vertriebs GmbH Kibitzrain 18 D-3006 Burgwedel 1/Hannover Tel: (05139) 50 38 TELEX: 0-923694

EBV-Elektronik Vertriebs GmbH Schenckstrasse 99 D-6000 Frankfurt/Main 90 Tel: (069) 78 50 37 TELEX: 0-413590

EBV-Elektronik Vertriebs GmbH Alexanderstr. 42 D-7000 Stuttgart 1 Tel: (0711) 24 74 81/83 TELEX: 0-722271

Kontron Halbleiter GmbH Ronsdorfer Strasse 145 D-4000 Dusseldorf 1 Tel: (0211) 73610 TELEX: 8582675

Kontron Halbleiter GmbH Kennedy-Allee 34 D-6000 Frankfurt/Main 70 Tel: (069) 63 60 61 TELEX: 414881 Kontron Halbleiter GmbH Konigsreihe 2 D-2000 Hamburg 70 Tel: (040) 68 29 50 TELEX: 211998

Kontron Halbleiter GmbH Hermann-Guthe-Strasse 3 D-3000 Hannover 81 Tel: (05 11) 83 90 51 TELEX: 923729

Kontron Halbleiter GmbH Breslauer Strasse 2 D-8057 Eching b. Munchen Tel: (089) 31 901-377 TELEX: 522122

Kontron Messtechnik GmbH Breslauer Strasse 2 D-8057 Eching b. Munchen Tel: (089) 31 90 11 TELEX: 522122

Kontron Halbleiter GmbH Renweg 60/62 D-8500 Nurnberg 20 Tel: (0911) 53 33 06 TELEX: 626391

Kontron Halbleiter GmbH Maybachstrasse 39 a D-7000 Stuttgart 30 Tel: (0711) 81 4621 TELEX: 723061

Nordelektronik Vertriebs GmbH Carl-Zeiss-Str. 6 Postfach 1228 D-2085 Quickborn Tel: (04106) 72072 TELEX: 214299

HONG KONG Tektron Electronics 1702 Bank Centre 636, Nathan Road Kowloon Tel: (3) 856 199 TELEX: 38513

INDIA SRI RAM Associates 3261 Pinkerton Drive San Jose, California 95148 Tel: (408) 738-2295 TELEX: 4997729

IRELAND New England Sales Ltd. Stonehaven Dublin Road Malalude County Dublin Republic of Ireland Tel: (01) 450 635 TELEX: 31407

ISRAEL Amtronics Ltd. 10 Huberman Street Tel-Aviv 64075 Tel: 03-227-857 TELEX: 341390

ITALY ELEDRA 3S S.p.A. Viale Elvezia 18 I-20154 Milano Tel: (02) 349751 TELEX: 332332 ELEDRA 3S S.p.A. Via Giuseppe Valmarana 63 I-00139 Roma Tel: (06) 812 7324/7290 TELEX: 612051

ELEDA: 375031 ELEDA: 38 S.p.A. Via P. Gaidano 141/D I-10137 Torino Tel: (011) 309 9111/2/3 TELEX: 210632

ELEDRA 3S S.p.A. Via Zaccherini Alvisi 6 I-40138 Bologna Tel: (051) 307781/340999 TELEX: 213406

ELEDA: 33 S.p.A. Via D. Turazza 32/41 I-35100 Padova Tel: (049) 655488/655749 TELEX: 430444

Kontron S.p.A. Via Medici Del Vascello, 26 I-20138 Milano Tel: (02) 50721 TELEX: 312288

Kontron S.p.A. Via Forcellini, 4 I-35100 Padova Tel: (049) 754717/850377

Kontron S.p.A. Corso Appio Claudio, 5 I-10143 Torino Tel: (011) 746191/7495253 TELEX: 212004

Kontron S.p.A. Via Severano, 33 I-00161 Roma Tel: (06) 423250/425327

Lasi Elettronica S.p.A. Viale Masini 20 I-40126 Bologna Tel: (051) 353815 TELEX: 531116 Lasi Elettronica S.p.A. Viale Lombardia 6 I-20092 Cinisello Balsamo

(Milano) Tel: (02) 6120441 TELEX: 331612 Lasi Elettronica S.p.A. Piazzale Caduti della Montagnola, 50 I-00142 Roma Tel: (06) 5405301

Lasi Elettronica S.p.A. Piazza C. Montanari, 162 I-10137 Torino Tel: (011) 359277

JAPAN Asahi Glass Company, Ltd. 2-1-2, Marunouchi Chiyoda-ku, Tokyo 100 Tel: (03) 218-5690

Dainichi Contronics Seiwakai Building 7-12, 3-chome, Misaki-cho Chiyoda-ku, Tokyo, 101, Japan Tel: (03) 255-7381 TELEX: 2722204 Dainic J FAX: (03)-234-8660

Dainichi Contronics Kintetsu-Takama Building 38-3 Takama-cho Narashi 630

Hamilton/Avnet Electronic Japan Ltd. Yu & You Bldg. 1-5-7 Horidome Cho, Ni honbashi Chuo-Ku, Tokyo. 103 Japan Tel: (03) 662-9911 TELEX: 2523774

ISI Ltd. 8-3, 4-chome, Lidabashi Chiyoda-ku, Tokyo 102 Tel: (03) 264-3301

Kanematsu Denshi K.K. Takanawa Bldg., 2nd Floor 19-26, 3-chome, Takanawa Minatoku, Tokyo 108

Microtek, Inc.
Naito Building
7-2-8 Nishishinjuku
Shinjuku-ku, Tokyo 160
Tel: (03) 363-2317
TELEX: J28497

Tokyo Electron Limited Tokyo Electron Limited Shinjuku-Nomura-Bidg. 1-26-2, Nishi-Shinjuku, Shinjuku-ku, Tokyo 160 Tel: (03) 343-4411

Tokyo Electron Limited Osaka Sales Office Recruit-Shinosaka-Dai 2-Bldg, 5-14-10 Nishi-Nakajima, Yodokawa-ku, Osaka-shi, Osaka 532 Tel: (06) 305-2870

Tokyo Electron Limited Tokyo Electron Limiled Yokohama Sales Office 1 Higashikata-Machi, Midori-ku, Yokohama-shi, Kanagawa 226 Tel: (045) 471-8811

Tokyo Electron Limited Hino Sales Office 2-3-1 Tamadaira, Hino-shi, Tokyo 191 Tel: (0425) 84-3711

Tokyo Electron Limited TOKYO Electron Limited Kumagaya Sales Office Chiyodaseimei-Bldg. 2-142 Miyamachi, Kumagaya-shi, Saitama 360 Tel: (0485) 25-1421

Tokyo Electron Limited Kanda-Shop Mansei-Bldg. 1-16-1 Sotokanda, Chiyoda-ku, Tokyo 101 Tel: (03) 251-0048

Tokyo Electron Limited Nagoya Sales Office Nagoya-Fukutoku-Bldg. 3-23-13 Meieki, Nakam Nagoya-shi, Aichi 450 Tel: (052) 561-0361

KOREA Duksung Trading Co. Room 301 – Jinwon Bldg. 507-30 Sinrim 4-Dong Gwanak-ku Seoul Tel: (02) 856-9764 TELEX: K23459

NETHERI ANDS NETHERLANDS Arcobel BV Griekenweg 25 NL-5342 PX Oss P.O. Box 344 NL-5340 AH Oss Tel: (04120) 30335 TELEX: 37489

NEW ZEALAND G.T.S. Engineering, Ltd. P.O. Box 9613 New Market, Auckland Tel: (Auck) 546 745 TELEX: NZ60430

NORWAY A.S Kjell Bakke Ovre Raeling sv. 20 P.O. Box 27 N-2001 Lillestroem Tel: (02) 83 02 20 TELEX: 19407

PUERTO RICO Arrow Electronics Eastern Boulevard Suite 503 Deiego Street Santurce, Puerto Rico 00911

SINGAPORE Impact Sound (Pte.) Ltd. 116 Lavender Street, #04-15/16 Pek Chuan Building Singapore 1233 Tel: 294-9836 TELEX: RS 50056

SOUTH AFRICA South Continental Devices (Pty.) Ltd. P.O. Box 56420 Pinegowrie 2123 Tel: (011) 789-2400 TELEX: 4-24849

SOUTH AMERICA SOUTH AMERICA Intectra 2629 Terminal Bldg. Mountain View, CA 94043 Tel: (415) 967-8818 TELEX: 345 545

SPAIN Sagitron, S.A. General de Importaciones Electronicas c/. Ronda General Mitre, 200 5. 2.3 Barcelona – 6 Tel: (03) 212 65 83 Tel: (US) 212 55 83 Sagitrón, S.A. General de Importaciones Electronicas c/ Castelló, 25, 2°. Madrid – 1 Tel: (01) 402 60 85 TELEX: 43819

SWEDEN Svensk Teleindustri AB Box 5024 S-162 05 Vällingby Tel: (08) 38 03 20 TELEX: 13033

STIAB Marketing Box 5143 S-162 05 Vällingby Tel: (08) 37 28 80 TELEX: 16561

SWITZERLAND Kontron Electronic Components Division Bernerstr. Sued 169 CH-8048 Zuerich Tel: (01) 43 54 111 TELEX: 822196

AMERA Electronics AG Lerchenhalde 73 CH-8046 Zuerich Tel: (01) 57 11 12 TELEX: (045) 823466

TAIWAN

Multitech International Corp. 315 Fu Hsing N. Road Taipei 104, Taiwan R.O.C. Tel: (02) 713-4022/5435 TELEX: 19162 FAX: (02) 713-6901 UNITED KINGDOM

Dage Eurosem Ltd. Rabens Lane Aylesbury Buckinghamshire HP19 3RG Tel: (0296) 33200<sup>-7</sup> TELEX: 83518

Hawke Electronics Ltd Amotex House 45 Hanworth Road 45 Hanworth Hoad Sunbury-on-Thames Middlesex TW16 5DA Tel: (01) 979-7799 TELEX: 923592 FAX: (09327) 87 333

Kudos Electronics Ltd. Handpost Corner Finchampstead Road Wokingham Berkshire RG11 3LP Tel: (0734) 794515 TELEX: 847575

Quarndon Electronics (Semiconductors) Ltd. Slack Lane Derby DE3 3ED Tel: Derby (0332) 32651 TELEX: 37163

Thame Components Ltd.
Thame Park Road
Thame
Oxon OX9 3XD
Tel: Thame (084 421) 4561
TELEX: 837917

The International Standard of Quality guarantees the AQL on all electrical parameters, AC and DC, over the entire operating range.