## EIA-232-D/V. 28 Driver/Receiver (Formerly RS-232-C)

The MC145406 is a silicon-gate CMOS IC that combines 3 drivers and 3 receivers to fulfill the electrical specifications of standards EIA-232-D and CCITT V.28. The drivers feature true TTL input compatibility, slew-rate-limited output, 300 ohms power-off source impedance, and output typically switching to within 25 percent of the supply rails. The receivers can handle up to $\pm 25$ volts while presenting 3 to 7 kilohms impedance. Hysteresis in the receivers aids reception of noisy signals. By combining both drivers and receivers in a single CMOS chip, the MC145406 provides efficient, low-power solutions for EIA-232-D and V. 28 applications.
Drivers

- $\pm 5$ to $\pm 12$ V Supply Range
- 300 Ohms Power-Off Source Impedance
- Output Current Limiting
- TTL Compatible
- Maximum Slew Rate $=30 \mathrm{~V} / \mu \mathrm{s}$


## Receivers

- $\pm 25 \mathrm{~V}$ Input Voltage Range When $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V}$
- 3 to 7 Kilohms Input Impedance
- Hysteresis on Input Switchpoint

FUNCTION DIAGRAM


## MC145406



PIN ASSIGNMENT


MAXIMUM RATINGS (Voltage polarities referenced to GND)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| DC Supply Voltages (VDD $\left.\geq \mathrm{V}_{\mathrm{CC}}\right)$ | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +13.5 | V |
|  | $\mathrm{~V}_{\mathrm{SS}}$ | +0.5 to -13.5 |  |
| Input Voltage Range <br> Rx1-3 Inputs <br> DI1-3 Inputs | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to 6.0 |  |
| DC Current Per Pin |  | $\left(\mathrm{V}_{\mathrm{SS}}-15\right)$ to $\left(\mathrm{V}_{\mathrm{DD}}+15\right)$ | V |
| Power Dissipation |  | $\pm .5$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.5\right)$ |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 100 | mA |
| Storage Temperature Range | $\mathrm{T}_{\text {Stg }}$ | -40 to +85 | W |

This device contains protection circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that the voltages at the Dl and DO pins be constrained to the range $G N D \leq V_{D I} \leq V_{D D}$ and $G N D \leq V_{D O} \leq$ $V_{C C}$. Also, the voltage at the $R x$ pin should be constrained to $\left(V_{S S}-15 \mathrm{~V}\right) \leq \mathrm{V}_{R \times 1}-3 \leq\left(V_{D D}\right.$ +15 V ), and $T x$ should be constrained to $V_{S S} \leq V_{T \times 1-3} \leq V_{D D}$.

Unused inputs must always̀ be tied to an appropriate logic voltage level (e.g., GND or $\mathrm{V}_{\mathrm{CC}}$ for DI, and VSS or VDD for Rx.)

DC ELECTRICAL CHARACTERISTICS (All polarities referenced to $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | MC145406 |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ |  |

RECEIVER ELECTRICAL SPECIFICATIONS (Voltage polarities referenced to $G N D=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5$ to $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5$ to -12 V , $V_{D D} \geq V_{C C}, T_{A}=-40$ to $85^{\circ} \mathrm{C}$ )

| Characteristic |  | Symbol | MC145406 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Input Turn-on Threshold $\mathrm{V}_{\mathrm{DO1}} 3=\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | Rx1-3 | $V_{\text {on }}$ | 1.35 | 1.80 | 2.35 | $\checkmark$ |
| Input Turn-off Threshold $V_{\text {DO1-3 }}=V_{O H}, V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | Rx1-3 | $\mathrm{V}_{\text {off }}$ | 0.75 | 1.00 | 1.25 | V |
| Input Threshold Hysteresis $V_{C C}=5.0 \vee \pm 5 \%$ | $\mathrm{R} \times 1-3$ | $V_{\text {on }}-V_{\text {off }}$ | 0.6 | 0.8 | - | v |
| Input Resistance $\left(V_{S S}-15 V\right) \leq V_{R \times 1-3} \leq\left(V_{D D}+15 V\right)$ | R×1-3 | $\mathrm{R}_{\text {in }}$ | 3.0 | 5.4 | 7.0 | k $\Omega$ |
| High-Level Output Voltage $\begin{array}{r} \mathrm{V}_{\mathrm{Rx1} 1-3}=-3 \mathrm{~V} \text { to }\left(\mathrm{V}_{\mathrm{SS}}-15 \mathrm{~V}\right)^{*} \\ \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{array}$ | D01-3 | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 4.9 \\ & 3.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 4.3 \\ & \hline \end{aligned}$ | - | V |
| Low-Level Output Voltage $\begin{gathered} \mathrm{V}_{\mathrm{R} \times 1-3}=+3 \mathrm{~V} \text { to }\left(\mathrm{V}_{\mathrm{DD}}+15 \mathrm{~V}\right)^{*} \\ \mathrm{IOL}^{\mathrm{OL}}=+20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OL}}=+2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OL}}=+4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ | D01-3 | $\mathrm{V}_{\mathrm{OL}}$ | - | $\begin{gathered} 0.01 \\ 0.02 \\ 0.5 \\ \hline \end{gathered}$ | $\begin{aligned} & 0.1 \\ & 0.5 \\ & 0.7 \\ & \hline \end{aligned}$ | V |

* This is the range of input voltages as specified by EIA-232-D to cause a receiver to be in the high or low logic state.

DRIVER ELECTRICAL SPECIFICATIONS (Voltage polarities referenced to GND $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ )

| Characteristic |  | Symbol | MC145406 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\begin{aligned} & \text { Digital Input Voltage } \\ & \text { Logic } 0 \\ & \text { Logic } 1 \\ & \hline \end{aligned}$ | D11-3 | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | $2.0$ |  |  | V |
| Input Current $V_{\text {DI1-3 }}=V_{C C}$ | DI1-3 | 1 in | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Output High Voltage $\begin{aligned} V_{\text {DI1-3 }} & =\text { Logic } 0, R_{L}=3.0 \mathrm{k} \Omega \\ V_{D D} & =+5.0 \mathrm{~V}, \mathrm{~V}_{S S}=-5.0 \mathrm{~V} \\ V_{D D} & =+6.0 \mathrm{~V}, \mathrm{~V}_{S S}=-6.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DD}} & =+12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12.0 \mathrm{~V} \end{aligned}$ | Tx 1-3 | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 3.5 \\ & 4.3 \\ & 9.2 \end{aligned}$ | $\begin{aligned} & 3.9 \\ & 4.7 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | V |
| $\begin{aligned} & \text { Output Low Voltage } \\ & \begin{array}{l} V_{\text {DI1-3 }} \\ V_{D D}=+5.0 \text { Logic } 1, \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{DD}}=+6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DD}}=+12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12.0 \mathrm{~V} \end{array} \end{aligned}$ | Tx1-3 | V OL | $\begin{array}{r} -4.0 \\ -4.5 \\ -10.0 \end{array}$ | $\begin{gathered} -4.3 \\ -5.2 \\ -10.3 \end{gathered}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | V |
| Off Source Resistance <br> (Figure 1) $V_{D D}=V_{S S}=G N D=0 V, V_{T \times 1-3}= \pm 2.0 \mathrm{~V}$ | Tx1-3 |  | 300 | - | - | $\Omega$ |
| Output Short-Circuit Current $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12.0 \mathrm{~V} \\ & \mathrm{~T} \times 1-3 \text { shorted to } \mathrm{GND} \mathrm{~N}^{*} \\ & \mathrm{~T} \times 1-3 \text { shorted to } \pm 15.0 \mathrm{~V}^{* * *} \end{aligned}$ | Tx1-3 | ISC | $-$ | $\begin{array}{r}  \pm 22 \\ \pm 60 \\ \hline \end{array}$ | $\begin{array}{r}  \pm 60 \\ \pm 100 \\ \hline \end{array}$ | mA |

*The voltage specifications are in terms of absolute values.

*     * Specification is for one Tx output pin to be shorted at a time. Should all three driver outputs be shorted simultaneously, device power dissipation limits will be exceeded.
***This condition could exceed package limitations.
SWITCHING CHARACTERISTICS $\left(V_{C C}=+5 \mathrm{~V} \pm 5 \%, T_{A}=-40\right.$ to $85^{\circ} \mathrm{C}$; See Figures 2 and 3)

| Characteristic | Symbol | MC145406 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |

Drivers

| Propagation Delay Time Low-to-High $R_{L}=3 \mathrm{k} \Omega, C_{L}=50 \mathrm{pF}$ | Tx1-3 | ${ }_{\text {tPLH }}$ | - | 300 | 500 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-to-Low $R_{L}=3 \mathrm{k} \Omega, C_{L}=50 \mathrm{pF}$ |  | ${ }^{\text {tPHL }}$ | - | 300 | 500 |  |
| Output Slew Rate Minimum Load $R_{L}=7 \mathrm{k} \Omega, C_{L}=0 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=6$ to $12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-6$ to -12 V | T×1-3 | SR | - | $\pm 6$ | $\pm 30$ | $\mathrm{V} / \mu \mathrm{S}$ |
| Maximum Load $\begin{aligned} & R_{\mathrm{L}}=3 \mathrm{k} \Omega, C_{L}=2500 \mathrm{pF} \\ & V_{D D}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V} \end{aligned}$ |  |  | - | $\pm 3.0$ - | - |  |

## Receivers ( $C_{L}=50 \mathrm{pF}$ )

| Propagation Delay Time Low-to-High | DO1-3 | tPLH | - | 150 | 425 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-to-Low |  | tPHL | - | 150 | 425 |  |
| Output Rise Time | D01-3 | $\mathrm{t}_{\mathrm{r}}$ | - | 250 | 400 | ns |
| Output Fall Time | D01-3 | $\mathrm{tf}_{f}$ | - | 40 | 100 | ns |



Figure 1. Power-Off Source Resistance (Drivers)


Figure 2. Switching Characteristics
DRIVERS

Tx 1 -3


SLEW RATE (SR) $=\frac{-3 \mathrm{~V}-3 \mathrm{~V}}{\mathrm{t}_{\mathrm{SL}}}$ OR $\frac{3 \mathrm{~V}-(-3 \mathrm{~V})}{\mathrm{t} \text { SHL }}$
Figure 3. Slew Rate Characterization

## PIN DESCRIPTIONS

VDD-POSITIVE POWER SUPPLY (PIN 1)
The most positive power supply pin, which is typically 5 to 12 volts.

VSS - NEGATIVE POWER SUPPLY (PIN 8)
The most negative power supply pin, which is typically -5 to -12 volts.

## VCC-DIGITAL POWER SUPPLY (PIN 16)

The digital supply pin, which is connected to the logic power supply (maximum +5.5 volts). $V_{\text {CC }}$ must be less than or equal to $V_{D D}$.

## GND-GROUND (PIN 9)

Ground return pin is typically connected to the signal ground pin of the EIA-232-D connector (connector pin 7) as well as to the logic power supply ground.

## Rx1, Rx2, Rx3-RECEIVE DATA INPUT (PINS 2, 4, 6)

These are the EIA-232-D receive signal inputs whose voltages can range from ( $\mathrm{V}_{\mathrm{DD}}+15 \mathrm{~V}$ ) to ( $\mathrm{V}_{\mathrm{SS}}-15 \mathrm{~V}$ ). A voltage between +3 and ( $V_{D D}+15 \mathrm{~V}$ ) is decoded as a space and causes the corresponding DO pin to swing to ground ( 0 V ); a voltage between -3 and $\left(\mathrm{V}_{\mathrm{SS}}-15 \mathrm{~V}\right)$ is decoded as a mark and causes the $D O$ pin to swing up to $V_{C C}$. The actual turnon input switchpoint is typically biased at 1.8 volts above ground, and includes 800 millivolts of hysteresis for noise rejection. The nominal input impedance is 5 kilohms. An open or grounded input pin is interpreted as a mark, forcing the DO pin to $\mathrm{V}_{\mathrm{CC}}$.

## D01, D02, DO3-DATA OUTPUT (PINS 11, 13, 15)

These are the receiver digital output pins, which swing from $V_{C C}$ to ground. A space on the Rx pin causes DO to produce a logic zero; a mark produces a logic one. Each output pin is capable of driving one LSTTL input load.

## DI1, DI2, DI3-DATA INPUT (PINS 10, 12, 14)

These are the high-impedance digital input pins to the drivers. TTL compatibility is accomplished by biasing the input switchpoint at 1.4 volts above ground. However, 5 -volt CMOS compatibility is maintained as well. Input voltage levels on these pins must be between $V_{C C}$ and ground.

Tx1, Tx2, Tx3-TRANSMIT DATA OUTPUT (PINS 3, 5, 7)
These are the EIA-232-D transmit signal output pins, which swing toward $V_{D D}$ and $V_{S S}$. A logic one at a DI input causes the corrresponding Tx output to swing toward VSS. A logic zero causes the output to swing toward $V_{D D}$ (the output voltages will be slightly less than $V_{D D}$ or $V_{S S}$ depending upon the output load). Output slew rates are limited to a maximum of 30 volts per microsecond. When the MC145406 is off ( $V_{D D}=V_{S S}=V_{C C}=G N D$ ), the minimum output impedance is 300 ohms.

## APPLICATIONS INFORMATION

The MC145406 has been designed to meet the electrical specifications of standards EIA-232-D and CCITT V.28. EIA-232-D defines the electrical and physical interface between Data Communication Equipment (DCE) and Data Terminal Equipment (DTE). A DCE is connected to a DTE using a cable that typically carries up to 25 leads. These leads, referred to as interchange circuits, allow the transfer of timing, data, control, and test signals. Electrically this transfer requires level shifting between the TTL/CMOS logic levels of the computer or modem and the high voltage levels of EIA-232-D, which can range from $\pm 3$ to $\pm 25$ volts. The MC145406, provides the necessary level shifting as well as meeting other aspects of the EIA-232-D specification.

## DRIVERS

As defined by the specification, an EIA-232-D driver presents a voltage of between $\pm 5$ to $\pm 15$ volts into a load of between 3 to 7 kilohms. A logic one at the driver input results in a voltage of between -5 to -15 volts. A logic zero results in a voltage between +5 to +15 volts. When operating $V_{D D}$ and $\mathrm{V}_{\mathrm{SS}}$ at $\pm 7$ to $\pm 12$ volts, the MC145406 meets this requirement. When operating at $\pm 5$ volts, the MC145406 drivers produce less than $\pm 5$ volts at the output (when terminated), which does not meet EIA-232-D specification. However, the output voltages when using a $\pm 5$ volt power supply are high enough (around $\pm 4$ volts) to permit proper reception by an EIA-232-D receiver, and can be used in applications where strict compliance to EIA-232-D is not required.

Another requirement of the MC145406 drivers is that they withstand a short to another driver in the EIA-232-D cable. The worst-case condition that is permitted by EIA-232-D is a $\pm 15$ volt source that is current limited to 500 milliamperes. The MC145406 drivers can withstand this condition momentarily. In most short circuit conditions the source driver will have a series 300 ohm output impedance needed to satisfy the EIA-232-D driver requirements. This will reduce the short circuit current to under 40 mA which is an acceptable level for the MC145406 to withstand.

Unlike some other drivers, the MC145406 drivers feature an internally-limited output slew rate that does not exceed 30 volts per microsecond.

## RECEIVERS

The job of an EIA-232-D receiver is to level-shift voltages in the range of -25 to +25 volts down to TTL/CMOS logic levels ( 0 to +5 volts). A voltage of between -3 and -25 volts on $\mathrm{R} \times 1$ is defined as a mark and produces a logic one at DO1. A voltage between +3 and +25 volts is a space and produces a logic zero. While receiving these signals, the Rx inputs must present a resistance between 3 and 7 kilohms. Nominally, the input resistance of the $\mathrm{R} \times 1-3$ inputs is 5.4 kilohms.
The input threshold of the Rx1-3 inputs is typically biased at 1.8 volts above ground (GND) with typically 800 millivolts of hysteresis included to improve noise immunity. The 1.8 volt bias forces the appropriate DO pin to a logic one when its Rx input is open or grounded as called for in the EIA-232-D specification. Notice that TTL logic levels can be applied to the Rx inputs in lieu of normal EIA-232-D signal levels. This might be helpful in situations where access to the modem or computer through the EIA-232-D connector is necessary with TTL devices. However, it is important not to connect the EIA-232-D outputs (Tx1-3) to TTL inputs since TTL operates off +5 volts only, and may be damaged by the high output voltage of the MC145406.

The DO outputs are to be connected to a TTL or CMOS input (such as an input to a modem chip). These outputs will swing from $\mathrm{V}_{\mathrm{C}}$ to ground, allowing the designer to operate the DO and DI pins from digital power supply. The Tx and Rx sections are independently powered by $V_{D D}$ and $V_{S S}$ so that one may run logic at +5 volts and the EIA-232-D signals at $\pm 12$ volts.

## POWER SUPPLY CONSIDERATIONS

$V_{C C}$ should not exceed $V_{D D}$ by more than 0.5 volts. Due to an internal diode between $V_{D D}$ and $V_{C C}$, the power-up or power-down power supply sequences may permit $V_{C C}$ to be greater than $V_{D D}$ for a short period of time. This condition could cause parts to fail for longer periods of time. A diode as shown in Figure 4 can be used to protect the device from this condition.


Figure 4. Protection Diode for $\mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{DD}}$ Condition


* Line protection circuit
*     * Refer to the applications information for values of CCDA and RTLA

Figure 5. 5-Volt 300 -Baud Modem with EIA-232-D Interface


Figure 6. Line-Powered Voice/Data Telephone with Electrically Isolated EIA-232-D Interface


ST-STRAP
NC-NO CONNECTION
$V_{C C}=5 V$
GND $=0 \mathrm{~V}$
$V_{D D}$ AND $V_{S S}$ ARE DISCUSSED IN THE EIA-232-D SECTION

Figure 7. 80 kbps Limited Distance Modem with EIA-232-D Interface (Master)

## PACKAGE DIMENSIONS



L SUFFIX
CERAMIC
CASE 620-08

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | min | MAX | MIN | MAX |
| A | 19.05 | 19.94 | 0.750 | 0.785 |
| B | 610 | 7.49 | 0.240 | 0.295 |
| - | - | 5.08 | - | 0.200 |
| 0 | 0.38 | 0.53 | 0.015 | 0.021 |
| F | 1.40 | 1.78 | 0.055 | 0.070 |
| G | 2.54 | BSC | 0.10 | BSC |
| H | 0.51 | 1.14 | 0.020 | 0.045 |
| J | 0.20 | 0.30 | 0.008 | 0.012 |
| K | 318 | 4.32 | 0.125 | 0.170 |
| L | 7.62 | BSC | 0.300 | BSC |
| M | - | $15^{\circ}$ | - | $15^{\circ}$ |
| N | 0.51 | 1.02 | 0.020 | 0.040 |

1 LEADS WITHIN $0.13 \mathrm{~mm}(0.005)$ RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION
2 PACKAGE INDEX NOTCH IN LEAD NOTCH IN CERAMIC OR INKDOT
3 DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

4. DIM "A" ANO "B"DO NOT INCLUDE GLASS RUN-OUT
OIM "F" MAY NARROW TO 0.76 mm (0.030) WHERE THE LEAD ENTERS THE CERAMIC BOOY


Literature Distribution Centers:
USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.

